Analysis & Synthesis report for A10
Sat May 16 13:45:14 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated
 14. Parameter Settings for Inferred Entity Instance: mem:datos|altsyncram:datos_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "Alu:alu1"
 17. Port Connectivity Checks: "uc_alu:uc"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 16 13:45:14 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; A10                                         ;
; Top-level Entity Name           ; A10                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; A10                ; A10                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; A10.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v                  ;         ;
; buffer1.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer1.v              ;         ;
; banco.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v                ;         ;
; memIn.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v                ;         ;
; uc_alu.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v               ;         ;
; buffer2.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer2.v              ;         ;
; Alu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v                  ;         ;
; buffer3.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer3.v              ;         ;
; uc.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v                   ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux2.v                 ;         ;
; buffer4.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer4.v              ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux4.v                 ;         ;
; mux3.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux3.v                 ;         ;
; sign.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/sign.v                 ;         ;
; mem.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v                  ;         ;
; pc.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v                   ;         ;
; add1.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/add1.v                 ;         ;
; branch.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/branch.v               ;         ;
; mux1.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux1.v                 ;         ;
; shift1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/shift1.v               ;         ;
; add2.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/add2.v                 ;         ;
; archivo.txt                      ; yes             ; Auto-Found File              ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/archivo.txt            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_em91.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 0                ;
;     -- 7 input functions                    ; 0                ;
;     -- 6 input functions                    ; 0                ;
;     -- 5 input functions                    ; 0                ;
;     -- 4 input functions                    ; 0                ;
;     -- <=3 input functions                  ; 0                ;
;                                             ;                  ;
; Dedicated logic registers                   ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 33               ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; salida[0]~output ;
; Maximum fan-out                             ; 1                ;
; Total fan-out                               ; 33               ;
; Average fan-out                             ; 0.50             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |A10                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 33   ; 0            ; |A10                ; A10         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; buffer2:b2|out_pcsrc                    ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|out_aluop[0,2]               ; Stuck at GND due to stuck port data_in ;
; buffer3:b3|out_pcsrc                    ; Stuck at GND due to stuck port data_in ;
; buffer3:b3|out_zero                     ; Lost fanout                            ;
; buffer3:b3|out_add2[0..31]              ; Lost fanout                            ;
; buffer2:b2|out_cuatro[31]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[31]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[30]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[30]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[29]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[29]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[28]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[28]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[27]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[27]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[26]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[26]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[25]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[25]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[24]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[24]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[23]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[23]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[22]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[22]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[21]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[21]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[20]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[20]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[19]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[19]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[18]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[18]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[17]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[17]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[16]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[16]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[15]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[15]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[14]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[14]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[13]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[13]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[12]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[12]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[11]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[11]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[10]               ; Lost fanout                            ;
; buffer1:b1|out_cuatro[10]               ; Lost fanout                            ;
; buffer2:b2|out_cuatro[9]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[9]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[8]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[8]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[7]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[7]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[6]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[6]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[5]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[5]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[4]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[4]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[3]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[3]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[2]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[2]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[1]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[1]                ; Lost fanout                            ;
; buffer2:b2|out_cuatro[0]                ; Lost fanout                            ;
; buffer1:b1|out_cuatro[0]                ; Lost fanout                            ;
; buffer2:b2|sel_out[0]                   ; Merged with buffer2:b2|sign_out[0]     ;
; buffer2:b2|sel_out[1]                   ; Merged with buffer2:b2|sign_out[1]     ;
; buffer2:b2|sel_out[2]                   ; Merged with buffer2:b2|sign_out[2]     ;
; buffer2:b2|sel_out[3]                   ; Merged with buffer2:b2|sign_out[3]     ;
; buffer2:b2|sel_out[4]                   ; Merged with buffer2:b2|sign_out[4]     ;
; buffer2:b2|sel_out[5]                   ; Merged with buffer2:b2|sign_out[5]     ;
; buffer2:b2|out_AW[0]                    ; Merged with buffer2:b2|sign_out[11]    ;
; buffer2:b2|out_AW[1]                    ; Merged with buffer2:b2|sign_out[12]    ;
; buffer2:b2|out_AW[2]                    ; Merged with buffer2:b2|sign_out[13]    ;
; buffer2:b2|out_AW[3]                    ; Merged with buffer2:b2|sign_out[14]    ;
; buffer2:b2|sign_out[16..31]             ; Merged with buffer2:b2|sign_out[15]    ;
; buffer2:b2|out_AW[4]                    ; Merged with buffer2:b2|sign_out[15]    ;
; pc:pc0|salida[1]                        ; Merged with pc:pc0|salida[0]           ;
; buffer3:b3|dw_out[0..31]                ; Lost fanout                            ;
; buffer3:b3|out_ew                       ; Lost fanout                            ;
; pc:pc0|salida[0]                        ; Stuck at GND due to stuck port data_in ;
; buffer1:b1|b1_out[0..31]                ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|out_Inm[0..4]                ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|sign_out[15]                 ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|out_alusrc                   ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|sign_out[0..14]              ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|out_aluop[1]                 ; Stuck at VCC due to stuck port data_in ;
; buffer2:b2|out_memtoreg                 ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|out_regwrite                 ; Stuck at VCC due to stuck port data_in ;
; buffer2:b2|out_regdst                   ; Stuck at VCC due to stuck port data_in ;
; buffer2:b2|er_out                       ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|ew_out                       ; Stuck at GND due to stuck port data_in ;
; buffer3:b3|out_memtoreg                 ; Stuck at GND due to stuck port data_in ;
; buffer3:b3|out_regwrite                 ; Stuck at VCC due to stuck port data_in ;
; buffer3:b3|out_AW[0..4]                 ; Stuck at GND due to stuck port data_in ;
; mem:datos|datos_rtl_0_bypass[0..7]      ; Lost fanout                            ;
; buffer3:b3|out_er                       ; Stuck at GND due to stuck port data_in ;
; buffer3:b3|res_out[1..31]               ; Stuck at GND due to stuck port data_in ;
; buffer4:b4|out_memtoreg                 ; Stuck at GND due to stuck port data_in ;
; buffer4:b4|res_out[1..31]               ; Stuck at GND due to stuck port data_in ;
; buffer4:b4|out_regwrite                 ; Stuck at VCC due to stuck port data_in ;
; buffer4:b4|out_AW[0..4]                 ; Stuck at GND due to stuck port data_in ;
; buffer4:b4|dato_out[0..31]              ; Lost fanout                            ;
; buffer4:b4|salida[1..31]                ; Stuck at GND due to stuck port data_in ;
; pc:pc0|salida[2..31]                    ; Lost fanout                            ;
; buffer2:b2|dr2_out[1..31]               ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|dr1_out[1..31]               ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|dr1_out[0]                   ; Merged with buffer2:b2|dr2_out[0]      ;
; buffer3:b3|res_out[0]                   ; Stuck at GND due to stuck port data_in ;
; buffer4:b4|res_out[0]                   ; Stuck at GND due to stuck port data_in ;
; buffer4:b4|salida[0]                    ; Stuck at GND due to stuck port data_in ;
; buffer2:b2|dr2_out[0]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 468 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; buffer2:b2|out_pcsrc      ; Stuck at GND              ; buffer3:b3|out_pcsrc, buffer3:b3|out_zero, buffer3:b3|out_add2[31],                     ;
;                           ; due to stuck port data_in ; buffer3:b3|out_add2[30], buffer3:b3|out_add2[29], buffer3:b3|out_add2[28],              ;
;                           ;                           ; buffer3:b3|out_add2[27], buffer3:b3|out_add2[26], buffer3:b3|out_add2[25],              ;
;                           ;                           ; buffer3:b3|out_add2[24], buffer3:b3|out_add2[23], buffer3:b3|out_add2[22],              ;
;                           ;                           ; buffer3:b3|out_add2[21], buffer3:b3|out_add2[20], buffer3:b3|out_add2[19],              ;
;                           ;                           ; buffer3:b3|out_add2[18], buffer3:b3|out_add2[17], buffer3:b3|out_add2[16],              ;
;                           ;                           ; buffer3:b3|out_add2[15], buffer3:b3|out_add2[14], buffer3:b3|out_add2[13],              ;
;                           ;                           ; buffer3:b3|out_add2[12], buffer3:b3|out_add2[11], buffer3:b3|out_add2[10],              ;
;                           ;                           ; buffer3:b3|out_add2[9], buffer3:b3|out_add2[8], buffer3:b3|out_add2[7],                 ;
;                           ;                           ; buffer3:b3|out_add2[6], buffer3:b3|out_add2[5], buffer3:b3|out_add2[4],                 ;
;                           ;                           ; buffer3:b3|out_add2[3], buffer3:b3|out_add2[2], buffer3:b3|out_add2[1],                 ;
;                           ;                           ; buffer3:b3|out_add2[0], buffer2:b2|out_cuatro[31], buffer1:b1|out_cuatro[31],           ;
;                           ;                           ; buffer2:b2|out_cuatro[30], buffer1:b1|out_cuatro[30], buffer2:b2|out_cuatro[29],        ;
;                           ;                           ; buffer1:b1|out_cuatro[29], buffer2:b2|out_cuatro[28], buffer1:b1|out_cuatro[28],        ;
;                           ;                           ; buffer2:b2|out_cuatro[27], buffer1:b1|out_cuatro[27], buffer2:b2|out_cuatro[26],        ;
;                           ;                           ; buffer1:b1|out_cuatro[26], buffer2:b2|out_cuatro[25], buffer1:b1|out_cuatro[25],        ;
;                           ;                           ; buffer2:b2|out_cuatro[24], buffer1:b1|out_cuatro[24], pc:pc0|salida[0],                 ;
;                           ;                           ; buffer1:b1|b1_out[26], buffer1:b1|b1_out[27], buffer1:b1|b1_out[28],                    ;
;                           ;                           ; buffer1:b1|b1_out[29], buffer1:b1|b1_out[30], buffer1:b1|b1_out[31],                    ;
;                           ;                           ; buffer1:b1|b1_out[21], buffer1:b1|b1_out[22], buffer1:b1|b1_out[23],                    ;
;                           ;                           ; buffer1:b1|b1_out[24], buffer1:b1|b1_out[25], buffer1:b1|b1_out[16],                    ;
;                           ;                           ; buffer1:b1|b1_out[17], buffer1:b1|b1_out[18], buffer1:b1|b1_out[19],                    ;
;                           ;                           ; buffer1:b1|b1_out[20], buffer1:b1|b1_out[15], buffer1:b1|b1_out[14],                    ;
;                           ;                           ; buffer1:b1|b1_out[13], buffer1:b1|b1_out[12], buffer1:b1|b1_out[11],                    ;
;                           ;                           ; buffer1:b1|b1_out[10], buffer1:b1|b1_out[9], buffer1:b1|b1_out[8],                      ;
;                           ;                           ; buffer1:b1|b1_out[7], buffer1:b1|b1_out[6], buffer1:b1|b1_out[5], buffer1:b1|b1_out[4], ;
;                           ;                           ; buffer1:b1|b1_out[3], buffer1:b1|b1_out[2], buffer1:b1|b1_out[1], buffer1:b1|b1_out[0], ;
;                           ;                           ; buffer2:b2|out_Inm[0], buffer2:b2|out_Inm[1], buffer2:b2|out_Inm[2],                    ;
;                           ;                           ; buffer2:b2|out_Inm[3], buffer2:b2|out_Inm[4], buffer2:b2|sign_out[15],                  ;
;                           ;                           ; buffer2:b2|out_alusrc, buffer2:b2|sign_out[14], buffer2:b2|sign_out[13],                ;
;                           ;                           ; buffer2:b2|sign_out[12], buffer2:b2|sign_out[11], buffer2:b2|sign_out[10],              ;
;                           ;                           ; buffer2:b2|sign_out[9], buffer2:b2|sign_out[8], buffer2:b2|sign_out[7],                 ;
;                           ;                           ; buffer2:b2|sign_out[6], buffer2:b2|sign_out[5], buffer2:b2|sign_out[4],                 ;
;                           ;                           ; buffer2:b2|sign_out[3], buffer2:b2|sign_out[2], buffer2:b2|sign_out[1],                 ;
;                           ;                           ; buffer2:b2|sign_out[0], buffer2:b2|out_aluop[1], buffer2:b2|out_memtoreg,               ;
;                           ;                           ; buffer2:b2|out_regwrite, buffer2:b2|out_regdst, buffer2:b2|er_out, buffer2:b2|ew_out,   ;
;                           ;                           ; buffer3:b3|out_memtoreg, buffer3:b3|out_regwrite, buffer3:b3|out_AW[0],                 ;
;                           ;                           ; buffer3:b3|out_AW[1], buffer3:b3|out_AW[2], buffer3:b3|out_AW[3], buffer3:b3|out_AW[4], ;
;                           ;                           ; mem:datos|datos_rtl_0_bypass[0], mem:datos|datos_rtl_0_bypass[1],                       ;
;                           ;                           ; mem:datos|datos_rtl_0_bypass[2], mem:datos|datos_rtl_0_bypass[3],                       ;
;                           ;                           ; mem:datos|datos_rtl_0_bypass[4], mem:datos|datos_rtl_0_bypass[5],                       ;
;                           ;                           ; mem:datos|datos_rtl_0_bypass[6], mem:datos|datos_rtl_0_bypass[7], buffer3:b3|out_er,    ;
;                           ;                           ; buffer3:b3|res_out[28], buffer3:b3|res_out[29], buffer3:b3|res_out[30],                 ;
;                           ;                           ; buffer3:b3|res_out[31], buffer4:b4|out_memtoreg, buffer4:b4|res_out[28],                ;
;                           ;                           ; buffer4:b4|res_out[29], buffer4:b4|res_out[30], buffer4:b4|res_out[31],                 ;
;                           ;                           ; buffer4:b4|out_regwrite, buffer4:b4|out_AW[0], buffer4:b4|out_AW[1],                    ;
;                           ;                           ; buffer4:b4|out_AW[2], buffer4:b4|out_AW[3], buffer4:b4|out_AW[4],                       ;
;                           ;                           ; buffer4:b4|dato_out[0], buffer4:b4|dato_out[1], buffer4:b4|dato_out[2],                 ;
;                           ;                           ; buffer4:b4|dato_out[3], buffer4:b4|dato_out[4], buffer4:b4|dato_out[5],                 ;
;                           ;                           ; buffer4:b4|dato_out[6], buffer4:b4|dato_out[8], buffer4:b4|dato_out[9],                 ;
;                           ;                           ; buffer4:b4|dato_out[10], buffer4:b4|dato_out[11], buffer4:b4|dato_out[12],              ;
;                           ;                           ; buffer4:b4|dato_out[13], buffer4:b4|dato_out[14], buffer4:b4|dato_out[15],              ;
;                           ;                           ; buffer4:b4|dato_out[16], buffer4:b4|dato_out[17], buffer4:b4|dato_out[18],              ;
;                           ;                           ; buffer4:b4|dato_out[19], buffer4:b4|dato_out[20], buffer4:b4|dato_out[21],              ;
;                           ;                           ; buffer4:b4|dato_out[22], buffer4:b4|dato_out[23], buffer4:b4|dato_out[24],              ;
;                           ;                           ; buffer4:b4|dato_out[25], buffer4:b4|dato_out[26], buffer4:b4|dato_out[27],              ;
;                           ;                           ; buffer4:b4|dato_out[28], buffer4:b4|dato_out[29], buffer4:b4|dato_out[30],              ;
;                           ;                           ; buffer4:b4|dato_out[31], buffer4:b4|salida[28], buffer4:b4|salida[29],                  ;
;                           ;                           ; buffer4:b4|salida[30], buffer4:b4|salida[31], pc:pc0|salida[2], pc:pc0|salida[3],       ;
;                           ;                           ; pc:pc0|salida[4], pc:pc0|salida[5], pc:pc0|salida[6], pc:pc0|salida[7],                 ;
;                           ;                           ; buffer2:b2|dr1_out[8], buffer2:b2|dr1_out[7], buffer2:b2|dr1_out[6],                    ;
;                           ;                           ; buffer2:b2|dr1_out[5], buffer2:b2|dr1_out[4], buffer2:b2|dr1_out[3],                    ;
;                           ;                           ; buffer2:b2|dr1_out[2], buffer2:b2|dr1_out[1]                                            ;
; buffer2:b2|out_aluop[0]   ; Stuck at GND              ; buffer3:b3|res_out[1], buffer3:b3|res_out[2], buffer3:b3|res_out[3],                    ;
;                           ; due to stuck port data_in ; buffer3:b3|res_out[4], buffer3:b3|res_out[5], buffer3:b3|res_out[6],                    ;
;                           ;                           ; buffer3:b3|res_out[7], buffer3:b3|res_out[8], buffer3:b3|res_out[9],                    ;
;                           ;                           ; buffer3:b3|res_out[10], buffer3:b3|res_out[11], buffer3:b3|res_out[12],                 ;
;                           ;                           ; buffer3:b3|res_out[13], buffer3:b3|res_out[14], buffer3:b3|res_out[15],                 ;
;                           ;                           ; buffer3:b3|res_out[16], buffer3:b3|res_out[17], buffer3:b3|res_out[18],                 ;
;                           ;                           ; buffer3:b3|res_out[19], buffer3:b3|res_out[20], buffer3:b3|res_out[21],                 ;
;                           ;                           ; buffer3:b3|res_out[22], buffer3:b3|res_out[23], buffer3:b3|res_out[24],                 ;
;                           ;                           ; buffer3:b3|res_out[25], buffer3:b3|res_out[26], buffer3:b3|res_out[27],                 ;
;                           ;                           ; buffer4:b4|res_out[1], buffer4:b4|res_out[2], buffer4:b4|res_out[3],                    ;
;                           ;                           ; buffer4:b4|res_out[4], buffer4:b4|res_out[5], buffer4:b4|res_out[6],                    ;
;                           ;                           ; buffer4:b4|res_out[7], buffer4:b4|res_out[8], buffer4:b4|res_out[9],                    ;
;                           ;                           ; buffer4:b4|res_out[10], buffer4:b4|res_out[11], buffer4:b4|res_out[12],                 ;
;                           ;                           ; buffer4:b4|res_out[13], buffer4:b4|res_out[14], buffer4:b4|res_out[15],                 ;
;                           ;                           ; buffer4:b4|res_out[16], buffer4:b4|res_out[17], buffer4:b4|res_out[18],                 ;
;                           ;                           ; buffer4:b4|res_out[19], buffer4:b4|res_out[20], buffer4:b4|res_out[21],                 ;
;                           ;                           ; buffer4:b4|res_out[22], buffer4:b4|res_out[23], buffer4:b4|res_out[24],                 ;
;                           ;                           ; buffer4:b4|res_out[25], buffer4:b4|res_out[26], buffer4:b4|res_out[27],                 ;
;                           ;                           ; buffer4:b4|dato_out[7], buffer4:b4|salida[1], buffer4:b4|salida[2],                     ;
;                           ;                           ; buffer4:b4|salida[3], buffer4:b4|salida[4], buffer4:b4|salida[5], buffer4:b4|salida[6], ;
;                           ;                           ; buffer4:b4|salida[7], buffer4:b4|salida[8], buffer4:b4|salida[9],                       ;
;                           ;                           ; buffer4:b4|salida[10], buffer4:b4|salida[11], buffer4:b4|salida[12],                    ;
;                           ;                           ; buffer4:b4|salida[13], buffer4:b4|salida[14], buffer4:b4|salida[15],                    ;
;                           ;                           ; buffer4:b4|salida[16], buffer4:b4|salida[17], buffer4:b4|salida[18],                    ;
;                           ;                           ; buffer4:b4|salida[19], buffer4:b4|salida[20], buffer4:b4|salida[21],                    ;
;                           ;                           ; buffer4:b4|salida[22], buffer4:b4|salida[23], buffer4:b4|salida[24],                    ;
;                           ;                           ; buffer4:b4|salida[25], buffer4:b4|salida[26], buffer4:b4|salida[27],                    ;
;                           ;                           ; buffer3:b3|res_out[0], buffer4:b4|res_out[0], buffer4:b4|salida[0],                     ;
;                           ;                           ; buffer2:b2|dr2_out[0]                                                                   ;
; buffer2:b2|out_cuatro[23] ; Lost Fanouts              ; buffer1:b1|out_cuatro[23]                                                               ;
; buffer2:b2|out_cuatro[22] ; Lost Fanouts              ; buffer1:b1|out_cuatro[22]                                                               ;
; buffer2:b2|out_cuatro[21] ; Lost Fanouts              ; buffer1:b1|out_cuatro[21]                                                               ;
; buffer2:b2|out_cuatro[20] ; Lost Fanouts              ; buffer1:b1|out_cuatro[20]                                                               ;
; buffer2:b2|out_cuatro[19] ; Lost Fanouts              ; buffer1:b1|out_cuatro[19]                                                               ;
; buffer2:b2|out_cuatro[18] ; Lost Fanouts              ; buffer1:b1|out_cuatro[18]                                                               ;
; buffer2:b2|out_cuatro[17] ; Lost Fanouts              ; buffer1:b1|out_cuatro[17]                                                               ;
; buffer2:b2|out_cuatro[16] ; Lost Fanouts              ; buffer1:b1|out_cuatro[16]                                                               ;
; buffer2:b2|out_cuatro[15] ; Lost Fanouts              ; buffer1:b1|out_cuatro[15]                                                               ;
; buffer2:b2|out_cuatro[14] ; Lost Fanouts              ; buffer1:b1|out_cuatro[14]                                                               ;
; buffer2:b2|out_cuatro[13] ; Lost Fanouts              ; buffer1:b1|out_cuatro[13]                                                               ;
; buffer2:b2|out_cuatro[12] ; Lost Fanouts              ; buffer1:b1|out_cuatro[12]                                                               ;
; buffer2:b2|out_cuatro[11] ; Lost Fanouts              ; buffer1:b1|out_cuatro[11]                                                               ;
; buffer2:b2|out_cuatro[10] ; Lost Fanouts              ; buffer1:b1|out_cuatro[10]                                                               ;
; buffer2:b2|out_cuatro[9]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[9]                                                                ;
; buffer2:b2|out_cuatro[8]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[8]                                                                ;
; buffer2:b2|out_cuatro[7]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[7]                                                                ;
; buffer2:b2|out_cuatro[6]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[6]                                                                ;
; buffer2:b2|out_cuatro[5]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[5]                                                                ;
; buffer2:b2|out_cuatro[4]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[4]                                                                ;
; buffer2:b2|out_cuatro[3]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[3]                                                                ;
; buffer2:b2|out_cuatro[2]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[2]                                                                ;
; buffer2:b2|out_cuatro[1]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[1]                                                                ;
; buffer2:b2|out_cuatro[0]  ; Lost Fanouts              ; buffer1:b1|out_cuatro[0]                                                                ;
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic              ;
+---------------------------------+-----------------------+
; Register Name                   ; RAM Name              ;
+---------------------------------+-----------------------+
; mem:datos|datos_rtl_0_bypass[0] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[1] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[2] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[3] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[4] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[5] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[6] ; mem:datos|datos_rtl_0 ;
; mem:datos|datos_rtl_0_bypass[7] ; mem:datos|datos_rtl_0 ;
+---------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 9:1                ; 31 bits   ; 186 LEs       ; 186 LEs              ; 0 LEs                  ; No         ; |A10|Alu:alu1|Mux1         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:datos|altsyncram:datos_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 32                   ; Untyped               ;
; WIDTHAD_A                          ; 8                    ; Untyped               ;
; NUMWORDS_A                         ; 129                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_em91      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; mem:datos|altsyncram:datos_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                      ;
;     -- WIDTH_A                            ; 32                               ;
;     -- NUMWORDS_A                         ; 129                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu:alu1"                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uc_alu:uc"                                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (6 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 16 13:44:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off A10 -c A10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file a10.v
    Info (12023): Found entity 1: A10 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer1.v
    Info (12023): Found entity 1: buffer1 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file banco.v
    Info (12023): Found entity 1: banco File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/test.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memin.v
    Info (12023): Found entity 1: memIn File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uc_alu.v
    Info (12023): Found entity 1: uc_alu File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer2.v
    Info (12023): Found entity 1: buffer2 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: Alu File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer3.v
    Info (12023): Found entity 1: buffer3 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uc.v
    Info (12023): Found entity 1: uc File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer4.v
    Info (12023): Found entity 1: buffer4 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign.v
    Info (12023): Found entity 1: sign File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/sign.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add1.v
    Info (12023): Found entity 1: add1 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/add1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch.v
    Info (12023): Found entity 1: branch File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/branch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux1.v
    Info (12023): Found entity 1: mux1 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift1.v
    Info (12023): Found entity 1: shift1 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/shift1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add2.v
    Info (12023): Found entity 1: add2 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/add2.v Line: 1
Info (12127): Elaborating entity "A10" for the top level hierarchy
Info (12128): Elaborating entity "mux1" for hierarchy "mux1:m1" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 41
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc0" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 48
Warning (10059): Verilog HDL Case Statement warning at pc.v(11): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v Line: 11
Warning (10762): Verilog HDL Case Statement warning at pc.v(10): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v Line: 10
Info (12128): Elaborating entity "add1" for hierarchy "add1:fetch" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 54
Info (12128): Elaborating entity "memIn" for hierarchy "memIn:Ins" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 60
Warning (10855): Verilog HDL warning at memIn.v(9): initial value for variable mem should be constant File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v Line: 9
Warning (10030): Net "mem" at memIn.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v Line: 6
Info (12128): Elaborating entity "buffer1" for hierarchy "buffer1:b1" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 69
Info (12128): Elaborating entity "banco" for hierarchy "banco:bank" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 80
Warning (10270): Verilog HDL Case Statement warning at banco.v(15): incomplete case statement has no default case item File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v Line: 15
Info (12128): Elaborating entity "uc" for hierarchy "uc:control" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 93
Warning (10270): Verilog HDL Case Statement warning at uc.v(10): incomplete case statement has no default case item File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "aluop", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "regdst", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "regwrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "memtoreg", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "alusrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "er", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "ew", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable "PCSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "PCSrc" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "ew" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "er" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "alusrc" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "memtoreg" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "regwrite" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "regdst" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "aluop[0]" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "aluop[1]" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (10041): Inferred latch for "aluop[2]" at uc.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 10
Info (12128): Elaborating entity "sign" for hierarchy "sign:extend" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 99
Info (12128): Elaborating entity "buffer2" for hierarchy "buffer2:b2" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 135
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:m2" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 143
Info (12128): Elaborating entity "shift1" for hierarchy "shift1:left1" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 149
Info (12128): Elaborating entity "add2" for hierarchy "add2:sumador" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 156
Info (12128): Elaborating entity "uc_alu" for hierarchy "uc_alu:uc" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 162
Warning (10270): Verilog HDL Case Statement warning at uc_alu.v(12): incomplete case statement has no default case item File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 12
Warning (10240): Verilog HDL Always Construct warning at uc_alu.v(10): inferring latch(es) for variable "sel", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 10
Info (10041): Inferred latch for "sel[0]" at uc_alu.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 10
Info (10041): Inferred latch for "sel[1]" at uc_alu.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 10
Info (10041): Inferred latch for "sel[2]" at uc_alu.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 10
Info (10041): Inferred latch for "sel[3]" at uc_alu.v(10) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v Line: 10
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:m3" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 170
Info (12128): Elaborating entity "Alu" for hierarchy "Alu:alu1" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 179
Warning (10270): Verilog HDL Case Statement warning at Alu.v(11): incomplete case statement has no default case item File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at Alu.v(11): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[0]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[1]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[2]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[3]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[4]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[5]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[6]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[7]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[8]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[9]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[10]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[11]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[12]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[13]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[14]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[15]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[16]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[17]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[18]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[19]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[20]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[21]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[22]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[23]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[24]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[25]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[26]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[27]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[28]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[29]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[30]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (10041): Inferred latch for "res[31]" at Alu.v(11) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Info (12128): Elaborating entity "buffer3" for hierarchy "buffer3:b3" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 204
Info (12128): Elaborating entity "branch" for hierarchy "branch:and1" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 211
Info (12128): Elaborating entity "mem" for hierarchy "mem:datos" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 220
Warning (10240): Verilog HDL Always Construct warning at mem.v(12): inferring latch(es) for variable "salida", which holds its previous value in one or more paths through the always construct File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 12
Info (10041): Inferred latch for "salida[0]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[1]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[2]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[3]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[4]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[5]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[6]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[7]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[8]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[9]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[10]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[11]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[12]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[13]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[14]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[15]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[16]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[17]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[18]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[19]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[20]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[21]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[22]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[23]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[24]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[25]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[26]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[27]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[28]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[29]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[30]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (10041): Inferred latch for "salida[31]" at mem.v(16) File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Info (12128): Elaborating entity "buffer4" for hierarchy "buffer4:b4" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 236
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:m4" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 244
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "uc_alu[5]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
    Warning (12110): Net "uc_alu[4]" is missing source, defaulting to GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 13
Warning (276020): Inferred RAM node "mem:datos|datos_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (14026): LATCH primitive "uc:control|alusrc" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 4
Warning (14026): LATCH primitive "uc:control|memtoreg" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v Line: 4
Warning (14026): LATCH primitive "Alu:alu1|res[8]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[9]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[10]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[11]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[12]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[13]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[14]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[15]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[16]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[17]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[18]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[19]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[20]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[21]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[22]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[23]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[24]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[25]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[26]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[27]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[28]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[29]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[30]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[31]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14026): LATCH primitive "Alu:alu1|res[0]" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v Line: 11
Warning (14025): LATCH primitive "mem:datos|salida[0]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[1]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[2]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[3]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[4]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[5]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[6]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[7]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[8]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[9]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[10]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[11]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[12]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[13]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[14]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[15]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[16]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[17]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[18]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[19]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[20]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[21]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[22]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[23]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[24]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[25]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[26]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[27]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[28]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[29]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[30]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14025): LATCH primitive "mem:datos|salida[31]" is permanently disabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v Line: 16
Warning (14026): LATCH primitive "banco:bank|m~0" is permanently enabled File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v Line: 10
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:datos|datos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 129
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:datos|altsyncram:datos_rtl_0"
Info (12133): Instantiated megafunction "mem:datos|altsyncram:datos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "129"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em91.tdf
    Info (12023): Found entity 1: altsyncram_em91 File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a0" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 35
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a1" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 56
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a2" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 77
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a3" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 98
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a4" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 119
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a5" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 140
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a6" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 161
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a7" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 182
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a8" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 203
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a9" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 224
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a10" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 245
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a11" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 266
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a12" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 287
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a13" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 308
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a14" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 329
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a15" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 350
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a16" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 371
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a17" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 392
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a18" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 413
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a19" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 434
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a20" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 455
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a21" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 476
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a22" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 497
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a23" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 518
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a24" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 539
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a25" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 560
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a26" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 581
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a27" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 602
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a28" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 623
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a29" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 644
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a30" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 665
        Warning (14320): Synthesized away node "mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a31" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf Line: 686
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "salida[0]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[1]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[2]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[3]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[4]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[5]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[6]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[7]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[8]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[9]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[10]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[11]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[12]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[13]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[14]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[15]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[16]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[17]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[18]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[19]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[20]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[21]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[22]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[23]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[24]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[25]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[26]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[27]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[28]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[29]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[30]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
    Warning (13410): Pin "salida[31]" is stuck at GND File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 5
Info (17049): 200 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/output_files/A10.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v Line: 3
Info (21057): Implemented 33 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Sat May 16 13:45:14 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/output_files/A10.map.smsg.


