m255
K3
13
cModel Technology
Z0 dZ:\workspace\mestrado\sistemasVLSI\projeto_final\MonocycleMIPS
Ebregmips
Z1 w1363277920
Z2 DPx4 work 17 project_constants 0 22 Eg8oCR0n5T78JIM]:ChF02
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dZ:\workspace\mestrado\sistemasVLSI\projeto_final\MonocycleMIPS
Z7 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd
Z8 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd
l0
L11
VbI1_QnQ9`3M:LSES3:?G>3
Z9 OV;C;10.1b;51
31
Z10 !s108 1363289885.947000
Z11 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd|
Z12 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 YUPZKgdd>z63c8]@o<4KT1
!i10b 1
Abehaviour
R2
R3
R4
R5
Z15 DEx4 work 8 bregmips 0 22 bI1_QnQ9`3M:LSES3:?G>3
l29
L25
VHX^W5gB^?OYc16ABHSNE@2
R9
31
R10
R11
R12
R13
R14
!s100 VWCJZBOY7f0DemSIhRHJ;0
!i10b 1
Einstruction_memory
Z16 w1363289547
R2
R3
R4
R5
R6
Z17 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd
Z18 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd
l0
L12
V[B^mjQ_1VZFV83Sm>8>fG2
R9
31
Z19 !s108 1363289885.697000
Z20 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd|
Z21 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd|
R13
R14
!s100 VQWYO^V@M>^SM_DJDVb[h2
!i10b 1
Artl
R2
R3
R4
R5
Z22 DEx4 work 18 instruction_memory 0 22 [B^mjQ_1VZFV83Sm>8>fG2
l51
L29
VN;OBIJilW1MO6CbDG2Q_A3
R9
31
R19
R20
R21
R13
R14
!s100 XbCH6on@WN3C[3iA6?i>A3
!i10b 1
Emipsunicycle
Z23 w1363289882
R2
R4
R5
R6
Z24 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MipsUnicycle.vhd
Z25 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MipsUnicycle.vhd
l0
L6
V4]2S[f[UQODC=Zb]7YKY@2
R9
31
Z26 !s108 1363289886.431000
Z27 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MipsUnicycle.vhd|
Z28 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MipsUnicycle.vhd|
R13
R14
!s100 lafQRzkeb90<C]MMQLHU]3
!i10b 1
Amain
R22
Z29 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z30 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z31 DEx4 work 7 ulamips 0 22 I^=UKZh:jCF`X<8Q[:H871
R3
R15
R2
R4
R5
DEx4 work 12 mipsunicycle 0 22 4]2S[f[UQODC=Zb]7YKY@2
l51
L13
V=`Ud<E@Sl]]NNz@_T3Q>h0
R9
31
R26
R27
R28
R13
R14
!s100 kVnW`GlBU4Y<<zKzU>Uf73
!i10b 1
Pproject_constants
R4
R5
Z32 w1363110435
R6
8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd
FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd
l0
L8
VEg8oCR0n5T78JIM]:ChF02
R9
31
R13
R14
!s100 =8;A=VUE^0RkKPIIAXcGE2
!i10b 1
!s108 1363289885.478000
!s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd|
!s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd|
Etop_tb
R32
R4
R5
R6
Z33 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/top_tb.vhd
Z34 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/top_tb.vhd
l0
L4
VIZTNl2155Y_88a0E[Rd@]1
!s100 NQaI?Oaj>FGFghX]h^Lcl0
R9
31
!i10b 1
Z35 !s108 1363289886.712000
Z36 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/top_tb.vhd|
Z37 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/top_tb.vhd|
R13
R14
Abehaviour
R4
R5
DEx4 work 6 top_tb 0 22 IZTNl2155Y_88a0E[Rd@]1
l9
L7
VEo^TeD[J1VWLN^oKbZU;k0
!s100 1EN75gSnfP=j><d]YU18C2
R9
31
!i10b 1
R35
R36
R37
R13
R14
Eulamips
Z38 w1363280331
R2
R29
R30
R4
R5
R6
Z39 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd
Z40 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd
l0
L8
VI^=UKZh:jCF`X<8Q[:H871
R9
31
Z41 !s108 1363289886.181000
Z42 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd|
Z43 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd|
R13
R14
!s100 39]fAR9QnmIQ@HL?OLFoJ3
!i10b 1
Abehaviourulamips
R2
R29
R30
R4
R5
R31
l20
L18
VGZCVfXO8K[On0MXY8P5YN0
R9
31
R41
R42
R43
R13
R14
!s100 d7k123BcdT94G9NINiA7h2
!i10b 1
