
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Wed Jul 09 05:08:20 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.83 seconds. CPU system time: 1.08 seconds. Elapsed time: 11.13 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 16,241 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 100,780 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,161 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,328 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 25>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_1' (firmware/hls_dummy.cpp:380:23) in function 'hls_dummy' completely with a factor of 80 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_dummy.cpp:319:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>' partially with a factor of 4 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:327:9) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>' completely with a factor of 1 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_dummy.cpp:313:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>' completely with a factor of 80 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>' completely with a factor of 80 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 39.96 seconds. CPU system time: 1.12 seconds. Elapsed time: 45.52 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.571 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_dummy.cpp:319) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>'
	 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 25>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>'... converting 4201 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' (firmware/hls_dummy.cpp:141:34)...1175 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.42 seconds. CPU system time: 0.13 seconds. Elapsed time: 12.57 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.15 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 8, 1, 25>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,1,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 8, 1, 25>' to 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 107.84 seconds. CPU system time: 0.39 seconds. Elapsed time: 108.52 seconds; current allocated memory: 2.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.04 seconds. CPU system time: 0.12 seconds. Elapsed time: 13.31 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 316.68 seconds. CPU system time: 0.82 seconds. Elapsed time: 318.1 seconds; current allocated memory: 2.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.8 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.02 seconds. CPU system time: 0.11 seconds. Elapsed time: 20.47 seconds; current allocated memory: 2.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_80_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' is 9500 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.82 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.61 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s', because the estimated Stream Port Number is 135, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_21_5_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_5_4_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 114.06 seconds. CPU system time: 1.8 seconds. Elapsed time: 118.6 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.25 seconds. CPU system time: 0.31 seconds. Elapsed time: 25.11 seconds; current allocated memory: 3.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c52_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c53_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c54_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c55_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c56_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c57_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c58_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c59_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c60_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c61_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_60_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_61_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_62_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_63_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_64_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_65_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_66_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_67_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_68_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_69_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_70_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_71_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_72_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_73_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_74_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_75_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_76_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_77_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_78_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_79_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.29 seconds. Elapsed time: 43.92 seconds; current allocated memory: 3.240 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 48.66 seconds. CPU system time: 0.54 seconds. Elapsed time: 49.42 seconds; current allocated memory: 3.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 15.77 seconds. CPU system time: 0.1 seconds. Elapsed time: 15.88 seconds; current allocated memory: 3.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 748.58 seconds. CPU system time: 7.43 seconds. Elapsed time: 816.52 seconds; current allocated memory: 1.806 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h13m36s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.207 ; gain = 114.992 ; free physical = 328914 ; free virtual = 412818
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 131584
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.789 ; gain = 461.699 ; free physical = 331454 ; free virtual = 413858
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_80_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_80_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_25_5_10_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 10 - type: integer 
	Parameter din10_WIDTH bound to: 10 - type: integer 
	Parameter din11_WIDTH bound to: 10 - type: integer 
	Parameter din12_WIDTH bound to: 10 - type: integer 
	Parameter din13_WIDTH bound to: 10 - type: integer 
	Parameter din14_WIDTH bound to: 10 - type: integer 
	Parameter din15_WIDTH bound to: 10 - type: integer 
	Parameter din16_WIDTH bound to: 10 - type: integer 
	Parameter din17_WIDTH bound to: 10 - type: integer 
	Parameter din18_WIDTH bound to: 10 - type: integer 
	Parameter din19_WIDTH bound to: 10 - type: integer 
	Parameter din20_WIDTH bound to: 10 - type: integer 
	Parameter din21_WIDTH bound to: 10 - type: integer 
	Parameter din22_WIDTH bound to: 10 - type: integer 
	Parameter din23_WIDTH bound to: 10 - type: integer 
	Parameter din24_WIDTH bound to: 10 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_25_5_10_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_10_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_21_5_10_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_21_5_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 10 - type: integer 
	Parameter din10_WIDTH bound to: 10 - type: integer 
	Parameter din11_WIDTH bound to: 10 - type: integer 
	Parameter din12_WIDTH bound to: 10 - type: integer 
	Parameter din13_WIDTH bound to: 10 - type: integer 
	Parameter din14_WIDTH bound to: 10 - type: integer 
	Parameter din15_WIDTH bound to: 10 - type: integer 
	Parameter din16_WIDTH bound to: 10 - type: integer 
	Parameter din17_WIDTH bound to: 10 - type: integer 
	Parameter din18_WIDTH bound to: 10 - type: integer 
	Parameter din19_WIDTH bound to: 10 - type: integer 
	Parameter din20_WIDTH bound to: 10 - type: integer 
	Parameter din21_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_21_5_10_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_21_5_10_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_25_5_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_25_5_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_21_5_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_21_5_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_21_5_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_21_5_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p25-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3612.133 ; gain = 1180.043 ; free physical = 330687 ; free virtual = 413104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3612.133 ; gain = 1180.043 ; free physical = 330713 ; free virtual = 413130
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 4301.172 ; gain = 1869.082 ; free physical = 317466 ; free virtual = 399895
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 25    
	   2 Input   10 Bit       Adders := 100   
	   3 Input   10 Bit       Adders := 100   
	   4 Input   10 Bit       Adders := 25    
	  11 Input   10 Bit       Adders := 25    
	   2 Input    7 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 1200  
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 460   
+---XORs : 
	   2 Input      1 Bit         XORs := 3361  
+---Registers : 
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 1014  
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 301   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 230   
	                1 Bit    Registers := 3661  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 137   
	   2 Input   10 Bit        Muxes := 3514  
	   3 Input   10 Bit        Muxes := 575   
	   4 Input   10 Bit        Muxes := 25    
	   2 Input    9 Bit        Muxes := 702   
	   5 Input    9 Bit        Muxes := 600   
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 426   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 232   
	   2 Input    1 Bit        Muxes := 1714  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[9]' (FDRE) to 'select_ln148_1151_reg_187092_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[8]' (FDRE) to 'select_ln148_1151_reg_187092_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[7]' (FDRE) to 'select_ln148_1151_reg_187092_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[6]' (FDRE) to 'select_ln148_1151_reg_187092_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_1151_reg_187097_reg[6]' (FDE) to 'select_ln144_1151_reg_187097_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[5]' (FDRE) to 'select_ln148_1151_reg_187092_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[3]' (FDRE) to 'select_ln148_1151_reg_187092_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1151_reg_187092_reg[2]' (FDRE) to 'select_ln148_1151_reg_187092_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[9]' (FDRE) to 'select_ln148_911_reg_183260_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[8]' (FDRE) to 'select_ln148_911_reg_183260_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[7]' (FDRE) to 'select_ln148_911_reg_183260_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[6]' (FDRE) to 'select_ln148_911_reg_183260_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_911_reg_183265_reg[6]' (FDE) to 'select_ln144_911_reg_183265_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[5]' (FDRE) to 'select_ln148_911_reg_183260_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[3]' (FDRE) to 'select_ln148_911_reg_183260_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_183260_reg[2]' (FDRE) to 'select_ln148_911_reg_183260_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_239_reg_170105_reg[2] )
INFO: [Synth 8-3886] merging instance 'icmp_ln147_375_reg_180371_reg[0]' (FDE) to 'icmp_ln141_798_reg_181215_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_750_reg_180338_reg[0]' (FDE) to 'icmp_ln147_399_reg_181230_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_380_reg_180611_reg[0]' (FDE) to 'icmp_ln141_1038_reg_185330_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_760_reg_180578_reg[0]' (FDE) to 'icmp_ln147_519_reg_185345_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_397_reg_181170_reg[0]' (FDE) to 'icmp_ln141_654_reg_178566_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_794_reg_181155_reg[0]' (FDE) to 'icmp_ln147_327_reg_178599_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_264_reg_176215_reg[0]' (FDE) to 'icmp_ln141_20_reg_165053_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_528_reg_176200_reg[0]' (FDE) to 'icmp_ln147_10_reg_165086_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_911_reg_183265_reg[2] )
INFO: [Synth 8-3886] merging instance 'icmp_ln147_49_reg_166894_reg[0]' (FDE) to 'icmp_ln141_50_reg_165750_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_98_reg_166879_reg[0]' (FDE) to 'icmp_ln147_25_reg_165783_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_46_reg_166791_reg[0]' (FDE) to 'icmp_ln141_1106_reg_186430_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_92_reg_166758_reg[0]' (FDE) to 'icmp_ln147_553_reg_186445_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_94_reg_168995_reg[0]' (FDE) to 'icmp_ln141_1110_reg_186490_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_188_reg_168962_reg[0]' (FDE) to 'icmp_ln147_555_reg_186505_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_52_reg_167038_reg[0]' (FDE) to 'icmp_ln141_244_reg_170188_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_104_reg_167005_reg[0]' (FDE) to 'icmp_ln147_122_reg_170203_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_53_reg_167086_reg[0]' (FDE) to 'icmp_ln141_292_reg_171245_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_106_reg_167053_reg[0]' (FDE) to 'icmp_ln147_146_reg_171260_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_121_reg_170173_reg[0]' (FDE) to 'icmp_ln141_56_reg_165894_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_242_reg_170158_reg[0]' (FDE) to 'icmp_ln147_28_reg_165927_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_123_reg_170233_reg[0]' (FDE) to 'icmp_ln141_152_reg_168098_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_246_reg_170218_reg[0]' (FDE) to 'icmp_ln147_76_reg_168131_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_195_reg_173350_reg[0]' (FDE) to 'icmp_ln141_158_reg_168242_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_390_reg_173335_reg[0]' (FDE) to 'icmp_ln147_79_reg_168275_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_412_reg_181759_reg[0]' (FDE) to 'icmp_ln141_224_reg_169749_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_824_reg_181744_reg[0]' (FDE) to 'icmp_ln147_112_reg_169782_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_414_reg_181819_reg[0]' (FDE) to 'icmp_ln141_320_reg_171845_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_719_reg_179865_reg[2] )
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[0]' (FDRE) to 'select_ln148_95_reg_166821_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[1]' (FDRE) to 'select_ln148_95_reg_166821_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_95_reg_166826_reg[1]' (FDE) to 'select_ln144_95_reg_166826_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[2]' (FDRE) to 'select_ln148_95_reg_166821_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_95_reg_166826_reg[2]' (FDS) to 'select_ln144_1055_reg_185626_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[3]' (FDRE) to 'select_ln148_95_reg_166821_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[4]' (FDRE) to 'select_ln148_95_reg_166821_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[5]' (FDRE) to 'select_ln148_95_reg_166821_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_95_reg_166821_reg[7]' (FDRE) to 'select_ln148_95_reg_166821_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[0]' (FDRE) to 'select_ln148_143_reg_167932_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[1]' (FDRE) to 'select_ln148_143_reg_167932_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_143_reg_167937_reg[1]' (FDE) to 'select_ln144_143_reg_167937_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[2]' (FDRE) to 'select_ln148_143_reg_167932_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_143_reg_167937_reg[2]' (FDS) to 'select_ln144_1055_reg_185626_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[3]' (FDRE) to 'select_ln148_143_reg_167932_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[4]' (FDRE) to 'select_ln148_143_reg_167932_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[5]' (FDRE) to 'select_ln148_143_reg_167932_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_143_reg_167932_reg[7]' (FDRE) to 'select_ln148_143_reg_167932_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[9]' (FDRE) to 'select_ln148_191_reg_169025_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[8]' (FDRE) to 'select_ln148_191_reg_169025_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[7]' (FDRE) to 'select_ln148_191_reg_169025_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[6]' (FDRE) to 'select_ln148_191_reg_169025_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_191_reg_169030_reg[6]' (FDE) to 'select_ln144_191_reg_169030_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[5]' (FDRE) to 'select_ln148_191_reg_169025_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[3]' (FDRE) to 'select_ln148_191_reg_169025_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_191_reg_169025_reg[2]' (FDRE) to 'select_ln148_191_reg_169025_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_191_reg_169030_reg[2]' (FDS) to 'select_ln144_1055_reg_185626_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[0]' (FDRE) to 'select_ln148_335_reg_172196_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[1]' (FDRE) to 'select_ln148_335_reg_172196_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_335_reg_172201_reg[1]' (FDE) to 'select_ln144_335_reg_172201_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[2]' (FDRE) to 'select_ln148_335_reg_172196_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_335_reg_172201_reg[2]' (FDS) to 'select_ln144_1055_reg_185626_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[3]' (FDRE) to 'select_ln148_335_reg_172196_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[4]' (FDRE) to 'select_ln148_335_reg_172196_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[5]' (FDRE) to 'select_ln148_335_reg_172196_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_335_reg_172196_reg[7]' (FDRE) to 'select_ln148_335_reg_172196_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[0]' (FDRE) to 'select_ln148_527_reg_176172_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[1]' (FDRE) to 'select_ln148_527_reg_176172_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_527_reg_176177_reg[1]' (FDE) to 'select_ln144_527_reg_176177_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[2]' (FDRE) to 'select_ln148_527_reg_176172_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_527_reg_176177_reg[2]' (FDS) to 'select_ln144_1055_reg_185626_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[3]' (FDRE) to 'select_ln148_527_reg_176172_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[4]' (FDRE) to 'select_ln148_527_reg_176172_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[5]' (FDRE) to 'select_ln148_527_reg_176172_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_176172_reg[7]' (FDRE) to 'select_ln148_527_reg_176172_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[0]' (FDRE) to 'select_ln148_623_reg_178052_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[1]' (FDRE) to 'select_ln148_623_reg_178052_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_623_reg_178057_reg[1]' (FDE) to 'select_ln144_623_reg_178057_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[2]' (FDRE) to 'select_ln148_623_reg_178052_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_623_reg_178057_reg[2]' (FDS) to 'select_ln144_1055_reg_185626_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[3]' (FDRE) to 'select_ln148_623_reg_178052_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[4]' (FDRE) to 'select_ln148_623_reg_178052_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[5]' (FDRE) to 'select_ln148_623_reg_178052_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_178052_reg[7]' (FDRE) to 'select_ln148_623_reg_178052_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_184065_reg[9]' (FDRE) to 'select_ln148_959_reg_184065_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_184065_reg[8]' (FDRE) to 'select_ln148_959_reg_184065_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_184065_reg[7]' (FDRE) to 'select_ln148_959_reg_184065_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_1103_reg_186377_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_1199_reg_187812_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O136[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O136[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O138[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O138[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O140[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O140[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O142[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O142[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O144[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O144[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O146[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O146[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O148[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O148[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O150[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O150[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O152[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O152[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O154[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O154[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O156[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O156[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O158[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O158[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O160[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O160[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O162[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O162[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O164[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O164[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O166[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O166[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O168[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O168[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O170[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O170[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O172[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O172[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O174[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O174[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O176[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O176[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O178[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O178[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O180[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O180[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O182[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O182[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O184[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O184[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O186[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O186[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O188[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O188[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O190[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O190[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O192[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O192[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O194[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O194[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O196[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O196[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O198[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O198[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O200[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O200[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O202[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O202[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O204[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O204[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O206[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O206[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O208[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O208[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O210[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O210[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O212[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O212[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O214[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O214[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O216[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O216[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O218[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O218[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O220[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O220[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O222[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O222[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O224[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O224[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O226[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O226[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O228[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O228[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O230[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O230[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O232[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O232[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_U0/\ap_phi_reg_pp0_iter2_p_0_0_011_3106_reg_31841_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_U0/\i_2_reg_84866_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_U0/\i_2_reg_84866_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\agg_tmp3_i_i_i141_i_i_reg_7850_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\agg_tmp_i_i_i_i_i_reg_7770_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\reg_2444_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\agg_tmp_i_i_reg_7920_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_1_fu_1058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_2_fu_1062_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_3_fu_1066_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_4_fu_1070_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_5_fu_1074_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_6_fu_1078_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_7_fu_1082_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_8_fu_1086_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_9_fu_1090_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_10_fu_1094_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_11_fu_1098_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_12_fu_1102_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_13_fu_1106_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_14_fu_1110_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_15_fu_1114_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_16_fu_1118_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_17_fu_1122_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_18_fu_1126_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_19_fu_1130_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_20_fu_1134_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_21_fu_1138_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_22_fu_1142_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_23_fu_1146_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_24_fu_1150_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0/\pair_value_25_fu_1154_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:19 . Memory (MB): peak = 4321.266 ; gain = 1889.176 ; free physical = 315551 ; free virtual = 398240
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:40 . Memory (MB): peak = 4384.070 ; gain = 1951.980 ; free physical = 313812 ; free virtual = 396770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:32 ; elapsed = 00:03:54 . Memory (MB): peak = 4395.996 ; gain = 1963.906 ; free physical = 312693 ; free virtual = 395687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:50 ; elapsed = 00:04:12 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 327725 ; free virtual = 410748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:50 ; elapsed = 00:04:13 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 327171 ; free virtual = 410195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:32 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 328800 ; free virtual = 411824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:17 ; elapsed = 00:04:39 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 328834 ; free virtual = 411857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:20 ; elapsed = 00:04:43 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 325486 ; free virtual = 410010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:22 ; elapsed = 00:04:45 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 325651 ; free virtual = 410006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  6700|
|3     |LUT1   |  2109|
|4     |LUT2   | 20417|
|5     |LUT3   | 10256|
|6     |LUT4   | 23868|
|7     |LUT5   |  5600|
|8     |LUT6   | 47056|
|9     |MUXF7  |    21|
|10    |FDRE   | 14487|
|11    |FDSE   |   692|
|12    |IBUF   |   804|
|13    |OBUF   |   883|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                     |Cells  |
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                           | 132894|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                               |    800|
|3     |  flatten_out_10_U                                                  |hls_dummy_fifo_w10_d2_S                                                    |     53|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1062                                      |     41|
|5     |  flatten_out_11_U                                                  |hls_dummy_fifo_w10_d2_S_0                                                  |     50|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1061                                      |     41|
|7     |  flatten_out_12_U                                                  |hls_dummy_fifo_w10_d2_S_1                                                  |     50|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1060                                      |     41|
|9     |  flatten_out_13_U                                                  |hls_dummy_fifo_w10_d2_S_2                                                  |     50|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1059                                      |     41|
|11    |  flatten_out_14_U                                                  |hls_dummy_fifo_w10_d2_S_3                                                  |     51|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1058                                      |     41|
|13    |  flatten_out_15_U                                                  |hls_dummy_fifo_w10_d2_S_4                                                  |     50|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1057                                      |     41|
|15    |  flatten_out_16_U                                                  |hls_dummy_fifo_w10_d2_S_5                                                  |     52|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1056                                      |     41|
|17    |  flatten_out_17_U                                                  |hls_dummy_fifo_w10_d2_S_6                                                  |     50|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1055                                      |     41|
|19    |  flatten_out_18_U                                                  |hls_dummy_fifo_w10_d2_S_7                                                  |     51|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1054                                      |     41|
|21    |  flatten_out_19_U                                                  |hls_dummy_fifo_w10_d2_S_8                                                  |     50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1053                                      |     41|
|23    |  flatten_out_1_U                                                   |hls_dummy_fifo_w10_d2_S_9                                                  |     50|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1052                                      |     41|
|25    |  flatten_out_20_U                                                  |hls_dummy_fifo_w10_d2_S_10                                                 |     50|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1051                                      |     41|
|27    |  flatten_out_21_U                                                  |hls_dummy_fifo_w10_d2_S_11                                                 |     51|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1050                                      |     41|
|29    |  flatten_out_22_U                                                  |hls_dummy_fifo_w10_d2_S_12                                                 |     54|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1049                                      |     41|
|31    |  flatten_out_23_U                                                  |hls_dummy_fifo_w10_d2_S_13                                                 |     51|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1048                                      |     41|
|33    |  flatten_out_24_U                                                  |hls_dummy_fifo_w10_d2_S_14                                                 |     50|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1047                                      |     41|
|35    |  flatten_out_25_U                                                  |hls_dummy_fifo_w10_d2_S_15                                                 |     51|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1046                                      |     41|
|37    |  flatten_out_26_U                                                  |hls_dummy_fifo_w10_d2_S_16                                                 |     50|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1045                                      |     41|
|39    |  flatten_out_27_U                                                  |hls_dummy_fifo_w10_d2_S_17                                                 |     50|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1044                                      |     41|
|41    |  flatten_out_28_U                                                  |hls_dummy_fifo_w10_d2_S_18                                                 |     52|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1043                                      |     41|
|43    |  flatten_out_29_U                                                  |hls_dummy_fifo_w10_d2_S_19                                                 |     51|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1042                                      |     41|
|45    |  flatten_out_2_U                                                   |hls_dummy_fifo_w10_d2_S_20                                                 |     50|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1041                                      |     41|
|47    |  flatten_out_30_U                                                  |hls_dummy_fifo_w10_d2_S_21                                                 |     50|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1040                                      |     41|
|49    |  flatten_out_31_U                                                  |hls_dummy_fifo_w10_d2_S_22                                                 |     50|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1039                                      |     41|
|51    |  flatten_out_32_U                                                  |hls_dummy_fifo_w10_d2_S_23                                                 |     51|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1038                                      |     41|
|53    |  flatten_out_33_U                                                  |hls_dummy_fifo_w10_d2_S_24                                                 |     50|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1037                                      |     41|
|55    |  flatten_out_34_U                                                  |hls_dummy_fifo_w10_d2_S_25                                                 |     52|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1036                                      |     41|
|57    |  flatten_out_35_U                                                  |hls_dummy_fifo_w10_d2_S_26                                                 |     50|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1035                                      |     41|
|59    |  flatten_out_36_U                                                  |hls_dummy_fifo_w10_d2_S_27                                                 |     51|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1034                                      |     41|
|61    |  flatten_out_37_U                                                  |hls_dummy_fifo_w10_d2_S_28                                                 |     50|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1033                                      |     41|
|63    |  flatten_out_38_U                                                  |hls_dummy_fifo_w10_d2_S_29                                                 |     51|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1032                                      |     41|
|65    |  flatten_out_39_U                                                  |hls_dummy_fifo_w10_d2_S_30                                                 |     50|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1031                                      |     41|
|67    |  flatten_out_3_U                                                   |hls_dummy_fifo_w10_d2_S_31                                                 |     50|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1030                                      |     41|
|69    |  flatten_out_40_U                                                  |hls_dummy_fifo_w10_d2_S_32                                                 |     54|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1029                                      |     41|
|71    |  flatten_out_41_U                                                  |hls_dummy_fifo_w10_d2_S_33                                                 |     51|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1028                                      |     41|
|73    |  flatten_out_42_U                                                  |hls_dummy_fifo_w10_d2_S_34                                                 |     50|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1027                                      |     41|
|75    |  flatten_out_43_U                                                  |hls_dummy_fifo_w10_d2_S_35                                                 |     50|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1026                                      |     41|
|77    |  flatten_out_44_U                                                  |hls_dummy_fifo_w10_d2_S_36                                                 |     50|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1025                                      |     41|
|79    |  flatten_out_45_U                                                  |hls_dummy_fifo_w10_d2_S_37                                                 |     51|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1024                                      |     41|
|81    |  flatten_out_46_U                                                  |hls_dummy_fifo_w10_d2_S_38                                                 |     53|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1023                                      |     41|
|83    |  flatten_out_47_U                                                  |hls_dummy_fifo_w10_d2_S_39                                                 |     50|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1022                                      |     41|
|85    |  flatten_out_48_U                                                  |hls_dummy_fifo_w10_d2_S_40                                                 |     50|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1021                                      |     41|
|87    |  flatten_out_49_U                                                  |hls_dummy_fifo_w10_d2_S_41                                                 |     51|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1020                                      |     41|
|89    |  flatten_out_4_U                                                   |hls_dummy_fifo_w10_d2_S_42                                                 |     54|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1019                                      |     41|
|91    |  flatten_out_50_U                                                  |hls_dummy_fifo_w10_d2_S_43                                                 |     50|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1018                                      |     41|
|93    |  flatten_out_51_U                                                  |hls_dummy_fifo_w10_d2_S_44                                                 |     50|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1017                                      |     41|
|95    |  flatten_out_52_U                                                  |hls_dummy_fifo_w10_d2_S_45                                                 |     53|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1016                                      |     41|
|97    |  flatten_out_53_U                                                  |hls_dummy_fifo_w10_d2_S_46                                                 |     50|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1015                                      |     41|
|99    |  flatten_out_54_U                                                  |hls_dummy_fifo_w10_d2_S_47                                                 |     51|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1014                                      |     41|
|101   |  flatten_out_55_U                                                  |hls_dummy_fifo_w10_d2_S_48                                                 |     50|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1013                                      |     41|
|103   |  flatten_out_56_U                                                  |hls_dummy_fifo_w10_d2_S_49                                                 |     50|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1012                                      |     41|
|105   |  flatten_out_57_U                                                  |hls_dummy_fifo_w10_d2_S_50                                                 |     50|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1011                                      |     41|
|107   |  flatten_out_58_U                                                  |hls_dummy_fifo_w10_d2_S_51                                                 |     53|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1010                                      |     41|
|109   |  flatten_out_59_U                                                  |hls_dummy_fifo_w10_d2_S_52                                                 |     50|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1009                                      |     41|
|111   |  flatten_out_5_U                                                   |hls_dummy_fifo_w10_d2_S_53                                                 |     50|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1008                                      |     41|
|113   |  flatten_out_60_U                                                  |hls_dummy_fifo_w10_d2_S_54                                                 |     50|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1007                                      |     41|
|115   |  flatten_out_61_U                                                  |hls_dummy_fifo_w10_d2_S_55                                                 |     51|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1006                                      |     41|
|117   |  flatten_out_62_U                                                  |hls_dummy_fifo_w10_d2_S_56                                                 |     50|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1005                                      |     41|
|119   |  flatten_out_63_U                                                  |hls_dummy_fifo_w10_d2_S_57                                                 |     50|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1004                                      |     41|
|121   |  flatten_out_64_U                                                  |hls_dummy_fifo_w10_d2_S_58                                                 |     52|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1003                                      |     41|
|123   |  flatten_out_65_U                                                  |hls_dummy_fifo_w10_d2_S_59                                                 |     51|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1002                                      |     41|
|125   |  flatten_out_66_U                                                  |hls_dummy_fifo_w10_d2_S_60                                                 |     50|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1001                                      |     41|
|127   |  flatten_out_67_U                                                  |hls_dummy_fifo_w10_d2_S_61                                                 |     50|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_1000                                      |     41|
|129   |  flatten_out_68_U                                                  |hls_dummy_fifo_w10_d2_S_62                                                 |     51|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_999                                       |     41|
|131   |  flatten_out_69_U                                                  |hls_dummy_fifo_w10_d2_S_63                                                 |     50|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_998                                       |     41|
|133   |  flatten_out_6_U                                                   |hls_dummy_fifo_w10_d2_S_64                                                 |     50|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_997                                       |     41|
|135   |  flatten_out_70_U                                                  |hls_dummy_fifo_w10_d2_S_65                                                 |     52|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_996                                       |     41|
|137   |  flatten_out_71_U                                                  |hls_dummy_fifo_w10_d2_S_66                                                 |     51|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_995                                       |     41|
|139   |  flatten_out_72_U                                                  |hls_dummy_fifo_w10_d2_S_67                                                 |     50|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_994                                       |     41|
|141   |  flatten_out_73_U                                                  |hls_dummy_fifo_w10_d2_S_68                                                 |     50|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_993                                       |     41|
|143   |  flatten_out_74_U                                                  |hls_dummy_fifo_w10_d2_S_69                                                 |     50|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_992                                       |     41|
|145   |  flatten_out_75_U                                                  |hls_dummy_fifo_w10_d2_S_70                                                 |     51|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_991                                       |     41|
|147   |  flatten_out_76_U                                                  |hls_dummy_fifo_w10_d2_S_71                                                 |     52|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_990                                       |     41|
|149   |  flatten_out_77_U                                                  |hls_dummy_fifo_w10_d2_S_72                                                 |     51|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_989                                       |     41|
|151   |  flatten_out_78_U                                                  |hls_dummy_fifo_w10_d2_S_73                                                 |     50|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_988                                       |     41|
|153   |  flatten_out_79_U                                                  |hls_dummy_fifo_w10_d2_S_74                                                 |     50|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_987                                       |     41|
|155   |  flatten_out_7_U                                                   |hls_dummy_fifo_w10_d2_S_75                                                 |     50|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_986                                       |     41|
|157   |  flatten_out_8_U                                                   |hls_dummy_fifo_w10_d2_S_76                                                 |     50|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_985                                       |     41|
|159   |  flatten_out_9_U                                                   |hls_dummy_fifo_w10_d2_S_77                                                 |     50|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_984                                       |     41|
|161   |  flatten_out_U                                                     |hls_dummy_fifo_w10_d2_S_78                                                 |     51|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_983                                       |     41|
|163   |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S_79                                                 |     41|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_982                                       |     31|
|165   |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_80                                                 |     42|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_981                                       |     31|
|167   |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_81                                                 |     32|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_980                                       |     21|
|169   |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_82                                                 |     31|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_979                                       |     21|
|171   |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_83                                                 |     31|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_978                                       |     21|
|173   |  sparse_arr_feat_conv1_out_15_U                                    |hls_dummy_fifo_w10_d2_S_84                                                 |     32|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_977                                       |     21|
|175   |  sparse_arr_feat_conv1_out_16_U                                    |hls_dummy_fifo_w10_d2_S_85                                                 |     40|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_976                                       |     31|
|177   |  sparse_arr_feat_conv1_out_17_U                                    |hls_dummy_fifo_w10_d2_S_86                                                 |     41|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_975                                       |     31|
|179   |  sparse_arr_feat_conv1_out_18_U                                    |hls_dummy_fifo_w10_d2_S_87                                                 |     41|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_974                                       |     31|
|181   |  sparse_arr_feat_conv1_out_19_U                                    |hls_dummy_fifo_w10_d2_S_88                                                 |     40|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_973                                       |     31|
|183   |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_89                                                 |     41|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_972                                       |     31|
|185   |  sparse_arr_feat_conv1_out_20_U                                    |hls_dummy_fifo_w10_d2_S_90                                                 |     30|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_971                                       |     21|
|187   |  sparse_arr_feat_conv1_out_21_U                                    |hls_dummy_fifo_w10_d2_S_91                                                 |     32|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_970                                       |     21|
|189   |  sparse_arr_feat_conv1_out_22_U                                    |hls_dummy_fifo_w10_d2_S_92                                                 |     30|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_969                                       |     21|
|191   |  sparse_arr_feat_conv1_out_23_U                                    |hls_dummy_fifo_w10_d2_S_93                                                 |     31|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_968                                       |     21|
|193   |  sparse_arr_feat_conv1_out_24_U                                    |hls_dummy_fifo_w10_d2_S_94                                                 |     40|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_967                                       |     31|
|195   |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_95                                                 |     40|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_966                                       |     31|
|197   |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_96                                                 |     43|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_965                                       |     31|
|199   |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_97                                                 |     30|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_964                                       |     21|
|201   |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_98                                                 |     32|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_963                                       |     21|
|203   |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_99                                                 |     30|
|204   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_962                                       |     21|
|205   |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_100                                                |     30|
|206   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_961                                       |     21|
|207   |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_101                                                |     40|
|208   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_960                                       |     31|
|209   |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_102                                                |     41|
|210   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_959                                       |     31|
|211   |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_103                                                |     41|
|212   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_958                                       |     31|
|213   |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w10_d2_S_104                                                |   1631|
|214   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_957                                       |   1620|
|215   |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w10_d2_S_105                                                |   1626|
|216   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_956                                       |   1617|
|217   |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w10_d2_S_106                                                |   1632|
|218   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_955                                       |   1623|
|219   |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w10_d2_S_107                                                |   1577|
|220   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_954                                       |   1566|
|221   |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w10_d2_S_108                                                |   1605|
|222   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_953                                       |   1596|
|223   |  sparse_arr_feat_reduce_out_15_U                                   |hls_dummy_fifo_w10_d2_S_109                                                |   1632|
|224   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_952                                       |   1623|
|225   |  sparse_arr_feat_reduce_out_16_U                                   |hls_dummy_fifo_w10_d2_S_110                                                |   1605|
|226   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_951                                       |   1596|
|227   |  sparse_arr_feat_reduce_out_17_U                                   |hls_dummy_fifo_w10_d2_S_111                                                |   1525|
|228   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_950                                       |   1515|
|229   |  sparse_arr_feat_reduce_out_18_U                                   |hls_dummy_fifo_w10_d2_S_112                                                |   1593|
|230   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_949                                       |   1584|
|231   |  sparse_arr_feat_reduce_out_19_U                                   |hls_dummy_fifo_w10_d2_S_113                                                |   1633|
|232   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_948                                       |   1623|
|233   |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_114                                                |   1510|
|234   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_947                                       |   1500|
|235   |  sparse_arr_feat_reduce_out_20_U                                   |hls_dummy_fifo_w10_d2_S_115                                                |   1626|
|236   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_946                                       |   1617|
|237   |  sparse_arr_feat_reduce_out_21_U                                   |hls_dummy_fifo_w10_d2_S_116                                                |   1623|
|238   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_945                                       |   1614|
|239   |  sparse_arr_feat_reduce_out_22_U                                   |hls_dummy_fifo_w10_d2_S_117                                                |   1632|
|240   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_944                                       |   1623|
|241   |  sparse_arr_feat_reduce_out_23_U                                   |hls_dummy_fifo_w10_d2_S_118                                                |   1602|
|242   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_943                                       |   1593|
|243   |  sparse_arr_feat_reduce_out_24_U                                   |hls_dummy_fifo_w10_d2_S_119                                                |   1549|
|244   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_942                                       |   1538|
|245   |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_120                                                |   1509|
|246   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_941                                       |   1500|
|247   |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_121                                                |   1530|
|248   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_940                                       |   1521|
|249   |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_122                                                |   1405|
|250   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_939                                       |   1396|
|251   |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w10_d2_S_123                                                |   1491|
|252   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_938                                       |   1482|
|253   |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w10_d2_S_124                                                |   1462|
|254   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_937                                       |   1452|
|255   |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w10_d2_S_125                                                |   1636|
|256   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_936                                       |   1626|
|257   |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w10_d2_S_126                                                |   1629|
|258   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_935                                       |   1620|
|259   |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w10_d2_S_127                                                |   1597|
|260   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_934                                       |   1587|
|261   |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_128                                                |   1649|
|262   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |   1640|
|263   |  sparse_arr_hash_reduce_out_10_c22_channel_U                       |hls_dummy_fifo_w4_d2_S                                                     |    173|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_933                                        |    164|
|265   |  sparse_arr_hash_reduce_out_10_c_U                                 |hls_dummy_fifo_w4_d2_S_129                                                 |     22|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_932                                        |     13|
|267   |  sparse_arr_hash_reduce_out_11_c23_channel_U                       |hls_dummy_fifo_w4_d2_S_130                                                 |    201|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_931                                        |    192|
|269   |  sparse_arr_hash_reduce_out_11_c_U                                 |hls_dummy_fifo_w4_d2_S_131                                                 |     24|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_930                                        |     13|
|271   |  sparse_arr_hash_reduce_out_12_c24_channel_U                       |hls_dummy_fifo_w4_d2_S_132                                                 |    181|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_929                                        |    169|
|273   |  sparse_arr_hash_reduce_out_12_c_U                                 |hls_dummy_fifo_w4_d2_S_133                                                 |     23|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_928                                        |     13|
|275   |  sparse_arr_hash_reduce_out_13_c25_channel_U                       |hls_dummy_fifo_w4_d2_S_134                                                 |    153|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_927                                        |    144|
|277   |  sparse_arr_hash_reduce_out_13_c_U                                 |hls_dummy_fifo_w4_d2_S_135                                                 |     25|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_926                                        |     13|
|279   |  sparse_arr_hash_reduce_out_14_c26_channel_U                       |hls_dummy_fifo_w4_d2_S_136                                                 |    153|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_925                                        |    144|
|281   |  sparse_arr_hash_reduce_out_14_c_U                                 |hls_dummy_fifo_w4_d2_S_137                                                 |     22|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_924                                        |     13|
|283   |  sparse_arr_hash_reduce_out_15_c27_channel_U                       |hls_dummy_fifo_w4_d2_S_138                                                 |    180|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_923                                        |    171|
|285   |  sparse_arr_hash_reduce_out_15_c_U                                 |hls_dummy_fifo_w4_d2_S_139                                                 |     22|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_922                                        |     13|
|287   |  sparse_arr_hash_reduce_out_16_c28_channel_U                       |hls_dummy_fifo_w4_d2_S_140                                                 |    144|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_921                                        |    133|
|289   |  sparse_arr_hash_reduce_out_16_c_U                                 |hls_dummy_fifo_w4_d2_S_141                                                 |     23|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_920                                        |     13|
|291   |  sparse_arr_hash_reduce_out_17_c29_channel_U                       |hls_dummy_fifo_w4_d2_S_142                                                 |    156|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_919                                        |    147|
|293   |  sparse_arr_hash_reduce_out_17_c_U                                 |hls_dummy_fifo_w4_d2_S_143                                                 |     23|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_918                                        |     13|
|295   |  sparse_arr_hash_reduce_out_18_c30_channel_U                       |hls_dummy_fifo_w4_d2_S_144                                                 |    108|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_917                                        |     98|
|297   |  sparse_arr_hash_reduce_out_18_c_U                                 |hls_dummy_fifo_w4_d2_S_145                                                 |     22|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_916                                        |     13|
|299   |  sparse_arr_hash_reduce_out_19_c31_channel_U                       |hls_dummy_fifo_w4_d2_S_146                                                 |    144|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_915                                        |    135|
|301   |  sparse_arr_hash_reduce_out_19_c_U                                 |hls_dummy_fifo_w4_d2_S_147                                                 |     22|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_914                                        |     13|
|303   |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w4_d2_S_148                                                 |    188|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_913                                        |    179|
|305   |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w4_d2_S_149                                                 |     23|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_912                                        |     13|
|307   |  sparse_arr_hash_reduce_out_20_c32_channel_U                       |hls_dummy_fifo_w4_d2_S_150                                                 |    133|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_911                                        |    123|
|309   |  sparse_arr_hash_reduce_out_20_c_U                                 |hls_dummy_fifo_w4_d2_S_151                                                 |     22|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_910                                        |     13|
|311   |  sparse_arr_hash_reduce_out_21_c33_channel_U                       |hls_dummy_fifo_w4_d2_S_152                                                 |    155|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_909                                        |    146|
|313   |  sparse_arr_hash_reduce_out_21_c_U                                 |hls_dummy_fifo_w4_d2_S_153                                                 |     23|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_908                                        |     13|
|315   |  sparse_arr_hash_reduce_out_22_c34_channel_U                       |hls_dummy_fifo_w4_d2_S_154                                                 |    107|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_907                                        |     98|
|317   |  sparse_arr_hash_reduce_out_22_c_U                                 |hls_dummy_fifo_w4_d2_S_155                                                 |     23|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_906                                        |     13|
|319   |  sparse_arr_hash_reduce_out_23_c35_channel_U                       |hls_dummy_fifo_w4_d2_S_156                                                 |    153|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_905                                        |    143|
|321   |  sparse_arr_hash_reduce_out_23_c_U                                 |hls_dummy_fifo_w4_d2_S_157                                                 |     30|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_904                                        |     13|
|323   |  sparse_arr_hash_reduce_out_24_c36_channel_U                       |hls_dummy_fifo_w4_d2_S_158                                                 |    158|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_903                                        |    148|
|325   |  sparse_arr_hash_reduce_out_24_c_U                                 |hls_dummy_fifo_w4_d2_S_159                                                 |     22|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_902                                        |     13|
|327   |  sparse_arr_hash_reduce_out_25_c37_channel_U                       |hls_dummy_fifo_w4_d2_S_160                                                 |    208|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_901                                        |    199|
|329   |  sparse_arr_hash_reduce_out_25_c_U                                 |hls_dummy_fifo_w4_d2_S_161                                                 |     22|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_900                                        |     13|
|331   |  sparse_arr_hash_reduce_out_26_c38_channel_U                       |hls_dummy_fifo_w4_d2_S_162                                                 |    174|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_899                                        |    165|
|333   |  sparse_arr_hash_reduce_out_26_c_U                                 |hls_dummy_fifo_w4_d2_S_163                                                 |     22|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_898                                        |     13|
|335   |  sparse_arr_hash_reduce_out_27_c39_channel_U                       |hls_dummy_fifo_w4_d2_S_164                                                 |    163|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_897                                        |    154|
|337   |  sparse_arr_hash_reduce_out_27_c_U                                 |hls_dummy_fifo_w4_d2_S_165                                                 |     23|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_896                                        |     13|
|339   |  sparse_arr_hash_reduce_out_28_c40_channel_U                       |hls_dummy_fifo_w4_d2_S_166                                                 |    115|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_895                                        |    106|
|341   |  sparse_arr_hash_reduce_out_28_c_U                                 |hls_dummy_fifo_w4_d2_S_167                                                 |     22|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_894                                        |     13|
|343   |  sparse_arr_hash_reduce_out_29_c41_channel_U                       |hls_dummy_fifo_w4_d2_S_168                                                 |    161|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_893                                        |    152|
|345   |  sparse_arr_hash_reduce_out_29_c_U                                 |hls_dummy_fifo_w4_d2_S_169                                                 |     25|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_892                                        |     13|
|347   |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w4_d2_S_170                                                 |    161|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_891                                        |    152|
|349   |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w4_d2_S_171                                                 |     23|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_890                                        |     13|
|351   |  sparse_arr_hash_reduce_out_30_c42_channel_U                       |hls_dummy_fifo_w4_d2_S_172                                                 |    103|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_889                                        |     91|
|353   |  sparse_arr_hash_reduce_out_30_c_U                                 |hls_dummy_fifo_w4_d2_S_173                                                 |     23|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_888                                        |     13|
|355   |  sparse_arr_hash_reduce_out_31_c43_channel_U                       |hls_dummy_fifo_w4_d2_S_174                                                 |    157|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_887                                        |    148|
|357   |  sparse_arr_hash_reduce_out_31_c_U                                 |hls_dummy_fifo_w4_d2_S_175                                                 |     22|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_886                                        |     13|
|359   |  sparse_arr_hash_reduce_out_32_c44_channel_U                       |hls_dummy_fifo_w4_d2_S_176                                                 |    110|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_885                                        |    101|
|361   |  sparse_arr_hash_reduce_out_32_c_U                                 |hls_dummy_fifo_w4_d2_S_177                                                 |     23|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_884                                        |     13|
|363   |  sparse_arr_hash_reduce_out_33_c45_channel_U                       |hls_dummy_fifo_w4_d2_S_178                                                 |    139|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_883                                        |    130|
|365   |  sparse_arr_hash_reduce_out_33_c_U                                 |hls_dummy_fifo_w4_d2_S_179                                                 |     23|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_882                                        |     13|
|367   |  sparse_arr_hash_reduce_out_34_c46_channel_U                       |hls_dummy_fifo_w4_d2_S_180                                                 |    110|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_881                                        |    101|
|369   |  sparse_arr_hash_reduce_out_34_c_U                                 |hls_dummy_fifo_w4_d2_S_181                                                 |     22|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_880                                        |     13|
|371   |  sparse_arr_hash_reduce_out_35_c47_channel_U                       |hls_dummy_fifo_w4_d2_S_182                                                 |    153|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_879                                        |    143|
|373   |  sparse_arr_hash_reduce_out_35_c_U                                 |hls_dummy_fifo_w4_d2_S_183                                                 |     22|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_878                                        |     13|
|375   |  sparse_arr_hash_reduce_out_36_c48_channel_U                       |hls_dummy_fifo_w4_d2_S_184                                                 |    118|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_877                                        |    108|
|377   |  sparse_arr_hash_reduce_out_36_c_U                                 |hls_dummy_fifo_w4_d2_S_185                                                 |     22|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_876                                        |     13|
|379   |  sparse_arr_hash_reduce_out_37_c49_channel_U                       |hls_dummy_fifo_w4_d2_S_186                                                 |    166|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_875                                        |    157|
|381   |  sparse_arr_hash_reduce_out_37_c_U                                 |hls_dummy_fifo_w4_d2_S_187                                                 |     25|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_874                                        |     13|
|383   |  sparse_arr_hash_reduce_out_38_c50_channel_U                       |hls_dummy_fifo_w4_d2_S_188                                                 |    152|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_873                                        |    142|
|385   |  sparse_arr_hash_reduce_out_38_c_U                                 |hls_dummy_fifo_w4_d2_S_189                                                 |     23|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_872                                        |     13|
|387   |  sparse_arr_hash_reduce_out_39_c51_channel_U                       |hls_dummy_fifo_w4_d2_S_190                                                 |    162|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_871                                        |    153|
|389   |  sparse_arr_hash_reduce_out_39_c_U                                 |hls_dummy_fifo_w4_d2_S_191                                                 |     24|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_870                                        |     13|
|391   |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w4_d2_S_192                                                 |    176|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_869                                        |    167|
|393   |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w4_d2_S_193                                                 |     22|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_868                                        |     13|
|395   |  sparse_arr_hash_reduce_out_40_c52_channel_U                       |hls_dummy_fifo_w4_d2_S_194                                                 |    173|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_867                                        |    164|
|397   |  sparse_arr_hash_reduce_out_40_c_U                                 |hls_dummy_fifo_w4_d2_S_195                                                 |     24|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_866                                        |     13|
|399   |  sparse_arr_hash_reduce_out_41_c53_channel_U                       |hls_dummy_fifo_w4_d2_S_196                                                 |    146|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_865                                        |    137|
|401   |  sparse_arr_hash_reduce_out_41_c_U                                 |hls_dummy_fifo_w4_d2_S_197                                                 |     23|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_864                                        |     13|
|403   |  sparse_arr_hash_reduce_out_42_c54_channel_U                       |hls_dummy_fifo_w4_d2_S_198                                                 |    174|
|404   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_863                                        |    164|
|405   |  sparse_arr_hash_reduce_out_42_c_U                                 |hls_dummy_fifo_w4_d2_S_199                                                 |     24|
|406   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_862                                        |     13|
|407   |  sparse_arr_hash_reduce_out_43_c55_channel_U                       |hls_dummy_fifo_w4_d2_S_200                                                 |    166|
|408   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_861                                        |    157|
|409   |  sparse_arr_hash_reduce_out_43_c_U                                 |hls_dummy_fifo_w4_d2_S_201                                                 |     22|
|410   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_860                                        |     13|
|411   |  sparse_arr_hash_reduce_out_44_c56_channel_U                       |hls_dummy_fifo_w4_d2_S_202                                                 |    192|
|412   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_859                                        |    183|
|413   |  sparse_arr_hash_reduce_out_44_c_U                                 |hls_dummy_fifo_w4_d2_S_203                                                 |     23|
|414   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_858                                        |     13|
|415   |  sparse_arr_hash_reduce_out_45_c57_channel_U                       |hls_dummy_fifo_w4_d2_S_204                                                 |    194|
|416   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_857                                        |    183|
|417   |  sparse_arr_hash_reduce_out_45_c_U                                 |hls_dummy_fifo_w4_d2_S_205                                                 |     24|
|418   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_856                                        |     13|
|419   |  sparse_arr_hash_reduce_out_46_c58_channel_U                       |hls_dummy_fifo_w4_d2_S_206                                                 |    158|
|420   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_855                                        |    149|
|421   |  sparse_arr_hash_reduce_out_46_c_U                                 |hls_dummy_fifo_w4_d2_S_207                                                 |     23|
|422   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_854                                        |     13|
|423   |  sparse_arr_hash_reduce_out_47_c59_channel_U                       |hls_dummy_fifo_w4_d2_S_208                                                 |    171|
|424   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_853                                        |    162|
|425   |  sparse_arr_hash_reduce_out_47_c_U                                 |hls_dummy_fifo_w4_d2_S_209                                                 |     22|
|426   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_852                                        |     13|
|427   |  sparse_arr_hash_reduce_out_48_c60_channel_U                       |hls_dummy_fifo_w4_d2_S_210                                                 |    209|
|428   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_851                                        |    199|
|429   |  sparse_arr_hash_reduce_out_48_c_U                                 |hls_dummy_fifo_w4_d2_S_211                                                 |     22|
|430   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_850                                        |     13|
|431   |  sparse_arr_hash_reduce_out_49_c61_channel_U                       |hls_dummy_fifo_w4_d2_S_212                                                 |    308|
|432   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_849                                        |    299|
|433   |  sparse_arr_hash_reduce_out_49_c_U                                 |hls_dummy_fifo_w4_d2_S_213                                                 |     22|
|434   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_848                                        |     13|
|435   |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w4_d2_S_214                                                 |    143|
|436   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_847                                        |    133|
|437   |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w4_d2_S_215                                                 |     23|
|438   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_846                                        |     13|
|439   |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w4_d2_S_216                                                 |    129|
|440   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_845                                        |    120|
|441   |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w4_d2_S_217                                                 |     24|
|442   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_844                                        |     13|
|443   |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w4_d2_S_218                                                 |    168|
|444   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_843                                        |    158|
|445   |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w4_d2_S_219                                                 |     22|
|446   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_842                                        |     13|
|447   |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w4_d2_S_220                                                 |    155|
|448   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_841                                        |    145|
|449   |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w4_d2_S_221                                                 |     23|
|450   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_840                                        |     13|
|451   |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w4_d2_S_222                                                 |    120|
|452   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_839                                        |    111|
|453   |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w4_d2_S_223                                                 |     22|
|454   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_838                                        |     13|
|455   |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w4_d2_S_224                                                 |    166|
|456   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_837                                        |    157|
|457   |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w4_d2_S_225                                                 |     24|
|458   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_836                                        |     13|
|459   |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w4_d2_S_226                                                 |    115|
|460   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_835                                        |    105|
|461   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w4_d2_S_227                                                 |     23|
|462   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg                                            |     13|
|463   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s |  64001|
|464   |    mul_10s_10s_18_1_1_U10                                          |hls_dummy_mul_10s_10s_18_1_1                                               |    186|
|465   |    mul_10s_10s_18_1_1_U100                                         |hls_dummy_mul_10s_10s_18_1_1_236                                           |     72|
|466   |    mul_10s_10s_18_1_1_U101                                         |hls_dummy_mul_10s_10s_18_1_1_237                                           |     88|
|467   |    mul_10s_10s_18_1_1_U102                                         |hls_dummy_mul_10s_10s_18_1_1_238                                           |     72|
|468   |    mul_10s_10s_18_1_1_U103                                         |hls_dummy_mul_10s_10s_18_1_1_239                                           |     84|
|469   |    mul_10s_10s_18_1_1_U104                                         |hls_dummy_mul_10s_10s_18_1_1_240                                           |     72|
|470   |    mul_10s_10s_18_1_1_U105                                         |hls_dummy_mul_10s_10s_18_1_1_241                                           |     76|
|471   |    mul_10s_10s_18_1_1_U106                                         |hls_dummy_mul_10s_10s_18_1_1_242                                           |     91|
|472   |    mul_10s_10s_18_1_1_U107                                         |hls_dummy_mul_10s_10s_18_1_1_243                                           |     73|
|473   |    mul_10s_10s_18_1_1_U108                                         |hls_dummy_mul_10s_10s_18_1_1_244                                           |     72|
|474   |    mul_10s_10s_18_1_1_U109                                         |hls_dummy_mul_10s_10s_18_1_1_245                                           |     91|
|475   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_246                                           |    168|
|476   |    mul_10s_10s_18_1_1_U110                                         |hls_dummy_mul_10s_10s_18_1_1_247                                           |     73|
|477   |    mul_10s_10s_18_1_1_U111                                         |hls_dummy_mul_10s_10s_18_1_1_248                                           |     72|
|478   |    mul_10s_10s_18_1_1_U112                                         |hls_dummy_mul_10s_10s_18_1_1_249                                           |    100|
|479   |    mul_10s_10s_18_1_1_U113                                         |hls_dummy_mul_10s_10s_18_1_1_250                                           |     84|
|480   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1_251                                           |     72|
|481   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_252                                           |     72|
|482   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_253                                           |     88|
|483   |    mul_10s_10s_18_1_1_U117                                         |hls_dummy_mul_10s_10s_18_1_1_254                                           |    100|
|484   |    mul_10s_10s_18_1_1_U118                                         |hls_dummy_mul_10s_10s_18_1_1_255                                           |    100|
|485   |    mul_10s_10s_18_1_1_U119                                         |hls_dummy_mul_10s_10s_18_1_1_256                                           |     84|
|486   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_257                                           |    167|
|487   |    mul_10s_10s_18_1_1_U120                                         |hls_dummy_mul_10s_10s_18_1_1_258                                           |     72|
|488   |    mul_10s_10s_18_1_1_U121                                         |hls_dummy_mul_10s_10s_18_1_1_259                                           |     72|
|489   |    mul_10s_10s_18_1_1_U122                                         |hls_dummy_mul_10s_10s_18_1_1_260                                           |    120|
|490   |    mul_10s_10s_18_1_1_U123                                         |hls_dummy_mul_10s_10s_18_1_1_261                                           |     72|
|491   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_262                                           |     72|
|492   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_263                                           |     82|
|493   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_264                                           |     81|
|494   |    mul_10s_10s_18_1_1_U127                                         |hls_dummy_mul_10s_10s_18_1_1_265                                           |     84|
|495   |    mul_10s_10s_18_1_1_U128                                         |hls_dummy_mul_10s_10s_18_1_1_266                                           |     72|
|496   |    mul_10s_10s_18_1_1_U129                                         |hls_dummy_mul_10s_10s_18_1_1_267                                           |     72|
|497   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_268                                           |    186|
|498   |    mul_10s_10s_18_1_1_U130                                         |hls_dummy_mul_10s_10s_18_1_1_269                                           |    100|
|499   |    mul_10s_10s_18_1_1_U131                                         |hls_dummy_mul_10s_10s_18_1_1_270                                           |     73|
|500   |    mul_10s_10s_18_1_1_U132                                         |hls_dummy_mul_10s_10s_18_1_1_271                                           |     72|
|501   |    mul_10s_10s_18_1_1_U133                                         |hls_dummy_mul_10s_10s_18_1_1_272                                           |     91|
|502   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_273                                           |     82|
|503   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_274                                           |     72|
|504   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_275                                           |     91|
|505   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_276                                           |     84|
|506   |    mul_10s_10s_18_1_1_U138                                         |hls_dummy_mul_10s_10s_18_1_1_277                                           |     72|
|507   |    mul_10s_10s_18_1_1_U139                                         |hls_dummy_mul_10s_10s_18_1_1_278                                           |     81|
|508   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_279                                           |    114|
|509   |    mul_10s_10s_18_1_1_U140                                         |hls_dummy_mul_10s_10s_18_1_1_280                                           |     87|
|510   |    mul_10s_10s_18_1_1_U141                                         |hls_dummy_mul_10s_10s_18_1_1_281                                           |     99|
|511   |    mul_10s_10s_18_1_1_U142                                         |hls_dummy_mul_10s_10s_18_1_1_282                                           |     91|
|512   |    mul_10s_10s_18_1_1_U143                                         |hls_dummy_mul_10s_10s_18_1_1_283                                           |     84|
|513   |    mul_10s_10s_18_1_1_U144                                         |hls_dummy_mul_10s_10s_18_1_1_284                                           |     81|
|514   |    mul_10s_10s_18_1_1_U145                                         |hls_dummy_mul_10s_10s_18_1_1_285                                           |     72|
|515   |    mul_10s_10s_18_1_1_U146                                         |hls_dummy_mul_10s_10s_18_1_1_286                                           |     73|
|516   |    mul_10s_10s_18_1_1_U147                                         |hls_dummy_mul_10s_10s_18_1_1_287                                           |     72|
|517   |    mul_10s_10s_18_1_1_U148                                         |hls_dummy_mul_10s_10s_18_1_1_288                                           |     72|
|518   |    mul_10s_10s_18_1_1_U149                                         |hls_dummy_mul_10s_10s_18_1_1_289                                           |     73|
|519   |    mul_10s_10s_18_1_1_U15                                          |hls_dummy_mul_10s_10s_18_1_1_290                                           |    167|
|520   |    mul_10s_10s_18_1_1_U150                                         |hls_dummy_mul_10s_10s_18_1_1_291                                           |     81|
|521   |    mul_10s_10s_18_1_1_U151                                         |hls_dummy_mul_10s_10s_18_1_1_292                                           |     84|
|522   |    mul_10s_10s_18_1_1_U152                                         |hls_dummy_mul_10s_10s_18_1_1_293                                           |     81|
|523   |    mul_10s_10s_18_1_1_U153                                         |hls_dummy_mul_10s_10s_18_1_1_294                                           |     76|
|524   |    mul_10s_10s_18_1_1_U154                                         |hls_dummy_mul_10s_10s_18_1_1_295                                           |     91|
|525   |    mul_10s_10s_18_1_1_U155                                         |hls_dummy_mul_10s_10s_18_1_1_296                                           |    134|
|526   |    mul_10s_10s_18_1_1_U156                                         |hls_dummy_mul_10s_10s_18_1_1_297                                           |     72|
|527   |    mul_10s_10s_18_1_1_U157                                         |hls_dummy_mul_10s_10s_18_1_1_298                                           |    152|
|528   |    mul_10s_10s_18_1_1_U158                                         |hls_dummy_mul_10s_10s_18_1_1_299                                           |     82|
|529   |    mul_10s_10s_18_1_1_U159                                         |hls_dummy_mul_10s_10s_18_1_1_300                                           |     72|
|530   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_301                                           |    123|
|531   |    mul_10s_10s_18_1_1_U160                                         |hls_dummy_mul_10s_10s_18_1_1_302                                           |     91|
|532   |    mul_10s_10s_18_1_1_U161                                         |hls_dummy_mul_10s_10s_18_1_1_303                                           |     84|
|533   |    mul_10s_10s_18_1_1_U162                                         |hls_dummy_mul_10s_10s_18_1_1_304                                           |     72|
|534   |    mul_10s_10s_18_1_1_U163                                         |hls_dummy_mul_10s_10s_18_1_1_305                                           |     72|
|535   |    mul_10s_10s_18_1_1_U164                                         |hls_dummy_mul_10s_10s_18_1_1_306                                           |     87|
|536   |    mul_10s_10s_18_1_1_U165                                         |hls_dummy_mul_10s_10s_18_1_1_307                                           |     90|
|537   |    mul_10s_10s_18_1_1_U166                                         |hls_dummy_mul_10s_10s_18_1_1_308                                           |    100|
|538   |    mul_10s_10s_18_1_1_U167                                         |hls_dummy_mul_10s_10s_18_1_1_309                                           |     84|
|539   |    mul_10s_10s_18_1_1_U168                                         |hls_dummy_mul_10s_10s_18_1_1_310                                           |     81|
|540   |    mul_10s_10s_18_1_1_U169                                         |hls_dummy_mul_10s_10s_18_1_1_311                                           |     72|
|541   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_312                                           |    116|
|542   |    mul_10s_10s_18_1_1_U170                                         |hls_dummy_mul_10s_10s_18_1_1_313                                           |     88|
|543   |    mul_10s_10s_18_1_1_U171                                         |hls_dummy_mul_10s_10s_18_1_1_314                                           |     72|
|544   |    mul_10s_10s_18_1_1_U172                                         |hls_dummy_mul_10s_10s_18_1_1_315                                           |     81|
|545   |    mul_10s_10s_18_1_1_U173                                         |hls_dummy_mul_10s_10s_18_1_1_316                                           |     82|
|546   |    mul_10s_10s_18_1_1_U174                                         |hls_dummy_mul_10s_10s_18_1_1_317                                           |     81|
|547   |    mul_10s_10s_18_1_1_U175                                         |hls_dummy_mul_10s_10s_18_1_1_318                                           |     84|
|548   |    mul_10s_10s_18_1_1_U176                                         |hls_dummy_mul_10s_10s_18_1_1_319                                           |     72|
|549   |    mul_10s_10s_18_1_1_U177                                         |hls_dummy_mul_10s_10s_18_1_1_320                                           |     76|
|550   |    mul_10s_10s_18_1_1_U178                                         |hls_dummy_mul_10s_10s_18_1_1_321                                           |     91|
|551   |    mul_10s_10s_18_1_1_U179                                         |hls_dummy_mul_10s_10s_18_1_1_322                                           |     73|
|552   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_323                                           |    104|
|553   |    mul_10s_10s_18_1_1_U180                                         |hls_dummy_mul_10s_10s_18_1_1_324                                           |     81|
|554   |    mul_10s_10s_18_1_1_U181                                         |hls_dummy_mul_10s_10s_18_1_1_325                                           |    106|
|555   |    mul_10s_10s_18_1_1_U182                                         |hls_dummy_mul_10s_10s_18_1_1_326                                           |     82|
|556   |    mul_10s_10s_18_1_1_U183                                         |hls_dummy_mul_10s_10s_18_1_1_327                                           |     72|
|557   |    mul_10s_10s_18_1_1_U184                                         |hls_dummy_mul_10s_10s_18_1_1_328                                           |     91|
|558   |    mul_10s_10s_18_1_1_U185                                         |hls_dummy_mul_10s_10s_18_1_1_329                                           |     84|
|559   |    mul_10s_10s_18_1_1_U186                                         |hls_dummy_mul_10s_10s_18_1_1_330                                           |     72|
|560   |    mul_10s_10s_18_1_1_U187                                         |hls_dummy_mul_10s_10s_18_1_1_331                                           |     81|
|561   |    mul_10s_10s_18_1_1_U188                                         |hls_dummy_mul_10s_10s_18_1_1_332                                           |     87|
|562   |    mul_10s_10s_18_1_1_U189                                         |hls_dummy_mul_10s_10s_18_1_1_333                                           |     99|
|563   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_334                                           |    113|
|564   |    mul_10s_10s_18_1_1_U190                                         |hls_dummy_mul_10s_10s_18_1_1_335                                           |    100|
|565   |    mul_10s_10s_18_1_1_U191                                         |hls_dummy_mul_10s_10s_18_1_1_336                                           |     84|
|566   |    mul_10s_10s_18_1_1_U192                                         |hls_dummy_mul_10s_10s_18_1_1_337                                           |     72|
|567   |    mul_10s_10s_18_1_1_U193                                         |hls_dummy_mul_10s_10s_18_1_1_338                                           |     72|
|568   |    mul_10s_10s_18_1_1_U194                                         |hls_dummy_mul_10s_10s_18_1_1_339                                           |     73|
|569   |    mul_10s_10s_18_1_1_U195                                         |hls_dummy_mul_10s_10s_18_1_1_340                                           |     72|
|570   |    mul_10s_10s_18_1_1_U196                                         |hls_dummy_mul_10s_10s_18_1_1_341                                           |     72|
|571   |    mul_10s_10s_18_1_1_U197                                         |hls_dummy_mul_10s_10s_18_1_1_342                                           |     82|
|572   |    mul_10s_10s_18_1_1_U198                                         |hls_dummy_mul_10s_10s_18_1_1_343                                           |     81|
|573   |    mul_10s_10s_18_1_1_U199                                         |hls_dummy_mul_10s_10s_18_1_1_344                                           |     84|
|574   |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_345                                           |    128|
|575   |    mul_10s_10s_18_1_1_U200                                         |hls_dummy_mul_10s_10s_18_1_1_346                                           |     72|
|576   |    mul_10s_10s_18_1_1_U201                                         |hls_dummy_mul_10s_10s_18_1_1_347                                           |     76|
|577   |    mul_10s_10s_18_1_1_U202                                         |hls_dummy_mul_10s_10s_18_1_1_348                                           |     91|
|578   |    mul_10s_10s_18_1_1_U203                                         |hls_dummy_mul_10s_10s_18_1_1_349                                           |    132|
|579   |    mul_10s_10s_18_1_1_U204                                         |hls_dummy_mul_10s_10s_18_1_1_350                                           |    131|
|580   |    mul_10s_10s_18_1_1_U205                                         |hls_dummy_mul_10s_10s_18_1_1_351                                           |     91|
|581   |    mul_10s_10s_18_1_1_U206                                         |hls_dummy_mul_10s_10s_18_1_1_352                                           |     73|
|582   |    mul_10s_10s_18_1_1_U207                                         |hls_dummy_mul_10s_10s_18_1_1_353                                           |     72|
|583   |    mul_10s_10s_18_1_1_U208                                         |hls_dummy_mul_10s_10s_18_1_1_354                                           |     91|
|584   |    mul_10s_10s_18_1_1_U209                                         |hls_dummy_mul_10s_10s_18_1_1_355                                           |     84|
|585   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_356                                           |    131|
|586   |    mul_10s_10s_18_1_1_U210                                         |hls_dummy_mul_10s_10s_18_1_1_357                                           |     87|
|587   |    mul_10s_10s_18_1_1_U211                                         |hls_dummy_mul_10s_10s_18_1_1_358                                           |     81|
|588   |    mul_10s_10s_18_1_1_U212                                         |hls_dummy_mul_10s_10s_18_1_1_359                                           |    102|
|589   |    mul_10s_10s_18_1_1_U213                                         |hls_dummy_mul_10s_10s_18_1_1_360                                           |     99|
|590   |    mul_10s_10s_18_1_1_U214                                         |hls_dummy_mul_10s_10s_18_1_1_361                                           |    100|
|591   |    mul_10s_10s_18_1_1_U215                                         |hls_dummy_mul_10s_10s_18_1_1_362                                           |     93|
|592   |    mul_10s_10s_18_1_1_U216                                         |hls_dummy_mul_10s_10s_18_1_1_363                                           |     72|
|593   |    mul_10s_10s_18_1_1_U217                                         |hls_dummy_mul_10s_10s_18_1_1_364                                           |    151|
|594   |    mul_10s_10s_18_1_1_U218                                         |hls_dummy_mul_10s_10s_18_1_1_365                                           |     73|
|595   |    mul_10s_10s_18_1_1_U219                                         |hls_dummy_mul_10s_10s_18_1_1_366                                           |     72|
|596   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_367                                           |    123|
|597   |    mul_10s_10s_18_1_1_U220                                         |hls_dummy_mul_10s_10s_18_1_1_368                                           |     72|
|598   |    mul_10s_10s_18_1_1_U221                                         |hls_dummy_mul_10s_10s_18_1_1_369                                           |     73|
|599   |    mul_10s_10s_18_1_1_U222                                         |hls_dummy_mul_10s_10s_18_1_1_370                                           |     81|
|600   |    mul_10s_10s_18_1_1_U223                                         |hls_dummy_mul_10s_10s_18_1_1_371                                           |     84|
|601   |    mul_10s_10s_18_1_1_U224                                         |hls_dummy_mul_10s_10s_18_1_1_372                                           |     72|
|602   |    mul_10s_10s_18_1_1_U225                                         |hls_dummy_mul_10s_10s_18_1_1_373                                           |     76|
|603   |    mul_10s_10s_18_1_1_U226                                         |hls_dummy_mul_10s_10s_18_1_1_374                                           |     91|
|604   |    mul_10s_10s_18_1_1_U227                                         |hls_dummy_mul_10s_10s_18_1_1_375                                           |     82|
|605   |    mul_10s_10s_18_1_1_U228                                         |hls_dummy_mul_10s_10s_18_1_1_376                                           |     81|
|606   |    mul_10s_10s_18_1_1_U229                                         |hls_dummy_mul_10s_10s_18_1_1_377                                           |    100|
|607   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_378                                           |    134|
|608   |    mul_10s_10s_18_1_1_U230                                         |hls_dummy_mul_10s_10s_18_1_1_379                                           |     82|
|609   |    mul_10s_10s_18_1_1_U231                                         |hls_dummy_mul_10s_10s_18_1_1_380                                           |     72|
|610   |    mul_10s_10s_18_1_1_U232                                         |hls_dummy_mul_10s_10s_18_1_1_381                                           |     91|
|611   |    mul_10s_10s_18_1_1_U233                                         |hls_dummy_mul_10s_10s_18_1_1_382                                           |     84|
|612   |    mul_10s_10s_18_1_1_U234                                         |hls_dummy_mul_10s_10s_18_1_1_383                                           |     72|
|613   |    mul_10s_10s_18_1_1_U235                                         |hls_dummy_mul_10s_10s_18_1_1_384                                           |     72|
|614   |    mul_10s_10s_18_1_1_U236                                         |hls_dummy_mul_10s_10s_18_1_1_385                                           |     87|
|615   |    mul_10s_10s_18_1_1_U237                                         |hls_dummy_mul_10s_10s_18_1_1_386                                           |     99|
|616   |    mul_10s_10s_18_1_1_U238                                         |hls_dummy_mul_10s_10s_18_1_1_387                                           |     91|
|617   |    mul_10s_10s_18_1_1_U239                                         |hls_dummy_mul_10s_10s_18_1_1_388                                           |     84|
|618   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_389                                           |    104|
|619   |    mul_10s_10s_18_1_1_U240                                         |hls_dummy_mul_10s_10s_18_1_1_390                                           |     72|
|620   |    mul_10s_10s_18_1_1_U241                                         |hls_dummy_mul_10s_10s_18_1_1_391                                           |     72|
|621   |    mul_10s_10s_18_1_1_U242                                         |hls_dummy_mul_10s_10s_18_1_1_392                                           |     73|
|622   |    mul_10s_10s_18_1_1_U243                                         |hls_dummy_mul_10s_10s_18_1_1_393                                           |     72|
|623   |    mul_10s_10s_18_1_1_U244                                         |hls_dummy_mul_10s_10s_18_1_1_394                                           |     72|
|624   |    mul_10s_10s_18_1_1_U245                                         |hls_dummy_mul_10s_10s_18_1_1_395                                           |     73|
|625   |    mul_10s_10s_18_1_1_U246                                         |hls_dummy_mul_10s_10s_18_1_1_396                                           |     72|
|626   |    mul_10s_10s_18_1_1_U247                                         |hls_dummy_mul_10s_10s_18_1_1_397                                           |     84|
|627   |    mul_10s_10s_18_1_1_U248                                         |hls_dummy_mul_10s_10s_18_1_1_398                                           |     72|
|628   |    mul_10s_10s_18_1_1_U249                                         |hls_dummy_mul_10s_10s_18_1_1_399                                           |     76|
|629   |    mul_10s_10s_18_1_1_U25                                          |hls_dummy_mul_10s_10s_18_1_1_400                                           |    113|
|630   |    mul_10s_10s_18_1_1_U250                                         |hls_dummy_mul_10s_10s_18_1_1_401                                           |     91|
|631   |    mul_10s_10s_18_1_1_U251                                         |hls_dummy_mul_10s_10s_18_1_1_402                                           |     73|
|632   |    mul_10s_10s_18_1_1_U252                                         |hls_dummy_mul_10s_10s_18_1_1_403                                           |     72|
|633   |    mul_10s_10s_18_1_1_U253                                         |hls_dummy_mul_10s_10s_18_1_1_404                                           |     91|
|634   |    mul_10s_10s_18_1_1_U254                                         |hls_dummy_mul_10s_10s_18_1_1_405                                           |    134|
|635   |    mul_10s_10s_18_1_1_U255                                         |hls_dummy_mul_10s_10s_18_1_1_406                                           |     72|
|636   |    mul_10s_10s_18_1_1_U256                                         |hls_dummy_mul_10s_10s_18_1_1_407                                           |    152|
|637   |    mul_10s_10s_18_1_1_U257                                         |hls_dummy_mul_10s_10s_18_1_1_408                                           |     84|
|638   |    mul_10s_10s_18_1_1_U258                                         |hls_dummy_mul_10s_10s_18_1_1_409                                           |     72|
|639   |    mul_10s_10s_18_1_1_U259                                         |hls_dummy_mul_10s_10s_18_1_1_410                                           |     87|
|640   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_411                                           |    105|
|641   |    mul_10s_10s_18_1_1_U260                                         |hls_dummy_mul_10s_10s_18_1_1_412                                           |     87|
|642   |    mul_10s_10s_18_1_1_U261                                         |hls_dummy_mul_10s_10s_18_1_1_413                                           |     90|
|643   |    mul_10s_10s_18_1_1_U262                                         |hls_dummy_mul_10s_10s_18_1_1_414                                           |     91|
|644   |    mul_10s_10s_18_1_1_U263                                         |hls_dummy_mul_10s_10s_18_1_1_415                                           |     99|
|645   |    mul_10s_10s_18_1_1_U264                                         |hls_dummy_mul_10s_10s_18_1_1_416                                           |     72|
|646   |    mul_10s_10s_18_1_1_U265                                         |hls_dummy_mul_10s_10s_18_1_1_417                                           |     72|
|647   |    mul_10s_10s_18_1_1_U266                                         |hls_dummy_mul_10s_10s_18_1_1_418                                           |     73|
|648   |    mul_10s_10s_18_1_1_U267                                         |hls_dummy_mul_10s_10s_18_1_1_419                                           |     72|
|649   |    mul_10s_10s_18_1_1_U268                                         |hls_dummy_mul_10s_10s_18_1_1_420                                           |     72|
|650   |    mul_10s_10s_18_1_1_U269                                         |hls_dummy_mul_10s_10s_18_1_1_421                                           |     73|
|651   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_422                                           |    113|
|652   |    mul_10s_10s_18_1_1_U270                                         |hls_dummy_mul_10s_10s_18_1_1_423                                           |     87|
|653   |    mul_10s_10s_18_1_1_U271                                         |hls_dummy_mul_10s_10s_18_1_1_424                                           |     84|
|654   |    mul_10s_10s_18_1_1_U272                                         |hls_dummy_mul_10s_10s_18_1_1_425                                           |     72|
|655   |    mul_10s_10s_18_1_1_U273                                         |hls_dummy_mul_10s_10s_18_1_1_426                                           |     76|
|656   |    mul_10s_10s_18_1_1_U274                                         |hls_dummy_mul_10s_10s_18_1_1_427                                           |    100|
|657   |    mul_10s_10s_18_1_1_U275                                         |hls_dummy_mul_10s_10s_18_1_1_428                                           |    134|
|658   |    mul_10s_10s_18_1_1_U276                                         |hls_dummy_mul_10s_10s_18_1_1_429                                           |    131|
|659   |    mul_10s_10s_18_1_1_U277                                         |hls_dummy_mul_10s_10s_18_1_1_430                                           |    150|
|660   |    mul_10s_10s_18_1_1_U278                                         |hls_dummy_mul_10s_10s_18_1_1_431                                           |     82|
|661   |    mul_10s_10s_18_1_1_U279                                         |hls_dummy_mul_10s_10s_18_1_1_432                                           |     72|
|662   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_433                                           |    104|
|663   |    mul_10s_10s_18_1_1_U280                                         |hls_dummy_mul_10s_10s_18_1_1_434                                           |    100|
|664   |    mul_10s_10s_18_1_1_U281                                         |hls_dummy_mul_10s_10s_18_1_1_435                                           |     84|
|665   |    mul_10s_10s_18_1_1_U282                                         |hls_dummy_mul_10s_10s_18_1_1_436                                           |     72|
|666   |    mul_10s_10s_18_1_1_U283                                         |hls_dummy_mul_10s_10s_18_1_1_437                                           |     72|
|667   |    mul_10s_10s_18_1_1_U284                                         |hls_dummy_mul_10s_10s_18_1_1_438                                           |     96|
|668   |    mul_10s_10s_18_1_1_U285                                         |hls_dummy_mul_10s_10s_18_1_1_439                                           |     99|
|669   |    mul_10s_10s_18_1_1_U286                                         |hls_dummy_mul_10s_10s_18_1_1_440                                           |    100|
|670   |    mul_10s_10s_18_1_1_U287                                         |hls_dummy_mul_10s_10s_18_1_1_441                                           |     93|
|671   |    mul_10s_10s_18_1_1_U288                                         |hls_dummy_mul_10s_10s_18_1_1_442                                           |     81|
|672   |    mul_10s_10s_18_1_1_U289                                         |hls_dummy_mul_10s_10s_18_1_1_443                                           |     81|
|673   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_444                                           |    105|
|674   |    mul_10s_10s_18_1_1_U290                                         |hls_dummy_mul_10s_10s_18_1_1_445                                           |     82|
|675   |    mul_10s_10s_18_1_1_U291                                         |hls_dummy_mul_10s_10s_18_1_1_446                                           |     81|
|676   |    mul_10s_10s_18_1_1_U292                                         |hls_dummy_mul_10s_10s_18_1_1_447                                           |     72|
|677   |    mul_10s_10s_18_1_1_U293                                         |hls_dummy_mul_10s_10s_18_1_1_448                                           |     73|
|678   |    mul_10s_10s_18_1_1_U294                                         |hls_dummy_mul_10s_10s_18_1_1_449                                           |     81|
|679   |    mul_10s_10s_18_1_1_U295                                         |hls_dummy_mul_10s_10s_18_1_1_450                                           |     84|
|680   |    mul_10s_10s_18_1_1_U296                                         |hls_dummy_mul_10s_10s_18_1_1_451                                           |     87|
|681   |    mul_10s_10s_18_1_1_U297                                         |hls_dummy_mul_10s_10s_18_1_1_452                                           |     76|
|682   |    mul_10s_10s_18_1_1_U298                                         |hls_dummy_mul_10s_10s_18_1_1_453                                           |     91|
|683   |    mul_10s_10s_18_1_1_U299                                         |hls_dummy_mul_10s_10s_18_1_1_454                                           |     73|
|684   |    mul_10s_10s_18_1_1_U30                                          |hls_dummy_mul_10s_10s_18_1_1_455                                           |    122|
|685   |    mul_10s_10s_18_1_1_U300                                         |hls_dummy_mul_10s_10s_18_1_1_456                                           |     72|
|686   |    mul_10s_10s_18_1_1_U301                                         |hls_dummy_mul_10s_10s_18_1_1_457                                           |     91|
|687   |    mul_10s_10s_18_1_1_U302                                         |hls_dummy_mul_10s_10s_18_1_1_458                                           |    132|
|688   |    mul_10s_10s_18_1_1_U303                                         |hls_dummy_mul_10s_10s_18_1_1_459                                           |     72|
|689   |    mul_10s_10s_18_1_1_U304                                         |hls_dummy_mul_10s_10s_18_1_1_460                                           |    150|
|690   |    mul_10s_10s_18_1_1_U305                                         |hls_dummy_mul_10s_10s_18_1_1_461                                           |     84|
|691   |    mul_10s_10s_18_1_1_U306                                         |hls_dummy_mul_10s_10s_18_1_1_462                                           |     81|
|692   |    mul_10s_10s_18_1_1_U307                                         |hls_dummy_mul_10s_10s_18_1_1_463                                           |     72|
|693   |    mul_10s_10s_18_1_1_U308                                         |hls_dummy_mul_10s_10s_18_1_1_464                                           |     87|
|694   |    mul_10s_10s_18_1_1_U309                                         |hls_dummy_mul_10s_10s_18_1_1_465                                           |     90|
|695   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_466                                           |    116|
|696   |    mul_10s_10s_18_1_1_U310                                         |hls_dummy_mul_10s_10s_18_1_1_467                                           |    100|
|697   |    mul_10s_10s_18_1_1_U311                                         |hls_dummy_mul_10s_10s_18_1_1_468                                           |     93|
|698   |    mul_10s_10s_18_1_1_U312                                         |hls_dummy_mul_10s_10s_18_1_1_469                                           |     81|
|699   |    mul_10s_10s_18_1_1_U313                                         |hls_dummy_mul_10s_10s_18_1_1_470                                           |     72|
|700   |    mul_10s_10s_18_1_1_U314                                         |hls_dummy_mul_10s_10s_18_1_1_471                                           |     73|
|701   |    mul_10s_10s_18_1_1_U315                                         |hls_dummy_mul_10s_10s_18_1_1_472                                           |     87|
|702   |    mul_10s_10s_18_1_1_U316                                         |hls_dummy_mul_10s_10s_18_1_1_473                                           |     81|
|703   |    mul_10s_10s_18_1_1_U317                                         |hls_dummy_mul_10s_10s_18_1_1_474                                           |     88|
|704   |    mul_10s_10s_18_1_1_U318                                         |hls_dummy_mul_10s_10s_18_1_1_475                                           |     81|
|705   |    mul_10s_10s_18_1_1_U319                                         |hls_dummy_mul_10s_10s_18_1_1_476                                           |     99|
|706   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_477                                           |    104|
|707   |    mul_10s_10s_18_1_1_U320                                         |hls_dummy_mul_10s_10s_18_1_1_478                                           |     72|
|708   |    mul_10s_10s_18_1_1_U321                                         |hls_dummy_mul_10s_10s_18_1_1_479                                           |     76|
|709   |    mul_10s_10s_18_1_1_U322                                         |hls_dummy_mul_10s_10s_18_1_1_480                                           |     91|
|710   |    mul_10s_10s_18_1_1_U323                                         |hls_dummy_mul_10s_10s_18_1_1_481                                           |     73|
|711   |    mul_10s_10s_18_1_1_U324                                         |hls_dummy_mul_10s_10s_18_1_1_482                                           |     72|
|712   |    mul_10s_10s_18_1_1_U325                                         |hls_dummy_mul_10s_10s_18_1_1_483                                           |     91|
|713   |    mul_10s_10s_18_1_1_U326                                         |hls_dummy_mul_10s_10s_18_1_1_484                                           |    132|
|714   |    mul_10s_10s_18_1_1_U327                                         |hls_dummy_mul_10s_10s_18_1_1_485                                           |    131|
|715   |    mul_10s_10s_18_1_1_U328                                         |hls_dummy_mul_10s_10s_18_1_1_486                                           |     91|
|716   |    mul_10s_10s_18_1_1_U329                                         |hls_dummy_mul_10s_10s_18_1_1_487                                           |     84|
|717   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_488                                           |    123|
|718   |    mul_10s_10s_18_1_1_U330                                         |hls_dummy_mul_10s_10s_18_1_1_489                                           |     72|
|719   |    mul_10s_10s_18_1_1_U331                                         |hls_dummy_mul_10s_10s_18_1_1_490                                           |     81|
|720   |    mul_10s_10s_18_1_1_U332                                         |hls_dummy_mul_10s_10s_18_1_1_491                                           |     87|
|721   |    mul_10s_10s_18_1_1_U333                                         |hls_dummy_mul_10s_10s_18_1_1_492                                           |     90|
|722   |    mul_10s_10s_18_1_1_U334                                         |hls_dummy_mul_10s_10s_18_1_1_493                                           |     91|
|723   |    mul_10s_10s_18_1_1_U335                                         |hls_dummy_mul_10s_10s_18_1_1_494                                           |     84|
|724   |    mul_10s_10s_18_1_1_U336                                         |hls_dummy_mul_10s_10s_18_1_1_495                                           |     72|
|725   |    mul_10s_10s_18_1_1_U337                                         |hls_dummy_mul_10s_10s_18_1_1_496                                           |     81|
|726   |    mul_10s_10s_18_1_1_U338                                         |hls_dummy_mul_10s_10s_18_1_1_497                                           |     73|
|727   |    mul_10s_10s_18_1_1_U339                                         |hls_dummy_mul_10s_10s_18_1_1_498                                           |     72|
|728   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_499                                           |     91|
|729   |    mul_10s_10s_18_1_1_U340                                         |hls_dummy_mul_10s_10s_18_1_1_500                                           |     72|
|730   |    mul_10s_10s_18_1_1_U341                                         |hls_dummy_mul_10s_10s_18_1_1_501                                           |     73|
|731   |    mul_10s_10s_18_1_1_U342                                         |hls_dummy_mul_10s_10s_18_1_1_502                                           |     72|
|732   |    mul_10s_10s_18_1_1_U343                                         |hls_dummy_mul_10s_10s_18_1_1_503                                           |     84|
|733   |    mul_10s_10s_18_1_1_U344                                         |hls_dummy_mul_10s_10s_18_1_1_504                                           |     87|
|734   |    mul_10s_10s_18_1_1_U345                                         |hls_dummy_mul_10s_10s_18_1_1_505                                           |     76|
|735   |    mul_10s_10s_18_1_1_U346                                         |hls_dummy_mul_10s_10s_18_1_1_506                                           |     91|
|736   |    mul_10s_10s_18_1_1_U347                                         |hls_dummy_mul_10s_10s_18_1_1_507                                           |    132|
|737   |    mul_10s_10s_18_1_1_U348                                         |hls_dummy_mul_10s_10s_18_1_1_508                                           |    131|
|738   |    mul_10s_10s_18_1_1_U349                                         |hls_dummy_mul_10s_10s_18_1_1_509                                           |     91|
|739   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_510                                           |     73|
|740   |    mul_10s_10s_18_1_1_U350                                         |hls_dummy_mul_10s_10s_18_1_1_511                                           |     82|
|741   |    mul_10s_10s_18_1_1_U351                                         |hls_dummy_mul_10s_10s_18_1_1_512                                           |     72|
|742   |    mul_10s_10s_18_1_1_U352                                         |hls_dummy_mul_10s_10s_18_1_1_513                                           |     91|
|743   |    mul_10s_10s_18_1_1_U353                                         |hls_dummy_mul_10s_10s_18_1_1_514                                           |     84|
|744   |    mul_10s_10s_18_1_1_U354                                         |hls_dummy_mul_10s_10s_18_1_1_515                                           |     81|
|745   |    mul_10s_10s_18_1_1_U355                                         |hls_dummy_mul_10s_10s_18_1_1_516                                           |     72|
|746   |    mul_10s_10s_18_1_1_U356                                         |hls_dummy_mul_10s_10s_18_1_1_517                                           |    102|
|747   |    mul_10s_10s_18_1_1_U357                                         |hls_dummy_mul_10s_10s_18_1_1_518                                           |    105|
|748   |    mul_10s_10s_18_1_1_U358                                         |hls_dummy_mul_10s_10s_18_1_1_519                                           |    100|
|749   |    mul_10s_10s_18_1_1_U359                                         |hls_dummy_mul_10s_10s_18_1_1_520                                           |     93|
|750   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_521                                           |    131|
|751   |    mul_10s_10s_18_1_1_U360                                         |hls_dummy_mul_10s_10s_18_1_1_522                                           |     72|
|752   |    mul_10s_10s_18_1_1_U361                                         |hls_dummy_mul_10s_10s_18_1_1_523                                           |     72|
|753   |    mul_10s_10s_18_1_1_U362                                         |hls_dummy_mul_10s_10s_18_1_1_524                                           |     73|
|754   |    mul_10s_10s_18_1_1_U363                                         |hls_dummy_mul_10s_10s_18_1_1_525                                           |     72|
|755   |    mul_10s_10s_18_1_1_U364                                         |hls_dummy_mul_10s_10s_18_1_1_526                                           |     72|
|756   |    mul_10s_10s_18_1_1_U365                                         |hls_dummy_mul_10s_10s_18_1_1_527                                           |     82|
|757   |    mul_10s_10s_18_1_1_U366                                         |hls_dummy_mul_10s_10s_18_1_1_528                                           |     81|
|758   |    mul_10s_10s_18_1_1_U367                                         |hls_dummy_mul_10s_10s_18_1_1_529                                           |     84|
|759   |    mul_10s_10s_18_1_1_U368                                         |hls_dummy_mul_10s_10s_18_1_1_530                                           |     81|
|760   |    mul_10s_10s_18_1_1_U369                                         |hls_dummy_mul_10s_10s_18_1_1_531                                           |     76|
|761   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_532                                           |    150|
|762   |    mul_10s_10s_18_1_1_U370                                         |hls_dummy_mul_10s_10s_18_1_1_533                                           |     91|
|763   |    mul_10s_10s_18_1_1_U371                                         |hls_dummy_mul_10s_10s_18_1_1_534                                           |     73|
|764   |    mul_10s_10s_18_1_1_U372                                         |hls_dummy_mul_10s_10s_18_1_1_535                                           |     72|
|765   |    mul_10s_10s_18_1_1_U373                                         |hls_dummy_mul_10s_10s_18_1_1_536                                           |     91|
|766   |    mul_10s_10s_18_1_1_U374                                         |hls_dummy_mul_10s_10s_18_1_1_537                                           |    134|
|767   |    mul_10s_10s_18_1_1_U375                                         |hls_dummy_mul_10s_10s_18_1_1_538                                           |     72|
|768   |    mul_10s_10s_18_1_1_U376                                         |hls_dummy_mul_10s_10s_18_1_1_539                                           |    152|
|769   |    mul_10s_10s_18_1_1_U377                                         |hls_dummy_mul_10s_10s_18_1_1_540                                           |     84|
|770   |    mul_10s_10s_18_1_1_U378                                         |hls_dummy_mul_10s_10s_18_1_1_541                                           |     72|
|771   |    mul_10s_10s_18_1_1_U379                                         |hls_dummy_mul_10s_10s_18_1_1_542                                           |     72|
|772   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_543                                           |     88|
|773   |    mul_10s_10s_18_1_1_U380                                         |hls_dummy_mul_10s_10s_18_1_1_544                                           |     87|
|774   |    mul_10s_10s_18_1_1_U381                                         |hls_dummy_mul_10s_10s_18_1_1_545                                           |     90|
|775   |    mul_10s_10s_18_1_1_U382                                         |hls_dummy_mul_10s_10s_18_1_1_546                                           |    100|
|776   |    mul_10s_10s_18_1_1_U383                                         |hls_dummy_mul_10s_10s_18_1_1_547                                           |     93|
|777   |    mul_10s_10s_18_1_1_U384                                         |hls_dummy_mul_10s_10s_18_1_1_548                                           |     87|
|778   |    mul_10s_10s_18_1_1_U385                                         |hls_dummy_mul_10s_10s_18_1_1_549                                           |     81|
|779   |    mul_10s_10s_18_1_1_U386                                         |hls_dummy_mul_10s_10s_18_1_1_550                                           |     73|
|780   |    mul_10s_10s_18_1_1_U387                                         |hls_dummy_mul_10s_10s_18_1_1_551                                           |     72|
|781   |    mul_10s_10s_18_1_1_U388                                         |hls_dummy_mul_10s_10s_18_1_1_552                                           |     81|
|782   |    mul_10s_10s_18_1_1_U389                                         |hls_dummy_mul_10s_10s_18_1_1_553                                           |     82|
|783   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_554                                           |     72|
|784   |    mul_10s_10s_18_1_1_U390                                         |hls_dummy_mul_10s_10s_18_1_1_555                                           |     81|
|785   |    mul_10s_10s_18_1_1_U391                                         |hls_dummy_mul_10s_10s_18_1_1_556                                           |     84|
|786   |    mul_10s_10s_18_1_1_U392                                         |hls_dummy_mul_10s_10s_18_1_1_557                                           |     72|
|787   |    mul_10s_10s_18_1_1_U393                                         |hls_dummy_mul_10s_10s_18_1_1_558                                           |     76|
|788   |    mul_10s_10s_18_1_1_U394                                         |hls_dummy_mul_10s_10s_18_1_1_559                                           |    100|
|789   |    mul_10s_10s_18_1_1_U395                                         |hls_dummy_mul_10s_10s_18_1_1_560                                           |    132|
|790   |    mul_10s_10s_18_1_1_U396                                         |hls_dummy_mul_10s_10s_18_1_1_561                                           |    131|
|791   |    mul_10s_10s_18_1_1_U397                                         |hls_dummy_mul_10s_10s_18_1_1_562                                           |     91|
|792   |    mul_10s_10s_18_1_1_U398                                         |hls_dummy_mul_10s_10s_18_1_1_563                                           |     82|
|793   |    mul_10s_10s_18_1_1_U399                                         |hls_dummy_mul_10s_10s_18_1_1_564                                           |     72|
|794   |    mul_10s_10s_18_1_1_U40                                          |hls_dummy_mul_10s_10s_18_1_1_565                                           |     91|
|795   |    mul_10s_10s_18_1_1_U400                                         |hls_dummy_mul_10s_10s_18_1_1_566                                           |     91|
|796   |    mul_10s_10s_18_1_1_U401                                         |hls_dummy_mul_10s_10s_18_1_1_567                                           |     84|
|797   |    mul_10s_10s_18_1_1_U402                                         |hls_dummy_mul_10s_10s_18_1_1_568                                           |     72|
|798   |    mul_10s_10s_18_1_1_U403                                         |hls_dummy_mul_10s_10s_18_1_1_569                                           |     72|
|799   |    mul_10s_10s_18_1_1_U404                                         |hls_dummy_mul_10s_10s_18_1_1_570                                           |     87|
|800   |    mul_10s_10s_18_1_1_U405                                         |hls_dummy_mul_10s_10s_18_1_1_571                                           |     90|
|801   |    mul_10s_10s_18_1_1_U406                                         |hls_dummy_mul_10s_10s_18_1_1_572                                           |     91|
|802   |    mul_10s_10s_18_1_1_U407                                         |hls_dummy_mul_10s_10s_18_1_1_573                                           |     93|
|803   |    mul_10s_10s_18_1_1_U408                                         |hls_dummy_mul_10s_10s_18_1_1_574                                           |     87|
|804   |    mul_10s_10s_18_1_1_U409                                         |hls_dummy_mul_10s_10s_18_1_1_575                                           |     81|
|805   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_576                                           |     84|
|806   |    mul_10s_10s_18_1_1_U410                                         |hls_dummy_mul_10s_10s_18_1_1_577                                           |     82|
|807   |    mul_10s_10s_18_1_1_U411                                         |hls_dummy_mul_10s_10s_18_1_1_578                                           |     81|
|808   |    mul_10s_10s_18_1_1_U412                                         |hls_dummy_mul_10s_10s_18_1_1_579                                           |     72|
|809   |    mul_10s_10s_18_1_1_U413                                         |hls_dummy_mul_10s_10s_18_1_1_580                                           |     73|
|810   |    mul_10s_10s_18_1_1_U414                                         |hls_dummy_mul_10s_10s_18_1_1_581                                           |     72|
|811   |    mul_10s_10s_18_1_1_U415                                         |hls_dummy_mul_10s_10s_18_1_1_582                                           |     84|
|812   |    mul_10s_10s_18_1_1_U416                                         |hls_dummy_mul_10s_10s_18_1_1_583                                           |     72|
|813   |    mul_10s_10s_18_1_1_U417                                         |hls_dummy_mul_10s_10s_18_1_1_584                                           |     76|
|814   |    mul_10s_10s_18_1_1_U418                                         |hls_dummy_mul_10s_10s_18_1_1_585                                           |     91|
|815   |    mul_10s_10s_18_1_1_U419                                         |hls_dummy_mul_10s_10s_18_1_1_586                                           |     82|
|816   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_587                                           |     72|
|817   |    mul_10s_10s_18_1_1_U420                                         |hls_dummy_mul_10s_10s_18_1_1_588                                           |     72|
|818   |    mul_10s_10s_18_1_1_U421                                         |hls_dummy_mul_10s_10s_18_1_1_589                                           |    100|
|819   |    mul_10s_10s_18_1_1_U422                                         |hls_dummy_mul_10s_10s_18_1_1_590                                           |     73|
|820   |    mul_10s_10s_18_1_1_U423                                         |hls_dummy_mul_10s_10s_18_1_1_591                                           |    131|
|821   |    mul_10s_10s_18_1_1_U424                                         |hls_dummy_mul_10s_10s_18_1_1_592                                           |     91|
|822   |    mul_10s_10s_18_1_1_U425                                         |hls_dummy_mul_10s_10s_18_1_1_593                                           |     84|
|823   |    mul_10s_10s_18_1_1_U426                                         |hls_dummy_mul_10s_10s_18_1_1_594                                           |     72|
|824   |    mul_10s_10s_18_1_1_U427                                         |hls_dummy_mul_10s_10s_18_1_1_595                                           |     72|
|825   |    mul_10s_10s_18_1_1_U428                                         |hls_dummy_mul_10s_10s_18_1_1_596                                           |     87|
|826   |    mul_10s_10s_18_1_1_U429                                         |hls_dummy_mul_10s_10s_18_1_1_597                                           |     90|
|827   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_598                                           |     87|
|828   |    mul_10s_10s_18_1_1_U430                                         |hls_dummy_mul_10s_10s_18_1_1_599                                           |    100|
|829   |    mul_10s_10s_18_1_1_U431                                         |hls_dummy_mul_10s_10s_18_1_1_600                                           |     84|
|830   |    mul_10s_10s_18_1_1_U432                                         |hls_dummy_mul_10s_10s_18_1_1_601                                           |     81|
|831   |    mul_10s_10s_18_1_1_U433                                         |hls_dummy_mul_10s_10s_18_1_1_602                                           |     72|
|832   |    mul_10s_10s_18_1_1_U434                                         |hls_dummy_mul_10s_10s_18_1_1_603                                           |     73|
|833   |    mul_10s_10s_18_1_1_U435                                         |hls_dummy_mul_10s_10s_18_1_1_604                                           |     87|
|834   |    mul_10s_10s_18_1_1_U436                                         |hls_dummy_mul_10s_10s_18_1_1_605                                           |     72|
|835   |    mul_10s_10s_18_1_1_U437                                         |hls_dummy_mul_10s_10s_18_1_1_606                                           |     73|
|836   |    mul_10s_10s_18_1_1_U438                                         |hls_dummy_mul_10s_10s_18_1_1_607                                           |     72|
|837   |    mul_10s_10s_18_1_1_U439                                         |hls_dummy_mul_10s_10s_18_1_1_608                                           |     84|
|838   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_609                                           |     87|
|839   |    mul_10s_10s_18_1_1_U440                                         |hls_dummy_mul_10s_10s_18_1_1_610                                           |     72|
|840   |    mul_10s_10s_18_1_1_U441                                         |hls_dummy_mul_10s_10s_18_1_1_611                                           |     76|
|841   |    mul_10s_10s_18_1_1_U442                                         |hls_dummy_mul_10s_10s_18_1_1_612                                           |     91|
|842   |    mul_10s_10s_18_1_1_U443                                         |hls_dummy_mul_10s_10s_18_1_1_613                                           |     73|
|843   |    mul_10s_10s_18_1_1_U444                                         |hls_dummy_mul_10s_10s_18_1_1_614                                           |     72|
|844   |    mul_10s_10s_18_1_1_U445                                         |hls_dummy_mul_10s_10s_18_1_1_615                                           |     91|
|845   |    mul_10s_10s_18_1_1_U446                                         |hls_dummy_mul_10s_10s_18_1_1_616                                           |    132|
|846   |    mul_10s_10s_18_1_1_U447                                         |hls_dummy_mul_10s_10s_18_1_1_617                                           |    131|
|847   |    mul_10s_10s_18_1_1_U448                                         |hls_dummy_mul_10s_10s_18_1_1_618                                           |    150|
|848   |    mul_10s_10s_18_1_1_U449                                         |hls_dummy_mul_10s_10s_18_1_1_619                                           |     84|
|849   |    mul_10s_10s_18_1_1_U45                                          |hls_dummy_mul_10s_10s_18_1_1_620                                           |     90|
|850   |    mul_10s_10s_18_1_1_U450                                         |hls_dummy_mul_10s_10s_18_1_1_621                                           |     72|
|851   |    mul_10s_10s_18_1_1_U451                                         |hls_dummy_mul_10s_10s_18_1_1_622                                           |     72|
|852   |    mul_10s_10s_18_1_1_U452                                         |hls_dummy_mul_10s_10s_18_1_1_623                                           |     96|
|853   |    mul_10s_10s_18_1_1_U453                                         |hls_dummy_mul_10s_10s_18_1_1_624                                           |     99|
|854   |    mul_10s_10s_18_1_1_U454                                         |hls_dummy_mul_10s_10s_18_1_1_625                                           |     91|
|855   |    mul_10s_10s_18_1_1_U455                                         |hls_dummy_mul_10s_10s_18_1_1_626                                           |     84|
|856   |    mul_10s_10s_18_1_1_U456                                         |hls_dummy_mul_10s_10s_18_1_1_627                                           |     81|
|857   |    mul_10s_10s_18_1_1_U457                                         |hls_dummy_mul_10s_10s_18_1_1_628                                           |     72|
|858   |    mul_10s_10s_18_1_1_U458                                         |hls_dummy_mul_10s_10s_18_1_1_629                                           |     73|
|859   |    mul_10s_10s_18_1_1_U459                                         |hls_dummy_mul_10s_10s_18_1_1_630                                           |     72|
|860   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_631                                           |    170|
|861   |    mul_10s_10s_18_1_1_U460                                         |hls_dummy_mul_10s_10s_18_1_1_632                                           |     72|
|862   |    mul_10s_10s_18_1_1_U461                                         |hls_dummy_mul_10s_10s_18_1_1_633                                           |     73|
|863   |    mul_10s_10s_18_1_1_U462                                         |hls_dummy_mul_10s_10s_18_1_1_634                                           |     72|
|864   |    mul_10s_10s_18_1_1_U463                                         |hls_dummy_mul_10s_10s_18_1_1_635                                           |     84|
|865   |    mul_10s_10s_18_1_1_U464                                         |hls_dummy_mul_10s_10s_18_1_1_636                                           |     81|
|866   |    mul_10s_10s_18_1_1_U465                                         |hls_dummy_mul_10s_10s_18_1_1_637                                           |     76|
|867   |    mul_10s_10s_18_1_1_U466                                         |hls_dummy_mul_10s_10s_18_1_1_638                                           |     91|
|868   |    mul_10s_10s_18_1_1_U467                                         |hls_dummy_mul_10s_10s_18_1_1_639                                           |     73|
|869   |    mul_10s_10s_18_1_1_U468                                         |hls_dummy_mul_10s_10s_18_1_1_640                                           |     72|
|870   |    mul_10s_10s_18_1_1_U469                                         |hls_dummy_mul_10s_10s_18_1_1_641                                           |     91|
|871   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_642                                           |     84|
|872   |    mul_10s_10s_18_1_1_U470                                         |hls_dummy_mul_10s_10s_18_1_1_643                                           |     73|
|873   |    mul_10s_10s_18_1_1_U471                                         |hls_dummy_mul_10s_10s_18_1_1_644                                           |    133|
|874   |    mul_10s_10s_18_1_1_U472                                         |hls_dummy_mul_10s_10s_18_1_1_645                                           |     91|
|875   |    mul_10s_10s_18_1_1_U473                                         |hls_dummy_mul_10s_10s_18_1_1_646                                           |     84|
|876   |    mul_10s_10s_18_1_1_U474                                         |hls_dummy_mul_10s_10s_18_1_1_647                                           |     87|
|877   |    mul_10s_10s_18_1_1_U475                                         |hls_dummy_mul_10s_10s_18_1_1_648                                           |     72|
|878   |    mul_10s_10s_18_1_1_U476                                         |hls_dummy_mul_10s_10s_18_1_1_649                                           |     87|
|879   |    mul_10s_10s_18_1_1_U477                                         |hls_dummy_mul_10s_10s_18_1_1_650                                           |     90|
|880   |    mul_10s_10s_18_1_1_U478                                         |hls_dummy_mul_10s_10s_18_1_1_651                                           |     91|
|881   |    mul_10s_10s_18_1_1_U479                                         |hls_dummy_mul_10s_10s_18_1_1_652                                           |     84|
|882   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_653                                           |     87|
|883   |    mul_10s_10s_18_1_1_U480                                         |hls_dummy_mul_10s_10s_18_1_1_654                                           |     72|
|884   |    mul_10s_10s_18_1_1_U481                                         |hls_dummy_mul_10s_10s_18_1_1_655                                           |     72|
|885   |    mul_10s_10s_18_1_1_U482                                         |hls_dummy_mul_10s_10s_18_1_1_656                                           |     82|
|886   |    mul_10s_10s_18_1_1_U483                                         |hls_dummy_mul_10s_10s_18_1_1_657                                           |     72|
|887   |    mul_10s_10s_18_1_1_U484                                         |hls_dummy_mul_10s_10s_18_1_1_658                                           |     81|
|888   |    mul_10s_10s_18_1_1_U485                                         |hls_dummy_mul_10s_10s_18_1_1_659                                           |     73|
|889   |    mul_10s_10s_18_1_1_U486                                         |hls_dummy_mul_10s_10s_18_1_1_660                                           |     72|
|890   |    mul_10s_10s_18_1_1_U487                                         |hls_dummy_mul_10s_10s_18_1_1_661                                           |     84|
|891   |    mul_10s_10s_18_1_1_U488                                         |hls_dummy_mul_10s_10s_18_1_1_662                                           |    133|
|892   |    mul_10s_10s_18_1_1_U489                                         |hls_dummy_mul_10s_10s_18_1_1_663                                           |     76|
|893   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_664                                           |     72|
|894   |    mul_10s_10s_18_1_1_U490                                         |hls_dummy_mul_10s_10s_18_1_1_665                                           |     91|
|895   |    mul_10s_10s_18_1_1_U491                                         |hls_dummy_mul_10s_10s_18_1_1_666                                           |     73|
|896   |    mul_10s_10s_18_1_1_U492                                         |hls_dummy_mul_10s_10s_18_1_1_667                                           |     72|
|897   |    mul_10s_10s_18_1_1_U493                                         |hls_dummy_mul_10s_10s_18_1_1_668                                           |     91|
|898   |    mul_10s_10s_18_1_1_U494                                         |hls_dummy_mul_10s_10s_18_1_1_669                                           |    130|
|899   |    mul_10s_10s_18_1_1_U495                                         |hls_dummy_mul_10s_10s_18_1_1_670                                           |    131|
|900   |    mul_10s_10s_18_1_1_U496                                         |hls_dummy_mul_10s_10s_18_1_1_671                                           |     91|
|901   |    mul_10s_10s_18_1_1_U497                                         |hls_dummy_mul_10s_10s_18_1_1_672                                           |     84|
|902   |    mul_10s_10s_18_1_1_U498                                         |hls_dummy_mul_10s_10s_18_1_1_673                                           |     72|
|903   |    mul_10s_10s_18_1_1_U499                                         |hls_dummy_mul_10s_10s_18_1_1_674                                           |     87|
|904   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_675                                           |     73|
|905   |    mul_10s_10s_18_1_1_U500                                         |hls_dummy_mul_10s_10s_18_1_1_676                                           |     87|
|906   |    mul_10s_10s_18_1_1_U501                                         |hls_dummy_mul_10s_10s_18_1_1_677                                           |    105|
|907   |    mul_10s_10s_18_1_1_U502                                         |hls_dummy_mul_10s_10s_18_1_1_678                                           |     91|
|908   |    mul_10s_10s_18_1_1_U503                                         |hls_dummy_mul_10s_10s_18_1_1_679                                           |     93|
|909   |    mul_10s_10s_18_1_1_U504                                         |hls_dummy_mul_10s_10s_18_1_1_680                                           |     72|
|910   |    mul_10s_10s_18_1_1_U505                                         |hls_dummy_mul_10s_10s_18_1_1_681                                           |     81|
|911   |    mul_10s_10s_18_1_1_U506                                         |hls_dummy_mul_10s_10s_18_1_1_682                                           |     82|
|912   |    mul_10s_10s_18_1_1_U507                                         |hls_dummy_mul_10s_10s_18_1_1_683                                           |     72|
|913   |    mul_10s_10s_18_1_1_U508                                         |hls_dummy_mul_10s_10s_18_1_1_684                                           |     72|
|914   |    mul_10s_10s_18_1_1_U509                                         |hls_dummy_mul_10s_10s_18_1_1_685                                           |     73|
|915   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_686                                           |     87|
|916   |    mul_10s_10s_18_1_1_U510                                         |hls_dummy_mul_10s_10s_18_1_1_687                                           |     72|
|917   |    mul_10s_10s_18_1_1_U511                                         |hls_dummy_mul_10s_10s_18_1_1_688                                           |     84|
|918   |    mul_10s_10s_18_1_1_U512                                         |hls_dummy_mul_10s_10s_18_1_1_689                                           |     72|
|919   |    mul_10s_10s_18_1_1_U513                                         |hls_dummy_mul_10s_10s_18_1_1_690                                           |     76|
|920   |    mul_10s_10s_18_1_1_U514                                         |hls_dummy_mul_10s_10s_18_1_1_691                                           |     91|
|921   |    mul_10s_10s_18_1_1_U515                                         |hls_dummy_mul_10s_10s_18_1_1_692                                           |     73|
|922   |    mul_10s_10s_18_1_1_U516                                         |hls_dummy_mul_10s_10s_18_1_1_693                                           |     81|
|923   |    mul_10s_10s_18_1_1_U517                                         |hls_dummy_mul_10s_10s_18_1_1_694                                           |    100|
|924   |    mul_10s_10s_18_1_1_U518                                         |hls_dummy_mul_10s_10s_18_1_1_695                                           |    132|
|925   |    mul_10s_10s_18_1_1_U519                                         |hls_dummy_mul_10s_10s_18_1_1_696                                           |    133|
|926   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_697                                           |     81|
|927   |    mul_10s_10s_18_1_1_U520                                         |hls_dummy_mul_10s_10s_18_1_1_698                                           |     91|
|928   |    mul_10s_10s_18_1_1_U521                                         |hls_dummy_mul_10s_10s_18_1_1_699                                           |     84|
|929   |    mul_10s_10s_18_1_1_U522                                         |hls_dummy_mul_10s_10s_18_1_1_700                                           |     72|
|930   |    mul_10s_10s_18_1_1_U523                                         |hls_dummy_mul_10s_10s_18_1_1_701                                           |    151|
|931   |    mul_10s_10s_18_1_1_U524                                         |hls_dummy_mul_10s_10s_18_1_1_702                                           |     87|
|932   |    mul_10s_10s_18_1_1_U525                                         |hls_dummy_mul_10s_10s_18_1_1_703                                           |     90|
|933   |    mul_10s_10s_18_1_1_U526                                         |hls_dummy_mul_10s_10s_18_1_1_704                                           |    100|
|934   |    mul_10s_10s_18_1_1_U527                                         |hls_dummy_mul_10s_10s_18_1_1_705                                           |     93|
|935   |    mul_10s_10s_18_1_1_U528                                         |hls_dummy_mul_10s_10s_18_1_1_706                                           |    132|
|936   |    mul_10s_10s_18_1_1_U529                                         |hls_dummy_mul_10s_10s_18_1_1_707                                           |     81|
|937   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_708                                           |     88|
|938   |    mul_10s_10s_18_1_1_U530                                         |hls_dummy_mul_10s_10s_18_1_1_709                                           |     82|
|939   |    mul_10s_10s_18_1_1_U531                                         |hls_dummy_mul_10s_10s_18_1_1_710                                           |     72|
|940   |    mul_10s_10s_18_1_1_U532                                         |hls_dummy_mul_10s_10s_18_1_1_711                                           |     72|
|941   |    mul_10s_10s_18_1_1_U533                                         |hls_dummy_mul_10s_10s_18_1_1_712                                           |     88|
|942   |    mul_10s_10s_18_1_1_U534                                         |hls_dummy_mul_10s_10s_18_1_1_713                                           |     81|
|943   |    mul_10s_10s_18_1_1_U535                                         |hls_dummy_mul_10s_10s_18_1_1_714                                           |     84|
|944   |    mul_10s_10s_18_1_1_U536                                         |hls_dummy_mul_10s_10s_18_1_1_715                                           |     81|
|945   |    mul_10s_10s_18_1_1_U537                                         |hls_dummy_mul_10s_10s_18_1_1_716                                           |     76|
|946   |    mul_10s_10s_18_1_1_U538                                         |hls_dummy_mul_10s_10s_18_1_1_717                                           |     91|
|947   |    mul_10s_10s_18_1_1_U539                                         |hls_dummy_mul_10s_10s_18_1_1_718                                           |    132|
|948   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_719                                           |     87|
|949   |    mul_10s_10s_18_1_1_U540                                         |hls_dummy_mul_10s_10s_18_1_1_720                                           |    133|
|950   |    mul_10s_10s_18_1_1_U541                                         |hls_dummy_mul_10s_10s_18_1_1_721                                           |    150|
|951   |    mul_10s_10s_18_1_1_U542                                         |hls_dummy_mul_10s_10s_18_1_1_722                                           |    132|
|952   |    mul_10s_10s_18_1_1_U543                                         |hls_dummy_mul_10s_10s_18_1_1_723                                           |    131|
|953   |    mul_10s_10s_18_1_1_U544                                         |hls_dummy_mul_10s_10s_18_1_1_724                                           |    150|
|954   |    mul_10s_10s_18_1_1_U545                                         |hls_dummy_mul_10s_10s_18_1_1_725                                           |     84|
|955   |    mul_10s_10s_18_1_1_U546                                         |hls_dummy_mul_10s_10s_18_1_1_726                                           |     72|
|956   |    mul_10s_10s_18_1_1_U547                                         |hls_dummy_mul_10s_10s_18_1_1_727                                           |     72|
|957   |    mul_10s_10s_18_1_1_U548                                         |hls_dummy_mul_10s_10s_18_1_1_728                                           |     87|
|958   |    mul_10s_10s_18_1_1_U549                                         |hls_dummy_mul_10s_10s_18_1_1_729                                           |     90|
|959   |    mul_10s_10s_18_1_1_U55                                          |hls_dummy_mul_10s_10s_18_1_1_730                                           |     84|
|960   |    mul_10s_10s_18_1_1_U550                                         |hls_dummy_mul_10s_10s_18_1_1_731                                           |    106|
|961   |    mul_10s_10s_18_1_1_U551                                         |hls_dummy_mul_10s_10s_18_1_1_732                                           |     93|
|962   |    mul_10s_10s_18_1_1_U552                                         |hls_dummy_mul_10s_10s_18_1_1_733                                           |     81|
|963   |    mul_10s_10s_18_1_1_U553                                         |hls_dummy_mul_10s_10s_18_1_1_734                                           |     72|
|964   |    mul_10s_10s_18_1_1_U554                                         |hls_dummy_mul_10s_10s_18_1_1_735                                           |     82|
|965   |    mul_10s_10s_18_1_1_U555                                         |hls_dummy_mul_10s_10s_18_1_1_736                                           |     72|
|966   |    mul_10s_10s_18_1_1_U556                                         |hls_dummy_mul_10s_10s_18_1_1_737                                           |     72|
|967   |    mul_10s_10s_18_1_1_U557                                         |hls_dummy_mul_10s_10s_18_1_1_738                                           |     73|
|968   |    mul_10s_10s_18_1_1_U558                                         |hls_dummy_mul_10s_10s_18_1_1_739                                           |     72|
|969   |    mul_10s_10s_18_1_1_U559                                         |hls_dummy_mul_10s_10s_18_1_1_740                                           |     84|
|970   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_741                                           |     72|
|971   |    mul_10s_10s_18_1_1_U560                                         |hls_dummy_mul_10s_10s_18_1_1_742                                           |     72|
|972   |    mul_10s_10s_18_1_1_U561                                         |hls_dummy_mul_10s_10s_18_1_1_743                                           |     76|
|973   |    mul_10s_10s_18_1_1_U562                                         |hls_dummy_mul_10s_10s_18_1_1_744                                           |     91|
|974   |    mul_10s_10s_18_1_1_U563                                         |hls_dummy_mul_10s_10s_18_1_1_745                                           |     73|
|975   |    mul_10s_10s_18_1_1_U564                                         |hls_dummy_mul_10s_10s_18_1_1_746                                           |    133|
|976   |    mul_10s_10s_18_1_1_U565                                         |hls_dummy_mul_10s_10s_18_1_1_747                                           |     91|
|977   |    mul_10s_10s_18_1_1_U566                                         |hls_dummy_mul_10s_10s_18_1_1_748                                           |    132|
|978   |    mul_10s_10s_18_1_1_U567                                         |hls_dummy_mul_10s_10s_18_1_1_749                                           |     72|
|979   |    mul_10s_10s_18_1_1_U568                                         |hls_dummy_mul_10s_10s_18_1_1_750                                           |    152|
|980   |    mul_10s_10s_18_1_1_U569                                         |hls_dummy_mul_10s_10s_18_1_1_751                                           |     84|
|981   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_752                                           |     76|
|982   |    mul_10s_10s_18_1_1_U570                                         |hls_dummy_mul_10s_10s_18_1_1_753                                           |     72|
|983   |    mul_10s_10s_18_1_1_U571                                         |hls_dummy_mul_10s_10s_18_1_1_754                                           |     72|
|984   |    mul_10s_10s_18_1_1_U572                                         |hls_dummy_mul_10s_10s_18_1_1_755                                           |     96|
|985   |    mul_10s_10s_18_1_1_U573                                         |hls_dummy_mul_10s_10s_18_1_1_756                                           |     99|
|986   |    mul_10s_10s_18_1_1_U574                                         |hls_dummy_mul_10s_10s_18_1_1_757                                           |     91|
|987   |    mul_10s_10s_18_1_1_U575                                         |hls_dummy_mul_10s_10s_18_1_1_758                                           |     84|
|988   |    mul_10s_10s_18_1_1_U576                                         |hls_dummy_mul_10s_10s_18_1_1_759                                           |     72|
|989   |    mul_10s_10s_18_1_1_U577                                         |hls_dummy_mul_10s_10s_18_1_1_760                                           |     81|
|990   |    mul_10s_10s_18_1_1_U578                                         |hls_dummy_mul_10s_10s_18_1_1_761                                           |     82|
|991   |    mul_10s_10s_18_1_1_U579                                         |hls_dummy_mul_10s_10s_18_1_1_762                                           |     72|
|992   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_763                                           |    151|
|993   |    mul_10s_10s_18_1_1_U580                                         |hls_dummy_mul_10s_10s_18_1_1_764                                           |     72|
|994   |    mul_10s_10s_18_1_1_U581                                         |hls_dummy_mul_10s_10s_18_1_1_765                                           |     73|
|995   |    mul_10s_10s_18_1_1_U582                                         |hls_dummy_mul_10s_10s_18_1_1_766                                           |     72|
|996   |    mul_10s_10s_18_1_1_U583                                         |hls_dummy_mul_10s_10s_18_1_1_767                                           |     84|
|997   |    mul_10s_10s_18_1_1_U584                                         |hls_dummy_mul_10s_10s_18_1_1_768                                           |     72|
|998   |    mul_10s_10s_18_1_1_U585                                         |hls_dummy_mul_10s_10s_18_1_1_769                                           |     76|
|999   |    mul_10s_10s_18_1_1_U586                                         |hls_dummy_mul_10s_10s_18_1_1_770                                           |    101|
|1000  |    mul_10s_10s_18_1_1_U587                                         |hls_dummy_mul_10s_10s_18_1_1_771                                           |     83|
|1001  |    mul_10s_10s_18_1_1_U588                                         |hls_dummy_mul_10s_10s_18_1_1_772                                           |     82|
|1002  |    mul_10s_10s_18_1_1_U589                                         |hls_dummy_mul_10s_10s_18_1_1_773                                           |    101|
|1003  |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_774                                           |     73|
|1004  |    mul_10s_10s_18_1_1_U590                                         |hls_dummy_mul_10s_10s_18_1_1_775                                           |    132|
|1005  |    mul_10s_10s_18_1_1_U591                                         |hls_dummy_mul_10s_10s_18_1_1_776                                           |    131|
|1006  |    mul_10s_10s_18_1_1_U592                                         |hls_dummy_mul_10s_10s_18_1_1_777                                           |    150|
|1007  |    mul_10s_10s_18_1_1_U593                                         |hls_dummy_mul_10s_10s_18_1_1_778                                           |     94|
|1008  |    mul_10s_10s_18_1_1_U594                                         |hls_dummy_mul_10s_10s_18_1_1_779                                           |     82|
|1009  |    mul_10s_10s_18_1_1_U595                                         |hls_dummy_mul_10s_10s_18_1_1_780                                           |     82|
|1010  |    mul_10s_10s_18_1_1_U596                                         |hls_dummy_mul_10s_10s_18_1_1_781                                           |     97|
|1011  |    mul_10s_10s_18_1_1_U597                                         |hls_dummy_mul_10s_10s_18_1_1_782                                           |    100|
|1012  |    mul_10s_10s_18_1_1_U598                                         |hls_dummy_mul_10s_10s_18_1_1_783                                           |    101|
|1013  |    mul_10s_10s_18_1_1_U599                                         |hls_dummy_mul_10s_10s_18_1_1_784                                           |     94|
|1014  |    mul_10s_10s_18_1_1_U60                                          |hls_dummy_mul_10s_10s_18_1_1_785                                           |    131|
|1015  |    mul_10s_10s_18_1_1_U600                                         |hls_dummy_mul_10s_10s_18_1_1_786                                           |     82|
|1016  |    mul_10s_10s_18_1_1_U601                                         |hls_dummy_mul_10s_10s_18_1_1_787                                           |     82|
|1017  |    mul_10s_10s_18_1_1_U602                                         |hls_dummy_mul_10s_10s_18_1_1_788                                           |     83|
|1018  |    mul_10s_10s_18_1_1_U603                                         |hls_dummy_mul_10s_10s_18_1_1_789                                           |    118|
|1019  |    mul_10s_10s_18_1_1_U604                                         |hls_dummy_mul_10s_10s_18_1_1_790                                           |     82|
|1020  |    mul_10s_10s_18_1_1_U605                                         |hls_dummy_mul_10s_10s_18_1_1_791                                           |     83|
|1021  |    mul_10s_10s_18_1_1_U606                                         |hls_dummy_mul_10s_10s_18_1_1_792                                           |     82|
|1022  |    mul_10s_10s_18_1_1_U607                                         |hls_dummy_mul_10s_10s_18_1_1_793                                           |     94|
|1023  |    mul_10s_10s_18_1_1_U608                                         |hls_dummy_mul_10s_10s_18_1_1_794                                           |     82|
|1024  |    mul_10s_10s_18_1_1_U609                                         |hls_dummy_mul_10s_10s_18_1_1_795                                           |     76|
|1025  |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_796                                           |    152|
|1026  |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_797                                           |     73|
|1027  |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_798                                           |     72|
|1028  |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_799                                           |     91|
|1029  |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_800                                           |     93|
|1030  |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_801                                           |     72|
|1031  |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_802                                           |     81|
|1032  |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_803                                           |     87|
|1033  |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_804                                           |     90|
|1034  |    mul_10s_10s_18_1_1_U70                                          |hls_dummy_mul_10s_10s_18_1_1_805                                           |    170|
|1035  |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_806                                           |     84|
|1036  |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_807                                           |     83|
|1037  |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_808                                           |     81|
|1038  |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_809                                           |    121|
|1039  |    mul_10s_10s_18_1_1_U75                                          |hls_dummy_mul_10s_10s_18_1_1_810                                           |    119|
|1040  |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_811                                           |     72|
|1041  |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_812                                           |     82|
|1042  |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_813                                           |     72|
|1043  |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_814                                           |     84|
|1044  |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_815                                           |     72|
|1045  |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_816                                           |     76|
|1046  |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_817                                           |     91|
|1047  |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_818                                           |     73|
|1048  |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_819                                           |     72|
|1049  |    mul_10s_10s_18_1_1_U85                                          |hls_dummy_mul_10s_10s_18_1_1_820                                           |     91|
|1050  |    mul_10s_10s_18_1_1_U86                                          |hls_dummy_mul_10s_10s_18_1_1_821                                           |     88|
|1051  |    mul_10s_10s_18_1_1_U87                                          |hls_dummy_mul_10s_10s_18_1_1_822                                           |    133|
|1052  |    mul_10s_10s_18_1_1_U88                                          |hls_dummy_mul_10s_10s_18_1_1_823                                           |     91|
|1053  |    mul_10s_10s_18_1_1_U89                                          |hls_dummy_mul_10s_10s_18_1_1_824                                           |     99|
|1054  |    mul_10s_10s_18_1_1_U90                                          |hls_dummy_mul_10s_10s_18_1_1_825                                           |     72|
|1055  |    mul_10s_10s_18_1_1_U91                                          |hls_dummy_mul_10s_10s_18_1_1_826                                           |     72|
|1056  |    mul_10s_10s_18_1_1_U92                                          |hls_dummy_mul_10s_10s_18_1_1_827                                           |     87|
|1057  |    mul_10s_10s_18_1_1_U93                                          |hls_dummy_mul_10s_10s_18_1_1_828                                           |     90|
|1058  |    mul_10s_10s_18_1_1_U94                                          |hls_dummy_mul_10s_10s_18_1_1_829                                           |    100|
|1059  |    mul_10s_10s_18_1_1_U95                                          |hls_dummy_mul_10s_10s_18_1_1_830                                           |     93|
|1060  |    mul_10s_10s_18_1_1_U96                                          |hls_dummy_mul_10s_10s_18_1_1_831                                           |     72|
|1061  |    mul_10s_10s_18_1_1_U97                                          |hls_dummy_mul_10s_10s_18_1_1_832                                           |     81|
|1062  |    mul_10s_10s_18_1_1_U98                                          |hls_dummy_mul_10s_10s_18_1_1_833                                           |     73|
|1063  |    mul_10s_10s_18_1_1_U99                                          |hls_dummy_mul_10s_10s_18_1_1_834                                           |     81|
|1064  |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_U0        |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_s        |   8831|
|1065  |    flow_control_loop_pipe_U                                        |hls_dummy_flow_control_loop_pipe                                           |     17|
|1066  |    mux_21_5_10_1_1_U737                                            |hls_dummy_mux_21_5_10_1_1                                                  |     40|
|1067  |    mux_21_5_10_1_1_U738                                            |hls_dummy_mux_21_5_10_1_1_228                                              |     40|
|1068  |    mux_21_5_10_1_1_U739                                            |hls_dummy_mux_21_5_10_1_1_229                                              |     40|
|1069  |    mux_21_5_4_1_1_U742                                             |hls_dummy_mux_21_5_4_1_1                                                   |      8|
|1070  |    mux_21_5_4_1_1_U743                                             |hls_dummy_mux_21_5_4_1_1_230                                               |     11|
|1071  |    mux_21_5_4_1_1_U744                                             |hls_dummy_mux_21_5_4_1_1_231                                               |      6|
|1072  |    mux_21_5_4_1_1_U745                                             |hls_dummy_mux_21_5_4_1_1_232                                               |      8|
|1073  |    mux_21_5_4_1_1_U746                                             |hls_dummy_mux_21_5_4_1_1_233                                               |      6|
|1074  |    mux_21_5_4_1_1_U747                                             |hls_dummy_mux_21_5_4_1_1_234                                               |      8|
|1075  |    mux_25_5_10_1_1_U736                                            |hls_dummy_mux_25_5_10_1_1                                                  |     40|
|1076  |    mux_25_5_4_1_1_U740                                             |hls_dummy_mux_25_5_4_1_1                                                   |     12|
|1077  |    mux_25_5_4_1_1_U741                                             |hls_dummy_mux_25_5_4_1_1_235                                               |     12|
|1078  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_25_4   |   3876|
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:22 ; elapsed = 00:04:45 . Memory (MB): peak = 4450.668 ; gain = 2018.578 ; free physical = 325533 ; free virtual = 410005
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 603 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:25 ; elapsed = 00:04:47 . Memory (MB): peak = 4454.578 ; gain = 2022.488 ; free physical = 344122 ; free virtual = 427146
Synthesis Optimization Complete : Time (s): cpu = 00:04:25 ; elapsed = 00:04:47 . Memory (MB): peak = 4454.578 ; gain = 2022.488 ; free physical = 344165 ; free virtual = 427147
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4454.730 ; gain = 0.000 ; free physical = 344013 ; free virtual = 426995
INFO: [Netlist 29-17] Analyzing 7526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4683.941 ; gain = 0.000 ; free physical = 342592 ; free virtual = 425574
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 8ce18d70
INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:15 ; elapsed = 00:05:35 . Memory (MB): peak = 4683.941 ; gain = 2275.734 ; free physical = 341864 ; free virtual = 424846
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19025.920; main = 3823.983; forked = 15469.287
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24091.715; main = 4683.945; forked = 19641.043
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4747.973 ; gain = 64.031 ; free physical = 341590 ; free virtual = 424821

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11b7d464c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4861.363 ; gain = 113.391 ; free physical = 343627 ; free virtual = 426614

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 71 inverters resulting in an inversion of 7571 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b1bcf6b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340046 ; free virtual = 424313
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 73 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9c34805a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 343160 ; free virtual = 426143
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: adc92f53

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 343089 ; free virtual = 426071
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 196c105a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340217 ; free virtual = 424192
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 196c105a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340933 ; free virtual = 424179
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              73  |                                              0  |
|  Constant propagation         |               1  |               2  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 196c105a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340753 ; free virtual = 424179

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 196c105a3

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340198 ; free virtual = 424174

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196c105a3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340198 ; free virtual = 424174

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340198 ; free virtual = 424174
Ending Netlist Obfuscation Task | Checksum: 196c105a3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4991.316 ; gain = 0.000 ; free physical = 340198 ; free virtual = 424174
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4991.316 ; gain = 307.375 ; free physical = 340198 ; free virtual = 424174
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 05:28:27 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h6m35s *****
INFO: [HLS 200-112] Total CPU user time: 1133.54 seconds. Total CPU system time: 35.56 seconds. Total elapsed time: 1219.82 seconds; peak allocated memory: 3.255 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul  9 05:28:39 2025...
