{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728656500466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728656500466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 11:21:40 2024 " "Processing started: Fri Oct 11 11:21:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728656500466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728656500466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquinadeestados -c Maquinadeestados " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquinadeestados -c Maquinadeestados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728656500466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728656500806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728656500845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728656500845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter " "Found entity 1: second_counter" {  } { { "second_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/second_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728656500847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728656500847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter " "Found entity 1: minute_counter" {  } { { "minute_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/minute_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728656500851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728656500851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter " "Found entity 1: hour_counter" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728656500853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728656500853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/seven_segment_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728656500856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728656500856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/div_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728656500859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728656500859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728656500899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(30) " "Verilog HDL assignment warning at top_module.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500900 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(31) " "Verilog HDL assignment warning at top_module.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500900 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(32) " "Verilog HDL assignment warning at top_module.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500901 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(33) " "Verilog HDL assignment warning at top_module.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500901 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(34) " "Verilog HDL assignment warning at top_module.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500901 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(35) " "Verilog HDL assignment warning at top_module.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500901 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:base_clk " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:base_clk\"" {  } { { "top_module.sv" "base_clk" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728656500914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter second_counter:sec_inst " "Elaborating entity \"second_counter\" for hierarchy \"second_counter:sec_inst\"" {  } { { "top_module.sv" "sec_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728656500917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 second_counter.sv(20) " "Verilog HDL assignment warning at second_counter.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "second_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/second_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500918 "|top_module|second_counter:sec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_counter minute_counter:min_inst " "Elaborating entity \"minute_counter\" for hierarchy \"minute_counter:min_inst\"" {  } { { "top_module.sv" "min_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728656500925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.sv(19) " "Verilog HDL assignment warning at minute_counter.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/minute_counter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500925 "|top_module|minute_counter:min_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_counter hour_counter:hour_inst " "Elaborating entity \"hour_counter\" for hierarchy \"hour_counter:hour_inst\"" {  } { { "top_module.sv" "hour_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728656500932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hour_counter.sv(16) " "Verilog HDL assignment warning at hour_counter.sv(16): truncated value with size 32 to match size of target (5)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728656500933 "|top_module|hour_counter:hour_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour hour_counter.sv(23) " "Verilog HDL Always Construct warning at hour_counter.sv(23): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1728656500933 "|top_module|hour_counter:hour_inst"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "hour_counter.sv(23) " "SystemVerilog RTL Coding error at hour_counter.sv(23): always_comb construct does not infer purely combinational logic." {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1728656500933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[0\] hour_counter.sv(23) " "Inferred latch for \"hour\[0\]\" at hour_counter.sv(23)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500933 "|top_module|hour_counter:hour_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[1\] hour_counter.sv(23) " "Inferred latch for \"hour\[1\]\" at hour_counter.sv(23)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500933 "|top_module|hour_counter:hour_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[2\] hour_counter.sv(23) " "Inferred latch for \"hour\[2\]\" at hour_counter.sv(23)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500933 "|top_module|hour_counter:hour_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[3\] hour_counter.sv(23) " "Inferred latch for \"hour\[3\]\" at hour_counter.sv(23)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 "|top_module|hour_counter:hour_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[4\] hour_counter.sv(23) " "Inferred latch for \"hour\[4\]\" at hour_counter.sv(23)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 "|top_module|hour_counter:hour_inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hour\[4\] hour_counter.sv(9) " "Can't resolve multiple constant drivers for net \"hour\[4\]\" at hour_counter.sv(9)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 9 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "hour_counter.sv(23) " "Constant driver at hour_counter.sv(23)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 23 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hour\[3\] hour_counter.sv(9) " "Can't resolve multiple constant drivers for net \"hour\[3\]\" at hour_counter.sv(9)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 9 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hour\[2\] hour_counter.sv(9) " "Can't resolve multiple constant drivers for net \"hour\[2\]\" at hour_counter.sv(9)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 9 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hour\[1\] hour_counter.sv(9) " "Can't resolve multiple constant drivers for net \"hour\[1\]\" at hour_counter.sv(9)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 9 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hour\[0\] hour_counter.sv(9) " "Can't resolve multiple constant drivers for net \"hour\[0\]\" at hour_counter.sv(9)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 9 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "hour_counter:hour_inst " "Can't elaborate user hierarchy \"hour_counter:hour_inst\"" {  } { { "top_module.sv" "hour_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728656500934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728656500999 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 11 11:21:40 2024 " "Processing ended: Fri Oct 11 11:21:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728656500999 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728656500999 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728656500999 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728656500999 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 11 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728656501597 ""}
