Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jan 19 09:38:24 2017
| Host         : MANTA-RAY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LMAC2_vc709_2015_4_timing_summary_routed.rpt -rpx LMAC2_vc709_2015_4_timing_summary_routed.rpx
| Design       : LMAC2_vc709_2015_4
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.214        0.000                      0                14947        0.051        0.000                      0                14905        0.272        0.000                       0                  6266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                        ------------         ----------      --------------
mcb_clk_ref                                                                                                                                                  {0.000 2.500}        5.000           200.000         
  clk50                                                                                                                                                      {0.000 10.000}       20.000          50.000          
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
xphy_refclk_clk_p                                                                                                                                            {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mcb_clk_ref                                                                                                                                                        4.440        0.000                      0                    2        0.207        0.000                      0                    2        2.150        0.000                       0                     3  
  clk50                                                                                                                                                           14.139        0.000                      0                  435        0.078        0.000                      0                  435        9.232        0.000                       0                   130  
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.214        0.000                      0                 3788        0.064        0.000                      0                 3788        0.272        0.000                       0                  1447  
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        1.055        0.000                      0                  344        0.108        0.000                      0                  344        0.272        0.000                       0                   206  
xphy_refclk_clk_p                                                                                                                                                  1.776        0.000                      0                10377        0.051        0.000                      0                10335        0.686        0.000                       0                  4480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                   From Clock                                                                                                                                                   To Clock                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                   ----------                                                                                                                                                   --------                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.398        0.000                      0                    1        0.251        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mcb_clk_ref
  To Clock:  mcb_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.302ns (51.181%)  route 0.288ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.288     4.795    clk_divide__0[0]
    SLICE_X106Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.838 r  clk_divide[1]_i_1/O
                         net (fo=1, routed)           0.000     4.838    clk_divide[1]_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950     7.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095     8.855    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/C
                         clock pessimism              0.393     9.248    
                         clock uncertainty           -0.035     9.213    
    SLICE_X106Y246       FDRE (Setup_fdre_C_D)        0.065     9.278    clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.302ns (51.268%)  route 0.287ns (48.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 f  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.287     4.794    clk_divide__0[0]
    SLICE_X106Y246       LUT1 (Prop_lut1_I0_O)        0.043     4.837 r  clk_divide[0]_i_1/O
                         net (fo=1, routed)           0.000     4.837    clk_divide[0]_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950     7.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095     8.855    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
                         clock pessimism              0.393     9.248    
                         clock uncertainty           -0.035     9.213    
    SLICE_X106Y246       FDRE (Setup_fdre_C_D)        0.064     9.277    clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 f  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.148     2.374    clk_divide__0[0]
    SLICE_X106Y246       LUT1 (Prop_lut1_I0_O)        0.028     2.402 r  clk_divide[0]_i_1/O
                         net (fo=1, routed)           0.000     2.402    clk_divide[0]_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
                         clock pessimism             -0.343     2.108    
    SLICE_X106Y246       FDRE (Hold_fdre_C_D)         0.087     2.195    clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.148     2.374    clk_divide__0[0]
    SLICE_X106Y246       LUT2 (Prop_lut2_I0_O)        0.028     2.402 r  clk_divide[1]_i_1/O
                         net (fo=1, routed)           0.000     2.402    clk_divide[1]_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/C
                         clock pessimism             -0.343     2.108    
    SLICE_X106Y246       FDRE (Hold_fdre_C_D)         0.087     2.195    clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcb_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16  u_bufg_clk_ref/I
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X106Y246  clk_divide_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X106Y246  clk_divide_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :            0  Failing Endpoints,  Worst Slack       14.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[7].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.126ns (37.497%)  route 3.544ns (62.503%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.250    11.906    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD2
    SLICE_X46Y175        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.137    12.043 r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.334    12.376    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_3
    SLICE_X48Y175        FDRE                                         r  cc_inst/processor/data_path_loop[7].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.367    25.970    cc_inst/processor/clk50
    SLICE_X48Y175        FDRE                                         r  cc_inst/processor/data_path_loop[7].small_spm.spm_flop/C
                         clock pessimism              0.612    26.582    
                         clock uncertainty           -0.035    26.547    
    SLICE_X48Y175        FDRE (Setup_fdre_C_D)       -0.031    26.516    cc_inst/processor/data_path_loop[7].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.516    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[5].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 2.126ns (37.521%)  route 3.540ns (62.479%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.303    11.958    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRB2
    SLICE_X46Y175        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.137    12.095 r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.277    12.373    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_1
    SLICE_X47Y175        FDRE                                         r  cc_inst/processor/data_path_loop[5].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.415    26.018    cc_inst/processor/clk50
    SLICE_X47Y175        FDRE                                         r  cc_inst/processor/data_path_loop[5].small_spm.spm_flop/C
                         clock pessimism              0.612    26.630    
                         clock uncertainty           -0.035    26.595    
    SLICE_X47Y175        FDRE (Setup_fdre_C_D)       -0.009    26.586    cc_inst/processor/data_path_loop[5].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.586    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[2].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 2.123ns (38.021%)  route 3.461ns (61.979%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.055     9.561    cc_inst/processor/lower_reg_banks/ADDRA0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     9.608 r  cc_inst/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.613    10.222    cc_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.140    10.362 r  cc_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.432    11.794    cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X46Y174        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.136    11.930 r  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.360    12.290    cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_n_2
    SLICE_X48Y174        FDRE                                         r  cc_inst/processor/data_path_loop[2].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.367    25.970    cc_inst/processor/clk50
    SLICE_X48Y174        FDRE                                         r  cc_inst/processor/data_path_loop[2].small_spm.spm_flop/C
                         clock pessimism              0.612    26.582    
                         clock uncertainty           -0.035    26.547    
    SLICE_X48Y174        FDRE (Setup_fdre_C_D)       -0.010    26.537    cc_inst/processor/data_path_loop[2].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.283ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[4].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 2.126ns (37.989%)  route 3.470ns (62.011%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.302    11.957    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRA2
    SLICE_X46Y175        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.137    12.094 r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.208    12.303    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_0
    SLICE_X47Y175        FDRE                                         r  cc_inst/processor/data_path_loop[4].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.415    26.018    cc_inst/processor/clk50
    SLICE_X47Y175        FDRE                                         r  cc_inst/processor/data_path_loop[4].small_spm.spm_flop/C
                         clock pessimism              0.612    26.630    
                         clock uncertainty           -0.035    26.595    
    SLICE_X47Y175        FDRE (Setup_fdre_C_D)       -0.009    26.586    cc_inst/processor/data_path_loop[4].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.586    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                 14.283    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.126ns (38.367%)  route 3.415ns (61.633%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.121    11.776    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC2
    SLICE_X46Y175        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.137    11.913 r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.334    12.248    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_2
    SLICE_X48Y175        FDRE                                         r  cc_inst/processor/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.367    25.970    cc_inst/processor/clk50
    SLICE_X48Y175        FDRE                                         r  cc_inst/processor/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.612    26.582    
                         clock uncertainty           -0.035    26.547    
    SLICE_X48Y175        FDRE (Setup_fdre_C_D)       -0.010    26.537    cc_inst/processor/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.332ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[3].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.126ns (38.316%)  route 3.423ns (61.684%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.019ns = ( 26.019 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.164    11.820    cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRD2
    SLICE_X46Y174        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.137    11.957 r  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.298    12.255    cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_n_3
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/data_path_loop[3].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.416    26.019    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/data_path_loop[3].small_spm.spm_flop/C
                         clock pessimism              0.612    26.631    
                         clock uncertainty           -0.035    26.596    
    SLICE_X45Y175        FDRE (Setup_fdre_C_D)       -0.009    26.587    cc_inst/processor/data_path_loop[3].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.587    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.989ns (38.256%)  route 3.210ns (61.744%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.250    11.906    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD2
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.415    26.018    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/WCLK
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
                         clock pessimism              0.612    26.630    
                         clock uncertainty           -0.035    26.595    
    SLICE_X46Y175        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.144    26.451    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA
  -------------------------------------------------------------------
                         required time                         26.451    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.989ns (38.256%)  route 3.210ns (61.744%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.250    11.906    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD2
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.415    26.018    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/WCLK
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
                         clock pessimism              0.612    26.630    
                         clock uncertainty           -0.035    26.595    
    SLICE_X46Y175        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.144    26.451    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB
  -------------------------------------------------------------------
                         required time                         26.451    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.989ns (38.256%)  route 3.210ns (61.744%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.250    11.906    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD2
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.415    26.018    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/WCLK
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
                         clock pessimism              0.612    26.630    
                         clock uncertainty           -0.035    26.595    
    SLICE_X46Y175        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.144    26.451    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC
  -------------------------------------------------------------------
                         required time                         26.451    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.989ns (38.256%)  route 3.210ns (61.744%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.580     6.706    cc_inst/program_rom/clk50
    RAMB36_X3Y34         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.506 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.053     9.559    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y172        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     9.605 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.908    10.513    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y172        LUT5 (Prop_lut5_I0_O)        0.143    10.656 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.250    11.906    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD2
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.415    26.018    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/WCLK
    SLICE_X46Y175        RAMD64E                                      r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
                         clock pessimism              0.612    26.630    
                         clock uncertainty           -0.035    26.595    
    SLICE_X46Y175        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.144    26.451    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD
  -------------------------------------------------------------------
                         required time                         26.451    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 14.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMA/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMB/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMC/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMD32                                       r  cc_inst/processor/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMS32                                       r  cc_inst/processor/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMS32                                       r  cc_inst/processor/upper_reg_banks/RAMD/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.854%)  route 0.195ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X45Y175        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.195     3.483    cc_inst/processor/upper_reg_banks/ADDRD4
    SLICE_X46Y173        RAMS32                                       r  cc_inst/processor/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/upper_reg_banks/WCLK
    SLICE_X46Y173        RAMS32                                       r  cc_inst/processor/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism             -0.605     3.220    
    SLICE_X46Y173        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     3.405    cc_inst/processor/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.841%)  route 0.123ns (55.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.693     3.191    cc_inst/processor/clk50
    SLICE_X45Y171        FDRE                                         r  cc_inst/processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y171        FDRE (Prop_fdre_C_Q)         0.100     3.291 r  cc_inst/processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.123     3.414    cc_inst/processor/stack_ram_high/DID1
    SLICE_X46Y170        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.914     3.829    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y170        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.605     3.224    
    SLICE_X46Y170        RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     3.334    cc_inst/processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.469%)  route 0.160ns (61.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.693     3.191    cc_inst/processor/clk50
    SLICE_X45Y171        FDRE                                         r  cc_inst/processor/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y171        FDRE (Prop_fdre_C_Q)         0.100     3.291 r  cc_inst/processor/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.160     3.451    cc_inst/processor/stack_ram_high/DID0
    SLICE_X46Y170        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.914     3.829    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y170        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.605     3.224    
    SLICE_X46Y170        RAMS32 (Hold_rams32_CLK_I)
                                                      0.129     3.353    cc_inst/processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divide_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X3Y34   cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y2  buffer_clk50/I
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X48Y173  cc_inst/processor/data_path_loop[0].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X48Y173  cc_inst/processor/data_path_loop[1].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X48Y174  cc_inst/processor/data_path_loop[2].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X48Y175  cc_inst/processor/data_path_loop[6].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X45Y174  cc_inst/processor/flag_enable_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X47Y175  cc_inst/processor/run_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X45Y175  cc_inst/processor/shadow_zero_flag_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X47Y175  cc_inst/processor/stack_bit_flop/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y172  cc_inst/processor/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y172  cc_inst/processor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y172  cc_inst/processor/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y172  cc_inst/processor/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.517ns (18.034%)  route 2.350ns (81.966%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 5.228 - 3.103 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.849     2.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X204Y166       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y166       FDRE (Prop_fdre_C_Q)         0.259     2.601 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=15, routed)          0.586     3.187    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X208Y168       LUT2 (Prop_lut2_I0_O)        0.043     3.230 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38/O
                         net (fo=1, routed)           0.299     3.530    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38_n_0
    SLICE_X208Y168       LUT6 (Prop_lut6_I1_O)        0.043     3.573 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30/O
                         net (fo=1, routed)           0.551     4.124    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30_n_0
    SLICE_X207Y162       LUT6 (Prop_lut6_I4_O)        0.043     4.167 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.346     4.513    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_0
    SLICE_X207Y162       LUT6 (Prop_lut6_I1_O)        0.043     4.556 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.324     4.880    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X206Y161       LUT6 (Prop_lut6_I2_O)        0.043     4.923 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.242     5.166    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X205Y161       LUT5 (Prop_lut5_I2_O)        0.043     5.209 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.209    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X205Y161       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.801     5.228    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X205Y161       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.197     5.425    
                         clock uncertainty           -0.035     5.390    
    SLICE_X205Y161       FDRE (Setup_fdre_C_D)        0.033     5.423    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.517ns (18.328%)  route 2.304ns (81.672%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 5.232 - 3.103 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.849     2.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X204Y166       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y166       FDRE (Prop_fdre_C_Q)         0.259     2.601 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=15, routed)          0.586     3.187    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X208Y168       LUT2 (Prop_lut2_I0_O)        0.043     3.230 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38/O
                         net (fo=1, routed)           0.299     3.530    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38_n_0
    SLICE_X208Y168       LUT6 (Prop_lut6_I1_O)        0.043     3.573 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30/O
                         net (fo=1, routed)           0.551     4.124    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30_n_0
    SLICE_X207Y162       LUT6 (Prop_lut6_I4_O)        0.043     4.167 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.346     4.513    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_0
    SLICE_X207Y162       LUT6 (Prop_lut6_I1_O)        0.043     4.556 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.324     4.880    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X206Y161       LUT6 (Prop_lut6_I2_O)        0.043     4.923 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.196     5.120    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X206Y162       LUT6 (Prop_lut6_I0_O)        0.043     5.163 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.163    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X206Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.805     5.232    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X206Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.169     5.401    
                         clock uncertainty           -0.035     5.366    
    SLICE_X206Y162       FDRE (Setup_fdre_C_D)        0.065     5.431    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.191%)  route 1.822ns (83.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 5.226 - 3.103 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.858     2.351    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X209Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y162       FDRE (Prop_fdre_C_Q)         0.223     2.574 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/Q
                         net (fo=12, routed)          0.543     3.117    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[35]
    SLICE_X209Y163       LUT5 (Prop_lut5_I1_O)        0.043     3.160 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2/O
                         net (fo=4, routed)           0.237     3.397    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2_n_0
    SLICE_X209Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.440 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.557     3.997    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X202Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.485     4.525    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_4[0]
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.799     5.226    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[1]/C
                         clock pessimism              0.169     5.395    
                         clock uncertainty           -0.035     5.360    
    SLICE_X201Y164       FDSE (Setup_fdse_C_S)       -0.304     5.056    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.191%)  route 1.822ns (83.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 5.226 - 3.103 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.858     2.351    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X209Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y162       FDRE (Prop_fdre_C_Q)         0.223     2.574 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/Q
                         net (fo=12, routed)          0.543     3.117    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[35]
    SLICE_X209Y163       LUT5 (Prop_lut5_I1_O)        0.043     3.160 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2/O
                         net (fo=4, routed)           0.237     3.397    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2_n_0
    SLICE_X209Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.440 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.557     3.997    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X202Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.485     4.525    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_4[0]
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.799     5.226    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]/C
                         clock pessimism              0.169     5.395    
                         clock uncertainty           -0.035     5.360    
    SLICE_X201Y164       FDSE (Setup_fdse_C_S)       -0.304     5.056    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.191%)  route 1.822ns (83.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 5.226 - 3.103 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.858     2.351    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X209Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y162       FDRE (Prop_fdre_C_Q)         0.223     2.574 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/Q
                         net (fo=12, routed)          0.543     3.117    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[35]
    SLICE_X209Y163       LUT5 (Prop_lut5_I1_O)        0.043     3.160 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2/O
                         net (fo=4, routed)           0.237     3.397    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2_n_0
    SLICE_X209Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.440 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.557     3.997    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X202Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.485     4.525    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_4[0]
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.799     5.226    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]/C
                         clock pessimism              0.169     5.395    
                         clock uncertainty           -0.035     5.360    
    SLICE_X201Y164       FDSE (Setup_fdse_C_S)       -0.304     5.056    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.191%)  route 1.822ns (83.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 5.226 - 3.103 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.858     2.351    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X209Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y162       FDRE (Prop_fdre_C_Q)         0.223     2.574 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/Q
                         net (fo=12, routed)          0.543     3.117    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[35]
    SLICE_X209Y163       LUT5 (Prop_lut5_I1_O)        0.043     3.160 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2/O
                         net (fo=4, routed)           0.237     3.397    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2_n_0
    SLICE_X209Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.440 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.557     3.997    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X202Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.485     4.525    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_4[0]
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.799     5.226    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]/C
                         clock pessimism              0.169     5.395    
                         clock uncertainty           -0.035     5.360    
    SLICE_X201Y164       FDSE (Setup_fdse_C_S)       -0.304     5.056    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.191%)  route 1.822ns (83.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 5.226 - 3.103 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.858     2.351    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X209Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y162       FDRE (Prop_fdre_C_Q)         0.223     2.574 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[35]/Q
                         net (fo=12, routed)          0.543     3.117    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[35]
    SLICE_X209Y163       LUT5 (Prop_lut5_I1_O)        0.043     3.160 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2/O
                         net (fo=4, routed)           0.237     3.397    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[5]_i_2_n_0
    SLICE_X209Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.440 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.557     3.997    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X202Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.485     4.525    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_4[0]
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.799     5.226    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y164       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[5]/C
                         clock pessimism              0.169     5.395    
                         clock uncertainty           -0.035     5.360    
    SLICE_X201Y164       FDSE (Setup_fdse_C_S)       -0.304     5.056    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[5]
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.481ns (19.333%)  route 2.007ns (80.668%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 5.229 - 3.103 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.850     2.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y169       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y169       FDRE (Prop_fdre_C_Q)         0.223     2.566 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=17, routed)          0.273     2.839    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X208Y169       LUT2 (Prop_lut2_I0_O)        0.043     2.882 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.652     3.534    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X209Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.577 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.363     3.939    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0[0]
    SLICE_X209Y162       LUT4 (Prop_lut4_I0_O)        0.043     3.982 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14/O
                         net (fo=3, routed)           0.340     4.322    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14_n_0
    SLICE_X205Y162       LUT4 (Prop_lut4_I2_O)        0.043     4.365 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.185     4.550    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X205Y161       LUT3 (Prop_lut3_I2_O)        0.043     4.593 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.195     4.788    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X203Y160       LUT6 (Prop_lut6_I2_O)        0.043     4.831 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.831    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X203Y160       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.802     5.229    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y160       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.169     5.398    
                         clock uncertainty           -0.035     5.363    
    SLICE_X203Y160       FDRE (Setup_fdre_C_D)        0.033     5.396    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.396    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.352ns (16.506%)  route 1.781ns (83.494%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 5.224 - 3.103 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.850     2.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y169       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y169       FDRE (Prop_fdre_C_Q)         0.223     2.566 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=17, routed)          0.273     2.839    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X208Y169       LUT2 (Prop_lut2_I0_O)        0.043     2.882 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.652     3.534    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X209Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.577 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.456     4.033    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X201Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.076 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.400     4.476    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_3[0]
    SLICE_X199Y166       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.797     5.224    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X199Y166       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/C
                         clock pessimism              0.169     5.393    
                         clock uncertainty           -0.035     5.358    
    SLICE_X199Y166       FDRE (Setup_fdre_C_R)       -0.304     5.054    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.054    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.352ns (16.490%)  route 1.783ns (83.510%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 5.227 - 3.103 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.850     2.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y169       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y169       FDRE (Prop_fdre_C_Q)         0.223     2.566 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=17, routed)          0.273     2.839    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X208Y169       LUT2 (Prop_lut2_I0_O)        0.043     2.882 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.652     3.534    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X209Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.577 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.456     4.033    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X201Y163       LUT2 (Prop_lut2_I1_O)        0.043     4.076 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.402     4.478    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__10_3[0]
    SLICE_X200Y163       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.800     5.227    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X200Y163       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/C
                         clock pessimism              0.169     5.396    
                         clock uncertainty           -0.035     5.361    
    SLICE_X200Y163       FDSE (Setup_fdse_C_S)       -0.281     5.080    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]
  -------------------------------------------------------------------
                         required time                          5.080    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.315%)  route 0.107ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.446     4.087    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y157       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y157       FDRE (Prop_fdre_C_Q)         0.100     4.187 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[19]/Q
                         net (fo=1, routed)           0.107     4.294    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIA1
    SLICE_X196Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X196Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.220     4.122    
    SLICE_X196Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.230    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.246ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.443     4.084    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X193Y156       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y156       FDRE (Prop_fdre_C_Q)         0.100     4.184 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[63]/Q
                         net (fo=1, routed)           0.096     4.280    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/DIB1
    SLICE_X192Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.600     4.341    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/WCLK
    SLICE_X192Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/CLK
                         clock pessimism             -0.246     4.095    
    SLICE_X192Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.210    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.127%)  route 0.149ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X194Y153       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y153       FDSE (Prop_fdse_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[2]/Q
                         net (fo=1, routed)           0.149     4.335    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIB0
    SLICE_X192Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X192Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.220     4.122    
    SLICE_X192Y151       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.254    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.254    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.275%)  route 0.148ns (59.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y153       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y153       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[8]/Q
                         net (fo=1, routed)           0.148     4.336    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/DIB0
    SLICE_X196Y152       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.602     4.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X196Y152       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.220     4.123    
    SLICE_X196Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.255    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y156       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y156       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/Q
                         net (fo=1, routed)           0.145     4.333    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIC0
    SLICE_X196Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X196Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.220     4.122    
    SLICE_X196Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.251    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.223%)  route 0.149ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y156       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y156       FDSE (Prop_fdse_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[56]/Q
                         net (fo=1, routed)           0.149     4.337    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIB0
    SLICE_X196Y155       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X196Y155       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/CLK
                         clock pessimism             -0.220     4.122    
    SLICE_X196Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.254    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -4.254    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.012%)  route 0.150ns (59.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X195Y153       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y153       FDRE (Prop_fdre_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/Q
                         net (fo=1, routed)           0.150     4.336    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIA0
    SLICE_X192Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X192Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.220     4.122    
    SLICE_X192Y151       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.253    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.001%)  route 0.150ns (59.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.444     4.085    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X194Y157       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y157       FDRE (Prop_fdre_C_Q)         0.100     4.185 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[60]/Q
                         net (fo=1, routed)           0.150     4.335    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/DIA0
    SLICE_X192Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.600     4.341    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/WCLK
    SLICE_X192Y156       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.220     4.121    
    SLICE_X192Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.252    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.012%)  route 0.150ns (59.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X195Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y155       FDRE (Prop_fdre_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[2]/Q
                         net (fo=1, routed)           0.150     4.336    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIA0
    SLICE_X192Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.600     4.341    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X192Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.220     4.121    
    SLICE_X192Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.252    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.323%)  route 0.148ns (59.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X195Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y155       FDRE (Prop_fdre_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[6]/Q
                         net (fo=1, routed)           0.148     4.334    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIC0
    SLICE_X192Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.600     4.341    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X192Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC/CLK
                         clock pessimism             -0.220     4.121    
    SLICE_X192Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.250    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -4.250    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y36         network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y164       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y166       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y166       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y166       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X204Y163       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[56]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X204Y163       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[57]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X196Y156       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X196Y156       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X192Y151       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X196Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X196Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.306ns (15.942%)  route 1.613ns (84.058%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.770 - 3.103 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.838     3.955    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X220Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       FDRE (Prop_fdre_C_Q)         0.259     4.214 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/Q
                         net (fo=72, routed)          1.053     5.267    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRA0
    SLICE_X216Y147       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     5.314 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.560     5.874    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[0]
    SLICE_X220Y145       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.697     6.770    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X220Y145       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/C
                         clock pessimism              0.264     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X220Y145       FDRE (Setup_fdre_C_D)       -0.069     6.930    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[29]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.259ns (18.706%)  route 1.126ns (81.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y148       FDRE (Prop_fdre_C_Q)         0.259     4.215 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[2]/Q
                         net (fo=1, routed)           1.126     5.341    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[2]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.162     6.931    
                         clock uncertainty           -0.035     6.895    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[29])
                                                     -0.489     6.406    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[19]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.223ns (16.234%)  route 1.151ns (83.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X219Y147       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y147       FDRE (Prop_fdre_C_Q)         0.223     4.179 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[12]/Q
                         net (fo=1, routed)           1.151     5.330    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[12]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.162     6.931    
                         clock uncertainty           -0.035     6.895    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[19])
                                                     -0.489     6.406    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[28]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.223ns (16.363%)  route 1.140ns (83.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X218Y147       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y147       FDRE (Prop_fdre_C_Q)         0.223     4.179 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[3]/Q
                         net (fo=1, routed)           1.140     5.319    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[3]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.162     6.931    
                         clock uncertainty           -0.035     6.895    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[28])
                                                     -0.489     6.406    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[26]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.223ns (16.407%)  route 1.136ns (83.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X219Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y148       FDRE (Prop_fdre_C_Q)         0.223     4.179 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[5]/Q
                         net (fo=1, routed)           1.136     5.315    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[5]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.162     6.931    
                         clock uncertainty           -0.035     6.895    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[26])
                                                     -0.489     6.406    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.306ns (16.896%)  route 1.505ns (83.104%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.838     3.955    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X220Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       FDRE (Prop_fdre_C_Q)         0.259     4.214 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/Q
                         net (fo=72, routed)          0.987     5.201    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/ADDRA0
    SLICE_X212Y149       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     5.248 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/O
                         net (fo=1, routed)           0.518     5.766    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[12]
    SLICE_X217Y147       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X217Y147       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/C
                         clock pessimism              0.237     7.006    
                         clock uncertainty           -0.035     6.971    
    SLICE_X217Y147       FDRE (Setup_fdre_C_D)       -0.113     6.858    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.516%)  route 1.127ns (83.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X221Y145       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y145       FDRE (Prop_fdre_C_Q)         0.223     4.179 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/Q
                         net (fo=1, routed)           1.127     5.306    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[1]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.162     6.931    
                         clock uncertainty           -0.035     6.895    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXHEADER[0])
                                                     -0.489     6.406    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.302ns (15.860%)  route 1.602ns (84.140%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 6.768 - 3.103 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.838     3.955    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X220Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       FDRE (Prop_fdre_C_Q)         0.259     4.214 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/Q
                         net (fo=71, routed)          1.163     5.377    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/ADDRB2
    SLICE_X216Y148       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043     5.420 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.439     5.859    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[21]
    SLICE_X217Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.695     6.768    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X217Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[21]/C
                         clock pessimism              0.237     7.005    
                         clock uncertainty           -0.035     6.970    
    SLICE_X217Y143       FDRE (Setup_fdre_C_D)       -0.009     6.961    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[21]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.310ns (16.811%)  route 1.534ns (83.189%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.770 - 3.103 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.838     3.955    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X220Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       FDRE (Prop_fdre_C_Q)         0.259     4.214 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/Q
                         net (fo=71, routed)          1.162     5.376    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/ADDRA2
    SLICE_X216Y148       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.051     5.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/O
                         net (fo=1, routed)           0.372     5.799    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[18]
    SLICE_X220Y145       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.697     6.770    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X220Y145       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[18]/C
                         clock pessimism              0.264     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X220Y145       FDRE (Setup_fdre_C_D)       -0.068     6.931    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[18]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[31]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.223ns (16.941%)  route 1.093ns (83.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 6.769 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X219Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y148       FDRE (Prop_fdre_C_Q)         0.223     4.179 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]/Q
                         net (fo=1, routed)           1.093     5.272    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[0]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.696     6.769    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.162     6.931    
                         clock uncertainty           -0.035     6.895    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[31])
                                                     -0.489     6.406    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  1.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.759     1.686    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X221Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y154       FDRE (Prop_fdre_C_Q)         0.100     1.786 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     1.841    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1
    SLICE_X221Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.984     2.002    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X221Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/C
                         clock pessimism             -0.316     1.686    
    SLICE_X221Y154       FDRE (Hold_fdre_C_D)         0.047     1.733    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.759     1.686    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X221Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y155       FDRE (Prop_fdre_C_Q)         0.100     1.786 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/Q
                         net (fo=1, routed)           0.055     1.841    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1
    SLICE_X221Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.984     2.002    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X221Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/C
                         clock pessimism             -0.316     1.686    
    SLICE_X221Y155       FDRE (Hold_fdre_C_D)         0.047     1.733    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.748     1.675    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y172       FDPE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y172       FDPE (Prop_fdpe_C_Q)         0.100     1.775 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.830    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y172       FDPE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.971     1.989    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y172       FDPE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.314     1.675    
    SLICE_X221Y172       FDPE (Hold_fdpe_C_D)         0.047     1.722    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.810     1.737    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y141       FDRE (Prop_fdre_C_Q)         0.100     1.837 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/Q
                         net (fo=1, routed)           0.055     1.892    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[0]
    SLICE_X221Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.055     2.073    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/C
                         clock pessimism             -0.336     1.737    
    SLICE_X221Y141       FDRE (Hold_fdre_C_D)         0.047     1.784    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.810     1.737    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y141       FDRE (Prop_fdre_C_Q)         0.100     1.837 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/Q
                         net (fo=1, routed)           0.055     1.892    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[1]
    SLICE_X221Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.055     2.073    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/C
                         clock pessimism             -0.336     1.737    
    SLICE_X221Y141       FDRE (Hold_fdre_C_D)         0.047     1.784    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.811     1.738    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y143       FDRE (Prop_fdre_C_Q)         0.100     1.838 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.893    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[2]
    SLICE_X221Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.056     2.074    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/C
                         clock pessimism             -0.336     1.738    
    SLICE_X221Y143       FDRE (Hold_fdre_C_D)         0.047     1.785    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.810     1.737    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y140       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y140       FDRE (Prop_fdre_C_Q)         0.100     1.837 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.892    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[3]
    SLICE_X221Y140       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.055     2.073    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y140       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
                         clock pessimism             -0.336     1.737    
    SLICE_X221Y140       FDRE (Hold_fdre_C_D)         0.047     1.784    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.811     1.738    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y143       FDRE (Prop_fdre_C_Q)         0.100     1.838 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/Q
                         net (fo=1, routed)           0.055     1.893    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[4]
    SLICE_X221Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.056     2.074    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y143       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
                         clock pessimism             -0.336     1.738    
    SLICE_X221Y143       FDRE (Hold_fdre_C_D)         0.047     1.785    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.812     1.739    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X218Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y148       FDRE (Prop_fdre_C_Q)         0.100     1.839 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/Q
                         net (fo=1, routed)           0.055     1.894    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/rd_data[2]
    SLICE_X219Y148       LUT6 (Prop_lut6_I2_O)        0.028     1.922 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_38
    SLICE_X219Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.057     2.075    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X219Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]/C
                         clock pessimism             -0.325     1.750    
    SLICE_X219Y148       FDRE (Hold_fdre_C_D)         0.060     1.810    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[20]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.100ns (18.023%)  route 0.455ns (81.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.812     1.739    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X218Y147       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y147       FDRE (Prop_fdre_C_Q)         0.100     1.839 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[11]/Q
                         net (fo=1, routed)           0.455     2.294    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[11]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.153     2.171    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I14
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.119     2.052    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[20])
                                                      0.130     2.182    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         3.103       1.694      BUFGCTRL_X0Y1        network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y145       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y145       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[33]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[34]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y145       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y145       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[33]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y145       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y145       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[64]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y143       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[1]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y143       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[4]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y142       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_nextgray_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y143       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y143       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y143       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[2]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y171       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y171       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y171       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y171       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y171       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y171       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y170       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  xphy_refclk_clk_p
  To Clock:  xphy_refclk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.302ns (6.975%)  route 4.028ns (93.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 11.448 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         3.525    10.453    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/lopt
    RAMB36_X11Y21        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.660    11.448    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X11Y21        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.099    12.547    
                         clock uncertainty           -0.035    12.512    
    RAMB36_X11Y21        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282    12.230    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.388ns (8.984%)  route 3.931ns (91.016%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 11.504 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         2.590     9.519    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X209Y128       LUT6 (Prop_lut6_I5_O)        0.043     9.562 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.362     9.924    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X208Y128       LUT4 (Prop_lut4_I2_O)        0.043     9.967 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.476    10.442    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_13
    RAMB18_X13Y52        RAMB18E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.716    11.504    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X13Y52        RAMB18E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              1.099    12.603    
                         clock uncertainty           -0.035    12.568    
    RAMB18_X13Y52        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    12.240    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.388ns (9.231%)  route 3.815ns (90.769%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 11.497 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         2.013     8.942    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/lopt
    SLICE_X194Y110       LUT3 (Prop_lut3_I0_O)        0.043     8.985 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=8, routed)           0.825     9.810    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/tmp_ram_rd_en
    SLICE_X206Y123       LUT3 (Prop_lut3_I2_O)        0.043     9.853 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.474    10.327    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X13Y25        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.709    11.497    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X13Y25        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.099    12.596    
                         clock uncertainty           -0.035    12.561    
    RAMB36_X13Y25        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    12.233    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.345ns (8.218%)  route 3.853ns (91.782%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 11.473 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         2.443     9.372    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X190Y120       LUT1 (Prop_lut1_I0_O)        0.043     9.415 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1_replica_2/O
                         net (fo=275, routed)         0.906    10.321    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]_repN_2_alias
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.685    11.473    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              1.099    12.572    
                         clock uncertainty           -0.035    12.537    
    SLICE_X194Y107       FDRE (Setup_fdre_C_R)       -0.304    12.233    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.345ns (8.218%)  route 3.853ns (91.782%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 11.473 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         2.443     9.372    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X190Y120       LUT1 (Prop_lut1_I0_O)        0.043     9.415 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1_replica_2/O
                         net (fo=275, routed)         0.906    10.321    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]_repN_2_alias
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.685    11.473    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C
                         clock pessimism              1.099    12.572    
                         clock uncertainty           -0.035    12.537    
    SLICE_X194Y107       FDRE (Setup_fdre_C_R)       -0.304    12.233    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.345ns (8.218%)  route 3.853ns (91.782%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 11.473 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         2.443     9.372    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X190Y120       LUT1 (Prop_lut1_I0_O)        0.043     9.415 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1_replica_2/O
                         net (fo=275, routed)         0.906    10.321    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]_repN_2_alias
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.685    11.473    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              1.099    12.572    
                         clock uncertainty           -0.035    12.537    
    SLICE_X194Y107       FDRE (Setup_fdre_C_R)       -0.304    12.233    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.345ns (8.218%)  route 3.853ns (91.782%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 11.473 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         2.443     9.372    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X190Y120       LUT1 (Prop_lut1_I0_O)        0.043     9.415 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1_replica_2/O
                         net (fo=275, routed)         0.906    10.321    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]_repN_2_alias
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.685    11.473    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X194Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              1.099    12.572    
                         clock uncertainty           -0.035    12.537    
    SLICE_X194Y107       FDRE (Setup_fdre_C_R)       -0.304    12.233    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pkt_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.345ns (8.162%)  route 3.882ns (91.838%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 11.480 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         3.062     9.991    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X206Y107       LUT1 (Prop_lut1_I0_O)        0.043    10.034 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1/O
                         net (fo=3, routed)           0.317    10.350    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/SS[0]
    SLICE_X206Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pkt_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.692    11.480    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/xphy_refclk_clk_n
    SLICE_X206Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pkt_data_reg[10]/C
                         clock pessimism              1.099    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X206Y107       FDRE (Setup_fdre_C_R)       -0.281    12.263    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pkt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.345ns (8.162%)  route 3.882ns (91.838%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 11.480 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         3.062     9.991    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X206Y107       LUT1 (Prop_lut1_I0_O)        0.043    10.034 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1/O
                         net (fo=3, routed)           0.317    10.350    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/SS[0]
    SLICE_X206Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.692    11.480    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/xphy_refclk_clk_n
    SLICE_X206Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[0]/C
                         clock pessimism              1.099    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X206Y107       FDRE (Setup_fdre_C_R)       -0.281    12.263    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.345ns (8.162%)  route 3.882ns (91.838%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 11.480 - 6.400 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.651     6.123    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/CLK
    SLICE_X208Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y170       FDRE (Prop_fdre_C_Q)         0.259     6.382 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/data_out_reg/Q
                         net (fo=3, routed)           0.503     6.886    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/tx_resetdone_int
    SLICE_X209Y162       LUT2 (Prop_lut2_I0_O)        0.043     6.929 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=174, routed)         3.062     9.991    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/data_out_reg
    SLICE_X206Y107       LUT1 (Prop_lut1_I0_O)        0.043    10.034 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/txfifo_ip_1024x64_i_1/O
                         net (fo=3, routed)           0.317    10.350    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/SS[0]
    SLICE_X206Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.692    11.480    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/xphy_refclk_clk_n
    SLICE_X206Y107       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[10]/C
                         clock pessimism              1.099    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X206Y107       FDRE (Setup_fdre_C_R)       -0.281    12.263    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/pre_pkt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.622%)  route 0.151ns (62.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.809     2.177    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X215Y111       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y111       FDRE (Prop_fdre_C_Q)         0.091     2.268 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.151     2.419    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][7]
    RAMB36_X14Y22        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.084     2.834    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X14Y22        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.613     2.221    
    RAMB36_X14Y22        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.147     2.368    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.594%)  route 0.198ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.809     2.177    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X214Y111       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y111       FDRE (Prop_fdre_C_Q)         0.100     2.277 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.198     2.475    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][3]
    RAMB36_X14Y22        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.084     2.834    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X14Y22        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.613     2.221    
    RAMB36_X14Y22        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.404    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.373%)  route 0.200ns (66.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.809     2.177    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X214Y111       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y111       FDRE (Prop_fdre_C_Q)         0.100     2.277 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.200     2.477    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][0]
    RAMB36_X14Y22        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.084     2.834    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X14Y22        RAMB36E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.613     2.221    
    RAMB36_X14Y22        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.404    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.558%)  route 0.207ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.800     2.168    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X207Y130       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y130       FDRE (Prop_fdre_C_Q)         0.100     2.268 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.207     2.476    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X13Y52        RAMB18E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.073     2.823    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X13Y52        RAMB18E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.612     2.211    
    RAMB18_X13Y52        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.394    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.355%)  route 0.209ns (67.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.800     2.168    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X207Y130       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y130       FDRE (Prop_fdre_C_Q)         0.100     2.268 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.209     2.478    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X13Y52        RAMB18E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.073     2.823    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X13Y52        RAMB18E1                                     r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.612     2.211    
    RAMB18_X13Y52        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.394    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.753     2.121    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X201Y151       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y151       FDRE (Prop_fdre_C_Q)         0.100     2.221 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[51]/Q
                         net (fo=1, routed)           0.055     2.276    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay[51]
    SLICE_X200Y151       LUT6 (Prop_lut6_I2_O)        0.028     2.304 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.304    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[19]_i_1_n_0
    SLICE_X200Y151       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.976     2.726    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X200Y151       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[19]/C
                         clock pessimism             -0.594     2.132    
    SLICE_X200Y151       FDRE (Hold_fdre_C_D)         0.087     2.219    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.753     2.121    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X201Y152       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y152       FDRE (Prop_fdre_C_Q)         0.100     2.221 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[57]/Q
                         net (fo=1, routed)           0.055     2.276    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay[57]
    SLICE_X200Y152       LUT6 (Prop_lut6_I3_O)        0.028     2.304 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[25]_i_1/O
                         net (fo=1, routed)           0.000     2.304    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[25]_i_1_n_0
    SLICE_X200Y152       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.976     2.726    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X200Y152       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[25]/C
                         clock pessimism             -0.594     2.132    
    SLICE_X200Y152       FDRE (Hold_fdre_C_D)         0.087     2.219    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/g2x_ctrl/data_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/br_data_in_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.805     2.173    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/g2x_ctrl/xphy_refclk_clk_n
    SLICE_X207Y137       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/g2x_ctrl/data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y137       FDRE (Prop_fdre_C_Q)         0.100     2.273 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/g2x_ctrl/data_out_reg[47]/Q
                         net (fo=1, routed)           0.055     2.328    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/g2x_ctrl/data_out[47]
    SLICE_X206Y137       LUT3 (Prop_lut3_I2_O)        0.028     2.356 r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/g2x_ctrl/br_data_in[47]_i_1/O
                         net (fo=1, routed)           0.000     2.356    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g_n_41
    SLICE_X206Y137       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/br_data_in_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        1.048     2.798    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/xphy_refclk_clk_n
    SLICE_X206Y137       FDRE                                         r  network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/br_data_in_reg[47]/C
                         clock pessimism             -0.614     2.184    
    SLICE_X206Y137       FDRE (Hold_fdre_C_D)         0.087     2.271    network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/br_data_in_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_rddata_dclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.760     2.128    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/dclk
    SLICE_X221Y150       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_rddata_dclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.100     2.228 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_rddata_dclk_reg[1]/Q
                         net (fo=1, routed)           0.055     2.283    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/Q[1]
    SLICE_X220Y150       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.985     2.735    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X220Y150       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
                         clock pessimism             -0.596     2.139    
    SLICE_X220Y150       FDRE (Hold_fdre_C_D)         0.059     2.198    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.187%)  route 0.162ns (55.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.803     2.171    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X194Y149       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y149       FDRE (Prop_fdre_C_Q)         0.100     2.271 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[33]/Q
                         net (fo=1, routed)           0.162     2.433    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay[33]
    SLICE_X195Y150       LUT6 (Prop_lut6_I3_O)        0.028     2.461 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.461    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[1]_i_1_n_0
    SLICE_X195Y150       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=4477, routed)        0.975     2.725    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X195Y150       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[1]/C
                         clock pessimism             -0.410     2.315    
    SLICE_X195Y150       FDRE (Hold_fdre_C_D)         0.060     2.375    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_refclk_clk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { xphy_refclk_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         6.400       4.305      RAMB18_X13Y52        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.095         6.400       4.305      RAMB18_X13Y52        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.400       4.305      RAMB36_X14Y22        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         6.400       4.305      RAMB36_X14Y22        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         6.400       4.305      RAMB18_X14Y52        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.095         6.400       4.305      RAMB18_X14Y52        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.400       4.305      RAMB36_X13Y27        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         6.400       4.305      RAMB36_X13Y27        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         6.400       4.561      RAMB36_X14Y24        network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y148       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y148       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y147       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y148       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y148       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.223ns (51.382%)  route 0.211ns (48.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 6.588 - 3.103 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.654     3.771    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y170       FDRE (Prop_fdre_C_Q)         0.223     3.994 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.211     4.205    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X221Y171       FDCE                                         f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.515     6.588    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sync1_r_reg[4]
    SLICE_X221Y171       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.262     6.850    
                         clock uncertainty           -0.035     6.815    
    SLICE_X221Y171       FDCE (Recov_fdce_C_CLR)     -0.212     6.603    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.812%)  route 0.093ns (48.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.750     1.677    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y170       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y170       FDRE (Prop_fdre_C_Q)         0.100     1.777 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.093     1.870    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X221Y171       FDCE                                         f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.972     1.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sync1_r_reg[4]
    SLICE_X221Y171       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.302     1.688    
    SLICE_X221Y171       FDCE (Remov_fdce_C_CLR)     -0.069     1.619    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.251    





