in port declarations:
we declare array/vectors as [size] signal_name.
But in assignments or in the body of the module we declare a array/vector as signal_name[size]

It is also ver