<!doctype html><html lang=zh-cn dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><title>Verilog 转 Spice 网表</title>
<link rel=canonical href=https://ivy-end.github.io/p/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/><link rel=stylesheet href=/scss/style.min.bc9e0f8f7430763388d05d760cde82ca58ba89d69ceadc979911fdf7eeed53db.css><meta property='og:title' content="Verilog 转 Spice 网表"><meta property='og:description' content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta property='og:url' content='https://ivy-end.github.io/p/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/'><meta property='og:site_name' content='退思轩'><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='数模混合集成电路'><meta property='article:tag' content='Verilog'><meta property='article:tag' content='Spice'><meta property='article:tag' content='v2lvs'><meta property='article:published_time' content='2022-06-27T17:37:00+08:00'><meta property='article:modified_time' content='2022-06-27T17:37:00+08:00'><meta name=twitter:title content="Verilog 转 Spice 网表"><meta name=twitter:description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><link rel="shortcut icon" href=/favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label=切换菜单>
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/avatar_hu190e528798e90195d3cefef01f0a2d44_410_300x0_resize_box_3.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🎓</span></figure><div class=site-meta><h1 class=site-name><a href=/>退思轩</a></h1><h2 class=site-description>Carpe diem!</h2></div></header><ol class=menu-social><li><a href=https://github.com/Ivy-End target=_blank title=GitHub rel=me><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/archives/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/links/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>暗色模式</span></li></ol></li></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><header class=article-category><a href=/categories/%E8%AE%BA%E8%8A%AF%E6%9C%AD%E8%AE%B0/>论芯札记</a></header><div class=article-title-wrapper><h2 class=article-title><a href=/p/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/>Verilog 转 Spice 网表</a></h2></div><footer class=article-time><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Jun 27, 2022</time></div><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>阅读时长: 2 分钟</time></div></footer></div></header><section class=article-content><p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>v21vs</span> <span class=o>-</span><span class=mi>64</span> <span class=o>-</span>sn <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> ..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span><span class=mi>0</span>UTPUT<span class=o>/</span>TOP_TSCam.pg.v<span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> .<span class=o>/</span>Pixel.pg.v <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>PDK<span class=o>/</span>SMIC<span class=o>/</span>SMIC55LL<span class=o>/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span class=o>/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span class=o>/</span>Calibre<span class=o>/</span>LVS<span class=o>/</span>empty_subckt.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD_CELL<span class=o>/</span>SMIC-55<span class=o>/</span>SCC55NLL_HD_LVT_V2.0b<span class=o>/</span>SCC55NLL_HD_LVT_V2p0b<span class=o>/</span>cdl<span class=o>/</span>SCC55NLL_HD_LVT_V2p0.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD CELL<span class=o>/</span>SMIC-55<span class=o>/</span>I0<span class=o>/</span>SP55NLLD2RP OV3 VOp7<span class=o>/</span><span class=mi>1</span>vs<span class=o>/</span>SP55NLLD2RP_OV3_VOp7.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s.</span><span class=o>/</span>SPAD.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-o</span> TOP_TSCam.cdl
</span></span></code></pre></td></tr></table></div></div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span><span class=lnt>49
</span><span class=lnt>50
</span><span class=lnt>51
</span><span class=lnt>52
</span><span class=lnt>53
</span><span class=lnt>54
</span><span class=lnt>55
</span><span class=lnt>56
</span><span class=lnt>57
</span><span class=lnt>58
</span><span class=lnt>59
</span><span class=lnt>60
</span><span class=lnt>61
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-shell data-lang=shell><span class=line><span class=cl>-a &lt;c1&gt;<span class=o>[</span>&lt;c2&gt;<span class=o>]</span>    : Change array delimiters from the default <span class=s2>&#34;[]&#34;</span>. 
</span></span><span class=line><span class=cl>                 :     c1 replaces left side <span class=s1>&#39;[&#39;</span>. 
</span></span><span class=line><span class=cl>                 :     c2 optionally replaces right side <span class=s1>&#39;]&#39;</span>. 
</span></span><span class=line><span class=cl>-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span class=line><span class=cl>                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span class=k>do</span> not already have a 
</span></span><span class=line><span class=cl>                     connection specified. 
</span></span><span class=line><span class=cl>                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span class=line><span class=cl>                     -addpin is not compatitble with -i. 
</span></span><span class=line><span class=cl>-b               : Preserve backslash character in escaped identifiers. 
</span></span><span class=line><span class=cl>-cb              : Prefer CALDRCLVSEVE<span class=o>(</span>Calibre CB<span class=o>)</span> license during license search.      
</span></span><span class=line><span class=cl>-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span class=line><span class=cl>-cfg &lt;filename&gt;  : Config file <span class=k>for</span> passing IP blocks related information. This will    
</span></span><span class=line><span class=cl>                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span class=line><span class=cl>                     subckt from the Verilog.                                          
</span></span><span class=line><span class=cl>-e               : Generate empty .SUBCKT statements <span class=o>(</span>no instances are translated<span class=o>)</span>     
</span></span><span class=line><span class=cl>                     -e is useful <span class=k>for</span> generating <span class=s2>&#34;black box&#34;</span> subcircuits from library files 
</span></span><span class=line><span class=cl>-h<span class=o>[</span>elp<span class=o>]</span>          : Help.  Prints this message.                                         
</span></span><span class=line><span class=cl>-i               : Make calls using pins in order <span class=o>(</span>traditional spice<span class=o>)</span> not with <span class=nv>$PINS</span>.  
</span></span><span class=line><span class=cl>                     For non-Calibre use only, avoid using -i option <span class=k>for</span> LVS.            
</span></span><span class=line><span class=cl>-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span class=line><span class=cl>-incvdir         : Add INCLUDE path <span class=k>for</span> files <span class=sb>`</span>include<span class=err>&#39;</span>ed from verilog files.          
</span></span><span class=line><span class=cl>-l &lt;filename&gt;    : Defines the Verilog library file name <span class=o>(</span>the library is not translated<span class=o>)</span>.  
</span></span><span class=line><span class=cl>                     The library file is parsed <span class=k>for</span> interface pin configurations<span class=o>(</span>see -s<span class=o>)</span>.  
</span></span><span class=line><span class=cl>-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span class=k>for</span>     
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span class=line><span class=cl>-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span class=k>for</span>   
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span class=line><span class=cl>-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span class=line><span class=cl>-o &lt;filename&gt;    : Defines the file <span class=k>for</span> the resulting Spice-like netlist to be used in   
</span></span><span class=line><span class=cl>                     the LVS <span class=o>(</span>layout versus schematic<span class=o>)</span> application. This result will   
</span></span><span class=line><span class=cl>                     include a translation of the Verilog netlist.                     
</span></span><span class=line><span class=cl>-s &lt;filename&gt;    : Causes the string .INCLUDE <span class=s2>&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span class=line><span class=cl>                     the generated spice file <span class=o>(</span>-o<span class=o>)</span>.                                    
</span></span><span class=line><span class=cl>                     -s does not cause v2lvs to <span class=nb>read</span> the SPICE file <span class=o>(</span>see -lsr and -lsp<span class=o>)</span>.   
</span></span><span class=line><span class=cl>-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span class=line><span class=cl>-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span class=line><span class=cl>-sk              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span class=line><span class=cl>-sl              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span class=line><span class=cl>-sn              : Default power and ground nets are not connected to globals.         
</span></span><span class=line><span class=cl>-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span class=line><span class=cl>-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC <span class=nb>source</span> template file to be written to an svdb database. 
</span></span><span class=line><span class=cl>-p &lt;string&gt;      : Defines a prefix to be used <span class=k>for</span> primitive gate instantiations.      
</span></span><span class=line><span class=cl>-u &lt;string&gt;      : Defines a prefix <span class=k>for</span> the naming of unnamed pins in module instantiations. 
</span></span><span class=line><span class=cl>-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span class=line><span class=cl>-werror          : Treat Warnings as Errors <span class=o>(</span>-w &lt;n&gt; applies<span class=o>)</span>.                          
</span></span><span class=line><span class=cl>-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span class=m>2</span> is the default.             
</span></span><span class=line><span class=cl>                         <span class=m>0</span> - no warnings.                                              
</span></span><span class=line><span class=cl>                         <span class=m>1</span> - level <span class=m>0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span class=line><span class=cl>                         <span class=m>2</span> - level <span class=m>1</span> warnings + calls to undeclared modules.           
</span></span><span class=line><span class=cl>                         <span class=m>3</span> - level <span class=m>2</span> warnings + called port array width mismatches.    
</span></span><span class=line><span class=cl>                                             + unsupported compiler directives.        
</span></span><span class=line><span class=cl>                         <span class=m>4</span> - level <span class=m>3</span> warnings + all ignored constructs.                
</span></span><span class=line><span class=cl>                           <span class=o>(</span>i.e. delays, charges etc<span class=o>)</span> 
</span></span><span class=line><span class=cl>-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span class=line><span class=cl>-undef_mod       : This switch tells v2lvs not to <span class=k>do</span> special handling <span class=k>for</span> undefined modules. 
</span></span><span class=line><span class=cl>-version         : Show v2lvs version.                                                 
</span></span><span class=line><span class=cl>-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an <span class=nv>$argv</span> list, access by <span class=s2>&#34;[lindex </span><span class=nv>$argv</span><span class=s2> </span><span class=nv>$n</span><span class=s2>]&#34;</span>. 
</span></span><span class=line><span class=cl>                     Only one <span class=s2>&#34;--&#34;</span> switch is allowed. 
</span></span><span class=line><span class=cl>                     Take care to properly escape special shell characters.
</span></span></code></pre></td></tr></table></div></div></section><footer class=article-footer><section class=article-tags><a href=/tags/%E6%95%B0%E6%A8%A1%E6%B7%B7%E5%90%88%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/>数模混合集成电路</a>
<a href=/tags/verilog/>Verilog</a>
<a href=/tags/spice/>Spice</a>
<a href=/tags/v2lvs/>V2lvs</a></section><section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css integrity=sha384-n8MVd4RsNIU0tAv4ct0nTaAbDJwPJzDEaqSD1odI+WdtXRGWt2kTvGFasHpSy3SV crossorigin=anonymous><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js integrity=sha384-XjKyOOlGwcjNTAIQHIpgOno0Hl1YQqzUOEleOLALmuqehneUG+vnGctmUb0ZY0l8 crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js integrity=sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05 crossorigin=anonymous defer></script><script>window.addEventListener("DOMContentLoaded",()=>{renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}],ignoredClasses:["gist"]})})</script></article><aside class=related-content--wrapper><h2 class=section-title>相关文章</h2><div class=related-content><div class="flex article-list--tile"><article><a href=/p/%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E7%89%88%E5%9B%BE%E8%AE%BE%E8%AE%A1%E5%AE%9E%E9%AA%8C%E4%BB%A5%E8%BF%90%E7%AE%97%E6%94%BE%E5%A4%A7%E5%99%A8%E5%92%8C%E5%B8%A6%E9%9A%99%E5%9F%BA%E5%87%86%E6%BA%90%E4%B8%BA%E4%BE%8B/><div class=article-details><h2 class=article-title>集成电路版图设计实验（以运算放大器和带隙基准源为例）</h2></div></a></article><article><a href=/p/linux-%E9%85%8D%E7%BD%AE-github-%E8%B4%A6%E5%8F%B7/><div class=article-details><h2 class=article-title>Linux 配置 GitHub 账号</h2></div></a></article><article><a href=/p/%E7%BB%93%E5%90%88-tar-%E5%92%8C-openssl-%E5%8A%A0%E5%AF%86%E6%96%87%E4%BB%B6%E5%8F%8A%E7%9B%AE%E5%BD%95/><div class=article-details><h2 class=article-title>结合 TAR 和 OpenSSL 加密文件及目录</h2></div></a></article><article><a href=/p/vmware-%E7%8E%AF%E5%A2%83%E4%B8%8B-centos-7.9-%E5%AE%89%E8%A3%85-cadence-ic617/><div class=article-details><h2 class=article-title>VMware 环境下 CentOS 7.9 安装 Cadence IC617</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//kwang-2.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{typeof DISQUS=="object"&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><section class=copyright>&copy;
2012 -
2024 退思轩</section><section class=powerby>使用 <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a> 构建<br>主题 <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.26.0>Stack</a></b> 由 <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a> 设计</section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>