T_1\r\nF_1 ( void * V_1 , const struct V_2 * V_3 ,\r\nT_1 V_4 , T_1 V_5 )\r\n{\r\nT_1 V_6 = V_3 -> V_6 ;\r\nif ( ( V_3 -> V_7 & V_8 ) && ( V_6 & 0x300 ) )\r\nV_6 = ( V_6 + 0x3ff ) & ~ 0x3ff ;\r\nreturn V_6 ;\r\n}\r\nstatic void T_2 F_2 ( struct V_9 * V_10 )\r\n{\r\nstruct V_9 * V_11 ;\r\nstruct V_12 * V_13 ;\r\nstruct V_14 * V_15 ;\r\nint V_16 ;\r\nstruct V_2 * V_17 ;\r\nfor ( V_11 = V_10 -> V_18 ; V_11 != V_10 ; V_11 = V_11 -> V_18 ) {\r\nV_13 = F_3 ( V_11 , struct V_12 , V_19 ) ;\r\nif ( ( V_15 = V_13 -> V_20 ) ) {\r\nfor ( V_16 = V_21 ; V_16 < V_22 ; V_16 ++ ) {\r\nV_17 = & V_15 -> V_2 [ V_16 ] ;\r\nif ( ! V_17 -> V_6 )\r\ncontinue;\r\nF_4 ( V_15 , V_16 ) ;\r\n}\r\n}\r\nF_2 ( & V_13 -> V_23 ) ;\r\n}\r\n}\r\nstatic void T_2 F_5 ( int V_24 )\r\n{\r\nstruct V_14 * V_15 = NULL ;\r\nint V_16 , V_25 ;\r\nT_3 V_26 ;\r\nstruct V_2 * V_17 ;\r\nF_6 (dev) {\r\nF_7 ( V_15 , V_27 , & V_26 ) ;\r\nfor( V_16 = 0 ; V_16 < 6 ; V_16 ++ ) {\r\nV_17 = & V_15 -> V_2 [ V_16 ] ;\r\nif ( V_17 -> V_28 )\r\ncontinue;\r\nif ( ! V_17 -> V_6 )\r\ncontinue;\r\nif ( V_17 -> V_7 & V_8 )\r\nV_25 = ! ( V_26 & V_29 ) ;\r\nelse\r\nV_25 = ! ( V_26 & V_30 ) ;\r\nif ( V_24 == V_25 ) {\r\nF_8 ( L_1 ,\r\nV_17 -> V_6 , V_17 -> V_31 , V_17 -> V_7 , V_25 , V_24 ) ;\r\nif ( F_9 ( V_15 , V_16 ) < 0 ) {\r\nV_17 -> V_31 -= V_17 -> V_6 ;\r\nV_17 -> V_6 = 0 ;\r\n}\r\n}\r\n}\r\nif ( ! V_24 ) {\r\nV_17 = & V_15 -> V_2 [ V_32 ] ;\r\nif ( V_17 -> V_7 & V_33 ) {\r\nT_4 V_34 ;\r\nF_8 ( L_2 , F_10 ( V_15 ) ) ;\r\nV_17 -> V_7 &= ~ V_33 ;\r\nF_11 ( V_15 , V_15 -> V_35 , & V_34 ) ;\r\nF_12 ( V_15 , V_15 -> V_35 , V_34 & ~ V_36 ) ;\r\n}\r\n}\r\n}\r\n}\r\nstatic void T_2 F_13 ( void )\r\n{\r\nstruct V_14 * V_15 = NULL ;\r\nint V_16 ;\r\nstruct V_2 * V_17 ;\r\nF_6 (dev) {\r\nint V_37 = V_15 -> V_37 >> 8 ;\r\nif ( ! V_37 || V_37 == V_38 )\r\ncontinue;\r\nfor( V_16 = 0 ; V_16 < 6 ; V_16 ++ ) {\r\nV_17 = & V_15 -> V_2 [ V_16 ] ;\r\nif ( ( V_37 == V_39 && V_16 < 4 ) ||\r\n( V_37 == V_40 && ( V_17 -> V_7 & V_8 ) ) )\r\ncontinue;\r\nif ( ! V_17 -> V_6 && V_17 -> V_31 )\r\nF_14 ( V_15 , V_16 ) ;\r\n}\r\n}\r\n}\r\nvoid T_2 F_15 ( void )\r\n{\r\nF_8 ( L_3 ) ;\r\nF_2 ( & V_41 ) ;\r\nF_5 ( 0 ) ;\r\nF_5 ( 1 ) ;\r\nF_13 () ;\r\n}
