<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-2</Part>
<TopModelName>xFSobel3x3_0_2_720_1280_0_3_1_1_5_1281_3_9_false_s</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.212</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>931778</Best-caseLatency>
<Average-caseLatency>931778</Average-caseLatency>
<Worst-caseLatency>931778</Worst-caseLatency>
<Best-caseRealTimeLatency>9.318 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.318 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.318 ms</Worst-caseRealTimeLatency>
<Interval-min>931778</Interval-min>
<Interval-max>931778</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_448_1>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_448_1>
<read_lines>
<TripCount>3</TripCount>
<Latency>3849</Latency>
<AbsoluteTimeLatency>38490</AbsoluteTimeLatency>
<IterationLatency>1283</IterationLatency>
<VITIS_LOOP_460_2>
<TripCount>1280</TripCount>
<Latency>1280</Latency>
<AbsoluteTimeLatency>12800</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_460_2>
</read_lines>
<VITIS_LOOP_471_3>
<TripCount>1280</TripCount>
<Latency>1280</Latency>
<AbsoluteTimeLatency>12800</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_471_3>
<Row_Loop>
<TripCount>720</TripCount>
<Latency>926640</Latency>
<AbsoluteTimeLatency>9266400</AbsoluteTimeLatency>
<IterationLatency>1287</IterationLatency>
<Col_Loop>
<TripCount>1281</TripCount>
<Latency>1284</Latency>
<AbsoluteTimeLatency>12840</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Col_Loop>
</Row_Loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3</BRAM_18K>
<FF>522</FF>
<LUT>950</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>xFSobel3x3&lt;0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>xFSobel3x3&lt;0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>xFSobel3x3&lt;0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>xFSobel3x3&lt;0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>xFSobel3x3&lt;0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>xFSobel3x3&lt;0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>gaussian_mat_4209_dout</name>
<Object>gaussian_mat_4209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>gaussian_mat_4209_empty_n</name>
<Object>gaussian_mat_4209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>gaussian_mat_4209_read</name>
<Object>gaussian_mat_4209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>gradx_mat_4210_din</name>
<Object>gradx_mat_4210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>gradx_mat_4210_full_n</name>
<Object>gradx_mat_4210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>gradx_mat_4210_write</name>
<Object>gradx_mat_4210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grady_mat_4213_din</name>
<Object>grady_mat_4213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grady_mat_4213_full_n</name>
<Object>grady_mat_4213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grady_mat_4213_write</name>
<Object>grady_mat_4213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
