--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X21Y28.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 38.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X21Y28.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 38.612ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X21Y28.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47239 paths analyzed, 398 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.446ns.
--------------------------------------------------------------------------------

Paths for end point collision (SLICE_X19Y28.CE), 3220 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0 (FF)
  Destination:          collision (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.719ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.037 - 0.041)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0 to collision
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.YQ      Tcko                  0.511   vga/CurrentY<1>
                                                       vga/CurrentY_0
    SLICE_X25Y0.F3       net (fanout=51)       3.043   vga/CurrentY<0>
    SLICE_X25Y0.COUT     Topcyf                1.011   Mcompar_color_cmp_le0003_cy<1>
                                                       Mcompar_color_cmp_le0003_lut<0>
                                                       Mcompar_color_cmp_le0003_cy<0>
                                                       Mcompar_color_cmp_le0003_cy<1>
    SLICE_X25Y1.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<1>
    SLICE_X25Y1.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<3>
                                                       Mcompar_color_cmp_le0003_cy<2>
                                                       Mcompar_color_cmp_le0003_cy<3>
    SLICE_X25Y2.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<3>
    SLICE_X25Y2.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<5>
                                                       Mcompar_color_cmp_le0003_cy<4>
                                                       Mcompar_color_cmp_le0003_cy<5>
    SLICE_X25Y3.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<5>
    SLICE_X25Y3.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<7>
                                                       Mcompar_color_cmp_le0003_cy<6>
                                                       Mcompar_color_cmp_le0003_cy<7>
    SLICE_X25Y4.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<7>
    SLICE_X25Y4.COUT     Tbyp                  0.103   color_cmp_le0003
                                                       Mcompar_color_cmp_le0003_cy<8>
                                                       Mcompar_color_cmp_le0003_cy<9>
    SLICE_X20Y11.F2      net (fanout=1)        1.021   color_cmp_le0003
    SLICE_X20Y11.X       Tilo                  0.660   map/StartCastle/mColor<1>
                                                       color_and0000178
    SLICE_X8Y2.F2        net (fanout=1)        1.344   color_and0000178
    SLICE_X8Y2.X         Tilo                  0.660   color_and0000196
                                                       color_and0000196
    SLICE_X11Y3.F2       net (fanout=1)        0.618   color_and0000196
    SLICE_X11Y3.X        Tilo                  0.612   color_and0000216
                                                       color_and0000216
    SLICE_X15Y10.F1      net (fanout=1)        1.181   color_and0000216
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X24Y29.G4      net (fanout=7)        1.420   color_and0000
    SLICE_X24Y29.Y       Tilo                  0.660   collision_not0001
                                                       collision_not000131
    SLICE_X24Y29.F3      net (fanout=3)        0.050   N85
    SLICE_X24Y29.X       Tilo                  0.660   collision_not0001
                                                       collision_not00011
    SLICE_X19Y28.CE      net (fanout=1)        0.761   collision_not0001
    SLICE_X19Y28.CLK     Tceck                 0.483   collision
                                                       collision
    -------------------------------------------------  ---------------------------
    Total                                     15.719ns (6.281ns logic, 9.438ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentX_4 (FF)
  Destination:          collision (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.514ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentX_4 to collision
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.514   vga/CurrentX<4>
                                                       vga/CurrentX_4
    SLICE_X1Y10.F1       net (fanout=54)       3.065   vga/CurrentX<4>
    SLICE_X1Y10.COUT     Topcyf                1.011   Mcompar_color_cmp_lt0004_cy<5>
                                                       Mcompar_color_cmp_lt0004_lut<4>
                                                       Mcompar_color_cmp_lt0004_cy<4>
                                                       Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<7>
                                                       Mcompar_color_cmp_lt0004_cy<6>
                                                       Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<9>
                                                       Mcompar_color_cmp_lt0004_cy<8>
                                                       Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.XB       Tcinxb                0.352   Mcompar_color_cmp_lt0004_cy<10>
                                                       Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.G1       net (fanout=6)        2.964   Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.Y        Tilo                  0.612   add0004_addsub0000<3>
                                                       color_and00001130
    SLICE_X21Y9.F2       net (fanout=2)        0.426   color_and00001130
    SLICE_X21Y9.X        Tif5x                 0.890   N16
                                                       color_and00001133_G
                                                       color_and00001133
    SLICE_X21Y10.G2      net (fanout=2)        0.336   N16
    SLICE_X21Y10.Y       Tilo                  0.612   collision_and0000
                                                       collision_and0000206_SW0
    SLICE_X21Y10.F3      net (fanout=1)        0.020   collision_and0000206_SW0/O
    SLICE_X21Y10.X       Tilo                  0.612   collision_and0000
                                                       collision_and0000233
    SLICE_X24Y29.G1      net (fanout=7)        1.280   collision_and0000
    SLICE_X24Y29.Y       Tilo                  0.660   collision_not0001
                                                       collision_not000131
    SLICE_X24Y29.F3      net (fanout=3)        0.050   N85
    SLICE_X24Y29.X       Tilo                  0.660   collision_not0001
                                                       collision_not00011
    SLICE_X19Y28.CE      net (fanout=1)        0.761   collision_not0001
    SLICE_X19Y28.CLK     Tceck                 0.483   collision
                                                       collision
    -------------------------------------------------  ---------------------------
    Total                                     15.514ns (6.612ns logic, 8.902ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentX_4 (FF)
  Destination:          collision (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.497ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentX_4 to collision
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.514   vga/CurrentX<4>
                                                       vga/CurrentX_4
    SLICE_X1Y10.F1       net (fanout=54)       3.065   vga/CurrentX<4>
    SLICE_X1Y10.COUT     Topcyf                1.011   Mcompar_color_cmp_lt0004_cy<5>
                                                       Mcompar_color_cmp_lt0004_lut<4>
                                                       Mcompar_color_cmp_lt0004_cy<4>
                                                       Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<7>
                                                       Mcompar_color_cmp_lt0004_cy<6>
                                                       Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<9>
                                                       Mcompar_color_cmp_lt0004_cy<8>
                                                       Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.XB       Tcinxb                0.352   Mcompar_color_cmp_lt0004_cy<10>
                                                       Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.G1       net (fanout=6)        2.964   Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.Y        Tilo                  0.612   add0004_addsub0000<3>
                                                       color_and00001130
    SLICE_X21Y9.F2       net (fanout=2)        0.426   color_and00001130
    SLICE_X21Y9.X        Tif5x                 0.890   N16
                                                       color_and00001133_G
                                                       color_and00001133
    SLICE_X15Y10.F4      net (fanout=2)        0.811   N16
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X24Y29.G4      net (fanout=7)        1.420   color_and0000
    SLICE_X24Y29.Y       Tilo                  0.660   collision_not0001
                                                       collision_not000131
    SLICE_X24Y29.F3      net (fanout=3)        0.050   N85
    SLICE_X24Y29.X       Tilo                  0.660   collision_not0001
                                                       collision_not00011
    SLICE_X19Y28.CE      net (fanout=1)        0.761   collision_not0001
    SLICE_X19Y28.CLK     Tceck                 0.483   collision
                                                       collision
    -------------------------------------------------  ---------------------------
    Total                                     15.497ns (6.000ns logic, 9.497ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point color_2 (SLICE_X29Y35.SR), 1310 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.245ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.027 - 0.041)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.YQ      Tcko                  0.511   vga/CurrentY<1>
                                                       vga/CurrentY_0
    SLICE_X25Y0.F3       net (fanout=51)       3.043   vga/CurrentY<0>
    SLICE_X25Y0.COUT     Topcyf                1.011   Mcompar_color_cmp_le0003_cy<1>
                                                       Mcompar_color_cmp_le0003_lut<0>
                                                       Mcompar_color_cmp_le0003_cy<0>
                                                       Mcompar_color_cmp_le0003_cy<1>
    SLICE_X25Y1.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<1>
    SLICE_X25Y1.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<3>
                                                       Mcompar_color_cmp_le0003_cy<2>
                                                       Mcompar_color_cmp_le0003_cy<3>
    SLICE_X25Y2.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<3>
    SLICE_X25Y2.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<5>
                                                       Mcompar_color_cmp_le0003_cy<4>
                                                       Mcompar_color_cmp_le0003_cy<5>
    SLICE_X25Y3.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<5>
    SLICE_X25Y3.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<7>
                                                       Mcompar_color_cmp_le0003_cy<6>
                                                       Mcompar_color_cmp_le0003_cy<7>
    SLICE_X25Y4.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<7>
    SLICE_X25Y4.COUT     Tbyp                  0.103   color_cmp_le0003
                                                       Mcompar_color_cmp_le0003_cy<8>
                                                       Mcompar_color_cmp_le0003_cy<9>
    SLICE_X20Y11.F2      net (fanout=1)        1.021   color_cmp_le0003
    SLICE_X20Y11.X       Tilo                  0.660   map/StartCastle/mColor<1>
                                                       color_and0000178
    SLICE_X8Y2.F2        net (fanout=1)        1.344   color_and0000178
    SLICE_X8Y2.X         Tilo                  0.660   color_and0000196
                                                       color_and0000196
    SLICE_X11Y3.F2       net (fanout=1)        0.618   color_and0000196
    SLICE_X11Y3.X        Tilo                  0.612   color_and0000216
                                                       color_and0000216
    SLICE_X15Y10.F1      net (fanout=1)        1.181   color_and0000216
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X29Y35.SR      net (fanout=7)        2.766   color_and0000
    SLICE_X29Y35.CLK     Tsrck                 0.794   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     15.245ns (5.272ns logic, 9.973ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentX_4 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.023ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.017 - 0.023)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentX_4 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.514   vga/CurrentX<4>
                                                       vga/CurrentX_4
    SLICE_X1Y10.F1       net (fanout=54)       3.065   vga/CurrentX<4>
    SLICE_X1Y10.COUT     Topcyf                1.011   Mcompar_color_cmp_lt0004_cy<5>
                                                       Mcompar_color_cmp_lt0004_lut<4>
                                                       Mcompar_color_cmp_lt0004_cy<4>
                                                       Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<7>
                                                       Mcompar_color_cmp_lt0004_cy<6>
                                                       Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<9>
                                                       Mcompar_color_cmp_lt0004_cy<8>
                                                       Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.XB       Tcinxb                0.352   Mcompar_color_cmp_lt0004_cy<10>
                                                       Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.G1       net (fanout=6)        2.964   Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.Y        Tilo                  0.612   add0004_addsub0000<3>
                                                       color_and00001130
    SLICE_X21Y9.F2       net (fanout=2)        0.426   color_and00001130
    SLICE_X21Y9.X        Tif5x                 0.890   N16
                                                       color_and00001133_G
                                                       color_and00001133
    SLICE_X15Y10.F4      net (fanout=2)        0.811   N16
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X29Y35.SR      net (fanout=7)        2.766   color_and0000
    SLICE_X29Y35.CLK     Tsrck                 0.794   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     15.023ns (4.991ns logic, 10.032ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentX_4 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.002ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.017 - 0.023)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentX_4 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.514   vga/CurrentX<4>
                                                       vga/CurrentX_4
    SLICE_X1Y10.F1       net (fanout=54)       3.065   vga/CurrentX<4>
    SLICE_X1Y10.COUT     Topcyf                1.011   Mcompar_color_cmp_lt0004_cy<5>
                                                       Mcompar_color_cmp_lt0004_lut<4>
                                                       Mcompar_color_cmp_lt0004_cy<4>
                                                       Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<7>
                                                       Mcompar_color_cmp_lt0004_cy<6>
                                                       Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<9>
                                                       Mcompar_color_cmp_lt0004_cy<8>
                                                       Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.XB       Tcinxb                0.352   Mcompar_color_cmp_lt0004_cy<10>
                                                       Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.G1       net (fanout=6)        2.964   Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.Y        Tilo                  0.612   add0004_addsub0000<3>
                                                       color_and00001130
    SLICE_X21Y9.G2       net (fanout=2)        0.405   color_and00001130
    SLICE_X21Y9.X        Tif5x                 0.890   N16
                                                       color_and00001133_F
                                                       color_and00001133
    SLICE_X15Y10.F4      net (fanout=2)        0.811   N16
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X29Y35.SR      net (fanout=7)        2.766   color_and0000
    SLICE_X29Y35.CLK     Tsrck                 0.794   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     15.002ns (4.991ns logic, 10.011ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point color_4 (SLICE_X24Y33.SR), 1310 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0 (FF)
  Destination:          color_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.993ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.029 - 0.041)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0 to color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.YQ      Tcko                  0.511   vga/CurrentY<1>
                                                       vga/CurrentY_0
    SLICE_X25Y0.F3       net (fanout=51)       3.043   vga/CurrentY<0>
    SLICE_X25Y0.COUT     Topcyf                1.011   Mcompar_color_cmp_le0003_cy<1>
                                                       Mcompar_color_cmp_le0003_lut<0>
                                                       Mcompar_color_cmp_le0003_cy<0>
                                                       Mcompar_color_cmp_le0003_cy<1>
    SLICE_X25Y1.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<1>
    SLICE_X25Y1.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<3>
                                                       Mcompar_color_cmp_le0003_cy<2>
                                                       Mcompar_color_cmp_le0003_cy<3>
    SLICE_X25Y2.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<3>
    SLICE_X25Y2.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<5>
                                                       Mcompar_color_cmp_le0003_cy<4>
                                                       Mcompar_color_cmp_le0003_cy<5>
    SLICE_X25Y3.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<5>
    SLICE_X25Y3.COUT     Tbyp                  0.103   Mcompar_color_cmp_le0003_cy<7>
                                                       Mcompar_color_cmp_le0003_cy<6>
                                                       Mcompar_color_cmp_le0003_cy<7>
    SLICE_X25Y4.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_le0003_cy<7>
    SLICE_X25Y4.COUT     Tbyp                  0.103   color_cmp_le0003
                                                       Mcompar_color_cmp_le0003_cy<8>
                                                       Mcompar_color_cmp_le0003_cy<9>
    SLICE_X20Y11.F2      net (fanout=1)        1.021   color_cmp_le0003
    SLICE_X20Y11.X       Tilo                  0.660   map/StartCastle/mColor<1>
                                                       color_and0000178
    SLICE_X8Y2.F2        net (fanout=1)        1.344   color_and0000178
    SLICE_X8Y2.X         Tilo                  0.660   color_and0000196
                                                       color_and0000196
    SLICE_X11Y3.F2       net (fanout=1)        0.618   color_and0000196
    SLICE_X11Y3.X        Tilo                  0.612   color_and0000216
                                                       color_and0000216
    SLICE_X15Y10.F1      net (fanout=1)        1.181   color_and0000216
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X24Y33.SR      net (fanout=7)        2.514   color_and0000
    SLICE_X24Y33.CLK     Tsrck                 0.794   color<4>
                                                       color_4
    -------------------------------------------------  ---------------------------
    Total                                     14.993ns (5.272ns logic, 9.721ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentX_4 (FF)
  Destination:          color_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentX_4 to color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.514   vga/CurrentX<4>
                                                       vga/CurrentX_4
    SLICE_X1Y10.F1       net (fanout=54)       3.065   vga/CurrentX<4>
    SLICE_X1Y10.COUT     Topcyf                1.011   Mcompar_color_cmp_lt0004_cy<5>
                                                       Mcompar_color_cmp_lt0004_lut<4>
                                                       Mcompar_color_cmp_lt0004_cy<4>
                                                       Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<7>
                                                       Mcompar_color_cmp_lt0004_cy<6>
                                                       Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<9>
                                                       Mcompar_color_cmp_lt0004_cy<8>
                                                       Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.XB       Tcinxb                0.352   Mcompar_color_cmp_lt0004_cy<10>
                                                       Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.G1       net (fanout=6)        2.964   Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.Y        Tilo                  0.612   add0004_addsub0000<3>
                                                       color_and00001130
    SLICE_X21Y9.F2       net (fanout=2)        0.426   color_and00001130
    SLICE_X21Y9.X        Tif5x                 0.890   N16
                                                       color_and00001133_G
                                                       color_and00001133
    SLICE_X15Y10.F4      net (fanout=2)        0.811   N16
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X24Y33.SR      net (fanout=7)        2.514   color_and0000
    SLICE_X24Y33.CLK     Tsrck                 0.794   color<4>
                                                       color_4
    -------------------------------------------------  ---------------------------
    Total                                     14.771ns (4.991ns logic, 9.780ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentX_4 (FF)
  Destination:          color_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.750ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentX_4 to color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.514   vga/CurrentX<4>
                                                       vga/CurrentX_4
    SLICE_X1Y10.F1       net (fanout=54)       3.065   vga/CurrentX<4>
    SLICE_X1Y10.COUT     Topcyf                1.011   Mcompar_color_cmp_lt0004_cy<5>
                                                       Mcompar_color_cmp_lt0004_lut<4>
                                                       Mcompar_color_cmp_lt0004_cy<4>
                                                       Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<5>
    SLICE_X1Y11.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<7>
                                                       Mcompar_color_cmp_lt0004_cy<6>
                                                       Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<7>
    SLICE_X1Y12.COUT     Tbyp                  0.103   Mcompar_color_cmp_lt0004_cy<9>
                                                       Mcompar_color_cmp_lt0004_cy<8>
                                                       Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_lt0004_cy<9>
    SLICE_X1Y13.XB       Tcinxb                0.352   Mcompar_color_cmp_lt0004_cy<10>
                                                       Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.G1       net (fanout=6)        2.964   Mcompar_color_cmp_lt0004_cy<10>
    SLICE_X23Y8.Y        Tilo                  0.612   add0004_addsub0000<3>
                                                       color_and00001130
    SLICE_X21Y9.G2       net (fanout=2)        0.405   color_and00001130
    SLICE_X21Y9.X        Tif5x                 0.890   N16
                                                       color_and00001133_F
                                                       color_and00001133
    SLICE_X15Y10.F4      net (fanout=2)        0.811   N16
    SLICE_X15Y10.X       Tilo                  0.612   color_and0000
                                                       color_and0000242
    SLICE_X24Y33.SR      net (fanout=7)        2.514   color_and0000
    SLICE_X24Y33.CLK     Tsrck                 0.794   color<4>
                                                       color_4
    -------------------------------------------------  ---------------------------
    Total                                     14.750ns (4.991ns logic, 9.759ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/CurrentX_3 (SLICE_X17Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/CurHPos_3 (FF)
  Destination:          vga/CurrentX_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.024 - 0.023)
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/CurHPos_3 to vga/CurrentX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.YQ      Tcko                  0.409   vga/CurHPos<2>
                                                       vga/CurHPos_3
    SLICE_X17Y19.BX      net (fanout=3)        0.367   vga/CurHPos<3>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.080   vga/CurrentX<3>
                                                       vga/CurrentX_3
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.489ns logic, 0.367ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point vga/clk_div/clk_out (SLICE_X21Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/clk_div/clk_out (FF)
  Destination:          vga/clk_div/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_BUFGP rising at 40.000ns
  Destination Clock:    clk_50MHz_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/clk_div/clk_out to vga/clk_div/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.YQ      Tcko                  0.409   vga/clk_div/clk_out1
                                                       vga/clk_div/clk_out
    SLICE_X21Y28.BY      net (fanout=2)        0.366   vga/clk_div/clk_out1
    SLICE_X21Y28.CLK     Tckdi       (-Th)    -0.117   vga/clk_div/clk_out1
                                                       vga/clk_div/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.526ns logic, 0.366ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point turn (SLICE_X23Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               turn (FF)
  Destination:          turn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: turn to turn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.YQ      Tcko                  0.409   turn1
                                                       turn
    SLICE_X23Y30.BY      net (fanout=2)        0.366   turn1
    SLICE_X23Y30.CLK     Tckdi       (-Th)    -0.117   turn1
                                                       turn
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.526ns logic, 0.366ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: map/ECenterMaze/mColor<7>/CLK
  Logical resource: map/ECenterMaze/mColor_7/CK
  Location pin: SLICE_X26Y4.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: map/ECenterMaze/mColor<7>/CLK
  Logical resource: map/ECenterMaze/mColor_7/CK
  Location pin: SLICE_X26Y4.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: map/ECenterMaze/mColor<1>/CLK
  Logical resource: map/ECenterMaze/mColor_1/CK
  Location pin: SLICE_X26Y7.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    1.283|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47239 paths, 0 nets, and 2876 connections

Design statistics:
   Minimum period:  31.446ns{1}   (Maximum frequency:  31.801MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 16:19:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



