... 
stuff delet besid 0 wait state perform 'd need cach anyway . 
i mean use processor run speed 80ns simm ? 
note memori speed correspond clock speed 12.5 mhz . 
stuff delet ... 
how calcul figur ? 
i 'd assum even person comput board design would use bank switch optimist quadrupl access speed i miss someth ? 
the previous articl refer fact could use 20ns simm 50mhz machin could use 80ns simm slower machin . 
i point could use 20ns simm 50mhz machin ca n't use 80ns simm anyth faster 12.5 mhz machin . 
bank switch cach consid either exampl although would help memori access . 
hsk ravikumar venkateswar 
