Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:14:41 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.186        0.000                      0                  263        0.207        0.000                      0                  263        3.000        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.186        0.000                      0                  263        0.207        0.000                      0                  263        3.000        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.634ns (45.109%)  route 3.205ns (54.891%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.489 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.489    fsm0/out_reg[27]_i_1_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.812 r  fsm0/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.812    fsm0/incr0_out[29]
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.626ns (45.034%)  route 3.205ns (54.966%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.489 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.489    fsm0/out_reg[27]_i_1_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.804 r  fsm0/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     6.804    fsm0/incr0_out[31]
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.550ns (44.308%)  route 3.205ns (55.692%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.489 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.489    fsm0/out_reg[27]_i_1_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.728 r  fsm0/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.728    fsm0/incr0_out[30]
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 2.530ns (44.114%)  route 3.205ns (55.886%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.489 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.489    fsm0/out_reg[27]_i_1_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.708 r  fsm0/out_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.708    fsm0/incr0_out[28]
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y80         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 2.517ns (43.987%)  route 3.205ns (56.013%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.695 r  fsm0/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.695    fsm0/incr0_out[25]
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.509ns (43.908%)  route 3.205ns (56.092%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.687 r  fsm0/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.687    fsm0/incr0_out[27]
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.433ns (43.152%)  route 3.205ns (56.848%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.611 r  fsm0/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.611    fsm0/incr0_out[26]
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.413ns (42.950%)  route 3.205ns (57.050%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.372 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.372    fsm0/out_reg[23]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  fsm0/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.591    fsm0/incr0_out[24]
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y79         FDRE                                         r  fsm0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.400ns (42.818%)  route 3.205ns (57.182%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.578 r  fsm0/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.578    fsm0/incr0_out[21]
    SLICE_X34Y78         FDRE                                         r  fsm0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y78         FDRE                                         r  fsm0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.392ns (42.736%)  route 3.205ns (57.264%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.973     0.973    fsm1/clk
    SLICE_X31Y77         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=3, routed)           0.691     2.120    fsm1/fsm1_out[27]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.244 r  fsm1/B_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.666     2.910    fsm1/B_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  fsm1/B_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.502     3.536    fsm1/B_addr0[3]_INST_0_i_15_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.660 f  fsm1/B_addr0[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.502     4.161    fsm1/B_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.285 r  fsm1/out[3]_i_2/O
                         net (fo=33, routed)          0.836     5.121    fsm0/incr0_left1
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  fsm0/out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.245    fsm0/incr0_right[1]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.778 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.778    fsm0/out_reg[3]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.904    fsm0/out_reg[7]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.021 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    fsm0/out_reg[11]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.138 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    fsm0/out_reg[15]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.255 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    fsm0/out_reg[19]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.570 r  fsm0/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.570    fsm0/incr0_out[23]
    SLICE_X34Y78         FDRE                                         r  fsm0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=124, unset)          0.924     7.924    fsm0/clk
    SLICE_X34Y78         FDRE                                         r  fsm0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  1.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 j0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    j0/clk
    SLICE_X27Y68         FDRE                                         r  j0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j0/done_reg/Q
                         net (fo=9, routed)           0.163     0.715    j0/j0_done
    SLICE_X26Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.760 r  j0/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.760    j0/j0_in[0]
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    j0/clk
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y68         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 j0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    j0/clk
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[3]/Q
                         net (fo=3, routed)           0.148     0.722    j0/j0_out[3]
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.767 r  j0/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.767    j0/j0_in[3]
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    j0/clk
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y68         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    k0/clk
    SLICE_X38Y69         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k0/out_reg[1]/Q
                         net (fo=5, routed)           0.160     0.734    i0/Q[1]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  i0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.779    k0/D[1]
    SLICE_X38Y69         FDRE                                         r  k0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    k0/clk
    SLICE_X38Y69         FDRE                                         r  k0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     0.553    k0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    i0/clk
    SLICE_X31Y69         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  i0/done_reg/Q
                         net (fo=5, routed)           0.168     0.719    fsm4/i0_done
    SLICE_X31Y69         LUT5 (Prop_lut5_I3_O)        0.042     0.761 r  fsm4/out[3]_i_2__1/O
                         net (fo=5, routed)           0.000     0.761    i0/i0_write_en
    SLICE_X31Y69         FDRE                                         r  i0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    i0/clk
    SLICE_X31Y69         FDRE                                         r  i0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.101     0.533    i0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 j0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.325%)  route 0.195ns (50.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    j0/clk
    SLICE_X27Y68         FDRE                                         r  j0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j0/done_reg/Q
                         net (fo=9, routed)           0.195     0.746    j0/j0_done
    SLICE_X26Y68         LUT5 (Prop_lut5_I1_O)        0.049     0.795 r  j0/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.795    j0/j0_in[2]
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    j0/clk
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y68         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.692%)  route 0.160ns (46.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    fsm3/clk
    SLICE_X29Y67         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.160     0.712    fsm3/out_reg[0]_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  fsm3/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.757    cond_computed1/out_reg[0]_1
    SLICE_X31Y67         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X31Y67         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 j0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.793%)  route 0.195ns (51.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    j0/clk
    SLICE_X27Y68         FDRE                                         r  j0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j0/done_reg/Q
                         net (fo=9, routed)           0.195     0.746    j0/j0_done
    SLICE_X26Y68         LUT4 (Prop_lut4_I1_O)        0.045     0.791 r  j0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.791    j0/j0_in[1]
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    j0/clk
    SLICE_X26Y68         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y68         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 B_i_j1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_i_j1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    B_i_j1/clk
    SLICE_X32Y69         FDRE                                         r  B_i_j1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  B_i_j1/done_reg/Q
                         net (fo=4, routed)           0.175     0.749    fsm2/B_i_j1_done
    SLICE_X32Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.794 r  fsm2/done_i_1/O
                         net (fo=1, routed)           0.000     0.794    B_i_j1/B_i_j1_write_en
    SLICE_X32Y69         FDRE                                         r  B_i_j1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    B_i_j1/clk
    SLICE_X32Y69         FDRE                                         r  B_i_j1/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.120     0.552    B_i_j1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X31Y68         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_stored1/out_reg[0]/Q
                         net (fo=14, routed)          0.179     0.731    i0/cond_stored1_out
    SLICE_X31Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.776 r  i0/out[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.776    cond_stored1/out_reg[0]_0
    SLICE_X31Y68         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    cond_stored1/clk
    SLICE_X31Y68         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.410     0.410    i0/clk
    SLICE_X33Y69         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  i0/out_reg[0]/Q
                         net (fo=9, routed)           0.181     0.732    i0/i0_out[0]
    SLICE_X33Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.777 r  i0/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.777    i0/out[0]_i_1__0_n_0
    SLICE_X33Y69         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    i0/clk
    SLICE_X33Y69         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y61  B_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y63  B_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y63  B_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y64  B_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y64  B_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y64  B_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y64  B_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y65  B_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y65  B_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y65  B_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y61  B_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y63  B_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y63  B_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y61  B_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y63  B_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y63  B_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y64  B_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[18]/C



