{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710520030721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710520030721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 16:27:10 2024 " "Processing started: Fri Mar 15 16:27:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710520030721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710520030721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world --generate_symbol=/home/nik/eie/dsd/verification/folded/top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world --generate_symbol=/home/nik/eie/dsd/verification/folded/top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710520030721 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../mul/mul.qip " "Tcl Script File ../mul/mul.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../mul/mul.qip " "set_global_assignment -name QIP_FILE ../mul/mul.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1710520030809 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1710520030809 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting a description top.v(32) " "Verilog HDL syntax error at top.v(32) near text: \";\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/home/nik/eie/dsd/verification/folded/top.v" "" { Text "/home/nik/eie/dsd/verification/folded/top.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1710520030928 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  1  Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710520030930 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 15 16:27:10 2024 " "Processing ended: Fri Mar 15 16:27:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710520030930 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710520030930 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710520030930 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710520030930 ""}
