
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /media/clr/XIlinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/clr/XIlinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
/media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcl8.5/tzdata/Europe/Dublin can't be opened.
INFO: [HLS 200-10] For user 'root' on host 'finn_dev_root' (Linux_x86_64 version 5.15.0-124-generic) on Fri Nov 08 14:18:09 +0000 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp'
Sourcing Tcl script '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/hls_syn_MVAU_hls_0.tcl'
INFO: [HLS 200-1510] Running: source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/hls_syn_MVAU_hls_0.tcl
HLS project: project_MVAU_hls_0
HW source dir: /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp
finn-hlslib dir: /media/clr/XIlinx/finn/deps/finn-hlslib
custom HLS dir: /media/clr/XIlinx/finn/custom_hls
INFO: [HLS 200-1510] Running: open_project project_MVAU_hls_0 
INFO: [HLS 200-10] Creating and opening project '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0'.
INFO: [HLS 200-1510] Running: add_files /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp -cflags -std=c++14 -I/media/clr/XIlinx/finn/deps/finn-hlslib -I/media/clr/XIlinx/finn/custom_hls 
INFO: [HLS 200-10] Adding design file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp' to the project
INFO: [HLS 200-1510] Running: set_top MVAU_hls_0 
INFO: [HLS 200-1510] Running: open_solution sol1 
INFO: [HLS 200-10] Creating and opening solution '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [HLS 200-643] The 'config_compile -disable_unroll_code_size_check' hidden command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 38617
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 754.055 MB.
INFO: [HLS 200-10] Analyzing design file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.13 seconds. CPU system time: 0.84 seconds. Elapsed time: 11 seconds; current allocated memory: 761.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >::Container(ap_uint<27> const&)' into 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > Slice<ap_uint<3>, 3u>::operator()<ap_uint<27> >(ap_uint<27> const&, unsigned int) const' (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:243:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >::operator()(unsigned int, unsigned int) const' into 'ap_int<15> mac<9u, ap_int<15>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<15> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<ap_int<8>, ap_uint<3> >(ap_int<8> const&, ap_uint<3> const&, ap_resource_dflt const&)' into 'ap_int<15> mac<9u, ap_int<15>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<15> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<24> >::operator ap_uint<24> const&() const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<24> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >::activate(unsigned int, unsigned int, ap_int<15> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:31)
INFO: [HLS 214-131] Inlining function 'ap_int<15> mac<9u, ap_int<15>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<15> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:285:21)
INFO: [HLS 214-131] Inlining function 'std::array<ap_int<8>, 9ul> const& Identity::operator()<std::array<ap_int<8>, 9ul> >(std::array<ap_int<8>, 9ul> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:24)
INFO: [HLS 214-131] Inlining function 'Weights_Tile<9u, ap_int<8>, 8u>::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:35)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:275:27)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > Slice<ap_uint<3>, 3u>::operator()<ap_uint<27> >(ap_uint<27> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:282:19)
INFO: [HLS 214-377] Adding 'w' into disaggregation list because there's array-partition pragma applied on the struct field (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:238:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp:36:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp:35:9)
INFO: [HLS 214-210] Disaggregating variable 'w' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:237:30)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'threshs' (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/thresh.h:1:0)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_2' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_3' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_4' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_5' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_3' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_4' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_5' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 7 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 9ul>::_S_ref(ap_int<8> const (&) [9], unsigned long)' into 'std::array<ap_int<8>, 9ul>::operator[](unsigned long)' (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 9ul>::_S_ref(ap_int<8> const (&) [9], unsigned long)' into 'std::array<ap_int<8>, 9ul>::operator[](unsigned long) const' (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 9ul>::operator[](unsigned long)' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 9ul>::operator[](unsigned long) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7threshs': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/thresh.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:234:33)
INFO: [HLS 214-364] Automatically inlining function 'ap_uint<3> Caster<ap_uint<3> >::cast<3>(ap_int<3> const&)' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:217:14)
INFO: [HLS 214-364] Automatically inlining function 'comp::less_equal<ap_int<15>, ap_int<15> >::operator()(ap_int<15> const&, ap_int<15> const&) const' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.89 seconds. CPU system time: 0.68 seconds. Elapsed time: 9.62 seconds; current allocated memory: 763.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 763.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 773.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 784.016 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:21)...184 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 819.094 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 826.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MVAU_hls_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 831.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 831.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MVAU_hls_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 831.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 831.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_11s_12_4_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_12s_13_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_13s_15_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3ns_11_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Stream_Batch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 835.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MVAU_hls_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_0/in0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_0/weights_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_0/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'MVAU_hls_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MVAU_hls_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 849.461 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 849.461 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 854.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MVAU_hls_0.
INFO: [VLOG 209-307] Generating Verilog RTL for MVAU_hls_0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.84 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.5 seconds. CPU system time: 1.67 seconds. Elapsed time: 29.26 seconds; current allocated memory: 100.312 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1742.406 ; gain = 84.992 ; free physical = 3076 ; free virtual = 10423
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/clr/XIlinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:19:08 2024...
INFO: [HLS 200-802] Generated output file project_MVAU_hls_0/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.72 seconds. CPU system time: 1.24 seconds. Elapsed time: 19.69 seconds; current allocated memory: 6.285 MB.
INFO: [HLS 200-112] Total CPU user time: 47.6 seconds. Total CPU system time: 3.46 seconds. Total elapsed time: 62.72 seconds; peak allocated memory: 860.652 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Nov  8 14:19:11 2024...
