window.SIDEBAR_ITEMS = {"mod":[["baudr","Baud rate"],["ctrlr0","Control register 0"],["ctrlr1","Master Control register 1"],["dmacr","DMA control"],["dmardlr","DMA RX data level"],["dmatdlr","DMA TX data level"],["dr0","Data Register 0 (of 36)"],["icr","Interrupt clear"],["idr","Identification register"],["imr","Interrupt mask"],["isr","Interrupt status"],["msticr","Multi-master interrupt clear"],["mwcr","Microwire Control"],["risr","Raw interrupt status"],["rx_sample_dly","RX sample delay"],["rxflr","RX FIFO level"],["rxftlr","RX FIFO threshold level"],["rxoicr","RX FIFO overflow interrupt clear"],["rxuicr","RX FIFO underflow interrupt clear"],["ser","Slave enable"],["spi_ctrlr0","SPI control"],["sr","Status register"],["ssi_version_id","Version ID"],["ssienr","SSI Enable"],["txd_drive_edge","TX drive edge"],["txflr","TX FIFO level"],["txftlr","TX FIFO threshold level"],["txoicr","TX FIFO overflow interrupt clear"]],"struct":[["RegisterBlock","Register block"]],"type":[["BAUDR","BAUDR register accessor: an alias for `Reg<BAUDR_SPEC>`"],["CTRLR0","CTRLR0 register accessor: an alias for `Reg<CTRLR0_SPEC>`"],["CTRLR1","CTRLR1 register accessor: an alias for `Reg<CTRLR1_SPEC>`"],["DMACR","DMACR register accessor: an alias for `Reg<DMACR_SPEC>`"],["DMARDLR","DMARDLR register accessor: an alias for `Reg<DMARDLR_SPEC>`"],["DMATDLR","DMATDLR register accessor: an alias for `Reg<DMATDLR_SPEC>`"],["DR0","DR0 register accessor: an alias for `Reg<DR0_SPEC>`"],["ICR","ICR register accessor: an alias for `Reg<ICR_SPEC>`"],["IDR","IDR register accessor: an alias for `Reg<IDR_SPEC>`"],["IMR","IMR register accessor: an alias for `Reg<IMR_SPEC>`"],["ISR","ISR register accessor: an alias for `Reg<ISR_SPEC>`"],["MSTICR","MSTICR register accessor: an alias for `Reg<MSTICR_SPEC>`"],["MWCR","MWCR register accessor: an alias for `Reg<MWCR_SPEC>`"],["RISR","RISR register accessor: an alias for `Reg<RISR_SPEC>`"],["RXFLR","RXFLR register accessor: an alias for `Reg<RXFLR_SPEC>`"],["RXFTLR","RXFTLR register accessor: an alias for `Reg<RXFTLR_SPEC>`"],["RXOICR","RXOICR register accessor: an alias for `Reg<RXOICR_SPEC>`"],["RXUICR","RXUICR register accessor: an alias for `Reg<RXUICR_SPEC>`"],["RX_SAMPLE_DLY","RX_SAMPLE_DLY register accessor: an alias for `Reg<RX_SAMPLE_DLY_SPEC>`"],["SER","SER register accessor: an alias for `Reg<SER_SPEC>`"],["SPI_CTRLR0","SPI_CTRLR0 register accessor: an alias for `Reg<SPI_CTRLR0_SPEC>`"],["SR","SR register accessor: an alias for `Reg<SR_SPEC>`"],["SSIENR","SSIENR register accessor: an alias for `Reg<SSIENR_SPEC>`"],["SSI_VERSION_ID","SSI_VERSION_ID register accessor: an alias for `Reg<SSI_VERSION_ID_SPEC>`"],["TXD_DRIVE_EDGE","TXD_DRIVE_EDGE register accessor: an alias for `Reg<TXD_DRIVE_EDGE_SPEC>`"],["TXFLR","TXFLR register accessor: an alias for `Reg<TXFLR_SPEC>`"],["TXFTLR","TXFTLR register accessor: an alias for `Reg<TXFTLR_SPEC>`"],["TXOICR","TXOICR register accessor: an alias for `Reg<TXOICR_SPEC>`"]]};