Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 14:07:38 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             332 |           92 |
| Yes          | No                    | No                     |              25 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | nolabel_line18/nolabel_line13/bitcounter               | nolabel_line18/nolabel_line13/bitcounter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | nolabel_line18/nolabel_line24/E[0]                     | reset_IBUF                                          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | nolabel_line18/nolabel_line24/dout_reg[1]_0[0]         | reset_IBUF                                          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | nolabel_line18/nolabel_line13/rxshiftreg               |                                                     |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                                        | nolabel_line18/nolabel_line13/counter[0]_i_1_n_0    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5_i_1_n_0 |                                                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | nolabel_line18/nolabel_line24/dout[7]_i_1_n_0          |                                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                        | shoulderPWM/clear                                   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                        | elbowPWM/counter[0]_i_1__1_n_0                      |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                        |                                                     |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG |                                                        | reset_IBUF                                          |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG |                                                        | nolabel_line28/current_clk_cycles[0]_i_1_n_0        |               64 |            256 |         4.00 |
+----------------+--------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


