// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/11/2017 17:40:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part2 (
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	KEY,
	SW);
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
input 	[3:0] KEY;
input 	[9:0] SW;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|yCounter[8]~DUPLICATE_q ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|yCounter[5]~DUPLICATE_q ;
wire \VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[5]~input_o ;
wire \u0|u2|x_reg~2_combout ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \u0|u1|current_state~13_combout ;
wire \u0|u1|current_state.LOAD_X_WAIT~q ;
wire \u0|u1|current_state~14_combout ;
wire \u0|u1|current_state.LOAD_Y~q ;
wire \u0|u1|current_state~15_combout ;
wire \u0|u1|current_state.LOAD_Y_WAIT~q ;
wire \u0|u1|current_state~11_combout ;
wire \u0|u2|Add1~53_sumout ;
wire \u0|u2|Equal1~2_combout ;
wire \u0|u2|Equal1~0_combout ;
wire \u0|u2|blackscreenCounter[10]~0_combout ;
wire \u0|u2|Equal1~3_combout ;
wire \u0|u1|Selector5~0_combout ;
wire \u0|u1|Selector5~1_combout ;
wire \u0|u1|current_state.BLACKSCREEN~q ;
wire \u0|u2|blackscreenCounter[10]~1_combout ;
wire \u0|u2|Add1~54 ;
wire \u0|u2|Add1~57_sumout ;
wire \u0|u2|Add1~58 ;
wire \u0|u2|Add1~61_sumout ;
wire \u0|u2|Add1~62 ;
wire \u0|u2|Add1~25_sumout ;
wire \u0|u2|Add1~26 ;
wire \u0|u2|Add1~21_sumout ;
wire \u0|u2|Add1~22 ;
wire \u0|u2|Add1~17_sumout ;
wire \u0|u2|Add1~18 ;
wire \u0|u2|Add1~13_sumout ;
wire \u0|u2|Add1~14 ;
wire \u0|u2|Add1~49_sumout ;
wire \u0|u2|Add1~50 ;
wire \u0|u2|Add1~29_sumout ;
wire \u0|u2|Add1~30 ;
wire \u0|u2|Add1~33_sumout ;
wire \u0|u2|Add1~34 ;
wire \u0|u2|Add1~37_sumout ;
wire \u0|u2|Add1~38 ;
wire \u0|u2|Add1~41_sumout ;
wire \u0|u2|Add1~42 ;
wire \u0|u2|Add1~9_sumout ;
wire \u0|u2|Add1~10 ;
wire \u0|u2|Add1~5_sumout ;
wire \u0|u2|Add1~6 ;
wire \u0|u2|Add1~1_sumout ;
wire \u0|u2|Add1~2 ;
wire \u0|u2|Add1~45_sumout ;
wire \u0|u2|Equal1~1_combout ;
wire \u0|u2|squareCounter[1]~2_combout ;
wire \u0|u2|squareCounter[2]~4_combout ;
wire \u0|u2|squareCounter[4]~1_combout ;
wire \u0|u2|Equal0~0_combout ;
wire \u0|u1|Selector4~0_combout ;
wire \u0|u1|current_state.SQUARE~q ;
wire \u0|u2|squareCounter[0]~3_combout ;
wire \u0|u2|Add0~0_combout ;
wire \u0|u2|squareCounter[3]~0_combout ;
wire \u0|u1|Selector0~0_combout ;
wire \u0|u1|current_state~12_combout ;
wire \u0|u1|current_state.LOAD_X~q ;
wire \u0|u2|x_reg[6]~1_combout ;
wire \SW[4]~input_o ;
wire \u0|u2|x_reg~3_combout ;
wire \SW[3]~input_o ;
wire \u0|u2|x_reg~4_combout ;
wire \SW[2]~input_o ;
wire \u0|u2|x_reg~5_combout ;
wire \SW[1]~input_o ;
wire \u0|u2|x_reg~6_combout ;
wire \SW[0]~input_o ;
wire \u0|u2|x_reg~7_combout ;
wire \u0|u2|Add2~14 ;
wire \u0|u2|Add2~18 ;
wire \u0|u2|Add2~22 ;
wire \u0|u2|Add2~26 ;
wire \u0|u2|Add2~30 ;
wire \u0|u2|Add2~9_sumout ;
wire \u0|u2|xy~5_combout ;
wire \u0|u2|xy~11_combout ;
wire \u0|u2|xy~4_combout ;
wire \u0|u2|Add6~14 ;
wire \u0|u2|Add6~18 ;
wire \u0|u2|Add6~22 ;
wire \u0|u2|Add6~26 ;
wire \u0|u2|Add6~30 ;
wire \u0|u2|Add6~9_sumout ;
wire \u0|u2|xy[13]~13_combout ;
wire \u0|u2|xy[13]~14_combout ;
wire \u0|u2|xy[13]~12_combout ;
wire \u0|u2|Add3~1_combout ;
wire \u0|u2|xy~15_combout ;
wire \u0|u2|xy~16_combout ;
wire \SW[6]~input_o ;
wire \u0|u2|x_reg~0_combout ;
wire \u0|u2|Add2~10 ;
wire \u0|u2|Add2~5_sumout ;
wire \u0|u2|Add6~10 ;
wire \u0|u2|Add6~5_sumout ;
wire \u0|u2|Add3~0_combout ;
wire \u0|u2|xy~8_combout ;
wire \u0|u2|xy~6_combout ;
wire \u0|u2|xy~7_combout ;
wire \u0|u2|xy~9_combout ;
wire \u0|u2|xy~10_combout ;
wire \u0|u2|Add6~6 ;
wire \u0|u2|Add6~1_sumout ;
wire \u0|u2|Add2~6 ;
wire \u0|u2|Add2~1_sumout ;
wire \u0|u2|xy~1_combout ;
wire \u0|u2|xy~2_combout ;
wire \u0|u2|xy~0_combout ;
wire \u0|u2|xy~3_combout ;
wire \u0|u2|xy~18_combout ;
wire \u0|u2|xy~21_combout ;
wire \u0|u2|y_reg[3]~0_combout ;
wire \u0|u2|xy~20_combout ;
wire \u0|u2|y_reg~1_combout ;
wire \u0|u2|y_reg~2_combout ;
wire \u0|u2|Add5~0_combout ;
wire \u0|u2|xy~19_combout ;
wire \u0|u2|xy~22_combout ;
wire \u0|u2|y_reg~3_combout ;
wire \u0|u2|Add7~22 ;
wire \u0|u2|Add7~26 ;
wire \u0|u2|Add7~18 ;
wire \u0|u2|Add7~14 ;
wire \u0|u2|Add7~10 ;
wire \u0|u2|Add7~6 ;
wire \u0|u2|Add7~1_sumout ;
wire \u0|u2|Add4~22 ;
wire \u0|u2|Add4~26 ;
wire \u0|u2|Add4~18 ;
wire \u0|u2|Add4~14 ;
wire \u0|u2|Add4~10 ;
wire \u0|u2|Add4~6 ;
wire \u0|u2|Add4~1_sumout ;
wire \u0|u2|xy~17_combout ;
wire \u0|u2|xy~23_combout ;
wire \u0|u2|xy~29_combout ;
wire \u0|u2|Add7~9_sumout ;
wire \u0|u2|xy[4]~26_combout ;
wire \u0|u2|xy[4]~25_combout ;
wire \u0|u2|Add5~2_combout ;
wire \u0|u2|xy~30_combout ;
wire \u0|u2|Add4~9_sumout ;
wire \u0|u2|xy~31_combout ;
wire \u0|u2|Add5~1_combout ;
wire \u0|u2|xy~27_combout ;
wire \u0|u2|Add7~5_sumout ;
wire \u0|u2|Add4~5_sumout ;
wire \u0|u2|xy~24_combout ;
wire \u0|u2|xy~28_combout ;
wire \u0|u2|Add4~13_sumout ;
wire \u0|u2|xy[4]~35_combout ;
wire \u0|u2|Add5~3_combout ;
wire \u0|u2|xy~36_combout ;
wire \u0|u2|xy~34_combout ;
wire \u0|u2|Add7~13_sumout ;
wire \u0|u2|xy~33_combout ;
wire \u0|u2|xy[4]~32_combout ;
wire \u0|u2|xy~37_combout ;
wire \VGA|writeEn~0_combout ;
wire \u0|u2|Add7~17_sumout ;
wire \u0|u2|xy~62_combout ;
wire \u0|u2|xy~63_combout ;
wire \u0|u2|Add4~17_sumout ;
wire \u0|u2|xy~64_combout ;
wire \u0|u2|xy~61_combout ;
wire \u0|u2|xy~58_combout ;
wire \u0|u2|xy~59_combout ;
wire \u0|u2|Add7~25_sumout ;
wire \u0|u2|xy~57_combout ;
wire \u0|u2|Add4~25_sumout ;
wire \u0|u2|xy~60_combout ;
wire \u0|u2|Add7~21_sumout ;
wire \u0|u2|xy~56_combout ;
wire \u0|u2|Add4~21_sumout ;
wire \u0|u2|xy~65_combout ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~6 ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \SW[9]~input_o ;
wire \u0|u2|colour_reg~0_combout ;
wire \u0|u2|colour~0_combout ;
wire \u0|u2|xy~38_combout ;
wire \u0|u2|Add6~13_sumout ;
wire \u0|u2|Add2~13_sumout ;
wire \u0|u2|xy~39_combout ;
wire \u0|u2|xy[13]~40_combout ;
wire \u0|u2|xy~43_combout ;
wire \u0|u2|Add6~17_sumout ;
wire \u0|u2|xy~41_combout ;
wire \u0|u2|xy~42_combout ;
wire \u0|u2|Add2~17_sumout ;
wire \u0|u2|xy~44_combout ;
wire \u0|u2|Add3~2_combout ;
wire \u0|u2|xy~47_combout ;
wire \u0|u2|Add6~21_sumout ;
wire \u0|u2|xy~45_combout ;
wire \u0|u2|Add2~21_sumout ;
wire \u0|u2|xy~46_combout ;
wire \u0|u2|xy~48_combout ;
wire \u0|u2|Add3~3_combout ;
wire \u0|u2|xy~51_combout ;
wire \u0|u2|Add6~25_sumout ;
wire \u0|u2|xy~49_combout ;
wire \u0|u2|Add2~25_sumout ;
wire \u0|u2|xy~50_combout ;
wire \u0|u2|xy~52_combout ;
wire \u0|u2|Add6~29_sumout ;
wire \u0|u2|Add2~29_sumout ;
wire \u0|u2|xy~53_combout ;
wire \u0|u2|Add3~4_combout ;
wire \u0|u2|xy~54_combout ;
wire \u0|u2|xy~55_combout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \SW[8]~input_o ;
wire \u0|u2|colour_reg~1_combout ;
wire \u0|u2|colour~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \SW[7]~input_o ;
wire \u0|u2|colour_reg~2_combout ;
wire \u0|u2|colour~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [14:0] \u0|u2|xy ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [9:0] \VGA|controller|xCounter ;
wire [9:0] \VGA|controller|yCounter ;
wire [15:0] \u0|u2|blackscreenCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \u0|u2|colour ;
wire [7:0] \u0|u2|x_reg ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [4:0] \u0|u2|squareCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [6:0] \u0|u2|y_reg ;
wire [2:0] \u0|u2|colour_reg ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N59
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N37
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N43
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N49
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N58
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter [2] & \VGA|controller|xCounter [4]))) ) )

	.dataa(!\VGA|controller|xCounter [7]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter [2]),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(!\VGA|controller|xCounter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000200000002;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( !\VGA|controller|xCounter [5] & ( (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & \VGA|controller|xCounter [0])) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [6]),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0404040400000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|xCounter[9]~DUPLICATE_q  & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h0000000005050505;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [4] & ( (((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])) # (\VGA|controller|xCounter [2])) # (\VGA|controller|xCounter [3]) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(!\VGA|controller|xCounter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h000037FF000037FF;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [6] & ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|xCounter [9]) # (((\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [5])) # (\VGA|controller|xCounter [8])) ) ) ) # ( 
// !\VGA|controller|xCounter [6] & ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|xCounter [9]) # (((!\VGA|controller|VGA_HS1~0_combout  & !\VGA|controller|xCounter [5])) # (\VGA|controller|xCounter [8])) ) ) ) # ( \VGA|controller|xCounter [6] & ( 
// !\VGA|controller|xCounter [7] ) ) # ( !\VGA|controller|xCounter [6] & ( !\VGA|controller|xCounter [7] ) )

	.dataa(!\VGA|controller|VGA_HS1~0_combout ),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|xCounter [6]),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFECFFCDFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N4
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [0] & ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [3])) ) ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(!\VGA|controller|yCounter [0]),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000000A00000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( \VGA|controller|yCounter [9] & ( !\VGA|controller|yCounter [6] & ( (!\VGA|controller|yCounter[7]~DUPLICATE_q  & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [5])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(!\VGA|controller|yCounter [9]),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0000C00000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~1_combout  & ( (\VGA|controller|xCounter[9]~DUPLICATE_q  & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & \VGA|controller|always1~2_combout ))) ) )

	.dataa(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datab(!\VGA|controller|Equal0~1_combout ),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|always1~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [2] & ( (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4]) ) )

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000050505050;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|always1~0_combout  & ( ((!\VGA|controller|LessThan5~0_combout ) # (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter [0]))) # (\VGA|controller|yCounter [9]) ) ) # ( 
// !\VGA|controller|always1~0_combout  )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|LessThan5~0_combout ),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(!\VGA|controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFFFFFFFFDDFFDDF;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N33
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N34
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|yCounter [9] & (!\VGA|controller|LessThan5~0_combout  & !\VGA|controller|xCounter[9]~DUPLICATE_q )) ) ) # ( !\VGA|controller|xCounter [7] & ( 
// (!\VGA|controller|yCounter [9] & (!\VGA|controller|LessThan5~0_combout  & ((!\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter[9]~DUPLICATE_q )))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|LessThan5~0_combout ),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888088008800;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N31
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \VGA|controller|yCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N16
dffeas \VGA|controller|yCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter[2]~DUPLICATE_q  & \VGA|controller|xCounter [7]))

	.dataa(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter[2]~DUPLICATE_q  & (\VGA|controller|yCounter [4] & \VGA|controller|xCounter[9]~DUPLICATE_q )) # (\VGA|controller|yCounter[2]~DUPLICATE_q  & 
// ((\VGA|controller|xCounter[9]~DUPLICATE_q ) # (\VGA|controller|yCounter [4]))))

	.dataa(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [3] & \VGA|controller|yCounter[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter[5]~DUPLICATE_q  $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  
// ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter[5]~DUPLICATE_q  $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter[5]~DUPLICATE_q  & \VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  
// ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y3_N47
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N2
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N0
cyclonev_lcell_comb \u0|u2|x_reg~2 (
// Equation(s):
// \u0|u2|x_reg~2_combout  = ( \SW[5]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~2 .extended_lut = "off";
defparam \u0|u2|x_reg~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|u2|x_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \u0|u1|current_state~13 (
// Equation(s):
// \u0|u1|current_state~13_combout  = ( \u0|u1|current_state.LOAD_X_WAIT~q  & ( \u0|u1|current_state.LOAD_X~q  & ( (!\KEY[3]~input_o  & (\KEY[1]~input_o  & (\KEY[0]~input_o  & \KEY[2]~input_o ))) ) ) ) # ( \u0|u1|current_state.LOAD_X_WAIT~q  & ( 
// !\u0|u1|current_state.LOAD_X~q  & ( (!\KEY[3]~input_o  & (\KEY[1]~input_o  & (\KEY[0]~input_o  & \KEY[2]~input_o ))) ) ) ) # ( !\u0|u1|current_state.LOAD_X_WAIT~q  & ( !\u0|u1|current_state.LOAD_X~q  & ( (!\KEY[3]~input_o  & (\KEY[1]~input_o  & 
// (\KEY[0]~input_o  & \KEY[2]~input_o ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\u0|u1|current_state.LOAD_X_WAIT~q ),
	.dataf(!\u0|u1|current_state.LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|current_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|current_state~13 .extended_lut = "off";
defparam \u0|u1|current_state~13 .lut_mask = 64'h0002000200000002;
defparam \u0|u1|current_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N20
dffeas \u0|u1|current_state.LOAD_X_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u1|current_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u1|current_state.LOAD_X_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u1|current_state.LOAD_X_WAIT .is_wysiwyg = "true";
defparam \u0|u1|current_state.LOAD_X_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N57
cyclonev_lcell_comb \u0|u1|current_state~14 (
// Equation(s):
// \u0|u1|current_state~14_combout  = ( \u0|u1|current_state.LOAD_Y~q  & ( \u0|u1|current_state.LOAD_X_WAIT~q  & ( (\KEY[0]~input_o  & (\KEY[2]~input_o  & (\KEY[1]~input_o  & \KEY[3]~input_o ))) ) ) ) # ( !\u0|u1|current_state.LOAD_Y~q  & ( 
// \u0|u1|current_state.LOAD_X_WAIT~q  & ( (\KEY[0]~input_o  & (\KEY[2]~input_o  & (\KEY[1]~input_o  & \KEY[3]~input_o ))) ) ) ) # ( \u0|u1|current_state.LOAD_Y~q  & ( !\u0|u1|current_state.LOAD_X_WAIT~q  & ( (\KEY[0]~input_o  & (\KEY[2]~input_o  & 
// (\KEY[1]~input_o  & \KEY[3]~input_o ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\u0|u1|current_state.LOAD_Y~q ),
	.dataf(!\u0|u1|current_state.LOAD_X_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|current_state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|current_state~14 .extended_lut = "off";
defparam \u0|u1|current_state~14 .lut_mask = 64'h0000000100010001;
defparam \u0|u1|current_state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N59
dffeas \u0|u1|current_state.LOAD_Y (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u1|current_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u1|current_state.LOAD_Y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u1|current_state.LOAD_Y .is_wysiwyg = "true";
defparam \u0|u1|current_state.LOAD_Y .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N30
cyclonev_lcell_comb \u0|u1|current_state~15 (
// Equation(s):
// \u0|u1|current_state~15_combout  = ( \u0|u1|current_state.LOAD_Y_WAIT~q  & ( !\KEY[3]~input_o  & ( (\KEY[2]~input_o  & (\KEY[0]~input_o  & \KEY[1]~input_o )) ) ) ) # ( !\u0|u1|current_state.LOAD_Y_WAIT~q  & ( !\KEY[3]~input_o  & ( 
// (\u0|u1|current_state.LOAD_Y~q  & (\KEY[2]~input_o  & (\KEY[0]~input_o  & \KEY[1]~input_o ))) ) ) )

	.dataa(!\u0|u1|current_state.LOAD_Y~q ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\u0|u1|current_state.LOAD_Y_WAIT~q ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|current_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|current_state~15 .extended_lut = "off";
defparam \u0|u1|current_state~15 .lut_mask = 64'h0001000300000000;
defparam \u0|u1|current_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N32
dffeas \u0|u1|current_state.LOAD_Y_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u1|current_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u1|current_state.LOAD_Y_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u1|current_state.LOAD_Y_WAIT .is_wysiwyg = "true";
defparam \u0|u1|current_state.LOAD_Y_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \u0|u1|current_state~11 (
// Equation(s):
// \u0|u1|current_state~11_combout  = ( \KEY[2]~input_o  & ( \KEY[3]~input_o  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # ((!\u0|u1|current_state.LOAD_Y_WAIT~q  & \u0|u1|current_state.LOAD_X~q )))) ) ) ) # ( !\KEY[2]~input_o  & ( \KEY[3]~input_o  & ( 
// \KEY[0]~input_o  ) ) ) # ( \KEY[2]~input_o  & ( !\KEY[3]~input_o  & ( \KEY[0]~input_o  ) ) ) # ( !\KEY[2]~input_o  & ( !\KEY[3]~input_o  & ( \KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|u1|current_state.LOAD_Y_WAIT~q ),
	.datac(!\u0|u1|current_state.LOAD_X~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|current_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|current_state~11 .extended_lut = "off";
defparam \u0|u1|current_state~11 .lut_mask = 64'h5555555555555504;
defparam \u0|u1|current_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \u0|u2|Add1~53 (
// Equation(s):
// \u0|u2|Add1~53_sumout  = SUM(( \u0|u2|blackscreenCounter [0] ) + ( VCC ) + ( !VCC ))
// \u0|u2|Add1~54  = CARRY(( \u0|u2|blackscreenCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~53_sumout ),
	.cout(\u0|u2|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~53 .extended_lut = "off";
defparam \u0|u2|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \u0|u2|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \u0|u2|Equal1~2 (
// Equation(s):
// \u0|u2|Equal1~2_combout  = ( !\u0|u2|blackscreenCounter [3] & ( !\u0|u2|blackscreenCounter [0] & ( (!\u0|u2|blackscreenCounter [1] & (!\u0|u2|blackscreenCounter [2] & (!\u0|u2|blackscreenCounter [7] & !\u0|u2|blackscreenCounter [4]))) ) ) )

	.dataa(!\u0|u2|blackscreenCounter [1]),
	.datab(!\u0|u2|blackscreenCounter [2]),
	.datac(!\u0|u2|blackscreenCounter [7]),
	.datad(!\u0|u2|blackscreenCounter [4]),
	.datae(!\u0|u2|blackscreenCounter [3]),
	.dataf(!\u0|u2|blackscreenCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Equal1~2 .extended_lut = "off";
defparam \u0|u2|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \u0|u2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \u0|u2|Equal1~0 (
// Equation(s):
// \u0|u2|Equal1~0_combout  = ( !\u0|u2|blackscreenCounter [8] & ( (!\u0|u2|blackscreenCounter [6] & (!\u0|u2|blackscreenCounter [9] & !\u0|u2|blackscreenCounter [5])) ) )

	.dataa(!\u0|u2|blackscreenCounter [6]),
	.datab(!\u0|u2|blackscreenCounter [9]),
	.datac(!\u0|u2|blackscreenCounter [5]),
	.datad(gnd),
	.datae(!\u0|u2|blackscreenCounter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Equal1~0 .extended_lut = "off";
defparam \u0|u2|Equal1~0 .lut_mask = 64'h8080000080800000;
defparam \u0|u2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \u0|u2|blackscreenCounter[10]~0 (
// Equation(s):
// \u0|u2|blackscreenCounter[10]~0_combout  = ( \KEY[0]~input_o  & ( (\u0|u2|Equal1~2_combout  & (\u0|u2|Equal1~0_combout  & \u0|u2|Equal1~1_combout )) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\u0|u2|Equal1~2_combout ),
	.datab(!\u0|u2|Equal1~0_combout ),
	.datac(!\u0|u2|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[10]~0 .extended_lut = "off";
defparam \u0|u2|blackscreenCounter[10]~0 .lut_mask = 64'hFFFFFFFF01010101;
defparam \u0|u2|blackscreenCounter[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \u0|u2|Equal1~3 (
// Equation(s):
// \u0|u2|Equal1~3_combout  = ( \u0|u2|Equal1~0_combout  & ( (\u0|u2|Equal1~1_combout  & \u0|u2|Equal1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|Equal1~1_combout ),
	.datad(!\u0|u2|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\u0|u2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Equal1~3 .extended_lut = "off";
defparam \u0|u2|Equal1~3 .lut_mask = 64'h00000000000F000F;
defparam \u0|u2|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \u0|u1|Selector5~0 (
// Equation(s):
// \u0|u1|Selector5~0_combout  = ( !\u0|u1|current_state.LOAD_Y~q  & ( \u0|u1|current_state.LOAD_X~q  & ( (!\u0|u1|current_state.LOAD_X_WAIT~q  & !\u0|u1|current_state.LOAD_Y_WAIT~q ) ) ) )

	.dataa(!\u0|u1|current_state.LOAD_X_WAIT~q ),
	.datab(gnd),
	.datac(!\u0|u1|current_state.LOAD_Y_WAIT~q ),
	.datad(gnd),
	.datae(!\u0|u1|current_state.LOAD_Y~q ),
	.dataf(!\u0|u1|current_state.LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|Selector5~0 .extended_lut = "off";
defparam \u0|u1|Selector5~0 .lut_mask = 64'h00000000A0A00000;
defparam \u0|u1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \u0|u1|Selector5~1 (
// Equation(s):
// \u0|u1|Selector5~1_combout  = ( \u0|u1|Selector5~0_combout  & ( (\u0|u1|current_state.BLACKSCREEN~q  & ((!\KEY[0]~input_o ) # (!\u0|u2|Equal1~3_combout ))) ) ) # ( !\u0|u1|Selector5~0_combout  & ( (!\KEY[2]~input_o ) # ((\u0|u1|current_state.BLACKSCREEN~q 
//  & ((!\KEY[0]~input_o ) # (!\u0|u2|Equal1~3_combout )))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|u2|Equal1~3_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u1|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|Selector5~1 .extended_lut = "off";
defparam \u0|u1|Selector5~1 .lut_mask = 64'hF0FEF0FE00EE00EE;
defparam \u0|u1|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N38
dffeas \u0|u1|current_state.BLACKSCREEN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u1|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u1|current_state.BLACKSCREEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u1|current_state.BLACKSCREEN .is_wysiwyg = "true";
defparam \u0|u1|current_state.BLACKSCREEN .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N48
cyclonev_lcell_comb \u0|u2|blackscreenCounter[10]~1 (
// Equation(s):
// \u0|u2|blackscreenCounter[10]~1_combout  = ( \KEY[0]~input_o  & ( ((\u0|u2|Equal1~2_combout  & (\u0|u2|Equal1~0_combout  & \u0|u2|Equal1~1_combout ))) # (\u0|u1|current_state.BLACKSCREEN~q ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\u0|u2|Equal1~2_combout ),
	.datab(!\u0|u2|Equal1~0_combout ),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|blackscreenCounter[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[10]~1 .extended_lut = "off";
defparam \u0|u2|blackscreenCounter[10]~1 .lut_mask = 64'hFFFFFFFF0F1F0F1F;
defparam \u0|u2|blackscreenCounter[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N2
dffeas \u0|u2|blackscreenCounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[0] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \u0|u2|Add1~57 (
// Equation(s):
// \u0|u2|Add1~57_sumout  = SUM(( \u0|u2|blackscreenCounter [1] ) + ( GND ) + ( \u0|u2|Add1~54  ))
// \u0|u2|Add1~58  = CARRY(( \u0|u2|blackscreenCounter [1] ) + ( GND ) + ( \u0|u2|Add1~54  ))

	.dataa(!\u0|u2|blackscreenCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~57_sumout ),
	.cout(\u0|u2|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~57 .extended_lut = "off";
defparam \u0|u2|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N5
dffeas \u0|u2|blackscreenCounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[1] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \u0|u2|Add1~61 (
// Equation(s):
// \u0|u2|Add1~61_sumout  = SUM(( \u0|u2|blackscreenCounter [2] ) + ( GND ) + ( \u0|u2|Add1~58  ))
// \u0|u2|Add1~62  = CARRY(( \u0|u2|blackscreenCounter [2] ) + ( GND ) + ( \u0|u2|Add1~58  ))

	.dataa(gnd),
	.datab(!\u0|u2|blackscreenCounter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~61_sumout ),
	.cout(\u0|u2|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~61 .extended_lut = "off";
defparam \u0|u2|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|u2|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N8
dffeas \u0|u2|blackscreenCounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[2] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \u0|u2|Add1~25 (
// Equation(s):
// \u0|u2|Add1~25_sumout  = SUM(( \u0|u2|blackscreenCounter [3] ) + ( GND ) + ( \u0|u2|Add1~62  ))
// \u0|u2|Add1~26  = CARRY(( \u0|u2|blackscreenCounter [3] ) + ( GND ) + ( \u0|u2|Add1~62  ))

	.dataa(!\u0|u2|blackscreenCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~25_sumout ),
	.cout(\u0|u2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~25 .extended_lut = "off";
defparam \u0|u2|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N11
dffeas \u0|u2|blackscreenCounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[3] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \u0|u2|Add1~21 (
// Equation(s):
// \u0|u2|Add1~21_sumout  = SUM(( \u0|u2|blackscreenCounter [4] ) + ( GND ) + ( \u0|u2|Add1~26  ))
// \u0|u2|Add1~22  = CARRY(( \u0|u2|blackscreenCounter [4] ) + ( GND ) + ( \u0|u2|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~21_sumout ),
	.cout(\u0|u2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~21 .extended_lut = "off";
defparam \u0|u2|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N14
dffeas \u0|u2|blackscreenCounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[4] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \u0|u2|Add1~17 (
// Equation(s):
// \u0|u2|Add1~17_sumout  = SUM(( \u0|u2|blackscreenCounter [5] ) + ( GND ) + ( \u0|u2|Add1~22  ))
// \u0|u2|Add1~18  = CARRY(( \u0|u2|blackscreenCounter [5] ) + ( GND ) + ( \u0|u2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~17_sumout ),
	.cout(\u0|u2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~17 .extended_lut = "off";
defparam \u0|u2|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N17
dffeas \u0|u2|blackscreenCounter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[5] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \u0|u2|Add1~13 (
// Equation(s):
// \u0|u2|Add1~13_sumout  = SUM(( \u0|u2|blackscreenCounter [6] ) + ( GND ) + ( \u0|u2|Add1~18  ))
// \u0|u2|Add1~14  = CARRY(( \u0|u2|blackscreenCounter [6] ) + ( GND ) + ( \u0|u2|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~13_sumout ),
	.cout(\u0|u2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~13 .extended_lut = "off";
defparam \u0|u2|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N20
dffeas \u0|u2|blackscreenCounter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[6] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N21
cyclonev_lcell_comb \u0|u2|Add1~49 (
// Equation(s):
// \u0|u2|Add1~49_sumout  = SUM(( \u0|u2|blackscreenCounter [7] ) + ( GND ) + ( \u0|u2|Add1~14  ))
// \u0|u2|Add1~50  = CARRY(( \u0|u2|blackscreenCounter [7] ) + ( GND ) + ( \u0|u2|Add1~14  ))

	.dataa(!\u0|u2|blackscreenCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~49_sumout ),
	.cout(\u0|u2|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~49 .extended_lut = "off";
defparam \u0|u2|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N23
dffeas \u0|u2|blackscreenCounter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[7] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \u0|u2|Add1~29 (
// Equation(s):
// \u0|u2|Add1~29_sumout  = SUM(( \u0|u2|blackscreenCounter [8] ) + ( GND ) + ( \u0|u2|Add1~50  ))
// \u0|u2|Add1~30  = CARRY(( \u0|u2|blackscreenCounter [8] ) + ( GND ) + ( \u0|u2|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~29_sumout ),
	.cout(\u0|u2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~29 .extended_lut = "off";
defparam \u0|u2|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N26
dffeas \u0|u2|blackscreenCounter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[8] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N27
cyclonev_lcell_comb \u0|u2|Add1~33 (
// Equation(s):
// \u0|u2|Add1~33_sumout  = SUM(( \u0|u2|blackscreenCounter [9] ) + ( GND ) + ( \u0|u2|Add1~30  ))
// \u0|u2|Add1~34  = CARRY(( \u0|u2|blackscreenCounter [9] ) + ( GND ) + ( \u0|u2|Add1~30  ))

	.dataa(!\u0|u2|blackscreenCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~33_sumout ),
	.cout(\u0|u2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~33 .extended_lut = "off";
defparam \u0|u2|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N29
dffeas \u0|u2|blackscreenCounter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[9] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \u0|u2|Add1~37 (
// Equation(s):
// \u0|u2|Add1~37_sumout  = SUM(( \u0|u2|blackscreenCounter [10] ) + ( GND ) + ( \u0|u2|Add1~34  ))
// \u0|u2|Add1~38  = CARRY(( \u0|u2|blackscreenCounter [10] ) + ( GND ) + ( \u0|u2|Add1~34  ))

	.dataa(gnd),
	.datab(!\u0|u2|blackscreenCounter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~37_sumout ),
	.cout(\u0|u2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~37 .extended_lut = "off";
defparam \u0|u2|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|u2|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N32
dffeas \u0|u2|blackscreenCounter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[10] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N33
cyclonev_lcell_comb \u0|u2|Add1~41 (
// Equation(s):
// \u0|u2|Add1~41_sumout  = SUM(( \u0|u2|blackscreenCounter [11] ) + ( GND ) + ( \u0|u2|Add1~38  ))
// \u0|u2|Add1~42  = CARRY(( \u0|u2|blackscreenCounter [11] ) + ( GND ) + ( \u0|u2|Add1~38  ))

	.dataa(!\u0|u2|blackscreenCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~41_sumout ),
	.cout(\u0|u2|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~41 .extended_lut = "off";
defparam \u0|u2|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N35
dffeas \u0|u2|blackscreenCounter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[11] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \u0|u2|Add1~9 (
// Equation(s):
// \u0|u2|Add1~9_sumout  = SUM(( \u0|u2|blackscreenCounter [12] ) + ( GND ) + ( \u0|u2|Add1~42  ))
// \u0|u2|Add1~10  = CARRY(( \u0|u2|blackscreenCounter [12] ) + ( GND ) + ( \u0|u2|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~9_sumout ),
	.cout(\u0|u2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~9 .extended_lut = "off";
defparam \u0|u2|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N38
dffeas \u0|u2|blackscreenCounter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[12] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N39
cyclonev_lcell_comb \u0|u2|Add1~5 (
// Equation(s):
// \u0|u2|Add1~5_sumout  = SUM(( \u0|u2|blackscreenCounter [13] ) + ( GND ) + ( \u0|u2|Add1~10  ))
// \u0|u2|Add1~6  = CARRY(( \u0|u2|blackscreenCounter [13] ) + ( GND ) + ( \u0|u2|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~5_sumout ),
	.cout(\u0|u2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~5 .extended_lut = "off";
defparam \u0|u2|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N41
dffeas \u0|u2|blackscreenCounter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[13] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \u0|u2|Add1~1 (
// Equation(s):
// \u0|u2|Add1~1_sumout  = SUM(( \u0|u2|blackscreenCounter [14] ) + ( GND ) + ( \u0|u2|Add1~6  ))
// \u0|u2|Add1~2  = CARRY(( \u0|u2|blackscreenCounter [14] ) + ( GND ) + ( \u0|u2|Add1~6  ))

	.dataa(gnd),
	.datab(!\u0|u2|blackscreenCounter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~1_sumout ),
	.cout(\u0|u2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~1 .extended_lut = "off";
defparam \u0|u2|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|u2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \u0|u2|blackscreenCounter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[14] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \u0|u2|Add1~45 (
// Equation(s):
// \u0|u2|Add1~45_sumout  = SUM(( \u0|u2|blackscreenCounter [15] ) + ( GND ) + ( \u0|u2|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|blackscreenCounter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add1~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add1~45 .extended_lut = "off";
defparam \u0|u2|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N47
dffeas \u0|u2|blackscreenCounter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|u2|blackscreenCounter[10]~0_combout ),
	.sload(gnd),
	.ena(\u0|u2|blackscreenCounter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|blackscreenCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|blackscreenCounter[15] .is_wysiwyg = "true";
defparam \u0|u2|blackscreenCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \u0|u2|Equal1~1 (
// Equation(s):
// \u0|u2|Equal1~1_combout  = ( !\u0|u2|blackscreenCounter [14] & ( !\u0|u2|blackscreenCounter [13] & ( (!\u0|u2|blackscreenCounter [12] & (!\u0|u2|blackscreenCounter [10] & (!\u0|u2|blackscreenCounter [11] & \u0|u2|blackscreenCounter [15]))) ) ) )

	.dataa(!\u0|u2|blackscreenCounter [12]),
	.datab(!\u0|u2|blackscreenCounter [10]),
	.datac(!\u0|u2|blackscreenCounter [11]),
	.datad(!\u0|u2|blackscreenCounter [15]),
	.datae(!\u0|u2|blackscreenCounter [14]),
	.dataf(!\u0|u2|blackscreenCounter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Equal1~1 .extended_lut = "off";
defparam \u0|u2|Equal1~1 .lut_mask = 64'h0080000000000000;
defparam \u0|u2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \u0|u2|squareCounter[1]~2 (
// Equation(s):
// \u0|u2|squareCounter[1]~2_combout  = ( \KEY[0]~input_o  & ( !\u0|u2|squareCounter [1] $ (((!\u0|u2|squareCounter [0]) # (!\u0|u1|current_state.SQUARE~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u1|current_state.SQUARE~q ),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|squareCounter[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|squareCounter[1]~2 .extended_lut = "off";
defparam \u0|u2|squareCounter[1]~2 .lut_mask = 64'h0000000003FC03FC;
defparam \u0|u2|squareCounter[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \u0|u2|squareCounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|squareCounter[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|squareCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|squareCounter[1] .is_wysiwyg = "true";
defparam \u0|u2|squareCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N45
cyclonev_lcell_comb \u0|u2|squareCounter[2]~4 (
// Equation(s):
// \u0|u2|squareCounter[2]~4_combout  = ( \u0|u2|squareCounter [2] & ( \u0|u2|squareCounter [1] & ( (\KEY[0]~input_o  & ((!\u0|u1|current_state.SQUARE~q ) # (!\u0|u2|squareCounter [0]))) ) ) ) # ( !\u0|u2|squareCounter [2] & ( \u0|u2|squareCounter [1] & ( 
// (\u0|u1|current_state.SQUARE~q  & (\KEY[0]~input_o  & \u0|u2|squareCounter [0])) ) ) ) # ( \u0|u2|squareCounter [2] & ( !\u0|u2|squareCounter [1] & ( \KEY[0]~input_o  ) ) )

	.dataa(!\u0|u1|current_state.SQUARE~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|u2|squareCounter [0]),
	.datae(!\u0|u2|squareCounter [2]),
	.dataf(!\u0|u2|squareCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|squareCounter[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|squareCounter[2]~4 .extended_lut = "off";
defparam \u0|u2|squareCounter[2]~4 .lut_mask = 64'h00000F0F00050F0A;
defparam \u0|u2|squareCounter[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N47
dffeas \u0|u2|squareCounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|squareCounter[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|squareCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|squareCounter[2] .is_wysiwyg = "true";
defparam \u0|u2|squareCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \u0|u2|squareCounter[4]~1 (
// Equation(s):
// \u0|u2|squareCounter[4]~1_combout  = ( \u0|u2|squareCounter [4] & ( !\u0|u2|Equal0~0_combout  & ( (\KEY[0]~input_o  & ((!\u0|u2|Add0~0_combout ) # ((!\u0|u1|current_state.SQUARE~q ) # (!\u0|u2|squareCounter [3])))) ) ) ) # ( !\u0|u2|squareCounter [4] & ( 
// !\u0|u2|Equal0~0_combout  & ( (\u0|u2|Add0~0_combout  & (\u0|u1|current_state.SQUARE~q  & (\u0|u2|squareCounter [3] & \KEY[0]~input_o ))) ) ) )

	.dataa(!\u0|u2|Add0~0_combout ),
	.datab(!\u0|u1|current_state.SQUARE~q ),
	.datac(!\u0|u2|squareCounter [3]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\u0|u2|squareCounter [4]),
	.dataf(!\u0|u2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|squareCounter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|squareCounter[4]~1 .extended_lut = "off";
defparam \u0|u2|squareCounter[4]~1 .lut_mask = 64'h000100FE00000000;
defparam \u0|u2|squareCounter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \u0|u2|squareCounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|squareCounter[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|squareCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|squareCounter[4] .is_wysiwyg = "true";
defparam \u0|u2|squareCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \u0|u2|Equal0~0 (
// Equation(s):
// \u0|u2|Equal0~0_combout  = ( !\u0|u2|squareCounter [1] & ( (!\u0|u2|squareCounter [3] & (!\u0|u2|squareCounter [0] & (!\u0|u2|squareCounter [2] & \u0|u2|squareCounter [4]))) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u2|squareCounter [2]),
	.datad(!\u0|u2|squareCounter [4]),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Equal0~0 .extended_lut = "off";
defparam \u0|u2|Equal0~0 .lut_mask = 64'h0080008000000000;
defparam \u0|u2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \u0|u1|Selector4~0 (
// Equation(s):
// \u0|u1|Selector4~0_combout  = ( \u0|u1|current_state.SQUARE~q  & ( \u0|u1|Selector5~0_combout  & ( (!\KEY[0]~input_o ) # (!\u0|u2|Equal0~0_combout ) ) ) ) # ( \u0|u1|current_state.SQUARE~q  & ( !\u0|u1|Selector5~0_combout  & ( (!\KEY[0]~input_o ) # 
// ((!\u0|u2|Equal0~0_combout ) # ((\KEY[2]~input_o  & !\KEY[1]~input_o ))) ) ) ) # ( !\u0|u1|current_state.SQUARE~q  & ( !\u0|u1|Selector5~0_combout  & ( (\KEY[2]~input_o  & !\KEY[1]~input_o ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\u0|u2|Equal0~0_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\u0|u1|current_state.SQUARE~q ),
	.dataf(!\u0|u1|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|Selector4~0 .extended_lut = "off";
defparam \u0|u1|Selector4~0 .lut_mask = 64'h3300FBFA0000FAFA;
defparam \u0|u1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N2
dffeas \u0|u1|current_state.SQUARE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u1|current_state.SQUARE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u1|current_state.SQUARE .is_wysiwyg = "true";
defparam \u0|u1|current_state.SQUARE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \u0|u2|squareCounter[0]~3 (
// Equation(s):
// \u0|u2|squareCounter[0]~3_combout  = ( \u0|u2|squareCounter [0] & ( !\u0|u2|Equal0~0_combout  & ( (\KEY[0]~input_o  & !\u0|u1|current_state.SQUARE~q ) ) ) ) # ( !\u0|u2|squareCounter [0] & ( !\u0|u2|Equal0~0_combout  & ( (\KEY[0]~input_o  & 
// \u0|u1|current_state.SQUARE~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|u1|current_state.SQUARE~q ),
	.datad(gnd),
	.datae(!\u0|u2|squareCounter [0]),
	.dataf(!\u0|u2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|squareCounter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|squareCounter[0]~3 .extended_lut = "off";
defparam \u0|u2|squareCounter[0]~3 .lut_mask = 64'h0303303000000000;
defparam \u0|u2|squareCounter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \u0|u2|squareCounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|squareCounter[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|squareCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|squareCounter[0] .is_wysiwyg = "true";
defparam \u0|u2|squareCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \u0|u2|Add0~0 (
// Equation(s):
// \u0|u2|Add0~0_combout  = ( \u0|u2|squareCounter [1] & ( (\u0|u2|squareCounter [0] & \u0|u2|squareCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|squareCounter [0]),
	.datad(!\u0|u2|squareCounter [2]),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add0~0 .extended_lut = "off";
defparam \u0|u2|Add0~0 .lut_mask = 64'h00000000000F000F;
defparam \u0|u2|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \u0|u2|squareCounter[3]~0 (
// Equation(s):
// \u0|u2|squareCounter[3]~0_combout  = ( !\u0|u2|Equal0~0_combout  & ( (\KEY[0]~input_o  & (!\u0|u2|squareCounter [3] $ (((!\u0|u2|Add0~0_combout ) # (!\u0|u1|current_state.SQUARE~q ))))) ) )

	.dataa(!\u0|u2|Add0~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|u1|current_state.SQUARE~q ),
	.datad(!\u0|u2|squareCounter [3]),
	.datae(gnd),
	.dataf(!\u0|u2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|squareCounter[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|squareCounter[3]~0 .extended_lut = "off";
defparam \u0|u2|squareCounter[3]~0 .lut_mask = 64'h0132013200000000;
defparam \u0|u2|squareCounter[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N5
dffeas \u0|u2|squareCounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|squareCounter[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|squareCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|squareCounter[3] .is_wysiwyg = "true";
defparam \u0|u2|squareCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \u0|u1|Selector0~0 (
// Equation(s):
// \u0|u1|Selector0~0_combout  = ( !\u0|u2|squareCounter [2] & ( !\u0|u2|squareCounter [1] & ( (!\u0|u2|squareCounter [3] & (\u0|u2|squareCounter [4] & (\u0|u1|current_state.SQUARE~q  & !\u0|u2|squareCounter [0]))) ) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|squareCounter [4]),
	.datac(!\u0|u1|current_state.SQUARE~q ),
	.datad(!\u0|u2|squareCounter [0]),
	.datae(!\u0|u2|squareCounter [2]),
	.dataf(!\u0|u2|squareCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|Selector0~0 .extended_lut = "off";
defparam \u0|u1|Selector0~0 .lut_mask = 64'h0200000000000000;
defparam \u0|u1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \u0|u1|current_state~12 (
// Equation(s):
// \u0|u1|current_state~12_combout  = ( !\u0|u1|Selector0~0_combout  & ( \u0|u1|current_state.BLACKSCREEN~q  & ( (\u0|u1|current_state~11_combout  & ((!\u0|u2|Equal1~1_combout ) # ((!\u0|u2|Equal1~2_combout ) # (!\u0|u2|Equal1~0_combout )))) ) ) ) # ( 
// !\u0|u1|Selector0~0_combout  & ( !\u0|u1|current_state.BLACKSCREEN~q  & ( \u0|u1|current_state~11_combout  ) ) )

	.dataa(!\u0|u1|current_state~11_combout ),
	.datab(!\u0|u2|Equal1~1_combout ),
	.datac(!\u0|u2|Equal1~2_combout ),
	.datad(!\u0|u2|Equal1~0_combout ),
	.datae(!\u0|u1|Selector0~0_combout ),
	.dataf(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|current_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|current_state~12 .extended_lut = "off";
defparam \u0|u1|current_state~12 .lut_mask = 64'h5555000055540000;
defparam \u0|u1|current_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \u0|u1|current_state.LOAD_X (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u1|current_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u1|current_state.LOAD_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u1|current_state.LOAD_X .is_wysiwyg = "true";
defparam \u0|u1|current_state.LOAD_X .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N9
cyclonev_lcell_comb \u0|u2|x_reg[6]~1 (
// Equation(s):
// \u0|u2|x_reg[6]~1_combout  = ( \u0|u1|current_state.LOAD_X~q  & ( !\KEY[0]~input_o  ) ) # ( !\u0|u1|current_state.LOAD_X~q  )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u1|current_state.LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg[6]~1 .extended_lut = "off";
defparam \u0|u2|x_reg[6]~1 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \u0|u2|x_reg[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N26
dffeas \u0|u2|x_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|u2|x_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[5] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N21
cyclonev_lcell_comb \u0|u2|x_reg~3 (
// Equation(s):
// \u0|u2|x_reg~3_combout  = ( \SW[4]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~3 .extended_lut = "off";
defparam \u0|u2|x_reg~3 .lut_mask = 64'h0000000055555555;
defparam \u0|u2|x_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N56
dffeas \u0|u2|x_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|u2|x_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[4] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N18
cyclonev_lcell_comb \u0|u2|x_reg~4 (
// Equation(s):
// \u0|u2|x_reg~4_combout  = (\KEY[0]~input_o  & \SW[3]~input_o )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~4 .extended_lut = "off";
defparam \u0|u2|x_reg~4 .lut_mask = 64'h0055005500550055;
defparam \u0|u2|x_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N41
dffeas \u0|u2|x_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|u2|x_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[3] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N33
cyclonev_lcell_comb \u0|u2|x_reg~5 (
// Equation(s):
// \u0|u2|x_reg~5_combout  = ( \SW[2]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~5 .extended_lut = "off";
defparam \u0|u2|x_reg~5 .lut_mask = 64'h0000555500005555;
defparam \u0|u2|x_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N35
dffeas \u0|u2|x_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[2] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N36
cyclonev_lcell_comb \u0|u2|x_reg~6 (
// Equation(s):
// \u0|u2|x_reg~6_combout  = ( \SW[1]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~6 .extended_lut = "off";
defparam \u0|u2|x_reg~6 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|u2|x_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N38
dffeas \u0|u2|x_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[1] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N6
cyclonev_lcell_comb \u0|u2|x_reg~7 (
// Equation(s):
// \u0|u2|x_reg~7_combout  = ( \SW[0]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~7 .extended_lut = "off";
defparam \u0|u2|x_reg~7 .lut_mask = 64'h0000000055555555;
defparam \u0|u2|x_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N8
dffeas \u0|u2|x_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[0] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N0
cyclonev_lcell_comb \u0|u2|Add2~13 (
// Equation(s):
// \u0|u2|Add2~13_sumout  = SUM(( \u0|u2|x_reg [0] ) + ( VCC ) + ( !VCC ))
// \u0|u2|Add2~14  = CARRY(( \u0|u2|x_reg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|u2|x_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~13_sumout ),
	.cout(\u0|u2|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~13 .extended_lut = "off";
defparam \u0|u2|Add2~13 .lut_mask = 64'h0000000000003333;
defparam \u0|u2|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N3
cyclonev_lcell_comb \u0|u2|Add2~17 (
// Equation(s):
// \u0|u2|Add2~17_sumout  = SUM(( \u0|u2|x_reg [1] ) + ( GND ) + ( \u0|u2|Add2~14  ))
// \u0|u2|Add2~18  = CARRY(( \u0|u2|x_reg [1] ) + ( GND ) + ( \u0|u2|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~17_sumout ),
	.cout(\u0|u2|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~17 .extended_lut = "off";
defparam \u0|u2|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N6
cyclonev_lcell_comb \u0|u2|Add2~21 (
// Equation(s):
// \u0|u2|Add2~21_sumout  = SUM(( \u0|u2|x_reg [2] ) + ( GND ) + ( \u0|u2|Add2~18  ))
// \u0|u2|Add2~22  = CARRY(( \u0|u2|x_reg [2] ) + ( GND ) + ( \u0|u2|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~21_sumout ),
	.cout(\u0|u2|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~21 .extended_lut = "off";
defparam \u0|u2|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N9
cyclonev_lcell_comb \u0|u2|Add2~25 (
// Equation(s):
// \u0|u2|Add2~25_sumout  = SUM(( \u0|u2|x_reg [3] ) + ( GND ) + ( \u0|u2|Add2~22  ))
// \u0|u2|Add2~26  = CARRY(( \u0|u2|x_reg [3] ) + ( GND ) + ( \u0|u2|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~25_sumout ),
	.cout(\u0|u2|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~25 .extended_lut = "off";
defparam \u0|u2|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N12
cyclonev_lcell_comb \u0|u2|Add2~29 (
// Equation(s):
// \u0|u2|Add2~29_sumout  = SUM(( \u0|u2|x_reg [4] ) + ( GND ) + ( \u0|u2|Add2~26  ))
// \u0|u2|Add2~30  = CARRY(( \u0|u2|x_reg [4] ) + ( GND ) + ( \u0|u2|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~29_sumout ),
	.cout(\u0|u2|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~29 .extended_lut = "off";
defparam \u0|u2|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N15
cyclonev_lcell_comb \u0|u2|Add2~9 (
// Equation(s):
// \u0|u2|Add2~9_sumout  = SUM(( \u0|u2|x_reg [5] ) + ( GND ) + ( \u0|u2|Add2~30  ))
// \u0|u2|Add2~10  = CARRY(( \u0|u2|x_reg [5] ) + ( GND ) + ( \u0|u2|Add2~30  ))

	.dataa(!\u0|u2|x_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~9_sumout ),
	.cout(\u0|u2|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~9 .extended_lut = "off";
defparam \u0|u2|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N21
cyclonev_lcell_comb \u0|u2|xy~5 (
// Equation(s):
// \u0|u2|xy~5_combout  = ( !\u0|u2|squareCounter [4] & ( (!\u0|u2|squareCounter [3] & (\u0|u2|squareCounter [2] & (!\u0|u1|current_state.BLACKSCREEN~q  & \KEY[0]~input_o ))) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|squareCounter [2]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~5 .extended_lut = "off";
defparam \u0|u2|xy~5 .lut_mask = 64'h0020002000000000;
defparam \u0|u2|xy~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N57
cyclonev_lcell_comb \u0|u2|xy~11 (
// Equation(s):
// \u0|u2|xy~11_combout  = ( \KEY[0]~input_o  & ( \u0|u2|x_reg [5] & ( (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [2] & !\u0|u2|squareCounter [3]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u2|squareCounter [2]),
	.datad(!\u0|u2|squareCounter [3]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~11 .extended_lut = "off";
defparam \u0|u2|xy~11 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N0
cyclonev_lcell_comb \u0|u2|xy~4 (
// Equation(s):
// \u0|u2|xy~4_combout  = ( \KEY[0]~input_o  & ( (\u0|u2|squareCounter [3] & (\u0|u2|squareCounter [2] & (!\u0|u2|squareCounter [4] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|squareCounter [2]),
	.datac(!\u0|u2|squareCounter [4]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~4 .extended_lut = "off";
defparam \u0|u2|xy~4 .lut_mask = 64'h0000000010001000;
defparam \u0|u2|xy~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N30
cyclonev_lcell_comb \u0|u2|Add6~13 (
// Equation(s):
// \u0|u2|Add6~13_sumout  = SUM(( \u0|u2|x_reg [0] ) + ( VCC ) + ( !VCC ))
// \u0|u2|Add6~14  = CARRY(( \u0|u2|x_reg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|u2|x_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~13_sumout ),
	.cout(\u0|u2|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~13 .extended_lut = "off";
defparam \u0|u2|Add6~13 .lut_mask = 64'h0000000000003333;
defparam \u0|u2|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N33
cyclonev_lcell_comb \u0|u2|Add6~17 (
// Equation(s):
// \u0|u2|Add6~17_sumout  = SUM(( \u0|u2|x_reg [1] ) + ( VCC ) + ( \u0|u2|Add6~14  ))
// \u0|u2|Add6~18  = CARRY(( \u0|u2|x_reg [1] ) + ( VCC ) + ( \u0|u2|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~17_sumout ),
	.cout(\u0|u2|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~17 .extended_lut = "off";
defparam \u0|u2|Add6~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|u2|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N36
cyclonev_lcell_comb \u0|u2|Add6~21 (
// Equation(s):
// \u0|u2|Add6~21_sumout  = SUM(( \u0|u2|x_reg [2] ) + ( GND ) + ( \u0|u2|Add6~18  ))
// \u0|u2|Add6~22  = CARRY(( \u0|u2|x_reg [2] ) + ( GND ) + ( \u0|u2|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~21_sumout ),
	.cout(\u0|u2|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~21 .extended_lut = "off";
defparam \u0|u2|Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N39
cyclonev_lcell_comb \u0|u2|Add6~25 (
// Equation(s):
// \u0|u2|Add6~25_sumout  = SUM(( \u0|u2|x_reg [3] ) + ( GND ) + ( \u0|u2|Add6~22  ))
// \u0|u2|Add6~26  = CARRY(( \u0|u2|x_reg [3] ) + ( GND ) + ( \u0|u2|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|u2|x_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~25_sumout ),
	.cout(\u0|u2|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~25 .extended_lut = "off";
defparam \u0|u2|Add6~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|u2|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N42
cyclonev_lcell_comb \u0|u2|Add6~29 (
// Equation(s):
// \u0|u2|Add6~29_sumout  = SUM(( \u0|u2|x_reg [4] ) + ( GND ) + ( \u0|u2|Add6~26  ))
// \u0|u2|Add6~30  = CARRY(( \u0|u2|x_reg [4] ) + ( GND ) + ( \u0|u2|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~29_sumout ),
	.cout(\u0|u2|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~29 .extended_lut = "off";
defparam \u0|u2|Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N45
cyclonev_lcell_comb \u0|u2|Add6~9 (
// Equation(s):
// \u0|u2|Add6~9_sumout  = SUM(( \u0|u2|x_reg [5] ) + ( GND ) + ( \u0|u2|Add6~30  ))
// \u0|u2|Add6~10  = CARRY(( \u0|u2|x_reg [5] ) + ( GND ) + ( \u0|u2|Add6~30  ))

	.dataa(!\u0|u2|x_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~9_sumout ),
	.cout(\u0|u2|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~9 .extended_lut = "off";
defparam \u0|u2|Add6~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N3
cyclonev_lcell_comb \u0|u2|xy[13]~13 (
// Equation(s):
// \u0|u2|xy[13]~13_combout  = (\u0|u2|squareCounter [3] & (!\u0|u2|squareCounter [2] & !\u0|u1|current_state.BLACKSCREEN~q ))

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|squareCounter [2]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[13]~13 .extended_lut = "off";
defparam \u0|u2|xy[13]~13 .lut_mask = 64'h4040404040404040;
defparam \u0|u2|xy[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \u0|u2|xy[13]~14 (
// Equation(s):
// \u0|u2|xy[13]~14_combout  = ( \u0|u2|squareCounter [2] & ( !\u0|u1|current_state.BLACKSCREEN~q  ) ) # ( !\u0|u2|squareCounter [2] & ( (!\u0|u2|squareCounter [3] & !\u0|u1|current_state.BLACKSCREEN~q ) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[13]~14 .extended_lut = "off";
defparam \u0|u2|xy[13]~14 .lut_mask = 64'hAA00AA00FF00FF00;
defparam \u0|u2|xy[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \u0|u2|xy[13]~12 (
// Equation(s):
// \u0|u2|xy[13]~12_combout  = ( \u0|u2|squareCounter [4] & ( !\u0|u1|current_state.BLACKSCREEN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[13]~12 .extended_lut = "off";
defparam \u0|u2|xy[13]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|u2|xy[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N24
cyclonev_lcell_comb \u0|u2|Add3~1 (
// Equation(s):
// \u0|u2|Add3~1_combout  = ( \u0|u2|x_reg [3] & ( !\u0|u2|x_reg [5] $ (((!\u0|u2|x_reg [2]) # ((!\u0|u2|x_reg [1]) # (!\u0|u2|x_reg [4])))) ) ) # ( !\u0|u2|x_reg [3] & ( \u0|u2|x_reg [5] ) )

	.dataa(!\u0|u2|x_reg [2]),
	.datab(!\u0|u2|x_reg [1]),
	.datac(!\u0|u2|x_reg [4]),
	.datad(!\u0|u2|x_reg [5]),
	.datae(gnd),
	.dataf(!\u0|u2|x_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add3~1 .extended_lut = "off";
defparam \u0|u2|Add3~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \u0|u2|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N21
cyclonev_lcell_comb \u0|u2|xy~15 (
// Equation(s):
// \u0|u2|xy~15_combout  = ( \u0|u2|blackscreenCounter [12] & ( \u0|u2|Add3~1_combout  & ( (!\u0|u2|xy[13]~14_combout  & (!\u0|u2|xy[13]~12_combout  & \KEY[0]~input_o )) ) ) ) # ( !\u0|u2|blackscreenCounter [12] & ( \u0|u2|Add3~1_combout  & ( 
// (\u0|u2|xy[13]~13_combout  & (!\u0|u2|xy[13]~14_combout  & (!\u0|u2|xy[13]~12_combout  & \KEY[0]~input_o ))) ) ) ) # ( \u0|u2|blackscreenCounter [12] & ( !\u0|u2|Add3~1_combout  & ( (!\u0|u2|xy[13]~13_combout  & (!\u0|u2|xy[13]~14_combout  & 
// (!\u0|u2|xy[13]~12_combout  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\u0|u2|xy[13]~13_combout ),
	.datab(!\u0|u2|xy[13]~14_combout ),
	.datac(!\u0|u2|xy[13]~12_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\u0|u2|blackscreenCounter [12]),
	.dataf(!\u0|u2|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~15 .extended_lut = "off";
defparam \u0|u2|xy~15 .lut_mask = 64'h00000080004000C0;
defparam \u0|u2|xy~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \u0|u2|xy~16 (
// Equation(s):
// \u0|u2|xy~16_combout  = ( \u0|u2|Add6~9_sumout  & ( \u0|u2|xy~15_combout  ) ) # ( !\u0|u2|Add6~9_sumout  & ( \u0|u2|xy~15_combout  ) ) # ( \u0|u2|Add6~9_sumout  & ( !\u0|u2|xy~15_combout  & ( (((\u0|u2|Add2~9_sumout  & \u0|u2|xy~5_combout )) # 
// (\u0|u2|xy~4_combout )) # (\u0|u2|xy~11_combout ) ) ) ) # ( !\u0|u2|Add6~9_sumout  & ( !\u0|u2|xy~15_combout  & ( ((\u0|u2|Add2~9_sumout  & \u0|u2|xy~5_combout )) # (\u0|u2|xy~11_combout ) ) ) )

	.dataa(!\u0|u2|Add2~9_sumout ),
	.datab(!\u0|u2|xy~5_combout ),
	.datac(!\u0|u2|xy~11_combout ),
	.datad(!\u0|u2|xy~4_combout ),
	.datae(!\u0|u2|Add6~9_sumout ),
	.dataf(!\u0|u2|xy~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~16 .extended_lut = "off";
defparam \u0|u2|xy~16 .lut_mask = 64'h1F1F1FFFFFFFFFFF;
defparam \u0|u2|xy~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N38
dffeas \u0|u2|xy[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[12] .is_wysiwyg = "true";
defparam \u0|u2|xy[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N45
cyclonev_lcell_comb \u0|u2|x_reg~0 (
// Equation(s):
// \u0|u2|x_reg~0_combout  = ( \KEY[0]~input_o  & ( \SW[6]~input_o  ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|x_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|x_reg~0 .extended_lut = "off";
defparam \u0|u2|x_reg~0 .lut_mask = 64'h0000555500005555;
defparam \u0|u2|x_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N20
dffeas \u0|u2|x_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|u2|x_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|u2|x_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|x_reg[6] .is_wysiwyg = "true";
defparam \u0|u2|x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N18
cyclonev_lcell_comb \u0|u2|Add2~5 (
// Equation(s):
// \u0|u2|Add2~5_sumout  = SUM(( \u0|u2|x_reg [6] ) + ( GND ) + ( \u0|u2|Add2~10  ))
// \u0|u2|Add2~6  = CARRY(( \u0|u2|x_reg [6] ) + ( GND ) + ( \u0|u2|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|u2|x_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~5_sumout ),
	.cout(\u0|u2|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~5 .extended_lut = "off";
defparam \u0|u2|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|u2|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N48
cyclonev_lcell_comb \u0|u2|Add6~5 (
// Equation(s):
// \u0|u2|Add6~5_sumout  = SUM(( \u0|u2|x_reg [6] ) + ( GND ) + ( \u0|u2|Add6~10  ))
// \u0|u2|Add6~6  = CARRY(( \u0|u2|x_reg [6] ) + ( GND ) + ( \u0|u2|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|x_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~5_sumout ),
	.cout(\u0|u2|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~5 .extended_lut = "off";
defparam \u0|u2|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N27
cyclonev_lcell_comb \u0|u2|Add3~0 (
// Equation(s):
// \u0|u2|Add3~0_combout  = ( \u0|u2|x_reg [5] & ( (\u0|u2|x_reg [2] & (\u0|u2|x_reg [1] & (\u0|u2|x_reg [3] & \u0|u2|x_reg [4]))) ) )

	.dataa(!\u0|u2|x_reg [2]),
	.datab(!\u0|u2|x_reg [1]),
	.datac(!\u0|u2|x_reg [3]),
	.datad(!\u0|u2|x_reg [4]),
	.datae(gnd),
	.dataf(!\u0|u2|x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add3~0 .extended_lut = "off";
defparam \u0|u2|Add3~0 .lut_mask = 64'h0000000000010001;
defparam \u0|u2|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N39
cyclonev_lcell_comb \u0|u2|xy~8 (
// Equation(s):
// \u0|u2|xy~8_combout  = ( \u0|u2|squareCounter [3] & ( (!\u0|u2|squareCounter [4] & (\KEY[0]~input_o  & (!\u0|u2|squareCounter [2] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|u2|squareCounter [2]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~8 .extended_lut = "off";
defparam \u0|u2|xy~8 .lut_mask = 64'h0000000020002000;
defparam \u0|u2|xy~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \u0|u2|xy~6 (
// Equation(s):
// \u0|u2|xy~6_combout  = ( !\u0|u2|squareCounter [2] & ( (!\u0|u2|squareCounter [4] & (\KEY[0]~input_o  & (!\u0|u2|squareCounter [3] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|u2|squareCounter [3]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~6 .extended_lut = "off";
defparam \u0|u2|xy~6 .lut_mask = 64'h2000200000000000;
defparam \u0|u2|xy~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N45
cyclonev_lcell_comb \u0|u2|xy~7 (
// Equation(s):
// \u0|u2|xy~7_combout  = ( \KEY[0]~input_o  & ( (\u0|u1|current_state.BLACKSCREEN~q  & \u0|u2|blackscreenCounter [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|blackscreenCounter [13]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~7 .extended_lut = "off";
defparam \u0|u2|xy~7 .lut_mask = 64'h00000000000F000F;
defparam \u0|u2|xy~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N42
cyclonev_lcell_comb \u0|u2|xy~9 (
// Equation(s):
// \u0|u2|xy~9_combout  = ( \u0|u2|x_reg [6] & ( (!\u0|u2|xy~6_combout  & (!\u0|u2|xy~7_combout  & ((!\u0|u2|xy~8_combout ) # (\u0|u2|Add3~0_combout )))) ) ) # ( !\u0|u2|x_reg [6] & ( (!\u0|u2|xy~7_combout  & ((!\u0|u2|Add3~0_combout ) # 
// (!\u0|u2|xy~8_combout ))) ) )

	.dataa(!\u0|u2|Add3~0_combout ),
	.datab(!\u0|u2|xy~8_combout ),
	.datac(!\u0|u2|xy~6_combout ),
	.datad(!\u0|u2|xy~7_combout ),
	.datae(gnd),
	.dataf(!\u0|u2|x_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~9 .extended_lut = "off";
defparam \u0|u2|xy~9 .lut_mask = 64'hEE00EE00D000D000;
defparam \u0|u2|xy~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \u0|u2|xy~10 (
// Equation(s):
// \u0|u2|xy~10_combout  = ( \u0|u2|xy~5_combout  & ( \u0|u2|xy~9_combout  & ( ((\u0|u2|Add6~5_sumout  & \u0|u2|xy~4_combout )) # (\u0|u2|Add2~5_sumout ) ) ) ) # ( !\u0|u2|xy~5_combout  & ( \u0|u2|xy~9_combout  & ( (\u0|u2|Add6~5_sumout  & 
// \u0|u2|xy~4_combout ) ) ) ) # ( \u0|u2|xy~5_combout  & ( !\u0|u2|xy~9_combout  ) ) # ( !\u0|u2|xy~5_combout  & ( !\u0|u2|xy~9_combout  ) )

	.dataa(gnd),
	.datab(!\u0|u2|Add2~5_sumout ),
	.datac(!\u0|u2|Add6~5_sumout ),
	.datad(!\u0|u2|xy~4_combout ),
	.datae(!\u0|u2|xy~5_combout ),
	.dataf(!\u0|u2|xy~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~10 .extended_lut = "off";
defparam \u0|u2|xy~10 .lut_mask = 64'hFFFFFFFF000F333F;
defparam \u0|u2|xy~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \u0|u2|xy[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[13] .is_wysiwyg = "true";
defparam \u0|u2|xy[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N51
cyclonev_lcell_comb \u0|u2|Add6~1 (
// Equation(s):
// \u0|u2|Add6~1_sumout  = SUM(( GND ) + ( GND ) + ( \u0|u2|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add6~1 .extended_lut = "off";
defparam \u0|u2|Add6~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|u2|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N21
cyclonev_lcell_comb \u0|u2|Add2~1 (
// Equation(s):
// \u0|u2|Add2~1_sumout  = SUM(( GND ) + ( GND ) + ( \u0|u2|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add2~1 .extended_lut = "off";
defparam \u0|u2|Add2~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|u2|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N51
cyclonev_lcell_comb \u0|u2|xy~1 (
// Equation(s):
// \u0|u2|xy~1_combout  = ( \u0|u2|squareCounter [3] & ( !\u0|u2|squareCounter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|squareCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~1 .extended_lut = "off";
defparam \u0|u2|xy~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|u2|xy~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N54
cyclonev_lcell_comb \u0|u2|xy~2 (
// Equation(s):
// \u0|u2|xy~2_combout  = ( \u0|u2|Add3~0_combout  & ( \u0|u2|squareCounter [4] & ( (\u0|u2|blackscreenCounter [14] & \u0|u1|current_state.BLACKSCREEN~q ) ) ) ) # ( !\u0|u2|Add3~0_combout  & ( \u0|u2|squareCounter [4] & ( (\u0|u2|blackscreenCounter [14] & 
// \u0|u1|current_state.BLACKSCREEN~q ) ) ) ) # ( \u0|u2|Add3~0_combout  & ( !\u0|u2|squareCounter [4] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (((\u0|u2|x_reg [6] & \u0|u2|xy~1_combout )))) # (\u0|u1|current_state.BLACKSCREEN~q  & 
// (\u0|u2|blackscreenCounter [14])) ) ) ) # ( !\u0|u2|Add3~0_combout  & ( !\u0|u2|squareCounter [4] & ( (\u0|u2|blackscreenCounter [14] & \u0|u1|current_state.BLACKSCREEN~q ) ) ) )

	.dataa(!\u0|u2|blackscreenCounter [14]),
	.datab(!\u0|u2|x_reg [6]),
	.datac(!\u0|u2|xy~1_combout ),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(!\u0|u2|Add3~0_combout ),
	.dataf(!\u0|u2|squareCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~2 .extended_lut = "off";
defparam \u0|u2|xy~2 .lut_mask = 64'h0055035500550055;
defparam \u0|u2|xy~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N30
cyclonev_lcell_comb \u0|u2|xy~0 (
// Equation(s):
// \u0|u2|xy~0_combout  = ( \u0|u2|squareCounter [2] & ( (!\u0|u2|squareCounter [4] & !\u0|u1|current_state.BLACKSCREEN~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|squareCounter [4]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~0 .extended_lut = "off";
defparam \u0|u2|xy~0 .lut_mask = 64'h00000000F000F000;
defparam \u0|u2|xy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N33
cyclonev_lcell_comb \u0|u2|xy~3 (
// Equation(s):
// \u0|u2|xy~3_combout  = ( \u0|u2|xy~0_combout  & ( ((!\u0|u2|squareCounter [3] & ((\u0|u2|Add2~1_sumout ))) # (\u0|u2|squareCounter [3] & (\u0|u2|Add6~1_sumout ))) # (\u0|u2|xy~2_combout ) ) ) # ( !\u0|u2|xy~0_combout  & ( \u0|u2|xy~2_combout  ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|Add6~1_sumout ),
	.datac(!\u0|u2|Add2~1_sumout ),
	.datad(!\u0|u2|xy~2_combout ),
	.datae(gnd),
	.dataf(!\u0|u2|xy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~3 .extended_lut = "off";
defparam \u0|u2|xy~3 .lut_mask = 64'h00FF00FF1BFF1BFF;
defparam \u0|u2|xy~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N35
dffeas \u0|u2|xy[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[14] .is_wysiwyg = "true";
defparam \u0|u2|xy[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \u0|u2|xy~18 (
// Equation(s):
// \u0|u2|xy~18_combout  = ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [4] & (\u0|u2|squareCounter [0] & (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u2|squareCounter [1]))) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~18 .extended_lut = "off";
defparam \u0|u2|xy~18 .lut_mask = 64'h0000000020002000;
defparam \u0|u2|xy~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \u0|u2|xy~21 (
// Equation(s):
// \u0|u2|xy~21_combout  = ( \KEY[0]~input_o  & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [0] & (!\u0|u2|squareCounter [4] & \u0|u2|squareCounter [1]))) ) )

	.dataa(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u2|squareCounter [4]),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~21 .extended_lut = "off";
defparam \u0|u2|xy~21 .lut_mask = 64'h0000000000800080;
defparam \u0|u2|xy~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N51
cyclonev_lcell_comb \u0|u2|y_reg[3]~0 (
// Equation(s):
// \u0|u2|y_reg[3]~0_combout  = ( \KEY[0]~input_o  & ( \u0|u1|current_state.LOAD_Y~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u1|current_state.LOAD_Y~q ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|y_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|y_reg[3]~0 .extended_lut = "off";
defparam \u0|u2|y_reg[3]~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \u0|u2|y_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N47
dffeas \u0|u2|y_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[6] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \u0|u2|xy~20 (
// Equation(s):
// \u0|u2|xy~20_combout  = ( \u0|u2|blackscreenCounter [6] & ( (\u0|u1|current_state.BLACKSCREEN~q  & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u0|u2|blackscreenCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~20 .extended_lut = "off";
defparam \u0|u2|xy~20 .lut_mask = 64'h00000000000F000F;
defparam \u0|u2|xy~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N23
dffeas \u0|u2|y_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[4] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N20
dffeas \u0|u2|y_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[3] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N2
dffeas \u0|u2|y_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|x_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[5] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N54
cyclonev_lcell_comb \u0|u2|y_reg~1 (
// Equation(s):
// \u0|u2|y_reg~1_combout  = ( \KEY[0]~input_o  & ( \SW[2]~input_o  & ( (!\SW[6]~input_o ) # ((!\SW[5]~input_o ) # ((!\SW[4]~input_o ) # (!\SW[3]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|y_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|y_reg~1 .extended_lut = "off";
defparam \u0|u2|y_reg~1 .lut_mask = 64'h000000000000FFFE;
defparam \u0|u2|y_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N56
dffeas \u0|u2|y_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|y_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[2] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N57
cyclonev_lcell_comb \u0|u2|y_reg~2 (
// Equation(s):
// \u0|u2|y_reg~2_combout  = ( \KEY[0]~input_o  & ( \SW[1]~input_o  & ( (!\SW[6]~input_o ) # ((!\SW[5]~input_o ) # ((!\SW[3]~input_o ) # (!\SW[4]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|y_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|y_reg~2 .extended_lut = "off";
defparam \u0|u2|y_reg~2 .lut_mask = 64'h000000000000FFFE;
defparam \u0|u2|y_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N59
dffeas \u0|u2|y_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|y_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[1] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \u0|u2|Add5~0 (
// Equation(s):
// \u0|u2|Add5~0_combout  = ( \u0|u2|y_reg [1] & ( (\u0|u2|y_reg [4] & (\u0|u2|y_reg [3] & (\u0|u2|y_reg [5] & \u0|u2|y_reg [2]))) ) )

	.dataa(!\u0|u2|y_reg [4]),
	.datab(!\u0|u2|y_reg [3]),
	.datac(!\u0|u2|y_reg [5]),
	.datad(!\u0|u2|y_reg [2]),
	.datae(gnd),
	.dataf(!\u0|u2|y_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add5~0 .extended_lut = "off";
defparam \u0|u2|Add5~0 .lut_mask = 64'h0000000000010001;
defparam \u0|u2|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \u0|u2|xy~19 (
// Equation(s):
// \u0|u2|xy~19_combout  = ( !\u0|u2|squareCounter [0] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (\KEY[0]~input_o  & (!\u0|u2|squareCounter [4] & !\u0|u2|squareCounter [1]))) ) )

	.dataa(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|u2|squareCounter [4]),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~19 .extended_lut = "off";
defparam \u0|u2|xy~19 .lut_mask = 64'h2000200000000000;
defparam \u0|u2|xy~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \u0|u2|xy~22 (
// Equation(s):
// \u0|u2|xy~22_combout  = ( \u0|u2|xy~19_combout  & ( (!\u0|u2|y_reg [6] & (!\u0|u2|xy~20_combout  & ((!\u0|u2|xy~21_combout ) # (!\u0|u2|Add5~0_combout )))) ) ) # ( !\u0|u2|xy~19_combout  & ( (!\u0|u2|xy~20_combout  & ((!\u0|u2|xy~21_combout ) # 
// (!\u0|u2|y_reg [6] $ (\u0|u2|Add5~0_combout )))) ) )

	.dataa(!\u0|u2|xy~21_combout ),
	.datab(!\u0|u2|y_reg [6]),
	.datac(!\u0|u2|xy~20_combout ),
	.datad(!\u0|u2|Add5~0_combout ),
	.datae(gnd),
	.dataf(!\u0|u2|xy~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~22 .extended_lut = "off";
defparam \u0|u2|xy~22 .lut_mask = 64'hE0B0E0B0C080C080;
defparam \u0|u2|xy~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N24
cyclonev_lcell_comb \u0|u2|y_reg~3 (
// Equation(s):
// \u0|u2|y_reg~3_combout  = ( \KEY[0]~input_o  & ( \SW[0]~input_o  & ( (!\SW[6]~input_o ) # ((!\SW[3]~input_o ) # ((!\SW[4]~input_o ) # (!\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|y_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|y_reg~3 .extended_lut = "off";
defparam \u0|u2|y_reg~3 .lut_mask = 64'h000000000000FFFE;
defparam \u0|u2|y_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N26
dffeas \u0|u2|y_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|y_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|u2|y_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|y_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|y_reg[0] .is_wysiwyg = "true";
defparam \u0|u2|y_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \u0|u2|Add7~21 (
// Equation(s):
// \u0|u2|Add7~21_sumout  = SUM(( \u0|u2|y_reg [0] ) + ( VCC ) + ( !VCC ))
// \u0|u2|Add7~22  = CARRY(( \u0|u2|y_reg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~21_sumout ),
	.cout(\u0|u2|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~21 .extended_lut = "off";
defparam \u0|u2|Add7~21 .lut_mask = 64'h0000000000000F0F;
defparam \u0|u2|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \u0|u2|Add7~25 (
// Equation(s):
// \u0|u2|Add7~25_sumout  = SUM(( \u0|u2|y_reg [1] ) + ( VCC ) + ( \u0|u2|Add7~22  ))
// \u0|u2|Add7~26  = CARRY(( \u0|u2|y_reg [1] ) + ( VCC ) + ( \u0|u2|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~25_sumout ),
	.cout(\u0|u2|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~25 .extended_lut = "off";
defparam \u0|u2|Add7~25 .lut_mask = 64'h0000000000000F0F;
defparam \u0|u2|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \u0|u2|Add7~17 (
// Equation(s):
// \u0|u2|Add7~17_sumout  = SUM(( \u0|u2|y_reg [2] ) + ( GND ) + ( \u0|u2|Add7~26  ))
// \u0|u2|Add7~18  = CARRY(( \u0|u2|y_reg [2] ) + ( GND ) + ( \u0|u2|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~17_sumout ),
	.cout(\u0|u2|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~17 .extended_lut = "off";
defparam \u0|u2|Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \u0|u2|Add7~13 (
// Equation(s):
// \u0|u2|Add7~13_sumout  = SUM(( \u0|u2|y_reg [3] ) + ( GND ) + ( \u0|u2|Add7~18  ))
// \u0|u2|Add7~14  = CARRY(( \u0|u2|y_reg [3] ) + ( GND ) + ( \u0|u2|Add7~18  ))

	.dataa(!\u0|u2|y_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~13_sumout ),
	.cout(\u0|u2|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~13 .extended_lut = "off";
defparam \u0|u2|Add7~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|u2|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \u0|u2|Add7~9 (
// Equation(s):
// \u0|u2|Add7~9_sumout  = SUM(( \u0|u2|y_reg [4] ) + ( GND ) + ( \u0|u2|Add7~14  ))
// \u0|u2|Add7~10  = CARRY(( \u0|u2|y_reg [4] ) + ( GND ) + ( \u0|u2|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~9_sumout ),
	.cout(\u0|u2|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~9 .extended_lut = "off";
defparam \u0|u2|Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \u0|u2|Add7~5 (
// Equation(s):
// \u0|u2|Add7~5_sumout  = SUM(( \u0|u2|y_reg [5] ) + ( GND ) + ( \u0|u2|Add7~10  ))
// \u0|u2|Add7~6  = CARRY(( \u0|u2|y_reg [5] ) + ( GND ) + ( \u0|u2|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~5_sumout ),
	.cout(\u0|u2|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~5 .extended_lut = "off";
defparam \u0|u2|Add7~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \u0|u2|Add7~1 (
// Equation(s):
// \u0|u2|Add7~1_sumout  = SUM(( \u0|u2|y_reg [6] ) + ( GND ) + ( \u0|u2|Add7~6  ))

	.dataa(gnd),
	.datab(!\u0|u2|y_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add7~1 .extended_lut = "off";
defparam \u0|u2|Add7~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|u2|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \u0|u2|Add4~21 (
// Equation(s):
// \u0|u2|Add4~21_sumout  = SUM(( \u0|u2|y_reg [0] ) + ( VCC ) + ( !VCC ))
// \u0|u2|Add4~22  = CARRY(( \u0|u2|y_reg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~21_sumout ),
	.cout(\u0|u2|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~21 .extended_lut = "off";
defparam \u0|u2|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \u0|u2|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \u0|u2|Add4~25 (
// Equation(s):
// \u0|u2|Add4~25_sumout  = SUM(( \u0|u2|y_reg [1] ) + ( GND ) + ( \u0|u2|Add4~22  ))
// \u0|u2|Add4~26  = CARRY(( \u0|u2|y_reg [1] ) + ( GND ) + ( \u0|u2|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~25_sumout ),
	.cout(\u0|u2|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~25 .extended_lut = "off";
defparam \u0|u2|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \u0|u2|Add4~17 (
// Equation(s):
// \u0|u2|Add4~17_sumout  = SUM(( \u0|u2|y_reg [2] ) + ( GND ) + ( \u0|u2|Add4~26  ))
// \u0|u2|Add4~18  = CARRY(( \u0|u2|y_reg [2] ) + ( GND ) + ( \u0|u2|Add4~26  ))

	.dataa(gnd),
	.datab(!\u0|u2|y_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~17_sumout ),
	.cout(\u0|u2|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~17 .extended_lut = "off";
defparam \u0|u2|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|u2|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \u0|u2|Add4~13 (
// Equation(s):
// \u0|u2|Add4~13_sumout  = SUM(( \u0|u2|y_reg [3] ) + ( GND ) + ( \u0|u2|Add4~18  ))
// \u0|u2|Add4~14  = CARRY(( \u0|u2|y_reg [3] ) + ( GND ) + ( \u0|u2|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~13_sumout ),
	.cout(\u0|u2|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~13 .extended_lut = "off";
defparam \u0|u2|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \u0|u2|Add4~9 (
// Equation(s):
// \u0|u2|Add4~9_sumout  = SUM(( \u0|u2|y_reg [4] ) + ( GND ) + ( \u0|u2|Add4~14  ))
// \u0|u2|Add4~10  = CARRY(( \u0|u2|y_reg [4] ) + ( GND ) + ( \u0|u2|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~9_sumout ),
	.cout(\u0|u2|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~9 .extended_lut = "off";
defparam \u0|u2|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \u0|u2|Add4~5 (
// Equation(s):
// \u0|u2|Add4~5_sumout  = SUM(( \u0|u2|y_reg [5] ) + ( GND ) + ( \u0|u2|Add4~10  ))
// \u0|u2|Add4~6  = CARRY(( \u0|u2|y_reg [5] ) + ( GND ) + ( \u0|u2|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~5_sumout ),
	.cout(\u0|u2|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~5 .extended_lut = "off";
defparam \u0|u2|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \u0|u2|Add4~1 (
// Equation(s):
// \u0|u2|Add4~1_sumout  = SUM(( \u0|u2|y_reg [6] ) + ( GND ) + ( \u0|u2|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|y_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|u2|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|u2|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add4~1 .extended_lut = "off";
defparam \u0|u2|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|u2|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \u0|u2|xy~17 (
// Equation(s):
// \u0|u2|xy~17_combout  = ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [4] & (\u0|u2|squareCounter [0] & (!\u0|u1|current_state.BLACKSCREEN~q  & \u0|u2|squareCounter [1]))) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~17 .extended_lut = "off";
defparam \u0|u2|xy~17 .lut_mask = 64'h0000000000200020;
defparam \u0|u2|xy~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \u0|u2|xy~23 (
// Equation(s):
// \u0|u2|xy~23_combout  = ( \u0|u2|xy~17_combout  & ( (!\u0|u2|xy~22_combout ) # (((\u0|u2|xy~18_combout  & \u0|u2|Add4~1_sumout )) # (\u0|u2|Add7~1_sumout )) ) ) # ( !\u0|u2|xy~17_combout  & ( (!\u0|u2|xy~22_combout ) # ((\u0|u2|xy~18_combout  & 
// \u0|u2|Add4~1_sumout )) ) )

	.dataa(!\u0|u2|xy~18_combout ),
	.datab(!\u0|u2|xy~22_combout ),
	.datac(!\u0|u2|Add7~1_sumout ),
	.datad(!\u0|u2|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\u0|u2|xy~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~23 .extended_lut = "off";
defparam \u0|u2|xy~23 .lut_mask = 64'hCCDDCCDDCFDFCFDF;
defparam \u0|u2|xy~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \u0|u2|xy[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[6] .is_wysiwyg = "true";
defparam \u0|u2|xy[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \u0|u2|xy~29 (
// Equation(s):
// \u0|u2|xy~29_combout  = ( \u0|u2|y_reg [4] & ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [0] & (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u2|squareCounter [1]))) ) ) )

	.dataa(!\u0|u2|squareCounter [0]),
	.datab(!\u0|u2|squareCounter [4]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(!\u0|u2|y_reg [4]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~29 .extended_lut = "off";
defparam \u0|u2|xy~29 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \u0|u2|xy[4]~26 (
// Equation(s):
// \u0|u2|xy[4]~26_combout  = ( !\u0|u1|current_state.BLACKSCREEN~q  & ( (!\u0|u2|squareCounter [1]) # (\u0|u2|squareCounter [0]) ) )

	.dataa(gnd),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u2|squareCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[4]~26 .extended_lut = "off";
defparam \u0|u2|xy[4]~26 .lut_mask = 64'hF3F3F3F300000000;
defparam \u0|u2|xy[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \u0|u2|xy[4]~25 (
// Equation(s):
// \u0|u2|xy[4]~25_combout  = ( !\u0|u2|squareCounter [0] & ( (\u0|u2|squareCounter [1] & !\u0|u1|current_state.BLACKSCREEN~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|squareCounter [1]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[4]~25 .extended_lut = "off";
defparam \u0|u2|xy[4]~25 .lut_mask = 64'h0F000F0000000000;
defparam \u0|u2|xy[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \u0|u2|Add5~2 (
// Equation(s):
// \u0|u2|Add5~2_combout  = !\u0|u2|y_reg [4] $ (((!\u0|u2|y_reg [1]) # ((!\u0|u2|y_reg [2]) # (!\u0|u2|y_reg [3]))))

	.dataa(!\u0|u2|y_reg [1]),
	.datab(!\u0|u2|y_reg [2]),
	.datac(!\u0|u2|y_reg [4]),
	.datad(!\u0|u2|y_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add5~2 .extended_lut = "off";
defparam \u0|u2|Add5~2 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \u0|u2|Add5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \u0|u2|xy~30 (
// Equation(s):
// \u0|u2|xy~30_combout  = ( \u0|u2|blackscreenCounter [4] & ( \u0|u2|Add5~2_combout  & ( (!\u0|u2|xy[4]~26_combout  & (!\u0|u2|xy[13]~12_combout  & \KEY[0]~input_o )) ) ) ) # ( !\u0|u2|blackscreenCounter [4] & ( \u0|u2|Add5~2_combout  & ( 
// (!\u0|u2|xy[4]~26_combout  & (!\u0|u2|xy[13]~12_combout  & (\KEY[0]~input_o  & \u0|u2|xy[4]~25_combout ))) ) ) ) # ( \u0|u2|blackscreenCounter [4] & ( !\u0|u2|Add5~2_combout  & ( (!\u0|u2|xy[4]~26_combout  & (!\u0|u2|xy[13]~12_combout  & (\KEY[0]~input_o  
// & !\u0|u2|xy[4]~25_combout ))) ) ) )

	.dataa(!\u0|u2|xy[4]~26_combout ),
	.datab(!\u0|u2|xy[13]~12_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|u2|xy[4]~25_combout ),
	.datae(!\u0|u2|blackscreenCounter [4]),
	.dataf(!\u0|u2|Add5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~30 .extended_lut = "off";
defparam \u0|u2|xy~30 .lut_mask = 64'h0000080000080808;
defparam \u0|u2|xy~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \u0|u2|xy~31 (
// Equation(s):
// \u0|u2|xy~31_combout  = ( \u0|u2|xy~18_combout  & ( \u0|u2|Add4~9_sumout  ) ) # ( !\u0|u2|xy~18_combout  & ( \u0|u2|Add4~9_sumout  & ( (((\u0|u2|Add7~9_sumout  & \u0|u2|xy~17_combout )) # (\u0|u2|xy~30_combout )) # (\u0|u2|xy~29_combout ) ) ) ) # ( 
// \u0|u2|xy~18_combout  & ( !\u0|u2|Add4~9_sumout  & ( (((\u0|u2|Add7~9_sumout  & \u0|u2|xy~17_combout )) # (\u0|u2|xy~30_combout )) # (\u0|u2|xy~29_combout ) ) ) ) # ( !\u0|u2|xy~18_combout  & ( !\u0|u2|Add4~9_sumout  & ( (((\u0|u2|Add7~9_sumout  & 
// \u0|u2|xy~17_combout )) # (\u0|u2|xy~30_combout )) # (\u0|u2|xy~29_combout ) ) ) )

	.dataa(!\u0|u2|xy~29_combout ),
	.datab(!\u0|u2|Add7~9_sumout ),
	.datac(!\u0|u2|xy~17_combout ),
	.datad(!\u0|u2|xy~30_combout ),
	.datae(!\u0|u2|xy~18_combout ),
	.dataf(!\u0|u2|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~31 .extended_lut = "off";
defparam \u0|u2|xy~31 .lut_mask = 64'h57FF57FF57FFFFFF;
defparam \u0|u2|xy~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N8
dffeas \u0|u2|xy[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[4] .is_wysiwyg = "true";
defparam \u0|u2|xy[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \u0|u2|Add5~1 (
// Equation(s):
// \u0|u2|Add5~1_combout  = ( \u0|u2|y_reg [1] & ( !\u0|u2|y_reg [5] $ (((!\u0|u2|y_reg [4]) # ((!\u0|u2|y_reg [3]) # (!\u0|u2|y_reg [2])))) ) ) # ( !\u0|u2|y_reg [1] & ( \u0|u2|y_reg [5] ) )

	.dataa(!\u0|u2|y_reg [4]),
	.datab(!\u0|u2|y_reg [3]),
	.datac(!\u0|u2|y_reg [2]),
	.datad(!\u0|u2|y_reg [5]),
	.datae(gnd),
	.dataf(!\u0|u2|y_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add5~1 .extended_lut = "off";
defparam \u0|u2|Add5~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \u0|u2|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \u0|u2|xy~27 (
// Equation(s):
// \u0|u2|xy~27_combout  = ( \u0|u2|blackscreenCounter [5] & ( \u0|u2|Add5~1_combout  & ( (!\u0|u2|xy[4]~26_combout  & (!\u0|u2|xy[13]~12_combout  & \KEY[0]~input_o )) ) ) ) # ( !\u0|u2|blackscreenCounter [5] & ( \u0|u2|Add5~1_combout  & ( 
// (!\u0|u2|xy[4]~26_combout  & (!\u0|u2|xy[13]~12_combout  & (\u0|u2|xy[4]~25_combout  & \KEY[0]~input_o ))) ) ) ) # ( \u0|u2|blackscreenCounter [5] & ( !\u0|u2|Add5~1_combout  & ( (!\u0|u2|xy[4]~26_combout  & (!\u0|u2|xy[13]~12_combout  & 
// (!\u0|u2|xy[4]~25_combout  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\u0|u2|xy[4]~26_combout ),
	.datab(!\u0|u2|xy[13]~12_combout ),
	.datac(!\u0|u2|xy[4]~25_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\u0|u2|blackscreenCounter [5]),
	.dataf(!\u0|u2|Add5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~27 .extended_lut = "off";
defparam \u0|u2|xy~27 .lut_mask = 64'h0000008000080088;
defparam \u0|u2|xy~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \u0|u2|xy~24 (
// Equation(s):
// \u0|u2|xy~24_combout  = ( \u0|u2|y_reg [5] & ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [0] & (!\u0|u2|squareCounter [4] & (!\u0|u2|squareCounter [1] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) ) )

	.dataa(!\u0|u2|squareCounter [0]),
	.datab(!\u0|u2|squareCounter [4]),
	.datac(!\u0|u2|squareCounter [1]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(!\u0|u2|y_reg [5]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~24 .extended_lut = "off";
defparam \u0|u2|xy~24 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \u0|u2|xy~28 (
// Equation(s):
// \u0|u2|xy~28_combout  = ( \u0|u2|Add4~5_sumout  & ( \u0|u2|xy~24_combout  ) ) # ( !\u0|u2|Add4~5_sumout  & ( \u0|u2|xy~24_combout  ) ) # ( \u0|u2|Add4~5_sumout  & ( !\u0|u2|xy~24_combout  & ( (((\u0|u2|xy~17_combout  & \u0|u2|Add7~5_sumout )) # 
// (\u0|u2|xy~18_combout )) # (\u0|u2|xy~27_combout ) ) ) ) # ( !\u0|u2|Add4~5_sumout  & ( !\u0|u2|xy~24_combout  & ( ((\u0|u2|xy~17_combout  & \u0|u2|Add7~5_sumout )) # (\u0|u2|xy~27_combout ) ) ) )

	.dataa(!\u0|u2|xy~27_combout ),
	.datab(!\u0|u2|xy~18_combout ),
	.datac(!\u0|u2|xy~17_combout ),
	.datad(!\u0|u2|Add7~5_sumout ),
	.datae(!\u0|u2|Add4~5_sumout ),
	.dataf(!\u0|u2|xy~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~28 .extended_lut = "off";
defparam \u0|u2|xy~28 .lut_mask = 64'h555F777FFFFFFFFF;
defparam \u0|u2|xy~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N2
dffeas \u0|u2|xy[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[5] .is_wysiwyg = "true";
defparam \u0|u2|xy[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \u0|u2|xy[4]~35 (
// Equation(s):
// \u0|u2|xy[4]~35_combout  = ( \u0|u2|squareCounter [1] & ( !\u0|u2|squareCounter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|squareCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[4]~35 .extended_lut = "off";
defparam \u0|u2|xy[4]~35 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|u2|xy[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \u0|u2|Add5~3 (
// Equation(s):
// \u0|u2|Add5~3_combout  = !\u0|u2|y_reg [3] $ (((!\u0|u2|y_reg [1]) # (!\u0|u2|y_reg [2])))

	.dataa(!\u0|u2|y_reg [1]),
	.datab(!\u0|u2|y_reg [2]),
	.datac(!\u0|u2|y_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add5~3 .extended_lut = "off";
defparam \u0|u2|Add5~3 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \u0|u2|Add5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \u0|u2|xy~36 (
// Equation(s):
// \u0|u2|xy~36_combout  = ( \u0|u2|squareCounter [4] & ( \u0|u2|blackscreenCounter [3] & ( ((\u0|u1|current_state.BLACKSCREEN~q  & \KEY[0]~input_o )) # (\u0|u2|Add5~3_combout ) ) ) ) # ( !\u0|u2|squareCounter [4] & ( \u0|u2|blackscreenCounter [3] & ( 
// ((\KEY[0]~input_o  & ((!\u0|u2|xy[4]~35_combout ) # (\u0|u1|current_state.BLACKSCREEN~q )))) # (\u0|u2|Add5~3_combout ) ) ) ) # ( \u0|u2|squareCounter [4] & ( !\u0|u2|blackscreenCounter [3] & ( (\u0|u2|Add5~3_combout  & 
// ((!\u0|u1|current_state.BLACKSCREEN~q ) # (!\KEY[0]~input_o ))) ) ) ) # ( !\u0|u2|squareCounter [4] & ( !\u0|u2|blackscreenCounter [3] & ( (\u0|u2|Add5~3_combout  & ((!\KEY[0]~input_o ) # ((\u0|u2|xy[4]~35_combout  & !\u0|u1|current_state.BLACKSCREEN~q 
// )))) ) ) )

	.dataa(!\u0|u2|xy[4]~35_combout ),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|u2|Add5~3_combout ),
	.datae(!\u0|u2|squareCounter [4]),
	.dataf(!\u0|u2|blackscreenCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~36 .extended_lut = "off";
defparam \u0|u2|xy~36 .lut_mask = 64'h00F400FC0BFF03FF;
defparam \u0|u2|xy~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \u0|u2|xy~34 (
// Equation(s):
// \u0|u2|xy~34_combout  = ( \KEY[0]~input_o  & ( \u0|u2|y_reg [3] & ( (!\u0|u2|squareCounter [4] & (!\u0|u2|squareCounter [1] & (!\u0|u2|squareCounter [0] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [1]),
	.datac(!\u0|u2|squareCounter [0]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|y_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~34 .extended_lut = "off";
defparam \u0|u2|xy~34 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \u0|u2|xy~33 (
// Equation(s):
// \u0|u2|xy~33_combout  = ( \u0|u2|Add7~13_sumout  & ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [4] & (\u0|u2|squareCounter [0] & (\u0|u2|squareCounter [1] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u2|squareCounter [1]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(!\u0|u2|Add7~13_sumout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~33 .extended_lut = "off";
defparam \u0|u2|xy~33 .lut_mask = 64'h0000000000000200;
defparam \u0|u2|xy~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N39
cyclonev_lcell_comb \u0|u2|xy[4]~32 (
// Equation(s):
// \u0|u2|xy[4]~32_combout  = ( \u0|u1|current_state.BLACKSCREEN~q  & ( \KEY[0]~input_o  ) ) # ( !\u0|u1|current_state.BLACKSCREEN~q  & ( (!\u0|u2|squareCounter [4] & (!\u0|u2|squareCounter [0] & (\u0|u2|squareCounter [1] & \KEY[0]~input_o ))) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u2|squareCounter [1]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[4]~32 .extended_lut = "off";
defparam \u0|u2|xy[4]~32 .lut_mask = 64'h0008000800FF00FF;
defparam \u0|u2|xy[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \u0|u2|xy~37 (
// Equation(s):
// \u0|u2|xy~37_combout  = ( \u0|u2|xy~33_combout  & ( \u0|u2|xy[4]~32_combout  ) ) # ( !\u0|u2|xy~33_combout  & ( \u0|u2|xy[4]~32_combout  & ( (((\u0|u2|Add4~13_sumout  & \u0|u2|xy~18_combout )) # (\u0|u2|xy~34_combout )) # (\u0|u2|xy~36_combout ) ) ) ) # ( 
// \u0|u2|xy~33_combout  & ( !\u0|u2|xy[4]~32_combout  ) ) # ( !\u0|u2|xy~33_combout  & ( !\u0|u2|xy[4]~32_combout  & ( ((\u0|u2|Add4~13_sumout  & \u0|u2|xy~18_combout )) # (\u0|u2|xy~34_combout ) ) ) )

	.dataa(!\u0|u2|Add4~13_sumout ),
	.datab(!\u0|u2|xy~36_combout ),
	.datac(!\u0|u2|xy~18_combout ),
	.datad(!\u0|u2|xy~34_combout ),
	.datae(!\u0|u2|xy~33_combout ),
	.dataf(!\u0|u2|xy[4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~37 .extended_lut = "off";
defparam \u0|u2|xy~37 .lut_mask = 64'h05FFFFFF37FFFFFF;
defparam \u0|u2|xy~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \u0|u2|xy[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[3] .is_wysiwyg = "true";
defparam \u0|u2|xy[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \u0|u2|xy [5] & ( \u0|u2|xy [3] & ( (!\u0|u2|xy [6] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u1|current_state.SQUARE~q ))) # (\u0|u2|xy [6] & (((!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u1|current_state.SQUARE~q )) # 
// (\u0|u2|xy [4]))) ) ) ) # ( !\u0|u2|xy [5] & ( \u0|u2|xy [3] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u1|current_state.SQUARE~q ) ) ) ) # ( \u0|u2|xy [5] & ( !\u0|u2|xy [3] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u1|current_state.SQUARE~q 
// ) ) ) ) # ( !\u0|u2|xy [5] & ( !\u0|u2|xy [3] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u1|current_state.SQUARE~q ) ) ) )

	.dataa(!\u0|u2|xy [6]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u1|current_state.SQUARE~q ),
	.datad(!\u0|u2|xy [4]),
	.datae(!\u0|u2|xy [5]),
	.dataf(!\u0|u2|xy [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'hC0C0C0C0C0C0C0D5;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \u0|u2|xy~62 (
// Equation(s):
// \u0|u2|xy~62_combout  = ( \u0|u2|y_reg [1] & ( \KEY[0]~input_o  & ( (!\u0|u2|xy[4]~35_combout  & ((!\u0|u2|squareCounter [4] & ((\u0|u2|blackscreenCounter [2]))) # (\u0|u2|squareCounter [4] & (!\u0|u2|y_reg [2])))) # (\u0|u2|xy[4]~35_combout  & 
// (!\u0|u2|y_reg [2])) ) ) ) # ( !\u0|u2|y_reg [1] & ( \KEY[0]~input_o  & ( (!\u0|u2|xy[4]~35_combout  & ((!\u0|u2|squareCounter [4] & ((\u0|u2|blackscreenCounter [2]))) # (\u0|u2|squareCounter [4] & (\u0|u2|y_reg [2])))) # (\u0|u2|xy[4]~35_combout  & 
// (\u0|u2|y_reg [2])) ) ) ) # ( \u0|u2|y_reg [1] & ( !\KEY[0]~input_o  & ( !\u0|u2|y_reg [2] ) ) ) # ( !\u0|u2|y_reg [1] & ( !\KEY[0]~input_o  & ( \u0|u2|y_reg [2] ) ) )

	.dataa(!\u0|u2|xy[4]~35_combout ),
	.datab(!\u0|u2|y_reg [2]),
	.datac(!\u0|u2|blackscreenCounter [2]),
	.datad(!\u0|u2|squareCounter [4]),
	.datae(!\u0|u2|y_reg [1]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~62 .extended_lut = "off";
defparam \u0|u2|xy~62 .lut_mask = 64'h3333CCCC1B334ECC;
defparam \u0|u2|xy~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \u0|u2|xy~63 (
// Equation(s):
// \u0|u2|xy~63_combout  = ( \u0|u2|xy[4]~32_combout  & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (((\u0|u2|xy~62_combout )))) # (\u0|u1|current_state.BLACKSCREEN~q  & ((!\KEY[0]~input_o  & (\u0|u2|xy~62_combout )) # (\KEY[0]~input_o  & 
// ((\u0|u2|blackscreenCounter [2]))))) ) )

	.dataa(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|u2|xy~62_combout ),
	.datad(!\u0|u2|blackscreenCounter [2]),
	.datae(gnd),
	.dataf(!\u0|u2|xy[4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~63 .extended_lut = "off";
defparam \u0|u2|xy~63 .lut_mask = 64'h000000000E1F0E1F;
defparam \u0|u2|xy~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \u0|u2|xy~64 (
// Equation(s):
// \u0|u2|xy~64_combout  = ( \u0|u2|y_reg [2] & ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [1] $ (\u0|u2|squareCounter [0])))) ) ) ) # ( !\u0|u2|y_reg [2] & ( \KEY[0]~input_o  & ( 
// (\u0|u2|squareCounter [1] & (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & \u0|u2|squareCounter [0]))) ) ) )

	.dataa(!\u0|u2|squareCounter [1]),
	.datab(!\u0|u2|squareCounter [4]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [0]),
	.datae(!\u0|u2|y_reg [2]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~64 .extended_lut = "off";
defparam \u0|u2|xy~64 .lut_mask = 64'h0000000000408040;
defparam \u0|u2|xy~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \u0|u2|xy~61 (
// Equation(s):
// \u0|u2|xy~61_combout  = ( \u0|u2|xy~64_combout  & ( \u0|u2|squareCounter [0] & ( (((\u0|u2|xy~18_combout  & \u0|u2|Add4~17_sumout )) # (\u0|u2|xy~63_combout )) # (\u0|u2|Add7~17_sumout ) ) ) ) # ( !\u0|u2|xy~64_combout  & ( \u0|u2|squareCounter [0] & ( 
// ((\u0|u2|xy~18_combout  & \u0|u2|Add4~17_sumout )) # (\u0|u2|xy~63_combout ) ) ) ) # ( \u0|u2|xy~64_combout  & ( !\u0|u2|squareCounter [0] ) ) # ( !\u0|u2|xy~64_combout  & ( !\u0|u2|squareCounter [0] & ( ((\u0|u2|xy~18_combout  & \u0|u2|Add4~17_sumout )) 
// # (\u0|u2|xy~63_combout ) ) ) )

	.dataa(!\u0|u2|Add7~17_sumout ),
	.datab(!\u0|u2|xy~63_combout ),
	.datac(!\u0|u2|xy~18_combout ),
	.datad(!\u0|u2|Add4~17_sumout ),
	.datae(!\u0|u2|xy~64_combout ),
	.dataf(!\u0|u2|squareCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~61 .extended_lut = "off";
defparam \u0|u2|xy~61 .lut_mask = 64'h333FFFFF333F777F;
defparam \u0|u2|xy~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \u0|u2|xy[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[2] .is_wysiwyg = "true";
defparam \u0|u2|xy[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \u0|u2|xy~58 (
// Equation(s):
// \u0|u2|xy~58_combout  = ( \KEY[0]~input_o  & ( \u0|u2|y_reg [1] & ( (!\u0|u2|squareCounter [4] & (!\u0|u2|squareCounter [1] & (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u2|squareCounter [0]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [1]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [0]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|y_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~58 .extended_lut = "off";
defparam \u0|u2|xy~58 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \u0|u2|xy~59 (
// Equation(s):
// \u0|u2|xy~59_combout  = ( \KEY[0]~input_o  & ( \u0|u2|xy[4]~35_combout  & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|y_reg [1])) # (\u0|u1|current_state.BLACKSCREEN~q  & ((\u0|u2|blackscreenCounter [1]))) ) ) ) # ( !\KEY[0]~input_o  & ( 
// \u0|u2|xy[4]~35_combout  & ( !\u0|u2|y_reg [1] ) ) ) # ( \KEY[0]~input_o  & ( !\u0|u2|xy[4]~35_combout  & ( (!\u0|u2|squareCounter [4] & (((\u0|u2|blackscreenCounter [1])))) # (\u0|u2|squareCounter [4] & ((!\u0|u1|current_state.BLACKSCREEN~q  & 
// (!\u0|u2|y_reg [1])) # (\u0|u1|current_state.BLACKSCREEN~q  & ((\u0|u2|blackscreenCounter [1]))))) ) ) ) # ( !\KEY[0]~input_o  & ( !\u0|u2|xy[4]~35_combout  & ( !\u0|u2|y_reg [1] ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|y_reg [1]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|blackscreenCounter [1]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|xy[4]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~59 .extended_lut = "off";
defparam \u0|u2|xy~59 .lut_mask = 64'hCCCC40EFCCCCC0CF;
defparam \u0|u2|xy~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \u0|u2|xy~57 (
// Equation(s):
// \u0|u2|xy~57_combout  = ( \u0|u2|Add7~25_sumout  & ( \KEY[0]~input_o  & ( (!\u0|u2|squareCounter [4] & (\u0|u2|squareCounter [0] & (!\u0|u1|current_state.BLACKSCREEN~q  & \u0|u2|squareCounter [1]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [1]),
	.datae(!\u0|u2|Add7~25_sumout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~57 .extended_lut = "off";
defparam \u0|u2|xy~57 .lut_mask = 64'h0000000000000020;
defparam \u0|u2|xy~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \u0|u2|xy~60 (
// Equation(s):
// \u0|u2|xy~60_combout  = ( \u0|u2|xy~18_combout  & ( \u0|u2|xy[4]~32_combout  & ( (((\u0|u2|Add4~25_sumout ) # (\u0|u2|xy~57_combout )) # (\u0|u2|xy~59_combout )) # (\u0|u2|xy~58_combout ) ) ) ) # ( !\u0|u2|xy~18_combout  & ( \u0|u2|xy[4]~32_combout  & ( 
// ((\u0|u2|xy~57_combout ) # (\u0|u2|xy~59_combout )) # (\u0|u2|xy~58_combout ) ) ) ) # ( \u0|u2|xy~18_combout  & ( !\u0|u2|xy[4]~32_combout  & ( ((\u0|u2|Add4~25_sumout ) # (\u0|u2|xy~57_combout )) # (\u0|u2|xy~58_combout ) ) ) ) # ( !\u0|u2|xy~18_combout  
// & ( !\u0|u2|xy[4]~32_combout  & ( (\u0|u2|xy~57_combout ) # (\u0|u2|xy~58_combout ) ) ) )

	.dataa(!\u0|u2|xy~58_combout ),
	.datab(!\u0|u2|xy~59_combout ),
	.datac(!\u0|u2|xy~57_combout ),
	.datad(!\u0|u2|Add4~25_sumout ),
	.datae(!\u0|u2|xy~18_combout ),
	.dataf(!\u0|u2|xy[4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~60 .extended_lut = "off";
defparam \u0|u2|xy~60 .lut_mask = 64'h5F5F5FFF7F7F7FFF;
defparam \u0|u2|xy~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \u0|u2|xy[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[1] .is_wysiwyg = "true";
defparam \u0|u2|xy[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \u0|u2|xy~56 (
// Equation(s):
// \u0|u2|xy~56_combout  = ( \u0|u2|y_reg [0] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [4] & (!\u0|u2|squareCounter [0]))) # (\u0|u1|current_state.BLACKSCREEN~q  & (((\u0|u2|blackscreenCounter [0])))) ) ) # ( !\u0|u2|y_reg [0] & ( 
// (\u0|u1|current_state.BLACKSCREEN~q  & \u0|u2|blackscreenCounter [0]) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|blackscreenCounter [0]),
	.datae(gnd),
	.dataf(!\u0|u2|y_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~56 .extended_lut = "off";
defparam \u0|u2|xy~56 .lut_mask = 64'h000F000F808F808F;
defparam \u0|u2|xy~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \u0|u2|xy~65 (
// Equation(s):
// \u0|u2|xy~65_combout  = ( !\u0|u2|squareCounter [1] & ( ((!\u0|u2|squareCounter [4] & (\u0|u2|squareCounter [0] & (\u0|u2|Add4~21_sumout  & !\u0|u1|current_state.BLACKSCREEN~q )))) # (\u0|u2|xy~56_combout ) ) ) # ( \u0|u2|squareCounter [1] & ( 
// ((!\u0|u2|squareCounter [4] & (\u0|u2|squareCounter [0] & (\u0|u2|Add7~21_sumout  & !\u0|u1|current_state.BLACKSCREEN~q )))) # (\u0|u2|xy~56_combout ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|squareCounter [0]),
	.datac(!\u0|u2|Add7~21_sumout ),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(!\u0|u2|squareCounter [1]),
	.dataf(!\u0|u2|xy~56_combout ),
	.datag(!\u0|u2|Add4~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~65 .extended_lut = "on";
defparam \u0|u2|xy~65 .lut_mask = 64'h02000200FFFFFFFF;
defparam \u0|u2|xy~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N56
dffeas \u0|u2|xy[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[0] .is_wysiwyg = "true";
defparam \u0|u2|xy[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( !\u0|u2|xy [12] $ (!\u0|u2|xy [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~10  = CARRY(( !\u0|u2|xy [12] $ (!\u0|u2|xy [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~11  = SHARE((\u0|u2|xy [12] & \u0|u2|xy [0]))

	.dataa(!\u0|u2|xy [12]),
	.datab(gnd),
	.datac(!\u0|u2|xy [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( !\u0|u2|xy [1] $ (!\u0|u2|xy [13]) ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( !\u0|u2|xy [1] $ (!\u0|u2|xy [13]) ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE((\u0|u2|xy [1] & \u0|u2|xy [13]))

	.dataa(gnd),
	.datab(!\u0|u2|xy [1]),
	.datac(!\u0|u2|xy [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !\u0|u2|xy [14] $ (!\u0|u2|xy [2] $ (\u0|u2|xy [0])) ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !\u0|u2|xy [14] $ (!\u0|u2|xy [2] $ (\u0|u2|xy [0])) ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~19  = SHARE((!\u0|u2|xy [14] & (\u0|u2|xy [2] & \u0|u2|xy [0])) # (\u0|u2|xy [14] & ((\u0|u2|xy [0]) # (\u0|u2|xy [2]))))

	.dataa(gnd),
	.datab(!\u0|u2|xy [14]),
	.datac(!\u0|u2|xy [2]),
	.datad(!\u0|u2|xy [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\u0|u2|xy [3] $ (!\u0|u2|xy [1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\u0|u2|xy [3] $ (!\u0|u2|xy [1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((\u0|u2|xy [3] & \u0|u2|xy [1]))

	.dataa(!\u0|u2|xy [3]),
	.datab(gnd),
	.datac(!\u0|u2|xy [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\u0|u2|xy [4] $ (!\u0|u2|xy [2]) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\u0|u2|xy [4] $ (!\u0|u2|xy [2]) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((\u0|u2|xy [4] & \u0|u2|xy [2]))

	.dataa(gnd),
	.datab(!\u0|u2|xy [4]),
	.datac(!\u0|u2|xy [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !\u0|u2|xy [3] $ (!\u0|u2|xy [5]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !\u0|u2|xy [3] $ (!\u0|u2|xy [5]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((\u0|u2|xy [3] & \u0|u2|xy [5]))

	.dataa(!\u0|u2|xy [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|u2|xy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !\u0|u2|xy [4] $ (!\u0|u2|xy [6]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !\u0|u2|xy [4] $ (!\u0|u2|xy [6]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((\u0|u2|xy [4] & \u0|u2|xy [6]))

	.dataa(gnd),
	.datab(!\u0|u2|xy [4]),
	.datac(!\u0|u2|xy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( \u0|u2|xy [5] ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( \u0|u2|xy [5] ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE(GND)

	.dataa(!\u0|u2|xy [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( \u0|u2|xy [6] ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~6  = CARRY(( \u0|u2|xy [6] ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u2|xy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(\VGA|user_input_translator|Add1~6 ),
	.shareout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~7  ) + ( \VGA|user_input_translator|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~6 ),
	.sharein(\VGA|user_input_translator|Add1~7 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( \VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|writeEn~0_combout  & ((!\u0|u2|xy [14]) # ((!\u0|u2|xy [12] & !\u0|u2|xy [13])))) ) ) )

	.dataa(!\u0|u2|xy [12]),
	.datab(!\u0|u2|xy [13]),
	.datac(!\u0|u2|xy [14]),
	.datad(!\VGA|writeEn~0_combout ),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h00000000F8000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h0000AAAA0000AAAA;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \u0|u2|colour_reg~0 (
// Equation(s):
// \u0|u2|colour_reg~0_combout  = ( \KEY[0]~input_o  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|colour_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|colour_reg~0 .extended_lut = "off";
defparam \u0|u2|colour_reg~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|u2|colour_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \u0|u2|colour_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|colour_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|colour_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|colour_reg[2] .is_wysiwyg = "true";
defparam \u0|u2|colour_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \u0|u2|colour~0 (
// Equation(s):
// \u0|u2|colour~0_combout  = ( \u0|u2|colour_reg [2] & ( \KEY[0]~input_o  & ( !\u0|u1|current_state.BLACKSCREEN~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(gnd),
	.datae(!\u0|u2|colour_reg [2]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|colour~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|colour~0 .extended_lut = "off";
defparam \u0|u2|colour~0 .lut_mask = 64'h000000000000F0F0;
defparam \u0|u2|colour~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N35
dffeas \u0|u2|colour[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|colour[2] .is_wysiwyg = "true";
defparam \u0|u2|colour[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N48
cyclonev_lcell_comb \u0|u2|xy~38 (
// Equation(s):
// \u0|u2|xy~38_combout  = ( \u0|u2|squareCounter [4] & ( (\u0|u2|blackscreenCounter [7] & \u0|u1|current_state.BLACKSCREEN~q ) ) ) # ( !\u0|u2|squareCounter [4] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [2] & (\u0|u2|x_reg [0]))) # 
// (\u0|u1|current_state.BLACKSCREEN~q  & (((\u0|u2|blackscreenCounter [7])))) ) )

	.dataa(!\u0|u2|squareCounter [2]),
	.datab(!\u0|u2|x_reg [0]),
	.datac(!\u0|u2|blackscreenCounter [7]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~38 .extended_lut = "off";
defparam \u0|u2|xy~38 .lut_mask = 64'h220F220F000F000F;
defparam \u0|u2|xy~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N9
cyclonev_lcell_comb \u0|u2|xy~39 (
// Equation(s):
// \u0|u2|xy~39_combout  = ( \u0|u2|xy~0_combout  & ( ((!\u0|u2|squareCounter [3] & ((\u0|u2|Add2~13_sumout ))) # (\u0|u2|squareCounter [3] & (\u0|u2|Add6~13_sumout ))) # (\u0|u2|xy~38_combout ) ) ) # ( !\u0|u2|xy~0_combout  & ( \u0|u2|xy~38_combout  ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|xy~38_combout ),
	.datac(!\u0|u2|Add6~13_sumout ),
	.datad(!\u0|u2|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\u0|u2|xy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~39 .extended_lut = "off";
defparam \u0|u2|xy~39 .lut_mask = 64'h3333333337BF37BF;
defparam \u0|u2|xy~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N11
dffeas \u0|u2|xy[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[7] .is_wysiwyg = "true";
defparam \u0|u2|xy[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N18
cyclonev_lcell_comb \u0|u2|xy[13]~40 (
// Equation(s):
// \u0|u2|xy[13]~40_combout  = ( \u0|u2|squareCounter [4] & ( (\KEY[0]~input_o  & \u0|u1|current_state.BLACKSCREEN~q ) ) ) # ( !\u0|u2|squareCounter [4] & ( (\KEY[0]~input_o  & (((\u0|u2|squareCounter [3] & !\u0|u2|squareCounter [2])) # 
// (\u0|u1|current_state.BLACKSCREEN~q ))) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u2|squareCounter [2]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(gnd),
	.dataf(!\u0|u2|squareCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy[13]~40 .extended_lut = "off";
defparam \u0|u2|xy[13]~40 .lut_mask = 64'h040F040F000F000F;
defparam \u0|u2|xy[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N42
cyclonev_lcell_comb \u0|u2|xy~43 (
// Equation(s):
// \u0|u2|xy~43_combout  = ( \KEY[0]~input_o  & ( \u0|u2|squareCounter [4] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|x_reg [1])) # (\u0|u1|current_state.BLACKSCREEN~q  & ((\u0|u2|blackscreenCounter [8]))) ) ) ) # ( !\KEY[0]~input_o  & ( 
// \u0|u2|squareCounter [4] & ( !\u0|u2|x_reg [1] ) ) ) # ( \KEY[0]~input_o  & ( !\u0|u2|squareCounter [4] & ( (!\u0|u1|current_state.BLACKSCREEN~q  & ((!\u0|u2|xy~1_combout  & ((\u0|u2|blackscreenCounter [8]))) # (\u0|u2|xy~1_combout  & (!\u0|u2|x_reg 
// [1])))) # (\u0|u1|current_state.BLACKSCREEN~q  & (((\u0|u2|blackscreenCounter [8])))) ) ) ) # ( !\KEY[0]~input_o  & ( !\u0|u2|squareCounter [4] & ( !\u0|u2|x_reg [1] ) ) )

	.dataa(!\u0|u2|x_reg [1]),
	.datab(!\u0|u2|blackscreenCounter [8]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|xy~1_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|squareCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~43 .extended_lut = "off";
defparam \u0|u2|xy~43 .lut_mask = 64'hAAAA33A3AAAAA3A3;
defparam \u0|u2|xy~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N33
cyclonev_lcell_comb \u0|u2|xy~41 (
// Equation(s):
// \u0|u2|xy~41_combout  = ( \u0|u2|Add6~17_sumout  & ( \u0|u2|squareCounter [3] & ( (\KEY[0]~input_o  & (\u0|u2|squareCounter [2] & (!\u0|u1|current_state.BLACKSCREEN~q  & !\u0|u2|squareCounter [4]))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|u2|squareCounter [2]),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [4]),
	.datae(!\u0|u2|Add6~17_sumout ),
	.dataf(!\u0|u2|squareCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~41 .extended_lut = "off";
defparam \u0|u2|xy~41 .lut_mask = 64'h0000000000001000;
defparam \u0|u2|xy~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N39
cyclonev_lcell_comb \u0|u2|xy~42 (
// Equation(s):
// \u0|u2|xy~42_combout  = ( \KEY[0]~input_o  & ( \u0|u2|x_reg [1] & ( (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [2] & !\u0|u2|squareCounter [3]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u2|squareCounter [2]),
	.datad(!\u0|u2|squareCounter [3]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|x_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~42 .extended_lut = "off";
defparam \u0|u2|xy~42 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \u0|u2|xy~44 (
// Equation(s):
// \u0|u2|xy~44_combout  = ( \u0|u2|Add2~17_sumout  & ( \u0|u2|xy~5_combout  ) ) # ( !\u0|u2|Add2~17_sumout  & ( \u0|u2|xy~5_combout  & ( (((\u0|u2|xy[13]~40_combout  & \u0|u2|xy~43_combout )) # (\u0|u2|xy~42_combout )) # (\u0|u2|xy~41_combout ) ) ) ) # ( 
// \u0|u2|Add2~17_sumout  & ( !\u0|u2|xy~5_combout  & ( (((\u0|u2|xy[13]~40_combout  & \u0|u2|xy~43_combout )) # (\u0|u2|xy~42_combout )) # (\u0|u2|xy~41_combout ) ) ) ) # ( !\u0|u2|Add2~17_sumout  & ( !\u0|u2|xy~5_combout  & ( (((\u0|u2|xy[13]~40_combout  & 
// \u0|u2|xy~43_combout )) # (\u0|u2|xy~42_combout )) # (\u0|u2|xy~41_combout ) ) ) )

	.dataa(!\u0|u2|xy[13]~40_combout ),
	.datab(!\u0|u2|xy~43_combout ),
	.datac(!\u0|u2|xy~41_combout ),
	.datad(!\u0|u2|xy~42_combout ),
	.datae(!\u0|u2|Add2~17_sumout ),
	.dataf(!\u0|u2|xy~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~44 .extended_lut = "off";
defparam \u0|u2|xy~44 .lut_mask = 64'h1FFF1FFF1FFFFFFF;
defparam \u0|u2|xy~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N2
dffeas \u0|u2|xy[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[8] .is_wysiwyg = "true";
defparam \u0|u2|xy[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N12
cyclonev_lcell_comb \u0|u2|Add3~2 (
// Equation(s):
// \u0|u2|Add3~2_combout  = ( !\u0|u2|x_reg [1] & ( \u0|u2|x_reg [2] ) ) # ( \u0|u2|x_reg [1] & ( !\u0|u2|x_reg [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|u2|x_reg [1]),
	.dataf(!\u0|u2|x_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add3~2 .extended_lut = "off";
defparam \u0|u2|Add3~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u0|u2|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N27
cyclonev_lcell_comb \u0|u2|xy~47 (
// Equation(s):
// \u0|u2|xy~47_combout  = ( \u0|u2|blackscreenCounter [9] & ( \u0|u2|Add3~2_combout  ) ) # ( !\u0|u2|blackscreenCounter [9] & ( \u0|u2|Add3~2_combout  & ( (!\KEY[0]~input_o ) # ((!\u0|u1|current_state.BLACKSCREEN~q  & ((\u0|u2|xy~1_combout ) # 
// (\u0|u2|squareCounter [4])))) ) ) ) # ( \u0|u2|blackscreenCounter [9] & ( !\u0|u2|Add3~2_combout  & ( (\KEY[0]~input_o  & (((!\u0|u2|squareCounter [4] & !\u0|u2|xy~1_combout )) # (\u0|u1|current_state.BLACKSCREEN~q ))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u2|xy~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\u0|u2|blackscreenCounter [9]),
	.dataf(!\u0|u2|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~47 .extended_lut = "off";
defparam \u0|u2|xy~47 .lut_mask = 64'h000000B3FF4CFFFF;
defparam \u0|u2|xy~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N48
cyclonev_lcell_comb \u0|u2|xy~45 (
// Equation(s):
// \u0|u2|xy~45_combout  = ( \KEY[0]~input_o  & ( \u0|u2|squareCounter [3] & ( (!\u0|u2|squareCounter [4] & (\u0|u2|Add6~21_sumout  & (!\u0|u1|current_state.BLACKSCREEN~q  & \u0|u2|squareCounter [2]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u2|Add6~21_sumout ),
	.datac(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datad(!\u0|u2|squareCounter [2]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|squareCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~45 .extended_lut = "off";
defparam \u0|u2|xy~45 .lut_mask = 64'h0000000000000020;
defparam \u0|u2|xy~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N54
cyclonev_lcell_comb \u0|u2|xy~46 (
// Equation(s):
// \u0|u2|xy~46_combout  = ( \KEY[0]~input_o  & ( \u0|u2|x_reg [2] & ( (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [3] & !\u0|u2|squareCounter [2]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u2|squareCounter [3]),
	.datad(!\u0|u2|squareCounter [2]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|x_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~46 .extended_lut = "off";
defparam \u0|u2|xy~46 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N6
cyclonev_lcell_comb \u0|u2|xy~48 (
// Equation(s):
// \u0|u2|xy~48_combout  = ( \u0|u2|xy~5_combout  & ( \u0|u2|xy[13]~40_combout  & ( (((\u0|u2|xy~46_combout ) # (\u0|u2|Add2~21_sumout )) # (\u0|u2|xy~45_combout )) # (\u0|u2|xy~47_combout ) ) ) ) # ( !\u0|u2|xy~5_combout  & ( \u0|u2|xy[13]~40_combout  & ( 
// ((\u0|u2|xy~46_combout ) # (\u0|u2|xy~45_combout )) # (\u0|u2|xy~47_combout ) ) ) ) # ( \u0|u2|xy~5_combout  & ( !\u0|u2|xy[13]~40_combout  & ( ((\u0|u2|xy~46_combout ) # (\u0|u2|Add2~21_sumout )) # (\u0|u2|xy~45_combout ) ) ) ) # ( !\u0|u2|xy~5_combout  
// & ( !\u0|u2|xy[13]~40_combout  & ( (\u0|u2|xy~46_combout ) # (\u0|u2|xy~45_combout ) ) ) )

	.dataa(!\u0|u2|xy~47_combout ),
	.datab(!\u0|u2|xy~45_combout ),
	.datac(!\u0|u2|Add2~21_sumout ),
	.datad(!\u0|u2|xy~46_combout ),
	.datae(!\u0|u2|xy~5_combout ),
	.dataf(!\u0|u2|xy[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~48 .extended_lut = "off";
defparam \u0|u2|xy~48 .lut_mask = 64'h33FF3FFF77FF7FFF;
defparam \u0|u2|xy~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N8
dffeas \u0|u2|xy[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[9] .is_wysiwyg = "true";
defparam \u0|u2|xy[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N57
cyclonev_lcell_comb \u0|u2|Add3~3 (
// Equation(s):
// \u0|u2|Add3~3_combout  = ( \u0|u2|x_reg [3] & ( (!\u0|u2|x_reg [2]) # (!\u0|u2|x_reg [1]) ) ) # ( !\u0|u2|x_reg [3] & ( (\u0|u2|x_reg [2] & \u0|u2|x_reg [1]) ) )

	.dataa(!\u0|u2|x_reg [2]),
	.datab(!\u0|u2|x_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u2|x_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add3~3 .extended_lut = "off";
defparam \u0|u2|Add3~3 .lut_mask = 64'h11111111EEEEEEEE;
defparam \u0|u2|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N24
cyclonev_lcell_comb \u0|u2|xy~51 (
// Equation(s):
// \u0|u2|xy~51_combout  = ( \u0|u2|blackscreenCounter [10] & ( \u0|u2|Add3~3_combout  ) ) # ( !\u0|u2|blackscreenCounter [10] & ( \u0|u2|Add3~3_combout  & ( (!\KEY[0]~input_o ) # ((!\u0|u1|current_state.BLACKSCREEN~q  & ((\u0|u2|xy~1_combout ) # 
// (\u0|u2|squareCounter [4])))) ) ) ) # ( \u0|u2|blackscreenCounter [10] & ( !\u0|u2|Add3~3_combout  & ( (\KEY[0]~input_o  & (((!\u0|u2|squareCounter [4] & !\u0|u2|xy~1_combout )) # (\u0|u1|current_state.BLACKSCREEN~q ))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|u2|xy~1_combout ),
	.datae(!\u0|u2|blackscreenCounter [10]),
	.dataf(!\u0|u2|Add3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~51 .extended_lut = "off";
defparam \u0|u2|xy~51 .lut_mask = 64'h00000B03F4FCFFFF;
defparam \u0|u2|xy~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N30
cyclonev_lcell_comb \u0|u2|xy~49 (
// Equation(s):
// \u0|u2|xy~49_combout  = ( \u0|u2|Add6~25_sumout  & ( \u0|u2|squareCounter [3] & ( (\KEY[0]~input_o  & (\u0|u2|squareCounter [2] & (!\u0|u2|squareCounter [4] & !\u0|u1|current_state.BLACKSCREEN~q ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|u2|squareCounter [2]),
	.datac(!\u0|u2|squareCounter [4]),
	.datad(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datae(!\u0|u2|Add6~25_sumout ),
	.dataf(!\u0|u2|squareCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~49 .extended_lut = "off";
defparam \u0|u2|xy~49 .lut_mask = 64'h0000000000001000;
defparam \u0|u2|xy~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N36
cyclonev_lcell_comb \u0|u2|xy~50 (
// Equation(s):
// \u0|u2|xy~50_combout  = ( \KEY[0]~input_o  & ( \u0|u2|x_reg [3] & ( (!\u0|u2|squareCounter [4] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [3] & !\u0|u2|squareCounter [2]))) ) ) )

	.dataa(!\u0|u2|squareCounter [4]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u2|squareCounter [3]),
	.datad(!\u0|u2|squareCounter [2]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|u2|x_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~50 .extended_lut = "off";
defparam \u0|u2|xy~50 .lut_mask = 64'h0000000000008000;
defparam \u0|u2|xy~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N12
cyclonev_lcell_comb \u0|u2|xy~52 (
// Equation(s):
// \u0|u2|xy~52_combout  = ( \u0|u2|xy~5_combout  & ( \u0|u2|xy[13]~40_combout  & ( (((\u0|u2|xy~50_combout ) # (\u0|u2|Add2~25_sumout )) # (\u0|u2|xy~49_combout )) # (\u0|u2|xy~51_combout ) ) ) ) # ( !\u0|u2|xy~5_combout  & ( \u0|u2|xy[13]~40_combout  & ( 
// ((\u0|u2|xy~50_combout ) # (\u0|u2|xy~49_combout )) # (\u0|u2|xy~51_combout ) ) ) ) # ( \u0|u2|xy~5_combout  & ( !\u0|u2|xy[13]~40_combout  & ( ((\u0|u2|xy~50_combout ) # (\u0|u2|Add2~25_sumout )) # (\u0|u2|xy~49_combout ) ) ) ) # ( !\u0|u2|xy~5_combout  
// & ( !\u0|u2|xy[13]~40_combout  & ( (\u0|u2|xy~50_combout ) # (\u0|u2|xy~49_combout ) ) ) )

	.dataa(!\u0|u2|xy~51_combout ),
	.datab(!\u0|u2|xy~49_combout ),
	.datac(!\u0|u2|Add2~25_sumout ),
	.datad(!\u0|u2|xy~50_combout ),
	.datae(!\u0|u2|xy~5_combout ),
	.dataf(!\u0|u2|xy[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~52 .extended_lut = "off";
defparam \u0|u2|xy~52 .lut_mask = 64'h33FF3FFF77FF7FFF;
defparam \u0|u2|xy~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N14
dffeas \u0|u2|xy[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[10] .is_wysiwyg = "true";
defparam \u0|u2|xy[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \u0|u2|xy~53 (
// Equation(s):
// \u0|u2|xy~53_combout  = ( \u0|u2|x_reg [4] & ( !\u0|u2|squareCounter [2] & ( (!\u0|u2|squareCounter [3] & (!\u0|u1|current_state.BLACKSCREEN~q  & (!\u0|u2|squareCounter [4] & \KEY[0]~input_o ))) ) ) )

	.dataa(!\u0|u2|squareCounter [3]),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(!\u0|u2|squareCounter [4]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\u0|u2|x_reg [4]),
	.dataf(!\u0|u2|squareCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~53 .extended_lut = "off";
defparam \u0|u2|xy~53 .lut_mask = 64'h0000008000000000;
defparam \u0|u2|xy~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N54
cyclonev_lcell_comb \u0|u2|Add3~4 (
// Equation(s):
// \u0|u2|Add3~4_combout  = ( \u0|u2|x_reg [3] & ( !\u0|u2|x_reg [4] $ (((!\u0|u2|x_reg [2]) # (!\u0|u2|x_reg [1]))) ) ) # ( !\u0|u2|x_reg [3] & ( \u0|u2|x_reg [4] ) )

	.dataa(!\u0|u2|x_reg [2]),
	.datab(!\u0|u2|x_reg [1]),
	.datac(gnd),
	.datad(!\u0|u2|x_reg [4]),
	.datae(gnd),
	.dataf(!\u0|u2|x_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Add3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Add3~4 .extended_lut = "off";
defparam \u0|u2|Add3~4 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \u0|u2|Add3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N18
cyclonev_lcell_comb \u0|u2|xy~54 (
// Equation(s):
// \u0|u2|xy~54_combout  = ( \u0|u2|blackscreenCounter [11] & ( \u0|u2|Add3~4_combout  & ( (!\u0|u2|xy[13]~14_combout  & (\KEY[0]~input_o  & !\u0|u2|xy[13]~12_combout )) ) ) ) # ( !\u0|u2|blackscreenCounter [11] & ( \u0|u2|Add3~4_combout  & ( 
// (\u0|u2|xy[13]~13_combout  & (!\u0|u2|xy[13]~14_combout  & (\KEY[0]~input_o  & !\u0|u2|xy[13]~12_combout ))) ) ) ) # ( \u0|u2|blackscreenCounter [11] & ( !\u0|u2|Add3~4_combout  & ( (!\u0|u2|xy[13]~13_combout  & (!\u0|u2|xy[13]~14_combout  & 
// (\KEY[0]~input_o  & !\u0|u2|xy[13]~12_combout ))) ) ) )

	.dataa(!\u0|u2|xy[13]~13_combout ),
	.datab(!\u0|u2|xy[13]~14_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|u2|xy[13]~12_combout ),
	.datae(!\u0|u2|blackscreenCounter [11]),
	.dataf(!\u0|u2|Add3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~54 .extended_lut = "off";
defparam \u0|u2|xy~54 .lut_mask = 64'h0000080004000C00;
defparam \u0|u2|xy~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N12
cyclonev_lcell_comb \u0|u2|xy~55 (
// Equation(s):
// \u0|u2|xy~55_combout  = ( \u0|u2|xy~4_combout  & ( \u0|u2|xy~54_combout  ) ) # ( !\u0|u2|xy~4_combout  & ( \u0|u2|xy~54_combout  ) ) # ( \u0|u2|xy~4_combout  & ( !\u0|u2|xy~54_combout  & ( (((\u0|u2|xy~5_combout  & \u0|u2|Add2~29_sumout )) # 
// (\u0|u2|xy~53_combout )) # (\u0|u2|Add6~29_sumout ) ) ) ) # ( !\u0|u2|xy~4_combout  & ( !\u0|u2|xy~54_combout  & ( ((\u0|u2|xy~5_combout  & \u0|u2|Add2~29_sumout )) # (\u0|u2|xy~53_combout ) ) ) )

	.dataa(!\u0|u2|xy~5_combout ),
	.datab(!\u0|u2|Add6~29_sumout ),
	.datac(!\u0|u2|Add2~29_sumout ),
	.datad(!\u0|u2|xy~53_combout ),
	.datae(!\u0|u2|xy~4_combout ),
	.dataf(!\u0|u2|xy~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|xy~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|xy~55 .extended_lut = "off";
defparam \u0|u2|xy~55 .lut_mask = 64'h05FF37FFFFFFFFFF;
defparam \u0|u2|xy~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N14
dffeas \u0|u2|xy[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|xy~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|xy [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|xy[11] .is_wysiwyg = "true";
defparam \u0|u2|xy[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( \u0|u2|xy [14] & ( (!\u0|u2|xy [12] & (!\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & !\u0|u2|xy [13]))) ) ) ) # ( 
// !\VGA|user_input_translator|Add1~1_sumout  & ( !\u0|u2|xy [14] & ( (!\VGA|writeEn~0_combout  & !\VGA|user_input_translator|Add1~5_sumout ) ) ) )

	.dataa(!\u0|u2|xy [12]),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\u0|u2|xy [13]),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\u0|u2|xy [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'hC0C0000080000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F00000F0F00000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|writeEn~0_combout  & ((!\u0|u2|xy [14]) # ((!\u0|u2|xy [12] & !\u0|u2|xy [13])))) ) ) )

	.dataa(!\u0|u2|xy [12]),
	.datab(!\u0|u2|xy [13]),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\u0|u2|xy [14]),
	.datae(!\VGA|user_input_translator|Add1~5_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h00000000F0800000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h5555000055550000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \u0|u2|colour_reg~1 (
// Equation(s):
// \u0|u2|colour_reg~1_combout  = (\KEY[0]~input_o  & \SW[8]~input_o )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|colour_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|colour_reg~1 .extended_lut = "off";
defparam \u0|u2|colour_reg~1 .lut_mask = 64'h0505050505050505;
defparam \u0|u2|colour_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N35
dffeas \u0|u2|colour_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|colour_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|colour_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|colour_reg[1] .is_wysiwyg = "true";
defparam \u0|u2|colour_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \u0|u2|colour~1 (
// Equation(s):
// \u0|u2|colour~1_combout  = ( \u0|u2|colour_reg [1] & ( (\KEY[0]~input_o  & !\u0|u1|current_state.BLACKSCREEN~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u2|colour_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|colour~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|colour~1 .extended_lut = "off";
defparam \u0|u2|colour~1 .lut_mask = 64'h0000000044444444;
defparam \u0|u2|colour~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \u0|u2|colour[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|colour~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|colour[1] .is_wysiwyg = "true";
defparam \u0|u2|colour[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [2],\u0|u2|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N32
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a8  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a8  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h0A0A5F5F22227777;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h08085D5D2A2A7F7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \u0|u2|colour_reg~2 (
// Equation(s):
// \u0|u2|colour_reg~2_combout  = (\KEY[0]~input_o  & \SW[7]~input_o )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|colour_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|colour_reg~2 .extended_lut = "off";
defparam \u0|u2|colour_reg~2 .lut_mask = 64'h0505050505050505;
defparam \u0|u2|colour_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \u0|u2|colour_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|colour_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|colour_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|colour_reg[0] .is_wysiwyg = "true";
defparam \u0|u2|colour_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \u0|u2|colour~2 (
// Equation(s):
// \u0|u2|colour~2_combout  = ( \u0|u2|colour_reg [0] & ( (\KEY[0]~input_o  & !\u0|u1|current_state.BLACKSCREEN~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|u1|current_state.BLACKSCREEN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|u2|colour_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|colour~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|colour~2 .extended_lut = "off";
defparam \u0|u2|colour~2 .lut_mask = 64'h0000000044444444;
defparam \u0|u2|colour~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \u0|u2|colour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|u2|colour~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|u2|colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|u2|colour[0] .is_wysiwyg = "true";
defparam \u0|u2|colour[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\u0|u2|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|u2|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\u0|u2|xy [11],\u0|u2|xy [10],\u0|u2|xy [9],\u0|u2|xy [8],\u0|u2|xy [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h05053535C5C5F5F5;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y54_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
