digraph "CFG for '_Z22gauss_elimination_cudaPfS_i' function" {
	label="CFG for '_Z22gauss_elimination_cudaPfS_i' function";

	Node0x5f8e290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %6 = add nsw i32 %2, 1\l  %7 = mul nsw i32 %6, %5\l  %8 = add nsw i32 %7, %4\l  %9 = sext i32 %8 to i64\l  %10 = getelementptr inbounds float, float addrspace(1)* %0, i64 %9\l  %11 = load float, float addrspace(1)* %10, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %12 = getelementptr inbounds [40 x [40 x float]], [40 x [40 x float]]\l... addrspace(3)* @_ZZ22gauss_elimination_cudaPfS_iE4temp, i32 0, i32 %5, i32 %4\l  store float %11, float addrspace(3)* %12, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %13 = icmp sgt i32 %2, 1\l  br i1 %13, label %14, label %16\l|{<s0>T|<s1>F}}"];
	Node0x5f8e290:s0 -> Node0x5f91050;
	Node0x5f8e290:s1 -> Node0x5f910e0;
	Node0x5f91050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%14:\l14:                                               \l  %15 = add i32 %2, -2\l  br label %19\l}"];
	Node0x5f91050 -> Node0x5f912b0;
	Node0x5f910e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%16:\l16:                                               \l  %17 = load float, float addrspace(3)* %12, align 4, !tbaa !5\l  %18 = getelementptr inbounds float, float addrspace(1)* %1, i64 %9\l  store float %17, float addrspace(1)* %18, align 4, !tbaa !5\l  ret void\l}"];
	Node0x5f912b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i32 [ %36, %35 ], [ 0, %14 ]\l  %21 = icmp ule i32 %5, %20\l  %22 = icmp ult i32 %4, %20\l  %23 = select i1 %21, i1 true, i1 %22\l  br i1 %23, label %35, label %24\l|{<s0>T|<s1>F}}"];
	Node0x5f912b0:s0 -> Node0x5f91630;
	Node0x5f912b0:s1 -> Node0x5f91930;
	Node0x5f91930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%24:\l24:                                               \l  %25 = getelementptr inbounds [40 x [40 x float]], [40 x [40 x float]]\l... addrspace(3)* @_ZZ22gauss_elimination_cudaPfS_iE4temp, i32 0, i32 %20, i32 %4\l  %26 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %27 = getelementptr inbounds [40 x [40 x float]], [40 x [40 x float]]\l... addrspace(3)* @_ZZ22gauss_elimination_cudaPfS_iE4temp, i32 0, i32 %20, i32 %20\l  %28 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %29 = getelementptr inbounds [40 x [40 x float]], [40 x [40 x float]]\l... addrspace(3)* @_ZZ22gauss_elimination_cudaPfS_iE4temp, i32 0, i32 %5, i32 %20\l  %30 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %31 = fdiv contract float %28, %30\l  %32 = load float, float addrspace(3)* %12, align 4, !tbaa !5\l  %33 = fmul contract float %31, %32\l  %34 = fsub contract float %26, %33\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store float %34, float addrspace(3)* %12, align 4, !tbaa !5\l  br label %35\l}"];
	Node0x5f91930 -> Node0x5f91630;
	Node0x5f91630 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = add nuw nsw i32 %20, 1\l  %37 = icmp eq i32 %20, %15\l  br i1 %37, label %16, label %19, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5f91630:s0 -> Node0x5f910e0;
	Node0x5f91630:s1 -> Node0x5f912b0;
}
