Elapsed Time	9.67463	16.19976	16.19349	19.39082	22.91342	11.09188	15.69472	16.31315	27.58647	22.68652
Clockticks	1.30187E+11	2.37222E+11	3.15722E+11	4.06554E+11	4.97969E+11	1.43111E+11	2.3532E+11	3.14647E+11	4.40746E+11	4.97864E+11
Instructions Retired	1.97933E+11	3.61946E+11	5.11806E+11	6.68415E+11	8.21839E+11	1.97879E+11	3.55247E+11	5.09552E+11	6.67645E+11	8.23502E+11
CPI Rate	0.65773	0.65541	0.61688	0.60824	0.60592	0.72323	0.66241	0.6175	0.66015	0.60457
MUX Reliability	0.97552	0.99569	0.9936	0.99741	0.99773	0.99154	0.99567	0.99159	0.98955	0.99134
Front-End Bound	22.1	18.4	21.6	20	20.4	20.6	20.9	20.6	17.7	20.2
Front-End Latency	13.1	11.1	12.1	10.9	11.9	13.1	13.1	12.7	9.8	10.5
ICache Misses	1.8	1	1.2	0.8	0.7	2.3	1	0.9	0.7	0.7
ITLB Overhead	0.3	0.2	0.1	0.1	0.1	0.4	0.1	0.2	0.1	0.1
Branch Resteers	3.7	3.3	1.4	1.1	1	4.6	3.1	1.4	3.6	1.4
Mispredicts Resteers	2.6	1.6	0.8	0.5	0.6	2.5	1.4	0.8	1.7	0.8
Clears Resteers	0.1	0.5	0.1	0.1	0.1	0.4	0.4	0.1	0.9	0.1
Unknown Branches	1.1	1.1	0.5	0.4	0.3	1.7	1.2	0.5	1	0.5
DSB Switches	0.5	0.3	0.2	0.1	0.1	0.4	0.3	0.2	0.1	0.1
Length Changing Prefixes	0	0	0	0	0	0	0	0	0	0
MS Switches	0.5	0.2	0.1	0.4	0.2	0.3	0.4	0.3	0.2	0.3
Front-End Bandwidth	9	7.3	9.6	9.1	8.5	7.5	7.8	7.9	7.9	9.7
Front-End Bandwidth MITE	6.3	3.5	3.4	2.3	2.6	7	4.4	3.2	2.7	2.3
Front-End Bandwidth DSB	33.3	35.6	41.4	42.2	43.2	30.2	37.1	41.1	36.9	42.7
Front-End Bandwidth LSD	0.1	0.1	0.1	0	0	0.1	0	0	0	0
(Info) DSB Coverage	89.4	93.9	95	96.4	96.3	87.7	92.8	95.3	95.7	96.7
(Info) LSD Coverage	1.6	1.2	0.7	0.5	0.5	1.2	1.1	0.6	0.5	0.4
Bad Speculation	7.1	4.4	3.3	2.6	2	6.9	5.3	3	3.5	2.3
Branch Mispredict	6.9	3.3	3.1	2.2	1.8	5.8	4.2	2.6	2.3	2.1
Machine Clears	0.1	1.1	0.2	0.4	0.3	1	1.1	0.4	1.2	0.2
Back-End Bound	14.3	17.8	6.5	5.9	4.8	21.8	11.4	8.5	19.8	5.8
Memory Bound	6.3	9.2	2.7	2.4	1.9	13.2	5.6	3.4	9.5	2.3
L1 Bound	12.6	15.2	13.6	14.4	14.4	12.1	14.3	14	14.5	14.5
DTLB Overhead	1.7	0.5	0.4	0.4	1.5	1.3	4.8	0.4	0.6	0.2
Loads Blocked by Store Forwarding	0.1	0.1	0	0	0	0.1	0.1	0.1	0.1	0
Lock Latency	0	0	0	0	0	0	0	0	0	0
Split Loads	0	0	0	0	0	0	0	0	0	0
4K Aliasing	12.2	14.9	15.7	17.5	18.5	15.6	15.8	17.2	16.1	15.5
FB Full	3.9	2.6	1.8	3.6	2.2	1.2	2.6	1.9	2.1	1.2
L2 Bound	1.1	0	0.8	0.4	0.2	1.9	0.3	0.3	0	0
L3 Bound	2.2	5.3	1.4	1.3	0.7	7.8	3.9	1.5	4.6	0.9
Contested Accesses	0.2	2.3	0	0.1	0.1	5.3	3.4	0.1	0.7	0.1
Data Sharing	0	0.8	0	0	0	1.8	2.1	0	1.6	0
L3 Latency	8.6	6.1	3.6	2.3	2.3	6.4	5.9	3	4.5	2.2
SQ Full	0.2	0.1	0.2	0.2	0.1	0	0.3	0.1	0.2	0.2
DRAM Bound	1.1	0.6	0.2	0	0.1	0	0.5	0.4	0.7	0.4
Memory Bandwidth	21.9	16.9	16.8	15.7	11.2	20.9	22.1	12.7	21.6	15.2
Memory Latency	56.8	63.8	64.9	66.5	66.4	61.4	57.6	67.2	61.5	65.6
Local DRAM	1.5	0.5	0.3	0	0.2	0.7	1.7	0.3	0.2	0.6
Remote DRAM	0	0	0	0	0	0	0	0	0	0
Remote Cache	0	0	0	0	0	0	0	0	0	0
Store Bound	3.2	5	1.7	1	1	9.4	4.6	1.6	9.9	0.9
Store Latency	21.3	27.6	20.4	24.5	20.4	29.9	23.6	19.3	25.8	23.8
Store L2	2.5	2.7	3	3.1	3.1	2.2	2.6	3	2.9	3.2
Store L3	15.3	20.1	8.1	7.4	6.1	24.3	18.5	6.3	16.6	6.2
Store Memory	3.5	4.9	9.3	13.9	11.2	3.4	2.5	10	6.2	14.4
False Sharing	0	0	0	0	0	0.3	0.1	0	2.8	0
Split Stores	0	0	0	0	0	0	0	0	0	0
DTLB Store Overhead	1.4	0.1	0.2	0.1	1	1	1.2	0.1	0.8	0.1
Core Bound	8	8.6	3.8	3.6	3	8.6	5.8	5	10.3	3.5
Divider	0.1	0	0	0	0	0.1	0	0	0	0
Port Utilization	25.3	23	25.5	25.9	26.4	20.2	24.4	26.2	30.8	25.9
Cycles of 0 Ports Utilized	70.8	75.1	83.2	87.9	89.5	62.1	74.7	84.3	74.5	88.2
Cycles of 1 Port Utilized	7.6	7.3	4.2	4.7	4.7	7.6	6.2	5.8	6.3	5.1
Cycles of 2 Ports Utilized	12.2	13.3	12.7	13.1	13.1	13	13.6	12.8	13.1	12.9
Cycles of 3+ Ports Utilized	51	54.6	66.3	70.1	71.7	41.5	54.9	65.7	55.1	70.1
Port 0	24.9	24.8	28.5	29.2	29.5	19.1	23.8	28.5	23.8	28.8
Port 1	26	26.4	29.3	30.8	31.2	20.8	26.5	30	25.6	30.8
Port 2	52.4	53.8	60.5	64	65.2	44.7	55	62	53.8	64.2
Port 3	53.2	54.4	61.1	64.6	65.7	45.1	55.5	62.6	54.2	64.8
Port 4	36.2	36.7	41.9	44.4	45.4	31.2	38.2	42.6	37.3	44.2
Port 5	27.4	27.7	30.7	32.5	32.7	22.2	27.6	30.8	26.8	32.3
Port 6	43.7	44.5	46.6	49	48.9	40	44.9	46.9	42	48.2
Port 7	29.6	31.3	35.5	37.9	38.8	25.5	31.7	36.1	31.8	38.2
Vector Capacity Usage (FPU)	0	0	0	0	0	0	0	0	0	0
Retiring	56.5	59.4	68.5	71.4	72.8	50.7	62.4	67.9	59	71.7
General Retirement	55.9	59.1	68.3	71.1	72.5	50.2	62.1	67.6	58.8	71.4
FP Arithmetic	0	0	0	0	0	0	0	0	0	0
FP x87	0	0	0	0	0	0	0	0	0	0
FP Scalar	0	0	0	0	0	0	0	0	0	0
FP Vector	0	0	0	0	0	0	0	0	0	0
Other	100	100	100	100	100	100	100	100	100	100
Microcode Sequencer	0.6	0.3	0.2	0.4	0.3	0.5	0.4	0.3	0.2	0.3
Assists	0	0	0	0	0	0	0	0	0	0
Total Thread Count	145	147	149	150	149	146	148	148	146	146
Paused Time	0	0	0	0	0	0	0	0	0	0
Frame Count	18	26	30	40	41	19	24	31	38	45
