{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574950226851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574950226861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 23:10:26 2019 " "Processing started: Thu Nov 28 23:10:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574950226861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950226861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPP -c GPP " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPP -c GPP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950226861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574950227650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574950227650 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GPP.v(193) " "Verilog HDL information at GPP.v(193): always construct contains both blocking and non-blocking assignments" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574950237813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpp.v 5 5 " "Found 5 design units, including 5 entities, in source file gpp.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPP " "Found entity 1: GPP" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574950237816 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex7seg " "Found entity 2: hex7seg" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574950237816 ""} { "Info" "ISGN_ENTITY_NAME" "3 Control_GPP " "Found entity 3: Control_GPP" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574950237816 ""} { "Info" "ISGN_ENTITY_NAME" "4 Datapath_GPP " "Found entity 4: Datapath_GPP" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574950237816 ""} { "Info" "ISGN_ENTITY_NAME" "5 memory_GPP " "Found entity 5: memory_GPP" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574950237816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk GPP.v(16) " "Verilog HDL Implicit Net warning at GPP.v(16): created implicit net for \"clk\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 GPP.v(17) " "Verilog HDL Implicit Net warning at GPP.v(17): created implicit net for \"clk1\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dir GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"dir\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_pc GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"clr_pc\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incr_pc GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"incr_pc\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_pc GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"ld_pc\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_ma GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"sel_ma\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mwe GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"Mwe\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFr1a GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"RFr1a\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFr1e GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"RFr1e\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFr2a GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"RFr2a\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFr2e GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"RFr2e\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFr3a GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"RFr3a\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFr3e GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"RFr3e\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_RF3 GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"set_RF3\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_RF3 GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"clr_RF3\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_rf GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"sel_rf\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_ALU GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"sel_ALU\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mre GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"Mre\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MAresult GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"MAresult\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rfn_eq_rfm GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"rfn_eq_rfm\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rfn_lt_rfm GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"rfn_lt_rfm\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_data1 GPP.v(35) " "Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for \"r_data1\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_IR GPP.v(36) " "Verilog HDL Implicit Net warning at GPP.v(36): created implicit net for \"ld_IR\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_addr GPP.v(37) " "Verilog HDL Implicit Net warning at GPP.v(37): created implicit net for \"w_addr\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_addr GPP.v(37) " "Verilog HDL Implicit Net warning at GPP.v(37): created implicit net for \"r_addr\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_data GPP.v(37) " "Verilog HDL Implicit Net warning at GPP.v(37): created implicit net for \"w_data\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rn GPP.v(191) " "Verilog HDL Implicit Net warning at GPP.v(191): created implicit net for \"rn\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rm GPP.v(191) " "Verilog HDL Implicit Net warning at GPP.v(191): created implicit net for \"rm\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ro GPP.v(191) " "Verilog HDL Implicit Net warning at GPP.v(191): created implicit net for \"ro\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_data GPP.v(285) " "Verilog HDL Implicit Net warning at GPP.v(285): created implicit net for \"r_data\"" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GPP.v(35) " "Verilog HDL Instantiation warning at GPP.v(35): instance has no name" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574950237818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GPP.v(36) " "Verilog HDL Instantiation warning at GPP.v(36): instance has no name" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574950237819 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GPP.v(37) " "Verilog HDL Instantiation warning at GPP.v(37): instance has no name" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574950237819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GPP " "Elaborating entity \"GPP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574950237871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 GPP.v(24) " "Verilog HDL assignment warning at GPP.v(24): truncated value with size 32 to match size of target (26)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574950237872 "|GPP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:digit0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:digit0\"" {  } { { "GPP.v" "digit0" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_GPP Control_GPP:comb_60 " "Elaborating entity \"Control_GPP\" for hierarchy \"Control_GPP:comb_60\"" {  } { { "GPP.v" "comb_60" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 GPP.v(106) " "Verilog HDL assignment warning at GPP.v(106): truncated value with size 4 to match size of target (2)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574950237917 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "GPP.v(113) " "Verilog HDL Case Statement information at GPP.v(113): all case item expressions in this case statement are onehot" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574950237917 "|GPP|Control_GPP:comb_60"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 GPP.v(149) " "Verilog HDL assignment warning at GPP.v(149): truncated value with size 32 to match size of target (2)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574950237918 "|GPP|Control_GPP:comb_60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "GPP.v(164) " "Verilog HDL Case Statement warning at GPP.v(164): incomplete case statement has no default case item" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 164 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574950237918 "|GPP|Control_GPP:comb_60"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MAresult GPP.v(163) " "Verilog HDL Always Construct warning at GPP.v(163): inferring latch(es) for variable \"MAresult\", which holds its previous value in one or more paths through the always construct" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574950237918 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[0\] GPP.v(163) " "Inferred latch for \"MAresult\[0\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237919 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[1\] GPP.v(163) " "Inferred latch for \"MAresult\[1\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237919 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[2\] GPP.v(163) " "Inferred latch for \"MAresult\[2\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237919 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[3\] GPP.v(163) " "Inferred latch for \"MAresult\[3\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237919 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[4\] GPP.v(163) " "Inferred latch for \"MAresult\[4\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237919 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[5\] GPP.v(163) " "Inferred latch for \"MAresult\[5\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237919 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[6\] GPP.v(163) " "Inferred latch for \"MAresult\[6\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[7\] GPP.v(163) " "Inferred latch for \"MAresult\[7\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[8\] GPP.v(163) " "Inferred latch for \"MAresult\[8\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[9\] GPP.v(163) " "Inferred latch for \"MAresult\[9\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[10\] GPP.v(163) " "Inferred latch for \"MAresult\[10\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[11\] GPP.v(163) " "Inferred latch for \"MAresult\[11\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[12\] GPP.v(163) " "Inferred latch for \"MAresult\[12\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[13\] GPP.v(163) " "Inferred latch for \"MAresult\[13\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[14\] GPP.v(163) " "Inferred latch for \"MAresult\[14\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAresult\[15\] GPP.v(163) " "Inferred latch for \"MAresult\[15\]\" at GPP.v(163)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237920 "|GPP|Control_GPP:comb_60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_GPP Datapath_GPP:comb_61 " "Elaborating entity \"Datapath_GPP\" for hierarchy \"Datapath_GPP:comb_61\"" {  } { { "GPP.v" "comb_61" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237937 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR GPP.v(184) " "Verilog HDL warning at GPP.v(184): object IR used but never assigned" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RFr1a GPP.v(185) " "Verilog HDL or VHDL warning at GPP.v(185): object \"RFr1a\" assigned a value but never read" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RFr2a GPP.v(185) " "Verilog HDL or VHDL warning at GPP.v(185): object \"RFr2a\" assigned a value but never read" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RFr3a GPP.v(185) " "Verilog HDL or VHDL warning at GPP.v(185): object \"RFr3a\" assigned a value but never read" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RFresult GPP.v(187) " "Verilog HDL or VHDL warning at GPP.v(187): object \"RFresult\" assigned a value but never read" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 GPP.v(191) " "Verilog HDL assignment warning at GPP.v(191): truncated value with size 4 to match size of target (1)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GPP.v(196) " "Verilog HDL assignment warning at GPP.v(196): truncated value with size 32 to match size of target (8)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(198) " "Verilog HDL or VHDL warning at the GPP.v(198): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 198 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237938 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(199) " "Verilog HDL or VHDL warning at the GPP.v(199): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 199 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(200) " "Verilog HDL or VHDL warning at the GPP.v(200): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 200 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(207) " "Verilog HDL or VHDL warning at the GPP.v(207): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 207 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(208) " "Verilog HDL or VHDL warning at the GPP.v(208): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 208 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(217) " "Verilog HDL or VHDL warning at the GPP.v(217): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 217 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rn GPP.v(220) " "Verilog HDL Always Construct warning at GPP.v(220): variable \"rn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(220) " "Verilog HDL or VHDL warning at the GPP.v(220): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 220 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rm GPP.v(220) " "Verilog HDL Always Construct warning at GPP.v(220): variable \"rm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rn GPP.v(221) " "Verilog HDL Always Construct warning at GPP.v(221): variable \"rn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "GPP.v(221) " "Verilog HDL or VHDL warning at the GPP.v(221): index expression is not wide enough to address all of the elements in the array" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 221 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1574950237939 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rm GPP.v(221) " "Verilog HDL Always Construct warning at GPP.v(221): variable \"rm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "GPP.v(222) " "Verilog HDL Case Statement warning at GPP.v(222): case item expression never matches the case expression" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 222 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "GPP.v(223) " "Verilog HDL Case Statement warning at GPP.v(223): case item expression never matches the case expression" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 223 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "GPP.v(232) " "Verilog HDL Case Statement warning at GPP.v(232): case item expression never matches the case expression" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 232 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 GPP.v(238) " "Verilog HDL assignment warning at GPP.v(238): truncated value with size 4 to match size of target (1)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_data1 GPP.v(254) " "Verilog HDL Always Construct warning at GPP.v(254): variable \"r_data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr GPP.v(243) " "Verilog HDL Always Construct warning at GPP.v(243): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574950237940 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0000 0 GPP.v(184) " "Net \"IR.0000\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0001 0 GPP.v(184) " "Net \"IR.0001\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0010 0 GPP.v(184) " "Net \"IR.0010\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0011 0 GPP.v(184) " "Net \"IR.0011\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0100 0 GPP.v(184) " "Net \"IR.0100\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0101 0 GPP.v(184) " "Net \"IR.0101\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0110 0 GPP.v(184) " "Net \"IR.0110\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.0111 0 GPP.v(184) " "Net \"IR.0111\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.1000 0 GPP.v(184) " "Net \"IR.1000\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.1001 0 GPP.v(184) " "Net \"IR.1001\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR.1010 0 GPP.v(184) " "Net \"IR.1010\" at GPP.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] GPP.v(243) " "Inferred latch for \"R\[1\]\" at GPP.v(243)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] GPP.v(243) " "Inferred latch for \"R\[0\]\" at GPP.v(243)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237941 "|GPP|Datapath_GPP:comb_61"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R\[0\] GPP.v(193) " "Can't resolve multiple constant drivers for net \"R\[0\]\" at GPP.v(193)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 193 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237942 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "GPP.v(243) " "Constant driver at GPP.v(243)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 243 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237942 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R\[1\] GPP.v(193) " "Can't resolve multiple constant drivers for net \"R\[1\]\" at GPP.v(193)" {  } { { "GPP.v" "" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 193 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237942 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath_GPP:comb_61 " "Can't elaborate user hierarchy \"Datapath_GPP:comb_61\"" {  } { { "GPP.v" "comb_61" { Text "C:/intelFPGA_lite/18.1/GPP/GPP.v" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574950237942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/GPP/output_files/GPP.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/GPP/output_files/GPP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950237979 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 76 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574950238045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 23:10:38 2019 " "Processing ended: Thu Nov 28 23:10:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574950238045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574950238045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574950238045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574950238045 ""}
