---
title: RISC-Væ€»çº¿
date: 2023-04-06 15:45:24
tags: RISC-V
---

<div style="text-align:center"><div style="zoom: 15%;"><img src="https://s2.loli.net/2023/04/10/I7sfhHlEuwZcPaW.png"/></div></div>
RISCV æ€»çº¿è®¾è®¡

<!--more-->

- [x] TODO: key point is `Interface(arbiter, mux)` and `bus` design
- [x] TODO: debug, UART

## ä¸»æµæ€»çº¿ï¼šAHB, APB, AXI

### AHBï¼ˆAdvanced High Performance Busï¼‰

1.  å·¥ä½œæ–¹å¼

    - é‡è¦éƒ¨ä»¶ï¼šä¸»è®¾å¤‡(master), ä»è®¾å¤‡(slave), è¯‘ç å™¨(decoder), ç»ˆè£å™¨(arbiter), å¤ç”¨å™¨(mux)
    - æ•°æ®çº¿: åœ°å€çº¿ã€æ•°æ®çº¿ã€æ§åˆ¶çº¿
    - å·¥ä½œè¿‡ç¨‹

      1. ä¸»è®¾å¤‡éœ€è¦å ç”¨æ€»çº¿çš„æ—¶å€™ï¼Œéœ€è¦æƒ³ç»ˆè£å™¨å‘é€è¯·æ±‚(request)
      2. **ç»ˆè£å™¨**å·¥å…·å…¶ä¼˜å…ˆçº§ç®—æ³•ï¼Œé€‰æ‹©ä¸€ä¸ªä¸»è®¾å¤‡æˆæƒè®¿é—®æ€»çº¿ï¼Œå…¶ä½™çš„ä¸»è®¾å¤‡æ­¤æ—¶ä¸å¯ä»¥è®¿é—®æ€»çº¿  
         **è¯‘ç å™¨**æ ¹æ®ä¸»è®¾å¤‡æä¾›çš„åœ°å€ï¼Œç”Ÿæˆä»è®¾å¤‡çš„ç‰‡é€‰ä¿¡å·æ¥é€‰æ‹©ä¸»è®¾å¤‡æƒ³è¦è®¿é—®çš„ä»è®¾å¤‡
      3. ä¸»è®¾å¤‡å‘é€åœ°å€å’Œæ§åˆ¶ä¿¡å·ç»™ä»è®¾å¤‡ï¼Œä»è®¾å¤‡æœ€å¿«å†ä¸‹ä¸€ä¸ªå‘¨æœŸåè¿”å›ä¼ è¾“æˆåŠŸçš„`HREADY`ä¿¡å·
      4. ä»è®¾å¤‡å¦‚ Busy åˆ™ä¼šå°† ready ä¿¡å·æ‹‰ä½ï¼Œè¡¨ç¤ºä¿¡å·ä¼ è¾“æ²¡æœ‰å®Œæˆ
      5. è‹¥ä¸»è®¾å¤‡æ”¶ä¸åˆ°ä»è®¾å¤‡å¯¹ä¸Šä¸€æ¬¡æ§åˆ¶ä¿¡å·çš„ ready ä¿¡å·ï¼Œåˆ™ä¸»è®¾å¤‡éœ€è¦å°†å½“å‰çš„åœ°å€å’Œæ§åˆ¶ä¿¡å·å»¶è¿Ÿåˆ°ä¸‹ä¸€æ‹

      <img src="/Users/fujie/Pictures/typora/image-20230419180938348.png" alt="image-20230419180938348" style="zoom: 33%;" />

2.  ä¼˜ç‚¹
    - é«˜æ€§èƒ½ä½åŠŸè€—ï¼šæ˜¯ç›®å‰æœ€ä¸ºå¹¿æ³›çš„é«˜æ€§èƒ½ä½åŠŸè€—æ€»çº¿ï¼Œä¾‹å¦‚ ARM Cortex-M å°±å¤§å¤šé‡‡ç”¨ AHB æ€»çº¿(M3, M4, M55)
3.  ç¼ºç‚¹

    - AHB å†…éƒ¨é‡‡ç”¨<u>shared-bus</u>çš„æ¶æ„ï¼ŒåŸºäºå¤ç”¨å™¨(mux-based)å®ç°. ç¼ºç‚¹åœ¨äºï¼šå½“ä¸»ä»è®¾å¤‡å˜å¤šäº‹ï¼ŒAHB çš„æ¶æ„åŒä¸€æ—¶åˆ»åªæœ‰ä¸€å¯¹ä¸»ä»è®¾å¤‡å¯ä»¥é€šä¿¡ï¼Œæ•ˆç‡å¤ªä½
    - æ²¡æœ‰é‡‡ç”¨ valid-ready æ–¹å¼çš„æ¡æ‰‹ä¿¡å·
    - æ— æ³•æ”¯æŒå¤šä¸ªæ»å¤–ä¼ è¾“(Multiple outstanding transaction)

The AHB is the backbone of the system and is designed specifically for high performance, high-frequency components. This includes the connections of processors, on-chip memories, and memory interfaces among others.

### APBï¼ˆAdvanced Peripheral Performance Busï¼‰

<img src="/Users/fujie/Pictures/typora/image-20230419184200401.png" alt="image-20230419184200401" style="zoom:33%;" />

1. ä¼˜ç‚¹
   - æ§åˆ¶ç®€å•: ä¼ è¾“éƒ½æœ‰æ—¶é’Ÿä¸Šå‡æ²¿åŒæ­¥ï¼Œæ§åˆ¶çº¿æ•°é‡å°‘
   - ç¡¬ä»¶å®ç°ç®€å•(åªæœ‰ä¸€ä¸ª masterï¼šAPB bridgeï¼Œä½œä¸ºé«˜é€Ÿæ€»çº¿å’Œä½é€Ÿè®¾å¤‡ä¹‹é—´çš„æ¥å£)
   - è¿æ¥ä¸€äº›ä½é€Ÿè®¾å¤‡ï¼Œå¦‚ UART, low-frequency GPIO, and timers
2. ç¼ºç‚¹
   - æ€§èƒ½ä¸å¥½ï¼Œå¸¦å®½ä½

<img src="/Users/fujie/Pictures/typora/image-20230419184454014.png" alt="image-20230419184454014" style="zoom: 33%;" />

The APB is a simplified interface designed for low bandwidth peripherals that do not require the high performance of the AHB or the ASB.

### AXIï¼ˆAdvanced eXtensible Interfaceï¼‰

1. å·¥ä½œæ–¹å¼

   - åœ¨ AHB çš„åŸºç¡€ä¸Šçš„æ”¹è¿›

     1. äº”ä¸ªé€šé“æ¥å¤„ç†å™¨æ•°æ®çš„å‘é€å’Œæ¥æ”¶: Read address channel, Read data channel, Write address channel , Write data channel, Write response channel
        <center><img src="/Users/fujie/Pictures/typora/Intro_to_AXI_AXI_channels.webp" alt="Intro_to_AXI_AXI_channels" style="zoom: 33%;" /></center>
     2. _æ”¯æŒä¹±åºæ•°æ®ä¼ è¾“_: <u>5 ä¸ªé€šé“éƒ½æ˜¯å¯¹åº”çš„ ID ä¿¡å·</u>ï¼Œä¼ è¾“çš„æ—¶å€™ä¼šç»™ Transaction å¸¦ä¸Š IDï¼ŒåŒä¸€ä¸ª ID çš„ Transaction å¿…é¡»ä¿è¯å½¼æ­¤ä¹‹é—´çš„é¡ºåºï¼›ä¸åŒ ID çš„ Transaction ä¸ç”¨ä¿è¯é¡ºåºã€‚å› æ­¤å¯ä»¥è®©ï¼šå¿«é€Ÿçš„ Transaction å¿«é€Ÿçš„å®Œæˆï¼Œä¸ç”¨ç­‰å¾…æ…¢çš„ Transaction å®Œæˆäº†å†å®Œæˆå¿«çš„ã€‚é€‚åˆ<u>**é«˜æ€§èƒ½ã€ä½æ—¶å»¶**</u>çš„è®¾è®¡ã€‚  
        AXI ä¸­å¿…é¡»é¡ºåºå®Œæˆçš„ä¼ è¾“ï¼Œéœ€è¦æ»¡è¶³ä»¥ä¸‹å…³ç³»ï¼š
        - æ¥è‡ª<u>åŒä¸€ä¸ª master</u>, æœ‰åŒæ ·çš„ M_ID
        - æœ‰ç€<u>åŒæ ·è¯»å†™ç±»å‹</u>, æœ‰åŒæ ·çš„ r/w_ID
        - æœ‰ç€<u>åŒæ ·ä¼ è¾“ ID</u> çš„ä¼ è¾“ï¼Œæœ‰åŒæ ·çš„ AXI4_ID
        <div style="text-align:center"><div style="zoom: 20%;"><img src="/Users/fujie/Pictures/typora/axi_write.svg"/></div></div>
        <div style="text-align:center"><div style="zoom: 20%;"><img src="/Users/fujie/Pictures/typora/axi_read.svg"/></div><div>
     3. é€šè¿‡ valid-ready å®ç°æ¡æ‰‹ï¼Œvalid å’Œ ready ä¿¡å·å½¼æ­¤ä¹‹é—´æ²¡æœ‰ä¾èµ–æ€§ï¼Œå¯ä»¥è‡ªè¡Œæ‹‰é«˜ï¼Œä»è€Œé¿å…äº†æ­»é”ã€‚ä¸‹å›¾ä¸­æ©™è‰²çš„æ˜¯ master çš„è¾“å‡ºä¿¡å·ã€è“è‰²çš„æ˜¯ slave çš„è¾“å‡ºä¿¡å·
     4. single-request burst: ä¼ è¾“åªéœ€è¦ç»™å‡ºé¦–åœ°å€

        > çªå‘ä¼ è¾“(burst transactions)å…è®¸å¯¹å…·æœ‰ç‰¹å®šåœ°å€å…³ç³»çš„å¤šä¸ªä¼ è¾“è¿›è¡Œåˆ†ç»„

        - AXLEN[3:0]: ä¸€æ¬¡ burst ä¼ è¾“ä¸­ï¼Œæ•°æ®ä¼ è¾“çš„æ¬¡æ•°ï¼ˆä¸€æ¬¡æ•°æ®ä¼ è¾“ç§°ä¸ºä¸€ä¸ª beatï¼‰
        - AXSIZE[2:0]: ä¸€ä¸ª beat çš„ä½å®½ï¼Œä½å®½ä¸èƒ½è¶…è¿‡æ€»çº¿çš„ä½å®½
        - AXBURST[1:0]: burst ä¼ è¾“çš„ç±»å‹ï¼Œå›ºå®šæ¨¡å¼ã€å¢é‡æ¨¡å¼ã€å¾ªç¯æ¨¡å¼
        <center><img src="/Users/fujie/Pictures/typora/axi-interconnects_stm_aac_image3.webp" alt="axi-interconnects_stm_aac_image3" style="zoom: 67%;" /></center>

     5. æ”¯æŒéå¯¹é½çš„åœ°å€: éå¯¹é½çš„ burst ä¼ è¾“ï¼Œåªæœ‰ç¬¬ä¸€ä¸ª beat æ˜¯éå¯¹é½çš„ï¼Œåç»­çš„éƒ½æ˜¯å¯¹é½çš„ï¼Œä¸‹å›¾å±•ç¤ºäº†å½“ä¼ è¾“å®½åº¦ä¸º 16bitsã€ä¸”å¼€å§‹åœ°å€ä» 0x03 å¼€å§‹çš„ä¼ è¾“
        <div style="text-align:center"><div style="zoom: 50%;"><img src="/Users/fujie/Pictures/typora/axi_align.png"/></div></div>

2. ä¼˜ç‚¹
   - **æ€§èƒ½å¥½**: ç›®å‰åº”ç”¨æœ€å¹¿æ³›çš„é«˜æ€§èƒ½æ€»çº¿
   - æ§åˆ¶æ›´åŠ çµæ´»: **AXI åªå®šä¹‰äº†ä¸»è®¾å¤‡å’Œä»è®¾å¤‡ä¹‹é—´çš„æ¥å£(interface), æœ¬è´¨ä¸Šä¸æ˜¯ Bus**ï¼Œè€Œæ²¡æœ‰å®šä¹‰äºŒè€…å¦‚ä½•è¿æ¥ï¼ˆAHB å®é™…æ˜¯å®šä¹‰äº†æ€»çº¿å†…éƒ¨æ¶æ„çš„ï¼‰ï¼Œè€Œæ˜¯ç”±å®ç°è€…è‡ªå·±å®šä¹‰ã€‚  
     ä¾‹å¦‚ï¼šå¦‚æœè¯»å†™é€šé“ä½¿ç”¨ç‹¬ç«‹çš„è¯‘ç å™¨å’Œç»ˆè£å™¨ï¼Œåˆ™å¯ä»¥å®ç°: `mater1 --write--> slave1, master2 --read--> slave1` åŒæ—¶å‘ç”Ÿ
3. ç¼ºç‚¹
   - å¤æ‚ï¼šæ§åˆ¶å¤æ‚ï¼ˆæ§åˆ¶ä¿¡å·å¤šï¼Œåœ¨ SoC ä¸­é›†æˆä¸å½“å®¹æ˜“æ­»é”ï¼‰ã€ç¡¬ä»¶å®ç°å¤æ‚
   - åŠŸè€—ï¼šåœ¨ä½åŠŸè€— SoC ä¸­ï¼ŒAXI åŠŸè€—æ˜¾å¾—è¿‡é«˜

## æ€»çº¿è®¾è®¡

æ€»çº¿çš„è®¾è®¡ä¸»è¦åŒ…æ‹¬ä¸¤ä¸ªé‡è¦çš„éƒ¨åˆ†ï¼š

1. æ¥å£è®¾è®¡(interface): æ¥å£è®¾è®¡ä¸»è¦å®šä¹‰<u>ç›¸å…³ä¿¡å·çº¿çš„åŠŸèƒ½ã€æ—¶åºç­‰ä¿¡æ¯ï¼Œä»¥åŠæ€»çº¿æ•°æ®ä¼ è¾“çš„ç‰¹ç‚¹</u>ï¼Œä¾‹å¦‚

   - å‘½ä»¤é€šé“

     | ä¿¡å·å | æ–¹å‘   | å®½åº¦ | ä»‹ç»           |
     | ------ | ------ | ---- | -------------- |
     | sReady | input  | 1    | ä»è®¾å¤‡å°±ç»ª     |
     | mValid | output | 1    | ä¸»è®¾å¤‡ä¿¡å·æœ‰æ•ˆ |
     | read   | output | 1    | å†™æˆ–è¯»         |
     | addr   | output | DW   | åœ°å€           |
     | wData  | output | DW   | å†™æ•°æ®         |
     | wMask  | output | DW/8 | å†™ Mask        |

   - åé¦ˆé€šé“

     | ä¿¡å·å | æ–¹å‘   | å®½åº¦ | ä»‹ç»             |
     | ------ | ------ | ---- | ---------------- |
     | mReady | output | 1    | ä¸»è®¾å¤‡å°±ç»ª       |
     | sValid | input  | 1    | ä»è®¾å¤‡ä¿¡å·æœ‰æ•ˆ   |
     | rError | input  | 1    | ä»è®¾å¤‡è¯»æ•°æ®é”™è¯¯ |
     | rData  | input  | DW   | ä»è®¾å¤‡è¯»æ•°æ®     |

2. å†…éƒ¨æ€»çº¿æ¶æ„è®¾è®¡(bus internal architecture):
   - æ€»çº¿çš„å†…éƒ¨ç»„ä»¶ï¼šç»ˆè£å™¨ã€è¯‘ç å™¨ã€å¤ç”¨å™¨ç­‰
   - ä¸»è®¾å¤‡å’Œä»è®¾å¤‡çš„è¿æ¥æ–¹å¼ï¼šä¸€å¯¹å¤šã€å¤šå¯¹å¤šç­‰

<div style="text-align:center"><img src="/Users/fujie/Pictures/typora/bus/bus_interface_arch.svg" /></div>

## H Bus è®¾è®¡è¯„ä»·

1. é‡‡ç”¨ shared-bus çš„ç»“æ„ï¼š
   - Master åœ¨ä¸‹å‘ä»»åŠ¡çš„æ—¶å€™ï¼Œé‡‡ç”¨ FIFO æœºåˆ¶ï¼ŒFIFO æœ€å‰é¢çš„ master æˆæƒæ€»çº¿ï¼Œç¼ºç‚¹å¦‚ä¸‹ï¼š
     1. shared-bus ç»“æ„ï¼Œmaster éœ€è¦ç«äº‰æ€»çº¿ï¼Œå¯¼è‡´å®æ—¶æ€§é™ä½
     2. é‡‡ç”¨ FIFO ç»“æ„ï¼Œæ— æ³•æ§åˆ¶ master çš„ä¼˜å…ˆçº§
     3. å¦‚æœ FIFO å¤´éƒ¨çš„ master å ç”¨æ€»çº¿çš„æ—¶é—´æœ€é•¿ï¼Œåˆ™æ•´ä½“æ€»çº¿ç­‰å¾…çš„æ—¶é—´ä¹Ÿä¼šæœ€é•¿
   - Slave åœ¨è¿”å›æ•°æ®çš„æ—¶å€™ï¼Œé‡‡ç”¨è½®è¯¢æœºåˆ¶ï¼Œç¼ºç‚¹å¦‚ä¸‹ï¼š
     1. shared-bus ç»“æ„ï¼Œslave éœ€è¦ç«äº‰æ€»çº¿ï¼Œå¯¼è‡´å®æ—¶æ€§é™ä½
     2. ç”±<u>DSP è½¯ä»¶æ§åˆ¶</u>è½®è¯¢åŠ é€Ÿå™¨çš„çŠ¶æ€ï¼šæ ¹æ®è½¯ä»¶åœ°å€ ï¼ŒæŸ¥è¯¢å¯¹åº”åŠ é€Ÿå™¨çš„çŠ¶æ€å¯„å­˜å™¨; è½¯ä»¶æŸ¥è¯¢çŠ¶æ€ã€æ§åˆ¶åŠ é€Ÿå™¨çš„æ•ˆç‡éƒ½å¾ˆä½ï¼ˆè½¯ä»¶æ§åˆ¶éœ€è¦è®¾è®¡åˆ°å‡½æ•°è°ƒç”¨ã€ä¿å­˜ä¸Šä¸‹æ–‡ã€å‡½æ•°è¿”å›ã€ç”šè‡³æ˜¯å¤„ç†å™¨ä¼˜å…ˆçº§çš„åˆ‡æ¢ï¼‰

> ğŸŒŸ å¦‚æœå¯ä»¥è®¾è®¡å¥½ MCU å’Œ co-processor çš„äº¤äº’æ¥å£ã€é‡‡ç”¨ç¡¬ä»¶çš„æ–¹å¼å®ç° co-processor çš„â€œçŠ¶æ€æŸ¥è¯¢â€å’Œâ€œæ§åˆ¶â€ï¼Œåˆ™æ•ˆç‡ç›¸æ¯”äºè½¯ä»¶ä¼šé«˜å¾ˆå¤šï¼›å°† shared-bus ç»“æ„çš„æ€»çº¿æ”¹ä¸º point-to-point ç»“æ„çš„ busï¼Œåˆ™æ€»çº¿æ¶æ„ä¹Ÿä¼šä¼˜åŒ–å¾ˆå¤šã€‚
> é…ç½®ä¿¡æ¯çš„ä¸‹å‘ä»æ–‡æ¡£ä¸­çœ‹ä¸»è¦é  DMA å’Œ load/storeï¼Œå¦‚æœå¯ä»¥ä¼˜åŒ– laod/store æŒ‡ä»¤ï¼Œåˆ™ mcu è°ƒåº¦ co-processor èƒ½åŠ›åº”è¯¥ä¼šå¢åŠ 

## é™„å½•

1. AXI è¯»é€šé“ä¿¡å·
   <center><img src="/Users/fujie/Pictures/typora/Intro_to_AXI_Read_address_read_data_global_signals_2.webp" alt="Intro_to_AXI_Read_address_read_data_global_signals_2" style="zoom:33%;" /></center>

2. AXI å†™é€šé“ä¿¡å·
   <center><img src="/Users/fujie/Pictures/typora/Intro_to_AXI_Write_address_data_response_signals_2.webp" alt="Intro_to_AXI_Write_address_data_response_signals_2" style="zoom:33%;" /></center>

3. AHB é€šé“ä¿¡å·
   <center><img src="/Users/fujie/Pictures/typora/Introduction_to_AMBA_fig03.webp" alt="Introduction_to_AMBA_fig03" style="zoom:50%;" /></center>

4. APB é€šé“ä¿¡å·
   <center><img src="/Users/fujie/Pictures/typora/Introduction_to_AMBA_fig04.webp" alt="Introduction_to_AMBA_fig04" style="zoom:50%;" /></center>

## å‚è€ƒæ–‡çŒ®

1. [AHB](https://www.allaboutcircuits.com/technical-articles/introduction-to-the-advanced-microcontroller-bus-architecture/#:~:text=The%20AHB%20decoder%20receives%20the,each%20with%20a%20unique%20purpose.)
2. [AXI ä»‹ç»](https://www.allaboutcircuits.com/technical-articles/introduction-to-the-advanced-extensible-interface-axi/)
3. [AXI interconnect](https://www.allaboutcircuits.com/technical-articles/what-are-axi-interconnects-tutorial-master-slave-digital-logic/)
4. [An introduction to AMBA AXI by ARM](https://developer.arm.com/documentation/102202/0300/Transfer-behavior-and-transaction-ordering#:~:text=The%20AXI%20protocol%20supports%20out,of%20transactions%20with%20different%20IDs.)
5. [AHB æ€»çº¿åè®®](https://www.cnblogs.com/mikewolf2002/p/10335422.html)
6. [APB æ€»çº¿åè®®](https://verificationforall.wordpress.com/apb-protocol/)
