// Seed: 3775810433
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wire id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  logic id_11 = id_3;
  wire  id_12;
endmodule
module module_2 ();
  supply1 id_1 = id_1;
  wire id_2;
  assign id_2 = id_1;
  assign id_1 = -1;
  final disable id_3;
  module_0 modCall_1 ();
endmodule
