Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sat Apr 30 04:12:39 2022
| Host              : DESKTOP-2QIFQ8G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file C://Users//noize//haskell2hardware//fhw//examples//QTreeBenchmarks//diploma//verilog-bool-no-nnz-inlined//synthesis//mMapKron//distilled//time-summary-report
| Design            : mMapKron
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (107)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (107)
--------------------------------
 There are 107 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.212        0.000                      0                32248        0.012        0.000                      0                32248        1.958        0.000                       0                  6764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.212        0.000                      0                32248        0.012        0.000                      0                32248        1.958        0.000                       0                  6764  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 memMergeIn_CTf_dbuf_mem_reg_bram_27/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memOut_CTf_dbuf_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 2.686ns (62.669%)  route 1.600ns (37.331%))
  Logic Levels:           10  (LUT3=1 LUT6=1 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 6.997 - 5.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.171ns, distribution 1.629ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.155ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6763, routed)        1.800     2.800    clk_IBUF_BUFG
    RAMB36_X13Y69        RAMB36E2                                     r  memMergeIn_CTf_dbuf_mem_reg_bram_27/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y69        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[7])
                                                      1.069     3.869 r  memMergeIn_CTf_dbuf_mem_reg_bram_27/CASDOUTA[7]
                         net (fo=1, routed)           0.035     3.904    memMergeIn_CTf_dbuf_mem_reg_bram_27_n_28
    RAMB36_X13Y70        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.210     4.114 r  memMergeIn_CTf_dbuf_mem_reg_bram_28/CASDOUTA[7]
                         net (fo=1, routed)           0.035     4.149    memMergeIn_CTf_dbuf_mem_reg_bram_28_n_28
    RAMB36_X13Y71        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.210     4.359 r  memMergeIn_CTf_dbuf_mem_reg_bram_29/CASDOUTA[7]
                         net (fo=1, routed)           0.035     4.394    memMergeIn_CTf_dbuf_mem_reg_bram_29_n_28
    RAMB36_X13Y72        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.210     4.604 r  memMergeIn_CTf_dbuf_mem_reg_bram_30/CASDOUTA[7]
                         net (fo=1, routed)           0.035     4.639    memMergeIn_CTf_dbuf_mem_reg_bram_30_n_28
    RAMB36_X13Y73        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.210     4.849 r  memMergeIn_CTf_dbuf_mem_reg_bram_31/CASDOUTA[7]
                         net (fo=1, routed)           0.035     4.884    memMergeIn_CTf_dbuf_mem_reg_bram_31_n_28
    RAMB36_X13Y74        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.210     5.094 r  memMergeIn_CTf_dbuf_mem_reg_bram_32/CASDOUTA[7]
                         net (fo=1, routed)           0.035     5.129    memMergeIn_CTf_dbuf_mem_reg_bram_32_n_28
    RAMB36_X13Y75        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.210     5.339 r  memMergeIn_CTf_dbuf_mem_reg_bram_33/CASDOUTA[7]
                         net (fo=1, routed)           0.035     5.374    memMergeIn_CTf_dbuf_mem_reg_bram_33_n_28
    RAMB36_X13Y76        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_DOUTADOUT[7])
                                                      0.117     5.491 r  memMergeIn_CTf_dbuf_mem_reg_bram_34/DOUTADOUT[7]
                         net (fo=1, routed)           1.162     6.653    memMergeIn_CTf_dbuf_mem_reg_bram_34_n_92
    SLICE_X175Y373       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.690 r  memOut_CTf_buf[9]_i_2/O
                         net (fo=1, routed)           0.023     6.713    memOut_CTf_buf[9]_i_2_n_0
    SLICE_X175Y373       MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     6.781 r  memOut_CTf_buf_reg[9]_i_1/O
                         net (fo=2, routed)           0.152     6.933    memOut_CTf_d[9]
    SLICE_X175Y373       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     7.068 r  memOut_CTf_dbuf_d[9]_i_1/O
                         net (fo=1, routed)           0.018     7.086    memOut_CTf_rbuf_d[9]
    SLICE_X175Y373       FDRE                                         r  memOut_CTf_dbuf_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    BA18                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     5.373 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.373    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.373 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     5.681    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.705 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6763, routed)        1.292     6.997    clk_IBUF_BUFG
    SLICE_X175Y373       FDRE                                         r  memOut_CTf_dbuf_d_reg[9]/C
                         clock pessimism              0.311     7.308    
                         clock uncertainty           -0.035     7.272    
    SLICE_X175Y373       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.297    memOut_CTf_dbuf_d_reg[9]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      1.357ns (routing 0.155ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.171ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     0.373 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.373    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     0.681    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.705 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6763, routed)        1.357     2.062    clk_IBUF_BUFG
    SLICE_X81Y377        FDRE                                         r  writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y377        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.120 r  writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_d_reg[0]/Q
                         net (fo=5, routed)           0.125     2.245    writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_d[0]
    SLICE_X80Y376        FDRE                                         r  writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6763, routed)        1.565     2.565    clk_IBUF_BUFG
    SLICE_X80Y376        FDRE                                         r  writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_buf_reg[0]/C
                         clock pessimism             -0.392     2.173    
    SLICE_X80Y376        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.233    writeQTree_NatlizzieLet14_1_argbuf_rwb_bufchan_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y53  memMergeIn_CTf'_dbuf_mem_reg_bram_103/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y66  memMergeIn_CTf'_dbuf_mem_reg_bram_40/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y56  memMergeIn_CTf'_dbuf_mem_reg_bram_14/CLKARDCLK



