/homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/getRayDir.vhd {2 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/getRayDir.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package operations_pkg
-- Compiling entity getRayDir
-- Compiling architecture beh of getRayDir
** Warning: /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/getRayDir.vhd(28): (vcom-1013) Initial value of "zerovec" depends on value of signal "zero".

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/getRayDir_pkg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/getRayDir_pkg.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package operations_pkg
-- Compiling package getRayDir_pkg

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/operations_pkg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/operations_pkg.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package operations_pkg
-- Compiling package body operations_pkg
-- Loading package operations_pkg

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/add.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/add.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity add
-- Compiling architecture SYN of add

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/mult.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/mult.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mult
-- Compiling architecture SYN of mult

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/compare.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/compare.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity compare
-- Compiling architecture SYN of compare

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/testbenches/latencyTest.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/testbenches/latencyTest.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package operations_pkg
-- Loading package getRayDir_pkg
-- Compiling entity latencyTest
-- Compiling architecture arch of latencyTest

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/delay.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/delay.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity delay_element
-- Compiling architecture beh of delay_element

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/vecMulS.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/vecMulS.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Compiling entity vecMulS
-- Compiling architecture arch of vecMulS

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/square.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/square.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity square
-- Compiling architecture SYN of square

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/sub.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/sub.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sub
-- Compiling architecture SYN of sub

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/delay_pkg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/components/delay_pkg.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package delay_pkg

} {} {}} /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/add_sub.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /homes/h0426419/Downloads/HWSWC16_G4/template/vhdl/ip_cores/add_sub.vhd
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity add_sub
-- Compiling architecture SYN of add_sub

} {} {}}
