#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Mar  6 12:48:39 2014
# Process ID: 4910
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-491] No black box instances found for design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/DMC_synth_1/DMC.dcp' for cell 'io0/inst_top/inst_DMC'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. io0/inst_top/inst_DMC/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'io0/inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC.edf:300]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp/leon3mp.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4910-joel-MacBookPro/dcp_4/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1410.719 ; gain = 678.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1413.723 ; gain = 3.004

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18cd6f6e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.961 ; gain = 38.238

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 187 cells.
Phase 2 Constant Propagation | Checksum: 241f7dde8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.961 ; gain = 38.238

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1268 unconnected nets.
INFO: [Opt 31-11] Eliminated 20 unconnected cells.
Phase 3 Sweep | Checksum: e46607ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.961 ; gain = 38.238
Ending Logic Optimization Task | Checksum: e46607ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.961 ; gain = 38.238
Implement Debug Cores | Checksum: da09b38a
Logic Optimization | Checksum: da09b38a

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: e46607ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1456.961 ; gain = 5.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 26 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 52
Ending Power Optimization Task | Checksum: 1a0036861

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1602.984 ; gain = 151.023
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1602.984 ; gain = 192.266
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.988 ; gain = 0.004
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1602.988 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 99f8b879

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 99f8b879

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 99f8b879

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1896f7539

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_8298_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[30] {LDCE}
	adderahb_if/hrdata_reg[31] {LDCE}
	adderahb_if/hrdata_reg[3] {LDCE}
	adderahb_if/hrdata_reg[4] {LDCE}
	adderahb_if/hrdata_reg[5] {LDCE}
WARNING: [Place 30-568] A LUT 'apb0/sLED_reg[31]_i_1' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[9] {LDCE}
	io0/sLED_reg[8] {LDCE}
	io0/sLED_reg[7] {LDCE}
	io0/sLED_reg[6] {LDCE}
	io0/sLED_reg[5] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 1896f7539

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 25553e4ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.988 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 201191fc0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 202af5031

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1610.988 ; gain = 8.000
Phase 1.1.8.1 Place Init Design | Checksum: 2633d6c42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1610.988 ; gain = 8.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 2633d6c42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 2776afc14

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1610.988 ; gain = 8.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 2776afc14

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1610.988 ; gain = 8.000
Phase 1.1 Placer Initialization Core | Checksum: 2776afc14

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1610.988 ; gain = 8.000
Phase 1 Placer Initialization | Checksum: 2776afc14

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 29e97c6ba

Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29e97c6ba

Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28e23c66c

Time (s): cpu = 00:01:13 ; elapsed = 00:01:08 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24391806a

Time (s): cpu = 00:01:13 ; elapsed = 00:01:08 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 324a9818e

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1610.988 ; gain = 8.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 287794ac0

Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 287794ac0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1618.992 ; gain = 16.004
Phase 3 Detail Placement | Checksum: 287794ac0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 224e68ad7

Time (s): cpu = 00:01:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 195814764

Time (s): cpu = 00:01:28 ; elapsed = 00:01:24 . Memory (MB): peak = 1618.992 ; gain = 16.004
Phase 4.2 Post Placement Optimization | Checksum: 195814764

Time (s): cpu = 00:01:28 ; elapsed = 00:01:24 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 195814764

Time (s): cpu = 00:01:28 ; elapsed = 00:01:24 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 195814764

Time (s): cpu = 00:01:29 ; elapsed = 00:01:24 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 2130a8ace

Time (s): cpu = 00:01:30 ; elapsed = 00:01:26 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 2130a8ace

Time (s): cpu = 00:01:30 ; elapsed = 00:01:26 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 2130a8ace

Time (s): cpu = 00:01:30 ; elapsed = 00:01:26 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=6.268  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 2130a8ace

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1618.992 ; gain = 16.004
Phase 4.4 Placer Reporting | Checksum: 2130a8ace

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1618.992 ; gain = 16.004

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2a1e45496

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1618.992 ; gain = 16.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a1e45496

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1618.992 ; gain = 16.004
Ending Placer Task | Checksum: 2169961e7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1618.992 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:34 . Memory (MB): peak = 1618.992 ; gain = 16.004
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:05 . Memory (MB): peak = 1621.008 ; gain = 2.016
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.87 secs 

report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1621.008 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.28 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.012 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1621.012 ; gain = 0.004
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 2026bd215

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1708.516 ; gain = 87.504
Phase 1 Build RT Design | Checksum: 1afcdf7ef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1709.516 ; gain = 88.504

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1afcdf7ef

Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 1710.520 ; gain = 89.508

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1afcdf7ef

Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1720.781 ; gain = 99.770

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: fc39edd3

Time (s): cpu = 00:00:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 101acfc4c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:21 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 101acfc4c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 1745.969 ; gain = 124.957
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 101acfc4c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 1745.969 ; gain = 124.957
Phase 2.5 Update Timing | Checksum: 101acfc4c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 1745.969 ; gain = 124.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.26   | TNS=0      | WHS=-0.091 | THS=-0.419 |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 101acfc4c

Time (s): cpu = 00:00:59 ; elapsed = 00:01:46 . Memory (MB): peak = 1745.969 ; gain = 124.957
Phase 2 Router Initialization | Checksum: 101acfc4c

Time (s): cpu = 00:00:59 ; elapsed = 00:01:46 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b292a8d8

Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1780
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 102e08f62

Time (s): cpu = 00:01:14 ; elapsed = 00:02:00 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 102e08f62

Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 1745.969 ; gain = 124.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.43   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 102e08f62

Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 1745.969 ; gain = 124.957
Phase 4.1 Global Iteration 0 | Checksum: 102e08f62

Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 1745.969 ; gain = 124.957
Phase 4 Rip-up And Reroute | Checksum: 102e08f62

Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 102e08f62

Time (s): cpu = 00:01:18 ; elapsed = 00:02:04 . Memory (MB): peak = 1745.969 ; gain = 124.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.53   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 102e08f62

Time (s): cpu = 00:01:18 ; elapsed = 00:02:04 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 102e08f62

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 1745.969 ; gain = 124.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.53   | TNS=0      | WHS=0.204  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 102e08f62

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 1745.969 ; gain = 124.957
Phase 6 Post Hold Fix | Checksum: 102e08f62

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 1745.969 ; gain = 124.957

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.20011 %
  Global Horizontal Routing Utilization  = 4.00995 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 102e08f62

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 146ba8205

Time (s): cpu = 00:01:23 ; elapsed = 00:02:12 . Memory (MB): peak = 1745.969 ; gain = 124.957

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=6.569  | TNS=0.000  | WHS=0.214  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 146ba8205

Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 1745.969 ; gain = 124.957
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 146ba8205

Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 1745.969 ; gain = 124.957

Routing Is Done.

Time (s): cpu = 00:01:32 ; elapsed = 00:02:25 . Memory (MB): peak = 1745.973 ; gain = 124.961
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:30 . Memory (MB): peak = 1745.973 ; gain = 124.961
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1745.973 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.973 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1745.973 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1745.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 12:56:03 2014...
