{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625469946714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625469946715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 12:55:46 2021 " "Processing started: Mon Jul 05 12:55:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625469946715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625469946715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_core -c single_core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_core -c single_core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625469946715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625469951824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625469951824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "F:/Single_Core/Single_Core/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "F:/Single_Core/Single_Core/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "F:/Single_Core/Single_Core/instr_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reginc.v(14) " "Verilog HDL information at reginc.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "reginc.v" "" { Text "F:/Single_Core/Single_Core/reginc.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625469991519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reginc.v 1 1 " "Found 1 design units, including 1 entities, in source file reginc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reginc " "Found entity 1: reginc" {  } { { "reginc.v" "" { Text "F:/Single_Core/Single_Core/reginc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(11) " "Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625469991557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "acc.v(14) " "Verilog HDL information at acc.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "acc.v" "" { Text "F:/Single_Core/Single_Core/acc.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625469991571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "F:/Single_Core/Single_Core/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "F:/Single_Core/Single_Core/DRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_core_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file single_core_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_core_processor " "Found entity 1: single_core_processor" {  } { { "single_core_processor.v" "" { Text "F:/Single_Core/Single_Core/single_core_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469991639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469991639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_core_processor " "Elaborating entity \"single_core_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625469992041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core1 " "Elaborating entity \"core\" for hierarchy \"core:core1\"" {  } { { "single_core_processor.v" "core1" { Text "F:/Single_Core/Single_Core/single_core_processor.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:core1\|register:ar " "Elaborating entity \"register\" for hierarchy \"core:core1\|register:ar\"" {  } { { "core.v" "ar" { Text "F:/Single_Core/Single_Core/core.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:core1\|register:ir " "Elaborating entity \"register\" for hierarchy \"core:core1\|register:ir\"" {  } { { "core.v" "ir" { Text "F:/Single_Core/Single_Core/core.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reginc core:core1\|reginc:pc " "Elaborating entity \"reginc\" for hierarchy \"core:core1\|reginc:pc\"" {  } { { "core.v" "pc" { Text "F:/Single_Core/Single_Core/core.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reginc.v(26) " "Verilog HDL assignment warning at reginc.v(26): truncated value with size 32 to match size of target (8)" {  } { { "reginc.v" "" { Text "F:/Single_Core/Single_Core/reginc.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625469992426 "|single_core_processor|core:core1|reginc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc core:core1\|acc:ac " "Elaborating entity \"acc\" for hierarchy \"core:core1\|acc:ac\"" {  } { { "core.v" "ac" { Text "F:/Single_Core/Single_Core/core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core1\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"core:core1\|alu:alu\"" {  } { { "core.v" "alu" { Text "F:/Single_Core/Single_Core/core.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992457 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn1 alu.v(14) " "Verilog HDL Always Construct warning at alu.v(14): variable \"aluIn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992458 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn2 alu.v(14) " "Verilog HDL Always Construct warning at alu.v(14): variable \"aluIn2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992458 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn1 alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): variable \"aluIn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992458 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn2 alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): variable \"aluIn2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992459 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn1 alu.v(16) " "Verilog HDL Always Construct warning at alu.v(16): variable \"aluIn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992459 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn2 alu.v(16) " "Verilog HDL Always Construct warning at alu.v(16): variable \"aluIn2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992459 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluIn1 alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): variable \"aluIn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625469992460 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(13) " "Verilog HDL Case Statement warning at alu.v(13): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1625469992460 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut alu.v(11) " "Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992460 "|single_core_processor|core:core1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(11) " "Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992461 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu.v(11) " "Inferred latch for \"z\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992462 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] alu.v(11) " "Inferred latch for \"aluOut\[0\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] alu.v(11) " "Inferred latch for \"aluOut\[1\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] alu.v(11) " "Inferred latch for \"aluOut\[2\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] alu.v(11) " "Inferred latch for \"aluOut\[3\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] alu.v(11) " "Inferred latch for \"aluOut\[4\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] alu.v(11) " "Inferred latch for \"aluOut\[5\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] alu.v(11) " "Inferred latch for \"aluOut\[6\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992463 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] alu.v(11) " "Inferred latch for \"aluOut\[7\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992464 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] alu.v(11) " "Inferred latch for \"aluOut\[8\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992464 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] alu.v(11) " "Inferred latch for \"aluOut\[9\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992464 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] alu.v(11) " "Inferred latch for \"aluOut\[10\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992464 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] alu.v(11) " "Inferred latch for \"aluOut\[11\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992464 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] alu.v(11) " "Inferred latch for \"aluOut\[12\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992465 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] alu.v(11) " "Inferred latch for \"aluOut\[13\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992465 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] alu.v(11) " "Inferred latch for \"aluOut\[14\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992465 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] alu.v(11) " "Inferred latch for \"aluOut\[15\]\" at alu.v(11)" {  } { { "alu.v" "" { Text "F:/Single_Core/Single_Core/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992465 "|single_core_processor|core:core1|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus core:core1\|bus:bus " "Elaborating entity \"bus\" for hierarchy \"core:core1\|bus:bus\"" {  } { { "core.v" "bus" { Text "F:/Single_Core/Single_Core/core.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992518 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus.v(25) " "Verilog HDL Case Statement warning at bus.v(25): incomplete case statement has no default case item" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1625469992520 "|single_core_processor|core:core1|bus:bus"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busIn bus.v(22) " "Verilog HDL Always Construct warning at bus.v(22): inferring latch(es) for variable \"busIn\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992520 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[0\] bus.v(22) " "Inferred latch for \"busIn\[0\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992521 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[1\] bus.v(22) " "Inferred latch for \"busIn\[1\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[2\] bus.v(22) " "Inferred latch for \"busIn\[2\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[3\] bus.v(22) " "Inferred latch for \"busIn\[3\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[4\] bus.v(22) " "Inferred latch for \"busIn\[4\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[5\] bus.v(22) " "Inferred latch for \"busIn\[5\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[6\] bus.v(22) " "Inferred latch for \"busIn\[6\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[7\] bus.v(22) " "Inferred latch for \"busIn\[7\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992522 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[8\] bus.v(22) " "Inferred latch for \"busIn\[8\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[9\] bus.v(22) " "Inferred latch for \"busIn\[9\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[10\] bus.v(22) " "Inferred latch for \"busIn\[10\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[11\] bus.v(22) " "Inferred latch for \"busIn\[11\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[12\] bus.v(22) " "Inferred latch for \"busIn\[12\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[13\] bus.v(22) " "Inferred latch for \"busIn\[13\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[14\] bus.v(22) " "Inferred latch for \"busIn\[14\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992523 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busIn\[15\] bus.v(22) " "Inferred latch for \"busIn\[15\]\" at bus.v(22)" {  } { { "bus.v" "" { Text "F:/Single_Core/Single_Core/bus.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992524 "|single_core_processor|core:core1|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:core1\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"core:core1\|control_unit:cu\"" {  } { { "core.v" "cu" { Text "F:/Single_Core/Single_Core/core.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992540 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(87) " "Verilog HDL Case Statement warning at control_unit.v(87): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1625469992552 "|single_core_processor|core:core1|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_IRAM control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable \"read_IRAM\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992554 "|single_core_processor|core:core1|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_en control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable \"read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992554 "|single_core_processor|core:core1|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_en control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable \"write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992554 "|single_core_processor|core:core1|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_en control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable \"inc_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992554 "|single_core_processor|core:core1|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992555 "|single_core_processor|core:core1|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625469992555 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] control_unit.v(86) " "Inferred latch for \"next\[0\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] control_unit.v(86) " "Inferred latch for \"next\[1\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] control_unit.v(86) " "Inferred latch for \"next\[2\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] control_unit.v(86) " "Inferred latch for \"next\[3\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] control_unit.v(86) " "Inferred latch for \"next\[4\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[5\] control_unit.v(86) " "Inferred latch for \"next\[5\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_unit.v(86) " "Inferred latch for \"alu_op\[0\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992557 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_unit.v(86) " "Inferred latch for \"alu_op\[1\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992558 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] control_unit.v(86) " "Inferred latch for \"alu_op\[2\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_en\[0\] control_unit.v(86) " "Inferred latch for \"inc_en\[0\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_en\[1\] control_unit.v(86) " "Inferred latch for \"inc_en\[1\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[0\] control_unit.v(86) " "Inferred latch for \"write_en\[0\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[1\] control_unit.v(86) " "Inferred latch for \"write_en\[1\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[2\] control_unit.v(86) " "Inferred latch for \"write_en\[2\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[3\] control_unit.v(86) " "Inferred latch for \"write_en\[3\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[4\] control_unit.v(86) " "Inferred latch for \"write_en\[4\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[5\] control_unit.v(86) " "Inferred latch for \"write_en\[5\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992559 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[6\] control_unit.v(86) " "Inferred latch for \"write_en\[6\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992560 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[7\] control_unit.v(86) " "Inferred latch for \"write_en\[7\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992560 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[8\] control_unit.v(86) " "Inferred latch for \"write_en\[8\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992560 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[9\] control_unit.v(86) " "Inferred latch for \"write_en\[9\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992560 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[10\] control_unit.v(86) " "Inferred latch for \"write_en\[10\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992560 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[11\] control_unit.v(86) " "Inferred latch for \"write_en\[11\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992561 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[12\] control_unit.v(86) " "Inferred latch for \"write_en\[12\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[13\] control_unit.v(86) " "Inferred latch for \"write_en\[13\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[14\] control_unit.v(86) " "Inferred latch for \"write_en\[14\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[15\] control_unit.v(86) " "Inferred latch for \"write_en\[15\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en\[16\] control_unit.v(86) " "Inferred latch for \"write_en\[16\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en\[0\] control_unit.v(86) " "Inferred latch for \"read_en\[0\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en\[1\] control_unit.v(86) " "Inferred latch for \"read_en\[1\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992562 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en\[2\] control_unit.v(86) " "Inferred latch for \"read_en\[2\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992563 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en\[3\] control_unit.v(86) " "Inferred latch for \"read_en\[3\]\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992564 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_IRAM control_unit.v(86) " "Inferred latch for \"read_IRAM\" at control_unit.v(86)" {  } { { "control_unit.v" "" { Text "F:/Single_Core/Single_Core/control_unit.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625469992564 "|single_core_processor|core:core1|control_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:IRAM " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:IRAM\"" {  } { { "single_core_processor.v" "IRAM" { Text "F:/Single_Core/Single_Core/single_core_processor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992602 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 instr_memory.v(6) " "Net \"ram.data_a\" at instr_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "F:/Single_Core/Single_Core/instr_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625469992618 "|single_core_processor|instr_memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 instr_memory.v(6) " "Net \"ram.waddr_a\" at instr_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "F:/Single_Core/Single_Core/instr_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625469992618 "|single_core_processor|instr_memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 instr_memory.v(6) " "Net \"ram.we_a\" at instr_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "F:/Single_Core/Single_Core/instr_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625469992618 "|single_core_processor|instr_memory:IRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM DRAM:DRAM " "Elaborating entity \"DRAM\" for hierarchy \"DRAM:DRAM\"" {  } { { "single_core_processor.v" "DRAM" { Text "F:/Single_Core/Single_Core/single_core_processor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469992673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DRAM:DRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\"" {  } { { "DRAM.v" "altsyncram_component" { Text "F:/Single_Core/Single_Core/DRAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:DRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DRAM:DRAM\|altsyncram:altsyncram_component\"" {  } { { "DRAM.v" "" { Text "F:/Single_Core/Single_Core/DRAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1625469993643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:DRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DRAM:DRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469993644 ""}  } { { "DRAM.v" "" { Text "F:/Single_Core/Single_Core/DRAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1625469993644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vl1 " "Found entity 1: altsyncram_5vl1" {  } { { "db/altsyncram_5vl1.tdf" "" { Text "F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469994014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469994014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vl1 DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated " "Elaborating entity \"altsyncram_5vl1\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469994015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7c2 " "Found entity 1: altsyncram_q7c2" {  } { { "db/altsyncram_q7c2.tdf" "" { Text "F:/Single_Core/Single_Core/db/altsyncram_q7c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625469994314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625469994314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7c2 DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|altsyncram_q7c2:altsyncram1 " "Elaborating entity \"altsyncram_q7c2\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|altsyncram_q7c2:altsyncram1\"" {  } { { "db/altsyncram_5vl1.tdf" "altsyncram1" { Text "F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469994316 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2015 2048 0 3 3 " "2015 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "1 " "Memory Initialization File Address 1 is not initialized" {  } { { "F:/Single_Core/Single_Core/data.mif" "" { Text "F:/Single_Core/Single_Core/data.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1625469994501 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 257 " "Addresses ranging from 18 to 257 are not initialized" {  } { { "F:/Single_Core/Single_Core/data.mif" "" { Text "F:/Single_Core/Single_Core/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1625469994501 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "274 2047 " "Addresses ranging from 274 to 2047 are not initialized" {  } { { "F:/Single_Core/Single_Core/data.mif" "" { Text "F:/Single_Core/Single_Core/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1625469994501 ""}  } { { "F:/Single_Core/Single_Core/data.mif" "" { Text "F:/Single_Core/Single_Core/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Design Software" 0 -1 1625469994501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5vl1.tdf" "mgl_prim2" { Text "F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5vl1.tdf" "" { Text "F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146241357 " "Parameter \"NODE_NAME\" = \"1146241357\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469996970 ""}  } { { "db/altsyncram_5vl1.tdf" "" { Text "F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1625469996970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469997564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469998170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DRAM:DRAM\|altsyncram:altsyncram_component\|altsyncram_5vl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625469998735 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1625469999769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.05.12:56:56 Progress: Loading sld4a3d2ccd/alt_sld_fab_wrapper_hw.tcl " "2021.07.05.12:56:56 Progress: Loading sld4a3d2ccd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470016518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470026972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470027501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470038116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470038453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470038793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470039145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470039157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1625470039158 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1625470040046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4a3d2ccd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4a3d2ccd/alt_sld_fab.v" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470040864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625470040864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470041167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625470041167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470041176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625470041176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470041382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625470041382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470041634 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470041634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625470041634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625470041868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625470041868 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1625470044531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Single_Core/Single_Core/output_files/single_core.map.smsg " "Generated suppressed messages file F:/Single_Core/Single_Core/output_files/single_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1625470045514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625470045600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 12:57:25 2021 " "Processing ended: Mon Jul 05 12:57:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625470045600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625470045600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625470045600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625470045600 ""}
