Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/home/shadow/hziee/2-COCP/works/1-final/ex6_mips/source_code/MOVINS/TEST_isim_beh.exe -prj E:/home/shadow/hziee/2-COCP/works/1-final/ex6_mips/source_code/MOVINS/TEST_beh.prj work.TEST work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex6_mips/source_code/MOVINS/ipcore_dir/Inst_ROM.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex6_mips/source_code/MOVINS/TKINS.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex6_mips/source_code/MOVINS/TEST.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module Inst_ROM
Compiling module TKINS
Compiling module TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable E:/home/shadow/hziee/2-COCP/works/1-final/ex6_mips/source_code/MOVINS/TEST_isim_beh.exe
Fuse Memory Usage: 33320 KB
Fuse CPU Usage: 624 ms
