# gr-verilog

GSoC project: Cycle-accurate Verilog Design Simulation Integration

This is an OOT module for GNU Radio integrating verilog simultion.

