<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AdditionalTask.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ad_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ad_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ad_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ad_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ad_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ad_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ad_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ad_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ad_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ad_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ad_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ad_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ad_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ad_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ad_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ad_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ad_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ad_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ad_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ad_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ad_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ad_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ad_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ad_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ad_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ad_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ad_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ad_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ad_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ad_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ad_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ad_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ad_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ad_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ad_top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ad_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="frqDivN_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="frqDivN_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="frqDivN_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tst_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tst_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667840719" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667840719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670527064" xil_pn:in_ck="-6840278257953417332" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670527064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Prac_2/frqDiv2.vhd"/>
      <outfile xil_pn:name="../Prac_2/frqDivN.vhd"/>
      <outfile xil_pn:name="ad_top.vhd"/>
      <outfile xil_pn:name="tst.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1670628068" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5156265167994870083" xil_pn:start_ts="1670628068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670628068" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2221364183206773829" xil_pn:start_ts="1670628068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667840719" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4529877080740713772" xil_pn:start_ts="1667840719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1670527064" xil_pn:in_ck="-6840278257953417332" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670527064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Prac_2/frqDiv2.vhd"/>
      <outfile xil_pn:name="../Prac_2/frqDivN.vhd"/>
      <outfile xil_pn:name="ad_top.vhd"/>
      <outfile xil_pn:name="tst.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1670628071" xil_pn:in_ck="-6840278257953417332" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5541923160908927499" xil_pn:start_ts="1670628068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
<<<<<<< HEAD
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
=======
>>>>>>> ba84654a9d2c33637a71724853b17ccdb9e35585
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="frqDivN_beh.prj"/>
      <outfile xil_pn:name="frqDivN_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670628071" xil_pn:in_ck="3584052586844799304" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5545832595782327720" xil_pn:start_ts="1670628071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
<<<<<<< HEAD
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
=======
>>>>>>> ba84654a9d2c33637a71724853b17ccdb9e35585
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="frqDivN_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1667490738" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667490738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667490738" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7081982455620089882" xil_pn:start_ts="1667490738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670966665" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5373131738020094815" xil_pn:start_ts="1670966665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667490738" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667490738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667490738" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1653720953305461532" xil_pn:start_ts="1667490738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670966665" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1670966665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670966665" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1685394421613374357" xil_pn:start_ts="1670966665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1670966673" xil_pn:in_ck="-784608586724799679" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4485252655266597268" xil_pn:start_ts="1670966665">
=======
    <transform xil_pn:end_ts="1670527054" xil_pn:in_ck="-784608586724799679" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3887820818919401857" xil_pn:start_ts="1670527046">
>>>>>>> ba84654a9d2c33637a71724853b17ccdb9e35585
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ad_top.lso"/>
      <outfile xil_pn:name="ad_top.ngc"/>
      <outfile xil_pn:name="ad_top.ngr"/>
      <outfile xil_pn:name="ad_top.prj"/>
      <outfile xil_pn:name="ad_top.stx"/>
      <outfile xil_pn:name="ad_top.syr"/>
      <outfile xil_pn:name="ad_top.xst"/>
      <outfile xil_pn:name="ad_top_vhdl.prj"/>
      <outfile xil_pn:name="ad_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1670966472" xil_pn:in_ck="5350553930822763" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7125949450993553521" xil_pn:start_ts="1670966472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1670966679" xil_pn:in_ck="6846821457770583752" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8672563923249865916" xil_pn:start_ts="1670966673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
=======
    <transform xil_pn:end_ts="1670527060" xil_pn:in_ck="6846821457770583752" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3153510945087878031" xil_pn:start_ts="1670527054">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
>>>>>>> ba84654a9d2c33637a71724853b17ccdb9e35585
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ad_top.bld"/>
      <outfile xil_pn:name="ad_top.ngd"/>
      <outfile xil_pn:name="ad_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1670966683" xil_pn:in_ck="6848353036755848201" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5412401256540186144" xil_pn:start_ts="1670966679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
<<<<<<< HEAD
      <status xil_pn:value="OutOfDateForPredecessor"/>
=======
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
>>>>>>> ba84654a9d2c33637a71724853b17ccdb9e35585
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ad_top.pcf"/>
      <outfile xil_pn:name="ad_top_map.map"/>
      <outfile xil_pn:name="ad_top_map.mrp"/>
      <outfile xil_pn:name="ad_top_map.ncd"/>
      <outfile xil_pn:name="ad_top_map.ngm"/>
      <outfile xil_pn:name="ad_top_map.xrpt"/>
      <outfile xil_pn:name="ad_top_summary.xml"/>
      <outfile xil_pn:name="ad_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1670966696" xil_pn:in_ck="5394360831120813410" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1670966683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ad_top.ncd"/>
      <outfile xil_pn:name="ad_top.pad"/>
      <outfile xil_pn:name="ad_top.par"/>
      <outfile xil_pn:name="ad_top.ptwx"/>
      <outfile xil_pn:name="ad_top.unroutes"/>
      <outfile xil_pn:name="ad_top.xpi"/>
      <outfile xil_pn:name="ad_top_pad.csv"/>
      <outfile xil_pn:name="ad_top_pad.txt"/>
      <outfile xil_pn:name="ad_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1667565318" xil_pn:in_ck="4646757889808794" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1667565312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667565321" xil_pn:in_ck="4646757889795940" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1667565319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1670966696" xil_pn:in_ck="6646184610700940933" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1670966693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ad_top.twr"/>
      <outfile xil_pn:name="ad_top.twx"/>
    </transform>
  </transforms>

</generated_project>
