[general]
name = LAB
isas = RV32I, RV32F, RV32D, RV32V
scheduler = improved

[stage.width]
dispatch = 6
execute  = 10
retire   = 8

[cache]
numBlocks     = 0
blockSize     = 8
missPenalty   = 12
missIssueTime = 8

[port.0]
INT
BRANCH
FLOAT.MUL
FLOAT.FMA
VFLOAT.MUL
VFLOAT.FMA

[port.1]
INT
FLOAT.ADD
VFLOAT.ADD
FLOAT.MUL
VFLOAT.MUL
FLOAT.FMA
VFLOAT.FMA

[port.2]
INT
FLOAT.ADD
VFLOAT.ADD
FLOAT.DIV
FLOAT.SQRT

[port.3]
INT
BRANCH

[port.4]
INT

[port.5]
MEM.LOAD
MEM.VLOAD

[port.6]
MEM.LOAD
MEM.VLOAD

[port.7]
MEM.LOAD

[port.8]
MEM.STR
MEM.VSTR

[port.9]
MEM.STR

[resource.latency]
INT = 1
BRANCH = 1

MEM.STR = 2
MEM.LOAD = 4
MEM.VLOAD = 5
MEM.VSTR  = 2

FLOAT.ADD = 2
FLOAT.MUL = 4
FLOAT.FMA = 4
FLOAT.DIV = 6
FLOAT.SQRT = 8

VFLOAT.ADD = 3
VFLOAT.MUL = 4
VFLOAT.FMA = 4
