<?xml version="1.0" encoding="UTF-8"?>
<Module name="aic_rv32_gen">
    <SubModule name="rtc_clk_gen" Register="9" Alu="7" Lut="6"/>
    <SubModule name="IO_BUFF_jtag_TDO" Lut="1"/>
    <SubModule name="dut">
        <SubModule name="u_e203_subsys_top">
            <SubModule name="u_e203_subsys_main">
                <SubModule name="u_main_ResetCatchAndSync_2_1">
                    <SubModule name="reset_n_catch_reg">
                        <SubModule name="reg_1" Register="1"/>
                        <SubModule name="reg_3" Register="1"/>
                        <SubModule name="reg_5" Register="1"/>
                        <SubModule name="reg_7" Register="1"/>
                        <SubModule name="reg_9" Register="1"/>
                        <SubModule name="reg_11" Register="1"/>
                        <SubModule name="reg_13" Register="1"/>
                        <SubModule name="reg_15" Register="1"/>
                        <SubModule name="reg_17" Register="1"/>
                        <SubModule name="reg_19" Register="1"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_e203_subsys_hclkgen">
                    <SubModule name="plloutclk_rstsync" Register="1"/>
                    <SubModule name="hfextclk_rstsync" Register="1"/>
                    <SubModule name="u_e203_subsys_pllclkdiv" Alu="6" Lut="12">
                        <SubModule name="div_cnt_dfflr" Register="6" Lut="2"/>
                        <SubModule name="flag_dfflr" Register="1" Lut="1"/>
                        <SubModule name="u_pllclkdiv_clkgate" Register="1" Lut="1"/>
                    </SubModule>
                    <SubModule name="u_e203_subsys_gfcm" Register="6" Lut="3">
                        <SubModule name="u_clk0_clkgate" Register="1"/>
                        <SubModule name="u_clk1_clkgate" Register="1"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_e203_cpu_top">
                    <SubModule name="u_e203_cpu">
                        <SubModule name="u_e203_reset_ctrl" Register="2"/>
                        <SubModule name="u_e203_clk_ctrl" Lut="25">
                            <SubModule name="u_ifu_clkgate" Register="1" Lut="1"/>
                            <SubModule name="u_exu_clkgate" Register="1" Lut="1"/>
                            <SubModule name="u_lsu_clkgate" Register="1" Lut="1"/>
                            <SubModule name="u_biu_clkgate" Register="1" Lut="1"/>
                            <SubModule name="itcm_active_dffr" Register="1" Lut="1"/>
                            <SubModule name="u_itcm_clkgate" Register="1" Lut="1"/>
                            <SubModule name="dtcm_active_dffr" Register="1"/>
                            <SubModule name="u_dtcm_clkgate" Register="1" Lut="1"/>
                        </SubModule>
                        <SubModule name="u_e203_irq_sync">
                            <SubModule name="master_gen.u_dbg_irq_sync">
                                <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                                <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                            </SubModule>
                            <SubModule name="master_gen.u_ext_irq_sync">
                                <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                                <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                            </SubModule>
                            <SubModule name="master_gen.u_sft_irq_sync">
                                <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                                <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                            </SubModule>
                            <SubModule name="master_gen.u_tmr_irq_sync">
                                <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                                <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_e203_nice_core" Alu="64" Lut="340">
                            <SubModule name="state_dfflr" Register="2"/>
                            <SubModule name="lbuf_cnt_dfflr" Register="2"/>
                            <SubModule name="sbuf_cnt_dfflr" Register="2"/>
                            <SubModule name="sbuf_cmd_cnt_dfflr" Register="2"/>
                            <SubModule name="rowbuf_cnt_dfflr" Register="2"/>
                            <SubModule name="rcv_data_buf_valid_dfflr" Register="1"/>
                            <SubModule name="rcv_data_buf_dfflr" Register="32"/>
                            <SubModule name="rowbuf_cnt_d_dfflr" Register="2"/>
                            <SubModule name="rowsum_acc_dfflr" Register="32"/>
                            <SubModule name="gen_rowbuf[0].rowbuf_dfflr" Register="32"/>
                            <SubModule name="gen_rowbuf[1].rowbuf_dfflr" Register="32"/>
                            <SubModule name="gen_rowbuf[2].rowbuf_dfflr" Register="32"/>
                            <SubModule name="gen_rowbuf[3].rowbuf_dfflr" Register="32"/>
                            <SubModule name="maddr_acc_dfflr" Register="32"/>
                        </SubModule>
                        <SubModule name="u_e203_core">
                            <SubModule name="u_e203_ifu">
                                <SubModule name="u_e203_ifu_ifetch" Alu="57" Lut="394">
                                    <SubModule name="reset_flag_dffrs" Register="1"/>
                                    <SubModule name="reset_req_dfflr" Register="1"/>
                                    <SubModule name="halt_ack_dfflr" Register="1"/>
                                    <SubModule name="dly_flush_dfflr" Register="1"/>
                                    <SubModule name="ir_valid_dfflr" Register="1"/>
                                    <SubModule name="ir_pc_vld_dfflr" Register="1"/>
                                    <SubModule name="ifu_err_dfflr" Register="1"/>
                                    <SubModule name="ifu_prdt_taken_dfflr" Register="1"/>
                                    <SubModule name="ir_muldiv_b2b_dfflr" Register="1"/>
                                    <SubModule name="ifu_hi_ir_dfflr" Register="16"/>
                                    <SubModule name="ifu_lo_ir_dfflr" Register="16"/>
                                    <SubModule name="ir_rs1idx_dfflr" Register="5"/>
                                    <SubModule name="ir_rs2idx_dfflr" Register="5"/>
                                    <SubModule name="ifu_pc_dfflr" Register="31"/>
                                    <SubModule name="u_e203_ifu_minidec">
                                        <SubModule name="u_e203_exu_decode" Lut="34"/>
                                    </SubModule>
                                    <SubModule name="u_e203_ifu_litebpu" Lut="4">
                                        <SubModule name="rs1xn_rdrf_dfflrs" Register="1"/>
                                    </SubModule>
                                    <SubModule name="pc_dfflr" Register="31"/>
                                    <SubModule name="out_flag_dfflr" Register="1"/>
                                    <SubModule name="pc_newpend_dfflr" Register="1"/>
                                </SubModule>
                                <SubModule name="u_e203_ifu_ift2icb" Alu="31" Lut="242">
                                    <SubModule name="u_e203_ifetch_rsp_bypbuf" Lut="33">
                                        <SubModule name="u_bypbuf_fifo" Lut="6">
                                            <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                            <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                                            <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="33"/>
                                        </SubModule>
                                    </SubModule>
                                    <SubModule name="icb_state_dfflr" Register="2"/>
                                    <SubModule name="req_same_cross_holdup_dfflr" Register="1"/>
                                    <SubModule name="req_need_2uop_dfflr" Register="1"/>
                                    <SubModule name="req_need_0uop_dfflr" Register="1"/>
                                    <SubModule name="req_lane_cross_dfflr" Register="1"/>
                                    <SubModule name="icb2itcm_dfflr" Register="1"/>
                                    <SubModule name="icb2mem_dfflr" Register="1" Lut="1"/>
                                    <SubModule name="icb_addr_2_1_dffl" Register="2"/>
                                    <SubModule name="leftover_dffl" Register="16"/>
                                    <SubModule name="leftover_err_dfflr" Register="1"/>
                                </SubModule>
                            </SubModule>
                            <SubModule name="u_e203_exu">
                                <SubModule name="u_e203_exu_regfile" Lut="1077">
                                    <SubModule name="regfile[1].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[2].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[3].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[4].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[5].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[6].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[7].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[8].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[9].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[10].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[11].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[12].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[13].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[14].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[15].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[16].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[17].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[18].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[19].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[20].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[21].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[22].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[23].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[24].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[25].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[26].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[27].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[28].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[29].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[30].rfno0.rf_dffl" Register="32"/>
                                    <SubModule name="regfile[31].rfno0.rf_dffl" Register="32"/>
                                </SubModule>
                                <SubModule name="u_e203_exu_decode" Lut="177"/>
                                <SubModule name="u_e203_exu_disp" Lut="27"/>
                                <SubModule name="u_e203_exu_oitf" Alu="30" Lut="8">
                                    <SubModule name="depth_gt1.alc_ptr_flg_dfflrs" Register="1" Lut="1"/>
                                    <SubModule name="depth_gt1.alc_ptr_dfflrs" Register="1"/>
                                    <SubModule name="depth_gt1.ret_ptr_flg_dfflrs" Register="1" Lut="1"/>
                                    <SubModule name="depth_gt1.ret_ptr_dfflrs" Register="1"/>
                                    <SubModule name="oitf_entries[0].vld_dfflrs" Register="1"/>
                                    <SubModule name="oitf_entries[0].rdidx_dfflrs" Register="5"/>
                                    <SubModule name="oitf_entries[0].pc_dfflrs" Register="31"/>
                                    <SubModule name="oitf_entries[0].rdwen_dfflrs" Register="1"/>
                                    <SubModule name="oitf_entries[1].vld_dfflrs" Register="1"/>
                                    <SubModule name="oitf_entries[1].rdidx_dfflrs" Register="5"/>
                                    <SubModule name="oitf_entries[1].pc_dfflrs" Register="31"/>
                                    <SubModule name="oitf_entries[1].rdwen_dfflrs" Register="1"/>
                                </SubModule>
                                <SubModule name="u_e203_exu_alu" Lut="56">
                                    <SubModule name="u_e203_exu_nice">
                                        <SubModule name="u_nice_itag_fifo" Lut="23">
                                            <SubModule name="dp_gt0.rptr_vec_0_dfflrs" Register="1"/>
                                            <SubModule name="dp_gt0.wptr_vec_0_dfflrs" Register="1"/>
                                            <SubModule name="dp_gt0.dp_gt1.rptr_vec_31_dfflr" Register="3"/>
                                            <SubModule name="dp_gt0.dp_gt1.wptr_vec_31_dfflr" Register="3"/>
                                            <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                            <SubModule name="dp_gt0.vec_31_dfflr" Register="4"/>
                                            <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="1"/>
                                            <SubModule name="dp_gt0.fifo_rf[1].fifo_rf_dffl" Register="1"/>
                                            <SubModule name="dp_gt0.fifo_rf[2].fifo_rf_dffl" Register="1"/>
                                            <SubModule name="dp_gt0.fifo_rf[3].fifo_rf_dffl" Register="1"/>
                                        </SubModule>
                                    </SubModule>
                                    <SubModule name="u_e203_exu_alu_csrctrl" Lut="437"/>
                                    <SubModule name="u_e203_exu_alu_lsuagu" Lut="118">
                                        <SubModule name="unalgn_flg_dffl" Register="1"/>
                                        <SubModule name="icb_state_dfflr" Register="3"/>
                                        <SubModule name="icb_leftover_err_dfflr" Register="1" Lut="3"/>
                                    </SubModule>
                                    <SubModule name="u_e203_exu_alu_muldiv" Alu="33" Lut="789">
                                        <SubModule name="flushed_dfflr" Register="1"/>
                                        <SubModule name="muldiv_state_dfflr" Register="3"/>
                                        <SubModule name="exec_cnt_dfflr" Register="6"/>
                                        <SubModule name="part_prdt_sft1_dfflr" Register="1"/>
                                        <SubModule name="part_remd_sft1_dfflr" Register="1"/>
                                    </SubModule>
                                    <SubModule name="u_e203_exu_alu_dpath" Alu="67" Lut="475">
                                        <SubModule name="sbf_0_dffl" Register="33" Lut="3"/>
                                        <SubModule name="sbf_1_dffl" Register="33"/>
                                    </SubModule>
                                </SubModule>
                                <SubModule name="u_e203_exu_longpwbck" Lut="3"/>
                                <SubModule name="u_e203_exu_wbck" Lut="464"/>
                                <SubModule name="u_e203_exu_commit">
                                    <SubModule name="u_e203_exu_branchslv" Alu="61" Lut="90"/>
                                    <SubModule name="u_e203_exu_excp" Lut="42">
                                        <SubModule name="wfi_flag_dfflr" Register="1"/>
                                        <SubModule name="wfi_halt_req_dfflr" Register="1"/>
                                        <SubModule name="step_req_dfflr" Register="1"/>
                                    </SubModule>
                                </SubModule>
                                <SubModule name="u_e203_exu_csr" Lut="559">
                                    <SubModule name="status_mpie_dfflr" Register="1" Lut="2"/>
                                    <SubModule name="status_mie_dfflr" Register="1"/>
                                    <SubModule name="mie_dfflr" Register="3"/>
                                    <SubModule name="meip_dffr" Register="1"/>
                                    <SubModule name="msip_dffr" Register="1"/>
                                    <SubModule name="mtip_dffr" Register="1"/>
                                    <SubModule name="mtvec_dfflr" Register="32"/>
                                    <SubModule name="mscratch_dfflr" Register="32"/>
                                    <SubModule name="mcycle_dfflr" Register="32"/>
                                    <SubModule name="mcycleh_dfflr" Register="32"/>
                                    <SubModule name="minstret_dfflr" Register="32"/>
                                    <SubModule name="minstreth_dfflr" Register="32"/>
                                    <SubModule name="counterstop_dfflr" Register="3"/>
                                    <SubModule name="itcmnohold_dfflr" Register="1"/>
                                    <SubModule name="mdvnob2b_dfflr" Register="1"/>
                                    <SubModule name="mcgstop_dfflr" Register="2"/>
                                    <SubModule name="epc_dfflr" Register="31"/>
                                    <SubModule name="cause_dfflr" Register="5"/>
                                    <SubModule name="badaddr_dfflr" Register="32"/>
                                </SubModule>
                            </SubModule>
                            <SubModule name="u_e203_lsu">
                                <SubModule name="u_e203_lsu_ctrl" Alu="32" Lut="129">
                                    <SubModule name="u_lsu_icb_arbt" Lut="181">
                                        <SubModule name="arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo" Lut="3">
                                            <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                            <SubModule name="dp_gt_0.dat_dfflr" Register="1"/>
                                        </SubModule>
                                    </SubModule>
                                    <SubModule name="excl_flg_dffl" Register="1"/>
                                    <SubModule name="excl_addr_dffl" Register="32"/>
                                    <SubModule name="u_e203_lsu_splt_stage" Lut="1">
                                        <SubModule name="dp_gt_0.dat_dfflr" Register="43"/>
                                    </SubModule>
                                </SubModule>
                            </SubModule>
                            <SubModule name="u_e203_biu" Lut="16">
                                <SubModule name="u_biu_icb_arbt" Lut="205">
                                    <SubModule name="arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo" Lut="8">
                                        <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                        <SubModule name="dp_gt_0.dat_dfflr" Register="1"/>
                                    </SubModule>
                                </SubModule>
                                <SubModule name="u_sirv_gnrl_icb_buffer">
                                    <SubModule name="u_sirv_gnrl_cmd_fifo" Lut="7">
                                        <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                        <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                                        <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="65"/>
                                    </SubModule>
                                    <SubModule name="u_sirv_gnrl_rsp_fifo" Lut="7">
                                        <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                        <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                                        <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="33"/>
                                    </SubModule>
                                    <SubModule name="outs_cnt_dfflr" Register="1" Lut="1"/>
                                </SubModule>
                                <SubModule name="u_biu_icb_splt" Lut="232">
                                    <SubModule name="splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" Lut="3">
                                        <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                        <SubModule name="dp_gt_0.dat_dfflr" Register="5"/>
                                    </SubModule>
                                </SubModule>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_e203_itcm_ctrl" Lut="96">
                            <SubModule name="u_itcm_icb_lsu2itcm_n2w">
                                <SubModule name="fifo_dp_1.u_sirv_gnrl_n2w_fifo" Lut="7">
                                    <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                    <SubModule name="dp_gt_0.dat_dfflr" Register="1"/>
                                </SubModule>
                            </SubModule>
                            <SubModule name="u_itcm_icb_arbt">
                                <SubModule name="arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo" Lut="4">
                                    <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                </SubModule>
                            </SubModule>
                            <SubModule name="u_sram_icb_ctrl">
                                <SubModule name="u_byp_icb_cmd_buf" Lut="70">
                                    <SubModule name="u_bypbuf_fifo" Lut="6">
                                        <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                        <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                                        <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="52"/>
                                    </SubModule>
                                </SubModule>
                                <SubModule name="u_sirv_1cyc_sram_ctrl" Lut="2">
                                    <SubModule name="u_e1_stage" Lut="2">
                                        <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                        <SubModule name="dp_gt_0.dat_dfflr" Register="1"/>
                                    </SubModule>
                                    <SubModule name="u_ram_clkgate" Register="1" Lut="1"/>
                                </SubModule>
                            </SubModule>
                            <SubModule name="ifu_holdup_dffl" Register="1"/>
                        </SubModule>
                        <SubModule name="u_e203_dtcm_ctrl" Lut="3">
                            <SubModule name="u_dtcm_icb_arbt" Lut="47">
                                <SubModule name="arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo" Lut="5">
                                    <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                </SubModule>
                            </SubModule>
                            <SubModule name="u_sram_icb_ctrl">
                                <SubModule name="u_byp_icb_cmd_buf" Lut="42">
                                    <SubModule name="u_bypbuf_fifo" Lut="4">
                                        <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                        <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                                        <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="47"/>
                                    </SubModule>
                                </SubModule>
                                <SubModule name="u_sirv_1cyc_sram_ctrl" Lut="3">
                                    <SubModule name="u_e1_stage" Lut="1">
                                        <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                    </SubModule>
                                    <SubModule name="u_ram_clkgate" Register="1" Lut="1"/>
                                </SubModule>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="u_e203_srams">
                        <SubModule name="u_e203_itcm_ram">
                            <SubModule name="u_e203_itcm_gnrl_ram">
                                <SubModule name="u_sirv_sim_ram" Register="80" Lut="109" Bsram="8"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_e203_dtcm_ram">
                            <SubModule name="u_e203_dtcm_gnrl_ram">
                                <SubModule name="u_sirv_sim_ram" Register="40" Lut="46" Bsram="4"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                </SubModule>
                <SubModule name="u_e203_subsys_plic">
                    <SubModule name="u_rtc_irq_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_wdg_irq_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_sirv_plic_top">
                        <SubModule name="u_sirv_plic_man" Lut="294">
                            <SubModule name="flop_i_irq.plic_irq_i_dffr" Register="4"/>
                            <SubModule name="flop_o_irq.plic_irq_o_dffr" Register="1"/>
                            <SubModule name="flop_o_irq.plic_irq_id_dffr" Register="5"/>
                            <SubModule name="source_gen[1].u_LevelGateway_1_1" Register="1" Lut="3"/>
                            <SubModule name="source_gen[1].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[1].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[2].u_LevelGateway_1_1" Register="1" Lut="4"/>
                            <SubModule name="source_gen[2].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[2].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[3].u_LevelGateway_1_1" Register="1" Lut="2"/>
                            <SubModule name="source_gen[3].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[3].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[4].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[4].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[5].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[5].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[6].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[6].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[7].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[7].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[8].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[8].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[9].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[9].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[10].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[10].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[11].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[11].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[12].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[12].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[13].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[13].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[14].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[14].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[15].u_LevelGateway_1_1" Register="1" Lut="2"/>
                            <SubModule name="source_gen[15].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[15].irq_prio_dfflr" Register="3"/>
                            <SubModule name="source_gen[16].irq_pend_dfflr" Register="1"/>
                            <SubModule name="source_gen[16].irq_prio_dfflr" Register="3"/>
                            <SubModule name="enab_r_i[0].irq_enab_dfflr" Register="31"/>
                            <SubModule name="irq_thod_dfflr" Register="3"/>
                            <SubModule name="flop_icb_rsp.u_buf_icb_rsp_buf" Lut="3">
                                <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                <SubModule name="dp_gt_0.dat_dfflr" Register="32"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                </SubModule>
                <SubModule name="u_e203_subsys_clint" Lut="1">
                    <SubModule name="u_aon_rtctoggle_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_sirv_clint_top">
                        <SubModule name="io_rtcToggle_dffr" Register="1"/>
                        <SubModule name="u_sirv_clint" Register="129" Alu="64" Lut="136"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_e203_subsys_perips" Lut="12">
                    <SubModule name="u_sirv_ppi_fab" Lut="23">
                        <SubModule name="u_sirv_gnrl_icb_buffer">
                            <SubModule name="u_sirv_gnrl_cmd_fifo" Lut="13">
                                <SubModule name="dp_gt0.rptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.wptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.rptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.wptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                                <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="65"/>
                                <SubModule name="dp_gt0.fifo_rf[1].fifo_rf_dffl" Register="65"/>
                            </SubModule>
                            <SubModule name="u_sirv_gnrl_rsp_fifo" Lut="14">
                                <SubModule name="dp_gt0.rptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.wptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.rptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.wptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                                <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="33"/>
                                <SubModule name="dp_gt0.fifo_rf[1].fifo_rf_dffl" Register="33"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_buf_icb_splt" Lut="226">
                            <SubModule name="splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" Lut="3">
                                <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                <SubModule name="dp_gt_0.dat_dfflr" Register="4"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="u_sirv_qspi0_top">
                        <SubModule name="qspi_TLWidthWidget" Register="26" Lut="7"/>
                        <SubModule name="qspi_TLFragmenter_1" Register="13" Lut="25">
                            <SubModule name="u_repeater" Register="29" Lut="31"/>
                        </SubModule>
                        <SubModule name="u_sirv_flash_qspi" Register="29">
                            <SubModule name="mac" Register="4" Lut="14">
                                <SubModule name="phy" Register="39" Lut="96"/>
                            </SubModule>
                            <SubModule name="flash" Register="7" Lut="67"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="u_aon_icb_cdc_tx" Lut="4">
                        <SubModule name="u_o_rdy_sync">
                            <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                            <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                        </SubModule>
                        <SubModule name="vld_dfflr" Register="1"/>
                        <SubModule name="dat_dfflr" Register="48"/>
                        <SubModule name="o_rdy_sync_dffr" Register="1"/>
                        <SubModule name="buf_nrdy_dfflr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_aon_icb_cdc_rx" Lut="4">
                        <SubModule name="u_i_vld_sync">
                            <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                            <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                        </SubModule>
                        <SubModule name="i_vld_sync_dffr" Register="1"/>
                        <SubModule name="i_rdy_dfflr" Register="1"/>
                        <SubModule name="buf_dat_dfflr" Register="32"/>
                        <SubModule name="buf_vld_dfflr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_gpioA_apb_icb2apb" Lut="2">
                        <SubModule name="u_rsp_fifo" Lut="3">
                            <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                            <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                            <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="32"/>
                        </SubModule>
                        <SubModule name="apb_enable_dfflr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_perips_apb_gpioA" Register="447" Lut="326"/>
                    <SubModule name="u_uart0_apb_icb2apb" Lut="2">
                        <SubModule name="u_rsp_fifo" Lut="4">
                            <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                            <SubModule name="dp_gt0.vec_31_dfflr" Register="1"/>
                            <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="8"/>
                        </SubModule>
                        <SubModule name="apb_enable_dfflr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_perips_apb_uart0" Register="48" Lut="60">
                        <SubModule name="uart_rx_i" Register="36" Alu="16" Lut="63"/>
                        <SubModule name="uart_tx_i" Register="32" Alu="16" Lut="53"/>
                        <SubModule name="uart_rx_fifo_i" Register="30" Alu="4" Lut="61" Ssram="3"/>
                        <SubModule name="uart_tx_fifo_i" Register="30" Alu="4" Lut="58" Ssram="2"/>
                        <SubModule name="uart_interrupt_i" Register="2" Lut="13"/>
                    </SubModule>
                    <SubModule name="u_sirv_hclkgen_regs" Lut="6">
                        <SubModule name="hfxoscen_dfflrs" Register="1"/>
                        <SubModule name="pll_N_42_dfflr" Register="3"/>
                        <SubModule name="pll_N_1_dfflr" Register="1"/>
                        <SubModule name="pll_N_0_dfflr" Register="1"/>
                        <SubModule name="pll_M_7_dfflr" Register="1"/>
                        <SubModule name="pll_M_6_dfflr" Register="1"/>
                        <SubModule name="pll_M_5_dfflr" Register="1"/>
                        <SubModule name="pll_M_4_dfflr" Register="1"/>
                        <SubModule name="pll_M_3_dfflr" Register="1"/>
                        <SubModule name="pll_M_2_dfflr" Register="1"/>
                        <SubModule name="pll_M_1_dfflr" Register="1"/>
                        <SubModule name="pll_M_0_dfflr" Register="1"/>
                        <SubModule name="pll_OD_1_dfflrs" Register="1"/>
                        <SubModule name="pll_OD_0_dfflr" Register="1"/>
                        <SubModule name="pllbypass_dfflrs" Register="1"/>
                        <SubModule name="pll_RESET_dfflrs" Register="1"/>
                        <SubModule name="pll_ASLEEP_dfflrs" Register="1"/>
                        <SubModule name="plloutdiv_dfflr" Register="6"/>
                        <SubModule name="plloutdivby1_dfflrs" Register="1"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_e203_subsys_mems">
                    <SubModule name="u_sirv_mem_fab" Lut="17">
                        <SubModule name="u_sirv_gnrl_icb_buffer">
                            <SubModule name="u_sirv_gnrl_cmd_fifo" Lut="11">
                                <SubModule name="dp_gt0.rptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.wptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.rptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.wptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                                <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="65"/>
                                <SubModule name="dp_gt0.fifo_rf[1].fifo_rf_dffl" Register="65"/>
                            </SubModule>
                            <SubModule name="u_sirv_gnrl_rsp_fifo" Lut="15">
                                <SubModule name="dp_gt0.rptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.wptr_vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.rptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.dp_gt1.wptr_vec_31_dfflr" Register="1"/>
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                                <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="132" Lut="166" Bsram="2"/>
                                <SubModule name="dp_gt0.fifo_rf[1].fifo_rf_dffl" Register="1" Lut="64"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_i_icb_splt" Lut="73">
                            <SubModule name="splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" Lut="2">
                                <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                                <SubModule name="dp_gt_0.dat_dfflr" Register="5"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="u_expl_axi_icb2axi">
                        <SubModule name="u_sirv_gnrl_rw_fifo" Lut="19">
                            <SubModule name="dp_gt0.rptr_vec_0_dfflrs" Register="1"/>
                            <SubModule name="dp_gt0.wptr_vec_0_dfflrs" Register="1"/>
                            <SubModule name="dp_gt0.dp_gt1.rptr_vec_31_dfflr" Register="3"/>
                            <SubModule name="dp_gt0.dp_gt1.wptr_vec_31_dfflr" Register="3"/>
                            <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                            <SubModule name="dp_gt0.vec_31_dfflr" Register="4"/>
                            <SubModule name="dp_gt0.fifo_rf[0].fifo_rf_dffl" Register="1"/>
                            <SubModule name="dp_gt0.fifo_rf[1].fifo_rf_dffl" Register="1"/>
                            <SubModule name="dp_gt0.fifo_rf[2].fifo_rf_dffl" Register="1"/>
                            <SubModule name="dp_gt0.fifo_rf[3].fifo_rf_dffl" Register="1"/>
                        </SubModule>
                        <SubModule name="u_sirv_gnrl_axi_buffer">
                            <SubModule name="o_axi_ar_fifo" Lut="5">
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                            </SubModule>
                            <SubModule name="o_axi_aw_fifo" Lut="6">
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                            </SubModule>
                            <SubModule name="o_axi_wdata_fifo" Lut="4">
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                            </SubModule>
                            <SubModule name="o_axi_rdata_fifo" Lut="9">
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                            </SubModule>
                            <SubModule name="o_axi_bresp_fifo" Lut="5">
                                <SubModule name="dp_gt0.vec_0_dfflrs" Register="1"/>
                                <SubModule name="dp_gt0.vec_31_dfflr" Register="2"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                </SubModule>
            </SubModule>
            <SubModule name="u_sirv_debug_module" Lut="125">
                <SubModule name="u_dm_ResetCatchAndSync_2_1">
                    <SubModule name="reset_n_catch_reg">
                        <SubModule name="reg_0" Register="1"/>
                        <SubModule name="reg_2" Register="1"/>
                        <SubModule name="reg_4" Register="1"/>
                        <SubModule name="reg_6" Register="1"/>
                        <SubModule name="reg_8" Register="1"/>
                        <SubModule name="reg_10" Register="1"/>
                        <SubModule name="reg_12" Register="1"/>
                        <SubModule name="reg_14" Register="1"/>
                        <SubModule name="reg_16" Register="1"/>
                        <SubModule name="reg_18" Register="1"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_jtag_ResetCatchAndSync_3_1" Lut="1">
                    <SubModule name="reset_n_catch_reg">
                        <SubModule name="reg_0" Register="1"/>
                        <SubModule name="reg_1" Register="1"/>
                        <SubModule name="reg_2" Register="1"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_sirv_debug_csr" Lut="33">
                    <SubModule name="dpc_dfflr" Register="31"/>
                    <SubModule name="dscratch_dfflr" Register="32"/>
                    <SubModule name="dcause_dfflr" Register="3"/>
                    <SubModule name="halt_dfflr" Register="1"/>
                    <SubModule name="step_dfflr" Register="1"/>
                    <SubModule name="ebreakm_dfflr" Register="1"/>
                </SubModule>
                <SubModule name="jtag_dtm_gen.u_sirv_jtag_dtm" Register="97" Lut="108">
                    <SubModule name="u_jtag2debug_cdc_tx" Lut="4">
                        <SubModule name="u_o_rdy_sync">
                            <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                            <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                        </SubModule>
                        <SubModule name="vld_dfflr" Register="1"/>
                        <SubModule name="dat_dfflr" Register="41"/>
                        <SubModule name="o_rdy_sync_dffr" Register="1"/>
                        <SubModule name="buf_nrdy_dfflr" Register="1"/>
                    </SubModule>
                    <SubModule name="u_jtag2debug_cdc_rx" Lut="5">
                        <SubModule name="u_i_vld_sync">
                            <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                            <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                        </SubModule>
                        <SubModule name="i_vld_sync_dffr" Register="1"/>
                        <SubModule name="i_rdy_dfflr" Register="1"/>
                        <SubModule name="buf_dat_dfflr" Register="34"/>
                        <SubModule name="buf_vld_dfflr" Register="1"/>
                    </SubModule>
                </SubModule>
                <SubModule name="u_dm2dtm_cdc_tx" Lut="7">
                    <SubModule name="u_o_rdy_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="vld_dfflr" Register="1"/>
                    <SubModule name="dat_dfflr" Register="34"/>
                    <SubModule name="o_rdy_sync_dffr" Register="1"/>
                    <SubModule name="buf_nrdy_dfflr" Register="1"/>
                </SubModule>
                <SubModule name="u_dm2dtm_cdc_rx" Lut="4">
                    <SubModule name="u_i_vld_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="i_vld_sync_dffr" Register="1"/>
                    <SubModule name="i_rdy_dfflr" Register="1"/>
                    <SubModule name="buf_dat_dfflr" Register="41"/>
                    <SubModule name="buf_vld_dfflr" Register="1"/>
                </SubModule>
                <SubModule name="dm_hartid_dfflr" Register="1"/>
                <SubModule name="cleardebint_dfflr" Register="1"/>
                <SubModule name="sethaltnot_dfflr" Register="1"/>
                <SubModule name="u_sirv_debug_ram" Lut="137">
                    <SubModule name="debug_ram_gen[0].ram_dfflr" Register="32"/>
                    <SubModule name="debug_ram_gen[1].ram_dfflr" Register="32"/>
                    <SubModule name="debug_ram_gen[2].ram_dfflr" Register="32"/>
                    <SubModule name="debug_ram_gen[3].ram_dfflr" Register="32"/>
                    <SubModule name="debug_ram_gen[4].ram_dfflr" Register="32"/>
                    <SubModule name="debug_ram_gen[5].ram_dfflr" Register="32"/>
                    <SubModule name="debug_ram_gen[6].ram_dfflr" Register="32"/>
                </SubModule>
                <SubModule name="dm_halt_int_gen[0].dm_haltnot_dfflr" Register="1"/>
                <SubModule name="dm_halt_int_gen[0].dm_debint_dfflr" Register="1"/>
            </SubModule>
            <SubModule name="u_sirv_aon_top" Lut="51">
                <SubModule name="u_aon_icb_cdc_tx" Lut="7">
                    <SubModule name="u_o_rdy_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="vld_dfflr" Register="1"/>
                    <SubModule name="dat_dfflr" Register="32"/>
                    <SubModule name="o_rdy_sync_dffr" Register="1"/>
                    <SubModule name="buf_nrdy_dfflr" Register="1"/>
                </SubModule>
                <SubModule name="u_aon_icb_cdc_rx" Lut="4">
                    <SubModule name="u_i_vld_sync">
                        <SubModule name="sync_gen[0].i_is_0.sync_dffr" Register="1"/>
                        <SubModule name="sync_gen[1].i_is_not_0.sync_dffr" Register="1"/>
                    </SubModule>
                    <SubModule name="i_vld_sync_dffr" Register="1"/>
                    <SubModule name="i_rdy_dfflr" Register="1"/>
                    <SubModule name="buf_dat_dfflr" Register="48"/>
                    <SubModule name="buf_vld_dfflr" Register="1"/>
                </SubModule>
                <SubModule name="u_aon_1to2_icb" Lut="3">
                    <SubModule name="u_i_icb_splt" Lut="929">
                        <SubModule name="splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" Lut="3">
                            <SubModule name="dp_gt_0.vld_dfflr" Register="1"/>
                            <SubModule name="dp_gt_0.dat_dfflr" Register="2" Lut="1"/>
                        </SubModule>
                    </SubModule>
                </SubModule>
                <SubModule name="u_aon_lclkgen_regs" Lut="4">
                    <SubModule name="lfxoscen_dfflrs" Register="1"/>
                </SubModule>
                <SubModule name="u_sirv_aon_wrapper" Lut="3">
                    <SubModule name="u_sirv_aon" Register="512" Lut="45">
                        <SubModule name="rtc" Register="85" Lut="199">
                            <SubModule name="AsyncResetRegVec_1">
                                <SubModule name="reg_0" Register="1"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_sirv_pmu" Register="8" Lut="3">
                            <SubModule name="u_pmu_core" Register="171" Lut="145"/>
                            <SubModule name="AsyncResetRegVec_1_1">
                                <SubModule name="reg_3" Register="1" Lut="1"/>
                                <SubModule name="reg_4" Register="1" Lut="1"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="wdog" Register="55" Lut="194">
                            <SubModule name="AsyncResetRegVec_2_1">
                                <SubModule name="reg_0" Register="1"/>
                            </SubModule>
                            <SubModule name="AsyncResetRegVec_3_1">
                                <SubModule name="reg_0" Register="1"/>
                            </SubModule>
                            <SubModule name="AsyncResetRegVec_4_1">
                                <SubModule name="reg_0" Register="1"/>
                            </SubModule>
                            <SubModule name="AsyncResetRegVec_5_1">
                                <SubModule name="reg_0" Register="1"/>
                            </SubModule>
                            <SubModule name="AsyncResetRegVec_6_1">
                                <SubModule name="reg_0" Register="1"/>
                            </SubModule>
                        </SubModule>
                        <SubModule name="u_queue_1" Register="44" Lut="3"/>
                    </SubModule>
                    <SubModule name="aonrst_catch" Lut="1">
                        <SubModule name="reset_n_catch_reg">
                            <SubModule name="reg_0" Register="1"/>
                            <SubModule name="reg_1" Register="1"/>
                            <SubModule name="reg_2" Register="1"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="ResetCatchAndSync_1_1" Lut="1">
                        <SubModule name="reset_n_catch_reg">
                            <SubModule name="reg_0" Register="1"/>
                            <SubModule name="reg_1" Register="1"/>
                            <SubModule name="reg_2" Register="1"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="io_rtc_dffr" Register="1"/>
                </SubModule>
            </SubModule>
        </SubModule>
    </SubModule>
    <SubModule name="uart0_rx_IO_BUFF" Lut="2"/>
    <SubModule name="uart0_tx_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_0_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_1_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_2_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_3_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_4_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_5_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_6_IO_BUFF" Lut="2"/>
    <SubModule name="gpioA_7_IO_BUFF" Lut="2"/>
</Module>
