/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [8:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~in_data[141];
  assign celloutsig_1_18z = ~celloutsig_1_9z;
  assign celloutsig_1_7z = celloutsig_1_3z | celloutsig_1_4z;
  assign celloutsig_1_0z = ~(in_data[160] ^ in_data[118]);
  assign celloutsig_0_8z = ~(in_data[66] ^ celloutsig_0_1z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 9'h000;
    else _01_ <= { in_data[0], celloutsig_0_4z };
  assign celloutsig_0_10z = in_data[18:12] & celloutsig_0_9z;
  assign celloutsig_1_3z = { in_data[123:102], celloutsig_1_1z } === { in_data[134:113], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_6z, 1'h1, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, _00_, celloutsig_1_1z, celloutsig_1_7z, _00_ } === { in_data[188:161], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_12z = in_data[28] === celloutsig_0_11z[6];
  assign celloutsig_1_1z = { in_data[151:142], celloutsig_1_0z, celloutsig_1_0z } > { in_data[134:124], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:4], celloutsig_0_3z } > { celloutsig_0_0z[4:3], celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_10z[11:5], celloutsig_1_6z } > { celloutsig_1_10z[4:2], 1'h1, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_18z = _01_ > { _01_[7:5], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[138:136] <= { in_data[145:144], 1'h1 };
  assign celloutsig_0_3z = { in_data[95:91], celloutsig_0_1z } <= celloutsig_0_0z;
  assign celloutsig_0_22z = { celloutsig_0_14z[10:2], celloutsig_0_2z[6:4], celloutsig_0_2z[6], celloutsig_0_2z[2:0] } % { 1'h1, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_34z = celloutsig_0_11z % { 1'h1, in_data[15:10], celloutsig_0_8z };
  assign celloutsig_1_10z = { celloutsig_1_6z[16:9], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_0z } % { 1'h1, in_data[112:103], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_29z = celloutsig_0_22z[12:4] % { 1'h1, celloutsig_0_15z[5:0], celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_0_0z = - in_data[80:75];
  assign celloutsig_1_6z = - { in_data[149:140], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, 1'h1, celloutsig_1_1z, celloutsig_1_4z, 1'h1 };
  assign celloutsig_0_9z = - { in_data[58:53], celloutsig_0_6z };
  assign celloutsig_0_11z = - { celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_14z = - { celloutsig_0_0z[5:2], celloutsig_0_11z };
  assign celloutsig_0_4z = ~ { in_data[38:32], celloutsig_0_3z };
  assign celloutsig_0_44z = ~ celloutsig_0_29z[2:0];
  assign celloutsig_0_5z = celloutsig_0_2z[2] & in_data[5];
  assign celloutsig_0_1z = celloutsig_0_0z[1] & in_data[25];
  assign celloutsig_0_43z = | { celloutsig_0_34z, celloutsig_0_14z[3:2] };
  assign celloutsig_0_15z = { celloutsig_0_4z[7], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z } >>> { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z };
  assign { celloutsig_0_2z[5:4], celloutsig_0_2z[6], celloutsig_0_2z[2:0] } = ~ celloutsig_0_0z;
  assign celloutsig_0_2z[3] = celloutsig_0_2z[6];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
