/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [23:0] _00_;
  reg [23:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 24'h000000;
    else _01_ <= { in_data[131:121], celloutsig_1_1z, _00_[11:8], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { in_data[76], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  reg [3:0] _05_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign _00_[11:8] = _05_;
  assign celloutsig_0_0z = ~((in_data[44] & in_data[12]) | in_data[68]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_1z) | celloutsig_1_5z);
  assign celloutsig_1_10z = ~((_00_[9] & celloutsig_1_3z) | celloutsig_1_4z);
  assign celloutsig_1_11z = ~((_01_[5] & celloutsig_1_1z) | celloutsig_1_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_3z & in_data[161]) | celloutsig_1_8z);
  assign celloutsig_1_13z = ~((celloutsig_1_11z & celloutsig_1_12z) | _00_[8]);
  assign celloutsig_1_14z = ~((celloutsig_1_12z & celloutsig_1_13z) | in_data[126]);
  assign celloutsig_1_18z = ~((in_data[97] & celloutsig_1_7z) | celloutsig_1_10z);
  assign celloutsig_1_19z = ~((celloutsig_1_18z & in_data[131]) | celloutsig_1_14z);
  assign celloutsig_0_4z = ~((_02_[0] & celloutsig_0_0z) | _02_[1]);
  assign celloutsig_0_5z = ~((in_data[43] & in_data[27]) | celloutsig_0_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & in_data[18]) | celloutsig_0_6z);
  assign celloutsig_0_1z = ~((in_data[17] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_4z & celloutsig_0_5z) | celloutsig_0_4z);
  assign celloutsig_0_16z = ~((celloutsig_0_7z & celloutsig_0_6z) | celloutsig_0_5z);
  assign celloutsig_1_0z = ~((in_data[99] & in_data[154]) | in_data[120]);
  assign celloutsig_1_1z = ~((in_data[173] & in_data[135]) | in_data[101]);
  assign celloutsig_1_2z = ~((in_data[106] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & in_data[156]) | celloutsig_1_1z);
  assign celloutsig_0_2z = ~((in_data[62] & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_3z) | celloutsig_1_5z);
  assign { _00_[23:12], _00_[7:0] } = { in_data[131:121], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
