# Pipelined RISC V 32 bit
This repository contains the code for a pipelined RISC-V 32-bit implementation in SystemVerilog.

The CPU has been verified for standard pipeline flow of instructions, along with EX/MEM and MEM/WB hazards triggering forwarding, and load-use hazards inserting NOPs.
