JDF B
// Created by Version 1.7 
PROJECT LAB8
DESIGN lab8 Normal
DEVKIT GAL22V10C-10LP
ENTRY Pure Verilog HDL
MODULE lab8_1.v
MODSTYLE LAB8_1 Normal
MODULE lab8_2.v
MODSTYLE LAB8_2 Normal
MODULE lab8_3.v
MODSTYLE LAB8_3 Normal
MODULE lab8.v
MODSTYLE LAB8 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE LAB8_3
