# Vivado_prj_manager
Create TCL file and execute TCL code automatically.
## TCL_Creater_v1_01
Make TCL files in DAC_Controller and TimeController which creates .xpr file automatically. After this, this creates block file which can be simulated or compiled to bit file.

## Verilog_Creater_v1_00
Open DAC_Controller files and index modules and xilins ips to prevent duplication error. After this creates TCL file and make xpr file and customized ip file automatically.
