// Seed: 3815340659
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    output tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9
);
  wire id_11;
  assign module_1.id_16 = 0;
  id_12 :
  assert property (@(posedge -1 !== -1 or posedge 1) id_12 >= -1)
  else;
endmodule
module module_1 #(
    parameter id_6 = 32'd80
) (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 _id_6,
    output supply1 id_7,
    output tri id_8,
    output tri1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input wire id_15,
    output wand id_16,
    input tri0 id_17,
    input wand id_18,
    output tri1 id_19,
    input supply0 id_20,
    output wire id_21,
    output tri0 id_22,
    input tri1 id_23,
    input tri0 id_24,
    output wor id_25,
    output supply0 id_26,
    input wire id_27
    , id_37,
    input wor id_28,
    input supply0 id_29,
    output supply1 id_30,
    input tri id_31,
    input supply1 id_32,
    input wor id_33,
    output tri id_34,
    output uwire id_35
);
  wire [id_6 : 1] id_38;
  xnor primCall (
      id_26,
      id_17,
      id_27,
      id_10,
      id_0,
      id_28,
      id_18,
      id_29,
      id_14,
      id_3,
      id_23,
      id_32,
      id_11,
      id_4,
      id_2,
      id_33,
      id_31,
      id_24,
      id_38,
      id_15,
      id_37,
      id_20
  );
  assign id_38 = id_24;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_24,
      id_21,
      id_14,
      id_13,
      id_10,
      id_28,
      id_29,
      id_1
  );
  wire id_39;
endmodule
