GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v'
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/counter.v'
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/deUstb.v'
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/downCnt.v'
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/gowin_rpll.v'
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft.v'
Analyzing Verilog file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v'
Analyzing included file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/defile.v'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":1)
Back to file '/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":1)
Undeclared symbol 'fftClk', assumed default net type 'wire'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":42)
Undeclared symbol 'fftStart', assumed default net type 'wire'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":57)
Undeclared symbol 'fftRst', assumed default net type 'wire'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":62)
Compiling module 'testfft_top'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":2)
Compiling module 'Gowin_rPLL'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/gowin_rpll.v":2)
Compiling module 'counter(CNT=2)'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/counter.v":1)
Compiling module 'deUstb'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/deUstb.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/deUstb.v":14)
Compiling module 'testfft'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft.v":2)
Extracting RAM for identifier 'data'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft.v":16)
Compiling module 'GW_ROM'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft.v":30)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'DO'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft.v":45)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module '**'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v":0)
Compiling module 'downCnt(DW=3,INIT=5)'("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/downCnt.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/downCnt.v":15)
NOTE  (EX0101) : Current top module is "testfft_top"
WARN  (EX0211) : The output port "out[39]" of module "testfft_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":6)
WARN  (EX0211) : The output port "out[38]" of module "testfft_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":6)
WARN  (EX0211) : The output port "out[36]" of module "testfft_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v":6)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/impl/gwsynthesis/FFT.vg" completed
[100%] Generate report file "/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/impl/gwsynthesis/FFT_syn.rpt.html" completed
GowinSynthesis finish
