Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:36:16 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sv_chip2_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 5.204ns (73.742%)  route 1.853ns (26.258%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.764ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.698ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, estimated)    1.987     3.006    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
    SLICE_X18Y30                                                      r  v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.101     3.107 f  v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
                         net (fo=7, estimated)        0.723     3.830    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.039 r  h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     4.039    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.157 r  h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     4.157    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.804 f  h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     4.804    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.863 r  h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     4.863    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.413 f  h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     5.413    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.503 r  h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, estimated)        0.003     5.506    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.041 r  h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.041    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.107 f  h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, estimated)        0.535     6.642    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.852 r  h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
                         net (fo=1, routed)           0.000     6.852    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.376 f  h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     7.376    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.466 r  h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, estimated)        0.003     7.469    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.005 r  h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.005    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.075 f  h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, estimated)        0.586     8.661    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.915 r  h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
                         net (fo=1, routed)           0.000     8.915    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.433 f  h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     9.433    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.523 r  h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, estimated)        0.003     9.526    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[13])
                                                      0.537    10.063 r  h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    10.063    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y8         DSP_OUTPUT                                   r  h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000 r  
    AG12                                              0.000     8.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     8.480    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     8.503 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.798    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     8.857 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, estimated)    1.776    10.633    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
    DSP48E2_X2Y8                                                      r  h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.287    10.919    
                         clock uncertainty           -0.035    10.884    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                     -0.114    10.770    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  0.707    




