/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~celloutsig_0_7z[2];
  assign celloutsig_0_3z = celloutsig_0_2z | celloutsig_0_1z[2];
  assign celloutsig_0_45z = celloutsig_0_3z | celloutsig_0_11z;
  assign celloutsig_0_46z = celloutsig_0_1z[1] | celloutsig_0_45z;
  assign celloutsig_1_3z = celloutsig_1_1z[2] | celloutsig_1_1z[1];
  assign celloutsig_1_6z = celloutsig_1_4z[11] | celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_5z | celloutsig_1_3z;
  assign celloutsig_0_22z = celloutsig_0_10z[0] | celloutsig_0_20z[9];
  assign celloutsig_0_12z = ~(celloutsig_0_2z ^ celloutsig_0_1z[5]);
  assign celloutsig_0_30z = ~(celloutsig_0_8z ^ celloutsig_0_24z);
  assign celloutsig_1_2z = celloutsig_1_0z[7:1] + in_data[160:154];
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 4'h0;
    else _13_ <= celloutsig_0_56z[7:4];
  assign out_data[35:32] = _13_;
  reg [6:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 7'h00;
    else _14_ <= { celloutsig_0_4z[6], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z };
  assign { _01_[6:1], _00_ } = _14_;
  assign celloutsig_0_56z = { celloutsig_0_21z, celloutsig_0_12z, _01_[6:1], _00_, celloutsig_0_46z } & { in_data[62:56], celloutsig_0_5z };
  assign celloutsig_1_14z = celloutsig_1_4z[6:1] & { in_data[120:116], celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_15z[7], celloutsig_0_15z[7], celloutsig_0_15z[5:0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z } & { celloutsig_0_10z[2], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_15z[7], celloutsig_0_15z[7], celloutsig_0_15z[5:0] };
  assign celloutsig_0_10z = celloutsig_0_1z[3:0] / { 1'h1, celloutsig_0_4z[3:1] };
  assign celloutsig_0_9z = { celloutsig_0_1z[4:3], celloutsig_0_6z, celloutsig_0_6z } === { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_5z = { in_data[177:174], celloutsig_1_2z } === { celloutsig_1_4z[5:4], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } === celloutsig_1_4z[7:3];
  assign celloutsig_0_0z = in_data[15:12] >= in_data[56:53];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_7z } >= { in_data[88], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[5:0], celloutsig_0_2z } >= { in_data[24:21], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[55:52] >= celloutsig_0_1z[3:0];
  assign celloutsig_1_16z = ! { celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_13z = ! { in_data[17:11], celloutsig_0_11z };
  assign celloutsig_0_34z = celloutsig_0_33z[0] & ~(celloutsig_0_11z);
  assign celloutsig_0_87z = celloutsig_0_34z & ~(celloutsig_0_26z[2]);
  assign celloutsig_1_7z = celloutsig_1_3z & ~(celloutsig_1_0z[4]);
  assign celloutsig_0_14z = celloutsig_0_1z[1] & ~(celloutsig_0_8z);
  assign celloutsig_0_19z = celloutsig_0_2z & ~(celloutsig_0_12z);
  assign celloutsig_0_25z = in_data[6] & ~(celloutsig_0_4z[1]);
  assign celloutsig_0_4z = { celloutsig_0_1z[5:1], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[28:23] };
  assign celloutsig_0_5z = celloutsig_0_1z[5:3] % { 1'h1, celloutsig_0_1z[4], in_data[0] };
  assign celloutsig_0_6z = celloutsig_0_5z != { in_data[78:77], celloutsig_0_0z };
  assign celloutsig_1_0z = ~ in_data[106:99];
  assign celloutsig_1_4z = { in_data[148:146], celloutsig_1_0z, celloutsig_1_1z } | { in_data[175:170], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_24z = | { in_data[77:64], celloutsig_0_15z[7], celloutsig_0_15z[7], celloutsig_0_15z[5:0] };
  assign celloutsig_1_11z = { celloutsig_1_0z[5:2], celloutsig_1_5z } >> celloutsig_1_4z[8:4];
  assign celloutsig_0_1z = in_data[92:87] << { in_data[91:87], celloutsig_0_0z };
  assign celloutsig_0_33z = { in_data[66:59], celloutsig_0_6z } <<< { celloutsig_0_5z[2:1], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_7z = celloutsig_0_5z <<< in_data[70:68];
  assign celloutsig_1_1z = in_data[106:104] <<< celloutsig_1_0z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_0z[1], celloutsig_1_11z, celloutsig_1_6z } <<< { celloutsig_1_14z[4:2], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_7z } >>> { in_data[133:128], celloutsig_1_12z };
  assign celloutsig_0_26z = { celloutsig_0_4z[4:1], celloutsig_0_9z } ~^ { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_15z[1], celloutsig_0_15z[5], celloutsig_0_15z[0], celloutsig_0_15z[4:2], celloutsig_0_15z[7] } = ~ { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  assign _01_[0] = _00_;
  assign celloutsig_0_15z[6] = celloutsig_0_15z[7];
  assign { out_data[134:128], out_data[102:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z };
endmodule
