

================================================================
== Vitis HLS Report for 'decimate_pfb'
================================================================
* Date:           Fri Jan  9 19:34:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     5199|  10.320 us|  51.990 us|  1032|  5199|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_coeffs   |     4096|     4096|         2|          1|          1|  4096|       yes|
        |- compute_loop  |     1029|     1029|         7|          1|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 72 73 }
  Pipeline-1 : II = 1, D = 7, States = { 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 74 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 72 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 75 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_20, i32 0, i32 0, void @empty_1, i32 64, i32 4096, void @empty_18, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6]   --->   Operation 86 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%coeff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeff" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6]   --->   Operation 87 'read' 'coeff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 88 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 89 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 90 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 91 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 92 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 93 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 94 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 95 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 96 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 97 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 98 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 99 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 100 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 101 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 102 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 103 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 104 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 105 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 106 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 107 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 108 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 109 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 110 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 111 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 112 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 113 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 114 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 115 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 116 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 117 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 118 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:15]   --->   Operation 119 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%coeff_loaded_load = load i1 %coeff_loaded" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:22]   --->   Operation 120 'load' 'coeff_loaded_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %coeff_loaded_load, void %load_coeffs, void %compute_loop" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:22]   --->   Operation 121 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %coeff_read, i32 1, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 122 'partselect' 'trunc_ln' <Predicate = (!coeff_loaded_load)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i63 %trunc_ln" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 123 'sext' 'sext_ln23' <Predicate = (!coeff_loaded_load)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 124 'getelementptr' 'gmem_addr' <Predicate = (!coeff_loaded_load)> <Delay = 0.00>
ST_1 : Operation 125 [71/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 125 'readreq' 'empty' <Predicate = (!coeff_loaded_load)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 126 [70/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 127 [69/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 128 [68/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 129 [67/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 130 [66/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 131 [65/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 132 [64/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 133 [63/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 134 [62/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 135 [61/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 136 [60/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 137 [59/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 138 [58/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 139 [57/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 140 [56/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 141 [55/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 142 [54/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 143 [53/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 144 [52/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 145 [51/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 146 [50/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 147 [49/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 148 [48/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 149 [47/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 150 [46/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 151 [45/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 152 [44/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 153 [43/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 154 [42/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 155 [41/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 156 [40/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 157 [39/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 158 [38/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 159 [37/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 160 [36/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 161 [35/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 162 [34/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 163 [33/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 164 [32/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 165 [31/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 166 [30/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 167 [29/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 168 [28/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 169 [27/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 170 [26/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 171 [25/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 172 [24/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 173 [23/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 174 [22/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 175 [21/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 176 [20/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 177 [19/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 178 [18/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 179 [17/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 180 [16/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 181 [15/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 182 [14/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 183 [13/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 184 [12/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 185 [11/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 186 [10/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 187 [9/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 188 [8/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 189 [7/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 190 [6/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 191 [5/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 191 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 192 [4/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 192 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 193 [3/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 194 [2/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 194 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 195 [1/71] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 195 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 196 [1/1] (1.29ns)   --->   "%br_ln23 = br void %for.inc.split" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 196 'br' 'br_ln23' <Predicate = true> <Delay = 1.29>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 197 [1/1] (0.00ns)   --->   "%i353 = phi i12 0, void %load_coeffs, i12 %i, void %arrayidx2.exit"   --->   Operation 197 'phi' 'i353' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 198 [1/1] (0.00ns)   --->   "%phi_urem = phi i13 0, void %load_coeffs, i13 %select_ln23, void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 198 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 199 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 200 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 200 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 201 [1/1] (1.54ns)   --->   "%i = add i12 %i353, i12 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 201 'add' 'i' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 202 [1/1] (1.22ns)   --->   "%switch_ln25 = switch i3 %trunc_ln23, void %arrayidx2.case.4, i3 0, void %arrayidx2.case.0, i3 1, void %arrayidx2.case.1, i3 2, void %arrayidx2.case.2, i3 3, void %arrayidx2.case.3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 202 'switch' 'switch_ln25' <Predicate = true> <Delay = 1.22>
ST_72 : Operation 203 [1/1] (1.53ns)   --->   "%add_ln23_2 = add i13 %phi_urem, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 203 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 204 [1/1] (1.53ns)   --->   "%icmp_ln23_1 = icmp_ult  i13 %add_ln23_2, i13 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 204 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 205 [1/1] (0.58ns)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i13 %add_ln23_2, i13 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 205 'select' 'select_ln23' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 206 [1/1] (1.54ns)   --->   "%icmp_ln23 = icmp_eq  i12 %i353, i12 4095" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 206 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.end" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 207 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.77>
ST_73 : Operation 208 [1/1] (0.00ns)   --->   "%phi_mul = phi i26 0, void %load_coeffs, i26 %add_ln23_1, void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 208 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 209 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 211 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 212 [1/1] (1.74ns)   --->   "%add_ln23_1 = add i26 %phi_mul, i26 13108" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 212 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 213 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %phi_mul, i32 16, i32 25" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 213 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23]   --->   Operation 214 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 215 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 215 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 216 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 216 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 217 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 217 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 218 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 218 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 219 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 219 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 220 [1/1] (2.77ns)   --->   "%store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 220 'store' 'store_ln25' <Predicate = (trunc_ln23 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_73 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 221 'br' 'br_ln25' <Predicate = (trunc_ln23 == 3)> <Delay = 0.00>
ST_73 : Operation 222 [1/1] (2.77ns)   --->   "%store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 222 'store' 'store_ln25' <Predicate = (trunc_ln23 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_73 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 223 'br' 'br_ln25' <Predicate = (trunc_ln23 == 2)> <Delay = 0.00>
ST_73 : Operation 224 [1/1] (2.77ns)   --->   "%store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 224 'store' 'store_ln25' <Predicate = (trunc_ln23 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_73 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 225 'br' 'br_ln25' <Predicate = (trunc_ln23 == 1)> <Delay = 0.00>
ST_73 : Operation 226 [1/1] (2.77ns)   --->   "%store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 226 'store' 'store_ln25' <Predicate = (trunc_ln23 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_73 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 227 'br' 'br_ln25' <Predicate = (trunc_ln23 == 0)> <Delay = 0.00>
ST_73 : Operation 228 [1/1] (2.77ns)   --->   "%store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 228 'store' 'store_ln25' <Predicate = (trunc_ln23 != 0 & trunc_ln23 != 1 & trunc_ln23 != 2 & trunc_ln23 != 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_73 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 229 'br' 'br_ln25' <Predicate = (trunc_ln23 != 0 & trunc_ln23 != 1 & trunc_ln23 != 2 & trunc_ln23 != 3)> <Delay = 0.00>

State 74 <SV = 72> <Delay = 1.29>
ST_74 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln27 = store i1 1, i1 %coeff_loaded" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:27]   --->   Operation 230 'store' 'store_ln27' <Predicate = (!coeff_loaded_load)> <Delay = 0.00>
ST_74 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln28 = br void %compute_loop" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:28]   --->   Operation 231 'br' 'br_ln28' <Predicate = (!coeff_loaded_load)> <Delay = 0.00>
ST_74 : Operation 232 [1/1] (0.00ns)   --->   "%write_bank_idx_load = load i2 %write_bank_idx"   --->   Operation 232 'load' 'write_bank_idx_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 233 [1/1] (1.29ns)   --->   "%br_ln30 = br void %store_loop.split" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 233 'br' 'br_ln30' <Predicate = true> <Delay = 1.29>

State 75 <SV = 73> <Delay = 6.18>
ST_75 : Operation 234 [1/1] (0.00ns)   --->   "%k354 = phi i10 0, void %compute_loop, i10 %k, void %arrayidx179.1.3.exit"   --->   Operation 234 'phi' 'k354' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 235 [1/1] (0.00ns)   --->   "%phi_urem357 = phi i11 0, void %compute_loop, i11 %select_ln51, void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 235 'phi' 'phi_urem357' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i10 %k354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6]   --->   Operation 236 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %k354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 237 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 238 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %k354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 238 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln52_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 239 'bitconcatenate' 'zext_ln52_4_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i11 %phi_urem357" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 240 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 241 [1/1] (3.41ns)   --->   "%stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 241 'read' 'stream_read_to_compute_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_75 : Operation 242 [1/1] (0.00ns)   --->   "%input_pack_i = trunc i128 %stream_read_to_compute_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 242 'trunc' 'input_pack_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 243 [1/1] (0.00ns)   --->   "%input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 243 'partselect' 'input_pack_q' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 244 [1/1] (0.00ns)   --->   "%input_pack_i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 244 'partselect' 'input_pack_i_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 245 [1/1] (0.00ns)   --->   "%input_pack_q_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 245 'partselect' 'input_pack_q_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 246 [1/1] (0.00ns)   --->   "%input_pack_i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 246 'partselect' 'input_pack_i_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 247 [1/1] (0.00ns)   --->   "%input_pack_q_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 247 'partselect' 'input_pack_q_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 248 [1/1] (0.00ns)   --->   "%input_pack_i_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 248 'partselect' 'input_pack_i_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 249 [1/1] (0.00ns)   --->   "%input_pack_q_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33]   --->   Operation 249 'partselect' 'input_pack_q_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 250 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 250 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 251 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 251 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 252 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 252 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 253 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 253 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 254 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 254 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 255 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 255 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 256 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 256 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 257 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 257 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 258 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 258 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 259 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 259 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 260 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 260 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 261 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 261 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 262 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 262 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 263 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 263 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 264 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 264 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 265 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 265 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 266 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 266 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 267 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 267 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 268 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 268 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 269 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 269 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 270 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 270 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 271 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 271 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 272 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 272 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 273 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 273 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 274 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 274 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 275 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 275 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 276 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 276 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 277 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 277 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 278 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 278 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 279 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 279 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 280 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 280 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 281 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 281 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i11 %xor_ln" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 282 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 283 [1/1] (4.65ns)   --->   "%mul_ln52 = mul i23 %zext_ln52_3, i23 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 283 'mul' 'mul_ln52' <Predicate = true> <Delay = 4.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln52, i32 14, i32 22" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 284 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i12 %zext_ln52_4_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 285 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 286 [1/1] (4.64ns)   --->   "%mul_ln52_1 = mul i25 %zext_ln52_4, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 286 'mul' 'mul_ln52_1' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln52_1, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 287 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i11 %xor_ln" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 288 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i12 %sext_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 289 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 290 [1/1] (4.64ns)   --->   "%mul_ln52_2 = mul i25 %zext_ln52_5, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 290 'mul' 'mul_ln52_2' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln52_2, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 291 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 292 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 292 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 293 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 293 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 294 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 294 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 295 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 295 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 296 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 296 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 297 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 297 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 298 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 298 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 299 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 299 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 300 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 300 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 301 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 301 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 302 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 302 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 303 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 303 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 304 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 304 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 305 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 305 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 306 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 306 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 307 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 307 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 308 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 308 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 309 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 309 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 310 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 310 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 311 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 311 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 312 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 312 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 313 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 313 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 314 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 314 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 315 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 315 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 316 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 316 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 317 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 317 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 318 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 318 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 319 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 319 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 320 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 320 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 321 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 321 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 322 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 322 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 323 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 323 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 324 [1/1] (1.41ns)   --->   "%k = add i10 %k354, i10 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 324 'add' 'k' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 325 [1/1] (1.20ns)   --->   "%switch_ln37 = switch i2 %write_bank_idx_load, void %arrayidx179.1.3.case.3, i2 0, void %arrayidx179.1.3.case.0, i2 1, void %arrayidx179.1.3.case.1, i2 2, void %arrayidx179.1.3.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 325 'switch' 'switch_ln37' <Predicate = true> <Delay = 1.20>
ST_75 : Operation 326 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 326 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 327 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 327 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 328 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 328 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 329 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 329 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 330 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 330 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 331 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 331 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 332 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 332 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 333 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 333 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 334 'br' 'br_ln37' <Predicate = (write_bank_idx_load == 2)> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 335 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 336 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 336 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 337 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 337 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 338 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 338 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 339 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 339 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 340 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 340 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 341 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 341 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 342 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 342 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 343 'br' 'br_ln37' <Predicate = (write_bank_idx_load == 1)> <Delay = 0.00>
ST_75 : Operation 344 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 344 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 345 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 345 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 346 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 346 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 347 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 347 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 348 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 348 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 349 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 349 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 350 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 350 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 351 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 351 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 352 'br' 'br_ln37' <Predicate = (write_bank_idx_load == 0)> <Delay = 0.00>
ST_75 : Operation 353 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 353 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 354 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 354 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 355 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 355 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 356 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 356 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 357 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 357 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 358 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 358 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 359 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 359 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 360 [1/1] (2.77ns)   --->   "%store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 360 'store' 'store_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37]   --->   Operation 361 'br' 'br_ln37' <Predicate = (write_bank_idx_load == 3)> <Delay = 0.00>
ST_75 : Operation 362 [1/1] (1.48ns)   --->   "%add_ln51 = add i11 %phi_urem357, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 362 'add' 'add_ln51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 363 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp_ult  i11 %add_ln51, i11 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 363 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 364 [1/1] (0.79ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i11 %add_ln51, i11 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 364 'select' 'select_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 365 [1/1] (1.41ns)   --->   "%icmp_ln30 = icmp_eq  i10 %k354, i10 1023" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 365 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %store_loop.split, void %for.end62" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 366 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 76 <SV = 74> <Delay = 4.12>
ST_76 : Operation 367 [1/1] (0.00ns)   --->   "%phi_mul355 = phi i22 0, void %compute_loop, i22 %add_ln30_1, void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 367 'phi' 'phi_mul355' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 368 [1/1] (1.63ns)   --->   "%add_ln30_1 = add i22 %phi_mul355, i22 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 368 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul355, i32 14, i32 21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 369 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i8 %tmp_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 370 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 371 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln30_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 371 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1' <Predicate = (trunc_ln30 == 0)> <Delay = 0.00>
ST_76 : Operation 372 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln30_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 372 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1' <Predicate = (trunc_ln30 == 1)> <Delay = 0.00>
ST_76 : Operation 373 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln30_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 373 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1' <Predicate = (trunc_ln30 == 2)> <Delay = 0.00>
ST_76 : Operation 374 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln30_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 374 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1' <Predicate = (trunc_ln30 == 3)> <Delay = 0.00>
ST_76 : Operation 375 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln30_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 375 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1' <Predicate = (trunc_ln30 == 4)> <Delay = 0.00>
ST_76 : Operation 376 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 376 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 377 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 377 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 378 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 378 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 379 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 379 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 380 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 380 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i10 %tmp_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 381 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 382 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln52_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 382 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4' <Predicate = (trunc_ln30 == 3)> <Delay = 0.00>
ST_76 : Operation 383 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln52_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 383 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4' <Predicate = (trunc_ln30 == 4)> <Delay = 0.00>
ST_76 : Operation 384 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln52_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 384 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4' <Predicate = (trunc_ln30 == 0)> <Delay = 0.00>
ST_76 : Operation 385 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln52_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 385 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4' <Predicate = (trunc_ln30 == 1)> <Delay = 0.00>
ST_76 : Operation 386 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln52_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 386 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4' <Predicate = (trunc_ln30 == 2)> <Delay = 0.00>
ST_76 : Operation 387 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 387 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 388 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 388 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 389 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 389 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 390 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 390 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 391 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 391 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_76 : Operation 392 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 392 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 393 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 393 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 394 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 394 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 395 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 395 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 396 [1/1] (1.35ns)   --->   "%sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 396 'sparsemux' 'sample_i_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 397 [1/1] (1.35ns)   --->   "%sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 397 'sparsemux' 'sample_i_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 398 [1/1] (1.35ns)   --->   "%sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 398 'sparsemux' 'sample_i_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 399 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 399 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 400 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 400 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 401 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 401 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 402 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 402 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 403 [1/1] (1.35ns)   --->   "%sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 403 'sparsemux' 'sample_i_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 404 [1/1] (1.35ns)   --->   "%sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 404 'sparsemux' 'sample_i_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 405 [1/1] (1.35ns)   --->   "%sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 405 'sparsemux' 'sample_i_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 406 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 406 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 407 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 407 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 408 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 408 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 409 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 409 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 410 [1/1] (1.35ns)   --->   "%sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 410 'sparsemux' 'sample_i_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 411 [1/1] (1.35ns)   --->   "%sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 411 'sparsemux' 'sample_i' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 412 [1/1] (1.35ns)   --->   "%sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 412 'sparsemux' 'sample_i_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 413 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 413 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 414 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 414 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 415 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 415 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 416 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 416 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 417 [1/1] (1.35ns)   --->   "%sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 417 'sparsemux' 'sample_i_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 418 [1/1] (1.35ns)   --->   "%sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 418 'sparsemux' 'sample_i_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 419 [1/1] (1.35ns)   --->   "%sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 419 'sparsemux' 'sample_i_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 420 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 420 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 421 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 421 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 422 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 422 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 423 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 423 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 424 [1/1] (1.35ns)   --->   "%sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 424 'sparsemux' 'sample_q_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 425 [1/1] (1.35ns)   --->   "%sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 425 'sparsemux' 'sample_q_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 426 [1/1] (1.35ns)   --->   "%sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 426 'sparsemux' 'sample_q_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 427 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 427 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 428 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 428 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 429 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 429 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 430 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 430 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 431 [1/1] (1.35ns)   --->   "%sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 431 'sparsemux' 'sample_q_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 432 [1/1] (1.35ns)   --->   "%sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 432 'sparsemux' 'sample_q_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 433 [1/1] (1.35ns)   --->   "%sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 433 'sparsemux' 'sample_q_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 434 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 434 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 435 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 435 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 436 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 436 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 437 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 437 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 438 [1/1] (1.35ns)   --->   "%sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 438 'sparsemux' 'sample_q_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 439 [1/1] (1.35ns)   --->   "%sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 439 'sparsemux' 'sample_q' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 440 [1/1] (1.35ns)   --->   "%sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 440 'sparsemux' 'sample_q_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 441 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 441 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 442 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 442 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 443 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 443 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 444 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 444 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_76 : Operation 445 [1/1] (1.35ns)   --->   "%sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 445 'sparsemux' 'sample_q_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 446 [1/1] (1.35ns)   --->   "%sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 446 'sparsemux' 'sample_q_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 447 [1/1] (1.35ns)   --->   "%sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 447 'sparsemux' 'sample_q_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 5.13>
ST_77 : Operation 448 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 448 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 449 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 449 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 450 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 450 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 451 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 451 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 452 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 452 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 453 [1/1] (1.37ns)   --->   "%w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 453 'sparsemux' 'w' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %w" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 454 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i16 %input_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 455 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 456 [3/3] (0.98ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln55 = mul i31 %sext_ln54, i31 %sext_ln54_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 456 'mul' 'mul_ln55' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i16 %input_pack_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 457 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 458 [3/3] (0.98ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln51 = mul i31 %sext_ln54, i31 %sext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 458 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %tmp_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 459 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 460 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 460 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2' <Predicate = (trunc_ln30 == 1)> <Delay = 0.00>
ST_77 : Operation 461 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 461 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2' <Predicate = (trunc_ln30 == 2)> <Delay = 0.00>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 462 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2' <Predicate = (trunc_ln30 == 3)> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 463 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2' <Predicate = (trunc_ln30 == 4)> <Delay = 0.00>
ST_77 : Operation 464 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 464 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2' <Predicate = (trunc_ln30 == 0)> <Delay = 0.00>
ST_77 : Operation 465 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 465 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 466 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 466 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 467 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 467 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 468 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 468 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 469 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 469 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i10 %tmp_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 470 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 471 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln52_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 471 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3' <Predicate = (trunc_ln30 == 2)> <Delay = 0.00>
ST_77 : Operation 472 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln52_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 472 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3' <Predicate = (trunc_ln30 == 3)> <Delay = 0.00>
ST_77 : Operation 473 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln52_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 473 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3' <Predicate = (trunc_ln30 == 4)> <Delay = 0.00>
ST_77 : Operation 474 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln52_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 474 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3' <Predicate = (trunc_ln30 == 0)> <Delay = 0.00>
ST_77 : Operation 475 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln52_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 475 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3' <Predicate = (trunc_ln30 == 1)> <Delay = 0.00>
ST_77 : Operation 476 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 476 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 477 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 477 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 478 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 478 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 479 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 479 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 480 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 480 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 481 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 481 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 482 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 482 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 483 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 483 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 484 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 484 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 485 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 485 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_77 : Operation 486 [1/1] (1.37ns)   --->   "%w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 486 'sparsemux' 'w_3' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i16 %input_pack_i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 487 'sext' 'sext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 488 [3/3] (0.98ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln55_1 = mul i31 %sext_ln54, i31 %sext_ln54_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 488 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i16 %input_pack_q_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 489 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 490 [3/3] (0.98ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln51_1 = mul i31 %sext_ln54, i31 %sext_ln55_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 490 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i16 %input_pack_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 491 'sext' 'sext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 492 [3/3] (0.98ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln55_2 = mul i31 %sext_ln54, i31 %sext_ln54_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 492 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i16 %input_pack_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 493 'sext' 'sext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 494 [3/3] (0.98ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln51_2 = mul i31 %sext_ln54, i31 %sext_ln55_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 494 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i16 %sample_i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 495 'sext' 'sext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i16 %w_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 496 'sext' 'sext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 497 [3/3] (0.98ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln54 = mul i31 %sext_ln54_9, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 497 'mul' 'mul_ln54' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln54_13 = sext i16 %sample_i_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 498 'sext' 'sext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 499 [3/3] (0.98ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln54_1 = mul i31 %sext_ln54_13, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 499 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln54_16 = sext i16 %sample_i_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 500 'sext' 'sext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 501 [3/3] (0.98ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln54_2 = mul i31 %sext_ln54_16, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 501 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i16 %sample_q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 502 'sext' 'sext_ln55_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 503 [3/3] (0.98ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln55_4 = mul i31 %sext_ln55_6, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 503 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i16 %sample_q_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 504 'sext' 'sext_ln55_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 505 [3/3] (0.98ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln55_5 = mul i31 %sext_ln55_9, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 505 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i16 %sample_q_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 506 'sext' 'sext_ln55_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 507 [3/3] (0.98ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln55_6 = mul i31 %sext_ln55_12, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 507 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i16 %sample_i_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 508 'sext' 'sext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 509 [3/3] (0.98ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln54_3 = mul i31 %sext_ln54_19, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 509 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i16 %sample_q_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 510 'sext' 'sext_ln55_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 511 [3/3] (0.98ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln55_7 = mul i31 %sext_ln55_15, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 511 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 76> <Delay = 4.64>
ST_78 : Operation 512 [2/3] (0.98ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln55 = mul i31 %sext_ln54, i31 %sext_ln54_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 512 'mul' 'mul_ln55' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 513 [2/3] (0.98ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln51 = mul i31 %sext_ln54, i31 %sext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 513 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 514 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 514 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 515 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 515 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 516 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 516 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 517 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 517 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 518 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 518 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 519 [1/1] (1.37ns)   --->   "%w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 519 'sparsemux' 'w_1' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 520 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 520 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln30 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 521 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 521 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln30 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 522 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 522 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln30 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 523 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 523 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln30 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 524 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 524 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln30 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_78 : Operation 525 [1/1] (1.37ns)   --->   "%w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52]   --->   Operation 525 'sparsemux' 'w_2' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 526 [2/3] (0.98ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln55_1 = mul i31 %sext_ln54, i31 %sext_ln54_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 526 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 527 [2/3] (0.98ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln51_1 = mul i31 %sext_ln54, i31 %sext_ln55_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 527 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 528 [2/3] (0.98ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln55_2 = mul i31 %sext_ln54, i31 %sext_ln54_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 528 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 529 [2/3] (0.98ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln51_2 = mul i31 %sext_ln54, i31 %sext_ln55_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 529 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i16 %input_pack_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 530 'sext' 'sext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 531 [1/1] (4.64ns)   --->   "%mul_ln55_3 = mul i31 %sext_ln54, i31 %sext_ln54_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 531 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i16 %input_pack_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 532 'sext' 'sext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 533 [1/1] (4.64ns)   --->   "%mul_ln51_3 = mul i31 %sext_ln54, i31 %sext_ln55_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 533 'mul' 'mul_ln51_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 534 [2/3] (0.98ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln54 = mul i31 %sext_ln54_9, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 534 'mul' 'mul_ln54' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 535 [2/3] (0.98ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln54_1 = mul i31 %sext_ln54_13, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 535 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 536 [2/3] (0.98ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln54_2 = mul i31 %sext_ln54_16, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 536 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 537 [2/3] (0.98ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln55_4 = mul i31 %sext_ln55_6, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 537 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 538 [2/3] (0.98ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln55_5 = mul i31 %sext_ln55_9, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 538 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 539 [2/3] (0.98ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln55_6 = mul i31 %sext_ln55_12, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 539 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 540 [2/3] (0.98ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln54_3 = mul i31 %sext_ln54_19, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 540 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 541 [2/3] (0.98ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln55_7 = mul i31 %sext_ln55_15, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 541 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 77> <Delay = 6.40>
ST_79 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln55 = mul i31 %sext_ln54, i31 %sext_ln54_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 542 'mul' 'mul_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 543 [1/3] (0.00ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln51 = mul i31 %sext_ln54, i31 %sext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 543 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 544 [1/3] (0.00ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln55_1 = mul i31 %sext_ln54, i31 %sext_ln54_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 544 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln51_1 = mul i31 %sext_ln54, i31 %sext_ln55_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 545 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln55_2 = mul i31 %sext_ln54, i31 %sext_ln54_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 546 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 547 [1/3] (0.00ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln51_2 = mul i31 %sext_ln54, i31 %sext_ln55_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 547 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln54_5 = sext i16 %sample_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 548 'sext' 'sext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i16 %w_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 549 'sext' 'sext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 550 [1/1] (4.64ns)   --->   "%mul_ln51_4 = mul i31 %sext_ln54_5, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 550 'mul' 'mul_ln51_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln54_7 = sext i16 %sample_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 551 'sext' 'sext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i16 %w_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 552 'sext' 'sext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 553 [1/1] (4.64ns)   --->   "%mul_ln51_5 = mul i31 %sext_ln54_7, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 553 'mul' 'mul_ln51_5' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln54 = mul i31 %sext_ln54_9, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 554 'mul' 'mul_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 555 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp3 = add i31 %mul_ln51_4, i31 %mul_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 555 'add' 'tmp3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 556 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp7 = add i31 %mul_ln51_5, i31 %mul_ln54" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 556 'add' 'tmp7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i16 %sample_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 557 'sext' 'sext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 558 [1/1] (4.64ns)   --->   "%mul_ln51_6 = mul i31 %sext_ln54_11, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 558 'mul' 'mul_ln51_6' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i16 %sample_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 559 'sext' 'sext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 560 [1/1] (4.64ns)   --->   "%mul_ln51_7 = mul i31 %sext_ln54_12, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 560 'mul' 'mul_ln51_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 561 [1/3] (0.00ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln54_1 = mul i31 %sext_ln54_13, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 561 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 562 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp11 = add i31 %mul_ln51_6, i31 %mul_ln55_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 562 'add' 'tmp11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 563 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp15 = add i31 %mul_ln51_7, i31 %mul_ln54_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 563 'add' 'tmp15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i16 %sample_i_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 564 'sext' 'sext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 565 [1/1] (4.64ns)   --->   "%mul_ln51_8 = mul i31 %sext_ln54_14, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 565 'mul' 'mul_ln51_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i16 %sample_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 566 'sext' 'sext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 567 [1/1] (4.64ns)   --->   "%mul_ln51_9 = mul i31 %sext_ln54_15, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 567 'mul' 'mul_ln51_9' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln54_2 = mul i31 %sext_ln54_16, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 568 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 569 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp19 = add i31 %mul_ln51_8, i31 %mul_ln55_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 569 'add' 'tmp19' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 570 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp23 = add i31 %mul_ln51_9, i31 %mul_ln54_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 570 'add' 'tmp23' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln54_17 = sext i16 %sample_i_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 571 'sext' 'sext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 572 [1/1] (4.64ns)   --->   "%mul_ln51_10 = mul i31 %sext_ln54_17, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 572 'mul' 'mul_ln51_10' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln54_18 = sext i16 %sample_i_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 573 'sext' 'sext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 574 [1/1] (4.64ns)   --->   "%mul_ln51_11 = mul i31 %sext_ln54_18, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 574 'mul' 'mul_ln51_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i16 %sample_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 575 'sext' 'sext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 576 [1/1] (4.64ns)   --->   "%mul_ln51_12 = mul i31 %sext_ln55_4, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 576 'mul' 'mul_ln51_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i16 %sample_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 577 'sext' 'sext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 578 [1/1] (4.64ns)   --->   "%mul_ln51_13 = mul i31 %sext_ln55_5, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 578 'mul' 'mul_ln51_13' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 579 [1/3] (0.00ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln55_4 = mul i31 %sext_ln55_6, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 579 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 580 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp27 = add i31 %mul_ln51_12, i31 %mul_ln51" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 580 'add' 'tmp27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 581 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp31 = add i31 %mul_ln51_13, i31 %mul_ln55_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 581 'add' 'tmp31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln55_7 = sext i16 %sample_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 582 'sext' 'sext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 583 [1/1] (4.64ns)   --->   "%mul_ln51_14 = mul i31 %sext_ln55_7, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 583 'mul' 'mul_ln51_14' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i16 %sample_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 584 'sext' 'sext_ln55_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 585 [1/1] (4.64ns)   --->   "%mul_ln51_15 = mul i31 %sext_ln55_8, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 585 'mul' 'mul_ln51_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln55_5 = mul i31 %sext_ln55_9, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 586 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 587 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp32 = add i31 %mul_ln51_14, i31 %mul_ln51_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 587 'add' 'tmp32' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 588 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp33 = add i31 %mul_ln51_15, i31 %mul_ln55_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 588 'add' 'tmp33' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i16 %sample_q_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 589 'sext' 'sext_ln55_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 590 [1/1] (4.64ns)   --->   "%mul_ln51_16 = mul i31 %sext_ln55_10, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 590 'mul' 'mul_ln51_16' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i16 %sample_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 591 'sext' 'sext_ln55_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 592 [1/1] (4.64ns)   --->   "%mul_ln51_17 = mul i31 %sext_ln55_11, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 592 'mul' 'mul_ln51_17' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 593 [1/3] (0.00ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln55_6 = mul i31 %sext_ln55_12, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 593 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 594 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp34 = add i31 %mul_ln51_16, i31 %mul_ln51_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 594 'add' 'tmp34' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 595 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp35 = add i31 %mul_ln51_17, i31 %mul_ln55_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 595 'add' 'tmp35' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i16 %sample_q_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 596 'sext' 'sext_ln55_13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 597 [1/1] (4.64ns)   --->   "%mul_ln51_18 = mul i31 %sext_ln55_13, i31 %sext_ln54_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 597 'mul' 'mul_ln51_18' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i16 %sample_q_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 598 'sext' 'sext_ln55_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 599 [1/1] (4.64ns)   --->   "%mul_ln51_19 = mul i31 %sext_ln55_14, i31 %sext_ln54_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 599 'mul' 'mul_ln51_19' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 600 [1/3] (0.00ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln54_3 = mul i31 %sext_ln54_19, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54]   --->   Operation 600 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 601 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp37 = add i31 %mul_ln51_11, i31 %mul_ln54_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 601 'add' 'tmp37' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln55_7 = mul i31 %sext_ln55_15, i31 %sext_ln54_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55]   --->   Operation 602 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 603 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp39 = add i31 %mul_ln51_19, i31 %mul_ln55_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 603 'add' 'tmp39' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 78> <Delay = 5.32>
ST_80 : Operation 604 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 604 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 605 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 605 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 606 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30]   --->   Operation 606 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 607 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp3 = add i31 %mul_ln51_4, i31 %mul_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 607 'add' 'tmp3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 608 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp7 = add i31 %mul_ln51_5, i31 %mul_ln54" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 608 'add' 'tmp7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 609 [1/1] (1.87ns)   --->   "%tmp2 = add i31 %tmp7, i31 %tmp3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 609 'add' 'tmp2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 610 [1/1] (0.00ns)   --->   "%result_pack_i_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp2, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 610 'partselect' 'result_pack_i_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 611 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp11 = add i31 %mul_ln51_6, i31 %mul_ln55_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 611 'add' 'tmp11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 612 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp15 = add i31 %mul_ln51_7, i31 %mul_ln54_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 612 'add' 'tmp15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 613 [1/1] (1.87ns)   --->   "%tmp6 = add i31 %tmp15, i31 %tmp11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 613 'add' 'tmp6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 614 [1/1] (0.00ns)   --->   "%result_pack_i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp6, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 614 'partselect' 'result_pack_i_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 615 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp19 = add i31 %mul_ln51_8, i31 %mul_ln55_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 615 'add' 'tmp19' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 616 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp23 = add i31 %mul_ln51_9, i31 %mul_ln54_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 616 'add' 'tmp23' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 617 [1/1] (1.87ns)   --->   "%tmp10 = add i31 %tmp23, i31 %tmp19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 617 'add' 'tmp10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 618 [1/1] (0.00ns)   --->   "%result_pack_i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp10, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 618 'partselect' 'result_pack_i_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 619 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp27 = add i31 %mul_ln51_12, i31 %mul_ln51" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 619 'add' 'tmp27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 620 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp31 = add i31 %mul_ln51_13, i31 %mul_ln55_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 620 'add' 'tmp31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 621 [1/1] (1.87ns)   --->   "%tmp14 = add i31 %tmp31, i31 %tmp27" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 621 'add' 'tmp14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 622 [1/1] (0.00ns)   --->   "%result_pack_q_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp14, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:58]   --->   Operation 622 'partselect' 'result_pack_q_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 623 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp32 = add i31 %mul_ln51_14, i31 %mul_ln51_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 623 'add' 'tmp32' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 624 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp33 = add i31 %mul_ln51_15, i31 %mul_ln55_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 624 'add' 'tmp33' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 625 [1/1] (1.87ns)   --->   "%tmp18 = add i31 %tmp33, i31 %tmp32" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 625 'add' 'tmp18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 626 [1/1] (0.00ns)   --->   "%result_pack_q_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp18, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:58]   --->   Operation 626 'partselect' 'result_pack_q_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 627 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp34 = add i31 %mul_ln51_16, i31 %mul_ln51_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 627 'add' 'tmp34' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 628 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp35 = add i31 %mul_ln51_17, i31 %mul_ln55_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 628 'add' 'tmp35' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 629 [1/1] (1.87ns)   --->   "%tmp22 = add i31 %tmp35, i31 %tmp34" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 629 'add' 'tmp22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 630 [1/1] (0.00ns)   --->   "%result_pack_q_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp22, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:58]   --->   Operation 630 'partselect' 'result_pack_q_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i31 %mul_ln51_10, i31 %mul_ln55_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 631 'add' 'tmp36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 632 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp37 = add i31 %mul_ln51_11, i31 %mul_ln54_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 632 'add' 'tmp37' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 633 [1/1] (3.56ns) (root node of TernaryAdder)   --->   "%tmp26 = add i31 %tmp37, i31 %tmp36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 633 'add' 'tmp26' <Predicate = true> <Delay = 3.56> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i31 %mul_ln51_18, i31 %mul_ln51_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 634 'add' 'tmp38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 635 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp39 = add i31 %mul_ln51_19, i31 %mul_ln55_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 635 'add' 'tmp39' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 636 [1/1] (3.56ns) (root node of TernaryAdder)   --->   "%tmp30 = add i31 %tmp39, i31 %tmp38" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 636 'add' 'tmp30' <Predicate = true> <Delay = 3.56> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 637 [1/1] (0.00ns)   --->   "%result_pack_i = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp26, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 637 'partselect' 'result_pack_i' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 638 [1/1] (0.00ns)   --->   "%result_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp30, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:58]   --->   Operation 638 'partselect' 'result_pack_q' <Predicate = true> <Delay = 0.00>

State 81 <SV = 79> <Delay = 3.41>
ST_81 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln61_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q, i16 %result_pack_i, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:61]   --->   Operation 639 'bitconcatenate' 'or_ln61_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 640 [1/1] (3.41ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft, i128 %or_ln61_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:61]   --->   Operation 640 'write' 'write_ln61' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>

State 82 <SV = 80> <Delay = 0.63>
ST_82 : Operation 641 [1/1] (0.63ns)   --->   "%add_ln64 = add i2 %write_bank_idx_load, i2 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:64]   --->   Operation 641 'add' 'add_ln64' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 642 [1/1] (0.00ns)   --->   "%store_ln64 = store i2 %add_ln64, i2 %write_bank_idx" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:64]   --->   Operation 642 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 643 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:65]   --->   Operation 643 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	wire read operation ('coeff_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6) on port 'coeff' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6) [48]  (0.000 ns)
	'getelementptr' operation 16 bit ('gmem_addr', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [86]  (0.000 ns)
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [87]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25) [105]  (7.300 ns)

 <State 73>: 2.771ns
The critical path consists of the following:
	'phi' operation 26 bit ('phi_mul', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) with incoming values : ('add_ln23_1', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23) [91]  (0.000 ns)
	'getelementptr' operation 10 bit ('decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25) [100]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25) of variable 'gmem_addr_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25 on array 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4' [118]  (2.771 ns)

 <State 74>: 1.298ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('k') with incoming values : ('k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30) [136]  (1.298 ns)

 <State 75>: 6.189ns
The critical path consists of the following:
	fifo read operation ('stream_read_to_compute_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33) on port 'stream_read_to_compute' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33) [150]  (3.418 ns)
	'store' operation 0 bit ('store_ln37', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:37) of variable 'input_pack.i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:33 on array 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1' [395]  (2.771 ns)

 <State 76>: 4.123ns
The critical path consists of the following:
	'load' operation 16 bit ('decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51) on array 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31' [265]  (2.771 ns)
	'sparsemux' operation 16 bit ('sample_i_1', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51) [269]  (1.352 ns)

 <State 77>: 5.130ns
The critical path consists of the following:
	'load' operation 16 bit ('decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52) on array 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4' [247]  (2.771 ns)
	'sparsemux' operation 16 bit ('w', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52) [252]  (1.379 ns)
	'mul' operation 31 bit of DSP[441] ('mul_ln54_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54) [439]  (0.980 ns)

 <State 78>: 4.640ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln55_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55) [262]  (4.640 ns)

 <State 79>: 6.400ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln51_11', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51) [328]  (4.640 ns)
	'add' operation 31 bit of DSP[441] ('tmp37', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51) [441]  (1.760 ns)

 <State 80>: 5.321ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[441] ('tmp37', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51) [441]  (1.760 ns)
	'add' operation 31 bit ('tmp26', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51) [442]  (3.561 ns)

 <State 81>: 3.418ns
The critical path consists of the following:
	fifo write operation ('write_ln61', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:61) on port 'stream_compute_to_fft' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:61) [451]  (3.418 ns)

 <State 82>: 0.632ns
The critical path consists of the following:
	'add' operation 2 bit ('add_ln64', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:64) [455]  (0.632 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
