#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Jan 11 09:58:44 2018
# Process ID: 3132
# Current directory: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.runs/synth_1
# Command line: vivado.exe -log min_sopc_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source min_sopc_tb.tcl
# Log file: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.runs/synth_1/min_sopc_tb.vds
# Journal file: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source min_sopc_tb.tcl -notrace
Command: synth_design -top min_sopc_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13700 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 345.074 ; gain = 101.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'min_sopc_tb' [F:/programing/Verilog/CPU_RISCV/min_sopc_tb.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/programing/Verilog/CPU_RISCV/min_sopc_tb.v:22]
INFO: [Synth 8-638] synthesizing module 'min_sopc' [F:/programing/Verilog/CPU_RISCV/min_sopc.v:3]
INFO: [Synth 8-638] synthesizing module 'openriscv' [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:3]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [F:/programing/Verilog/CPU_RISCV/pc_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [F:/programing/Verilog/CPU_RISCV/pc_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'if_id' [F:/programing/Verilog/CPU_RISCV/if_id.v:3]
INFO: [Synth 8-256] done synthesizing module 'if_id' (2#1) [F:/programing/Verilog/CPU_RISCV/if_id.v:3]
INFO: [Synth 8-638] synthesizing module 'id' [F:/programing/Verilog/CPU_RISCV/id.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [F:/programing/Verilog/CPU_RISCV/id.v:188]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [F:/programing/Verilog/CPU_RISCV/id.v:274]
INFO: [Synth 8-256] done synthesizing module 'id' (3#1) [F:/programing/Verilog/CPU_RISCV/id.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'id_stall' does not match port width (1) of module 'id' [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:150]
INFO: [Synth 8-638] synthesizing module 'regfile' [F:/programing/Verilog/CPU_RISCV/regfile.v:3]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [F:/programing/Verilog/CPU_RISCV/regfile.v:3]
INFO: [Synth 8-638] synthesizing module 'id_ex' [F:/programing/Verilog/CPU_RISCV/id_ex.v:3]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (5#1) [F:/programing/Verilog/CPU_RISCV/id_ex.v:3]
INFO: [Synth 8-638] synthesizing module 'ex' [F:/programing/Verilog/CPU_RISCV/ex.v:3]
INFO: [Synth 8-226] default block is never used [F:/programing/Verilog/CPU_RISCV/ex.v:50]
INFO: [Synth 8-226] default block is never used [F:/programing/Verilog/CPU_RISCV/ex.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [F:/programing/Verilog/CPU_RISCV/ex.v:97]
INFO: [Synth 8-256] done synthesizing module 'ex' (6#1) [F:/programing/Verilog/CPU_RISCV/ex.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'ex_stall' does not match port width (1) of module 'ex' [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:228]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [F:/programing/Verilog/CPU_RISCV/ex_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (7#1) [F:/programing/Verilog/CPU_RISCV/ex_mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem' [F:/programing/Verilog/CPU_RISCV/mem.v:3]
INFO: [Synth 8-226] default block is never used [F:/programing/Verilog/CPU_RISCV/mem.v:73]
INFO: [Synth 8-226] default block is never used [F:/programing/Verilog/CPU_RISCV/mem.v:118]
INFO: [Synth 8-226] default block is never used [F:/programing/Verilog/CPU_RISCV/mem.v:167]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [F:/programing/Verilog/CPU_RISCV/mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [F:/programing/Verilog/CPU_RISCV/mem_wb.v:3]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (9#1) [F:/programing/Verilog/CPU_RISCV/mem_wb.v:3]
INFO: [Synth 8-638] synthesizing module 'ctrl' [F:/programing/Verilog/CPU_RISCV/ctrl.v:2]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (10#1) [F:/programing/Verilog/CPU_RISCV/ctrl.v:2]
WARNING: [Synth 8-689] width (6) of port connection 'id_stall' does not match port width (1) of module 'ctrl' [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:311]
WARNING: [Synth 8-689] width (6) of port connection 'ex_stall' does not match port width (1) of module 'ctrl' [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:312]
INFO: [Synth 8-256] done synthesizing module 'openriscv' (11#1) [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:3]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [F:/programing/Verilog/CPU_RISCV/inst_rom.v:3]
INFO: [Synth 8-3876] $readmem data file 'F:/programing/Verilog/testdata/ld_st.data' is read successfully [F:/programing/Verilog/CPU_RISCV/inst_rom.v:15]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (12#1) [F:/programing/Verilog/CPU_RISCV/inst_rom.v:3]
INFO: [Synth 8-638] synthesizing module 'data_ram' [F:/programing/Verilog/CPU_RISCV/data_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (13#1) [F:/programing/Verilog/CPU_RISCV/data_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'min_sopc' (14#1) [F:/programing/Verilog/CPU_RISCV/min_sopc.v:3]
INFO: [Synth 8-256] done synthesizing module 'min_sopc_tb' (15#1) [F:/programing/Verilog/CPU_RISCV/min_sopc_tb.v:4]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design mem has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[15]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[14]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[13]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[12]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[0]
WARNING: [Synth 8-3331] design ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design ex has unconnected port stall[3]
WARNING: [Synth 8-3331] design ex has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[5]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[4]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[3]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[2]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[1]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port stall[5]
WARNING: [Synth 8-3331] design id has unconnected port stall[4]
WARNING: [Synth 8-3331] design id has unconnected port stall[3]
WARNING: [Synth 8-3331] design id has unconnected port stall[2]
WARNING: [Synth 8-3331] design id has unconnected port stall[1]
WARNING: [Synth 8-3331] design id has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[2]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 484.984 ; gain = 241.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 484.984 ; gain = 241.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 484.984 ; gain = 241.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/programing/Verilog/CPU_RISCV/id.v:91]
INFO: [Synth 8-5587] ROM size for "reg1_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/programing/Verilog/CPU_RISCV/ex.v:48]
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ce_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inst_mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [F:/programing/Verilog/CPU_RISCV/id.v:328]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [F:/programing/Verilog/CPU_RISCV/ex.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [F:/programing/Verilog/CPU_RISCV/ex.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ex_stall_reg' [F:/programing/Verilog/CPU_RISCV/ex.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [F:/programing/Verilog/CPU_RISCV/mem.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 484.984 ; gain = 241.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	            1023K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   8 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	  35 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 45    
	  11 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 9     
	  12 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 32    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module inst_rom 
Detailed RTL Component Info : 
+---Muxes : 
	  35 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module data_ram 
Detailed RTL Component Info : 
+---RAMs : 
	            1023K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "reg1_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design mem has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ce_reg) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[31]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[30]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[29]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[28]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[27]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[26]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[25]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[24]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[23]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[22]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[21]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[20]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[19]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[18]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[17]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[16]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[15]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[14]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[13]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[12]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[11]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[10]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[9]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[8]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[7]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[6]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[5]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[4]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[3]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[2]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[1]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (pc_reg[0]) is unused and will be removed from module pc_reg.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[31]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[30]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[29]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[28]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[27]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[26]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[25]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[24]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[23]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[22]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[21]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[20]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[19]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[18]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[17]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[16]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[15]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[14]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[13]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[12]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[11]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[10]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[9]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[8]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[7]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[6]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[5]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[4]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[3]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[2]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[1]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[0]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][31]__0) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][30]__0) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][29]__0) is unused and will be removed from module regfile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2690 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 585.102 ; gain = 341.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 638.422 ; gain = 407.254
INFO: [Common 17-1381] The checkpoint 'F:/programing/Verilog/CPU_RISCV/CPU_RISCV.runs/synth_1/min_sopc_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file min_sopc_tb_utilization_synth.rpt -pb min_sopc_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 638.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 09:59:30 2018...
