Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Sep 11 16:35:09 2018
| Host             : LAPTOP-IJ2NHTNA running 64-bit major release  (build 9200)
| Command          : report_power -file Logic_Show_Top_power_routed.rpt -pb Logic_Show_Top_power_summary_routed.pb -rpx Logic_Show_Top_power_routed.rpx
| Design           : Logic_Show_Top
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.406        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.296        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.3         |
| Junction Temperature (C) | 29.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        7 |       --- |             --- |
| Slice Logic             |     0.001 |     1949 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     1328 |     53200 |            2.50 |
|   CARRY4                |    <0.001 |       75 |     13300 |            0.56 |
|   Register              |    <0.001 |      256 |    106400 |            0.24 |
|   F7/F8 Muxes           |    <0.001 |       35 |     53200 |            0.07 |
|   LUT as Shift Register |    <0.001 |        3 |     17400 |            0.02 |
|   Others                |     0.000 |       46 |       --- |             --- |
| Signals                 |    <0.001 |     1463 |       --- |             --- |
| MMCM                    |     0.156 |        1 |         4 |           25.00 |
| I/O                     |     0.135 |       18 |       125 |           14.40 |
| Static Power            |     0.110 |          |           |                 |
| Total                   |     0.406 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.006 |      0.008 |
| Vccaux    |       1.800 |     0.097 |       0.086 |      0.011 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                             | Constraint (ns) |
+--------------------+--------------------------------------------------------------------+-----------------+
| clk_out1_video_pll | nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll |            53.8 |
| clk_out2_video_pll | nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out2_video_pll |            10.8 |
| clkfbout_video_pll | nolabel_line93/nolabel_line71/video_pll_m0/inst/clkfbout_video_pll |            20.0 |
| sys_clk            | sys_clk                                                            |            10.0 |
| sys_clk            | sys_clk_IBUF_BUFG                                                  |            10.0 |
+--------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| Logic_Show_Top                            |     0.296 |
|   lt                                      |     0.002 |
|     c60                                   |    <0.001 |
|     cl                                    |    <0.001 |
|     k1                                    |    <0.001 |
|     lc                                    |    <0.001 |
|     pa                                    |    <0.001 |
|   nolabel_line81                          |    <0.001 |
|     romset_i                              |    <0.001 |
|       ans                                 |    <0.001 |
|         U0                                |    <0.001 |
|       ansa                                |    <0.001 |
|         U0                                |    <0.001 |
|           synth_options.dist_mem_inst     |    <0.001 |
|             gen_rom.rom_inst              |    <0.001 |
|       ansb                                |    <0.001 |
|         U0                                |    <0.001 |
|           synth_options.dist_mem_inst     |    <0.001 |
|             gen_rom.rom_inst              |    <0.001 |
|       ansc                                |    <0.001 |
|         U0                                |    <0.001 |
|           synth_options.dist_mem_inst     |    <0.001 |
|             gen_rom.rom_inst              |    <0.001 |
|       hard                                |    <0.001 |
|         U0                                |    <0.001 |
|       title                               |    <0.001 |
|         U0                                |    <0.001 |
|           synth_options.dist_mem_inst     |    <0.001 |
|             gen_rom.rom_inst              |    <0.001 |
|   nolabel_line93                          |     0.290 |
|     nolabel_line71                        |     0.288 |
|       rgb2dvi_m0                          |     0.132 |
|         ClockSerializer                   |     0.033 |
|         DataEncoders[0].DataEncoder       |    <0.001 |
|         DataEncoders[0].DataSerializer    |     0.033 |
|         DataEncoders[1].DataEncoder       |    <0.001 |
|         DataEncoders[1].DataSerializer    |     0.033 |
|         DataEncoders[2].DataEncoder       |    <0.001 |
|         DataEncoders[2].DataSerializer    |     0.033 |
|         LockLostReset                     |    <0.001 |
|           SyncAsyncx                      |    <0.001 |
|       video_pll_m0                        |     0.156 |
|         inst                              |     0.156 |
|     sds                                   |     0.002 |
|       jh                                  |    <0.001 |
|         scb                               |    <0.001 |
|       rwp                                 |    <0.001 |
|         r1_i                              |    <0.001 |
|           dist_mem_gen_0                  |    <0.001 |
|             U0                            |    <0.001 |
|               synth_options.dist_mem_inst |    <0.001 |
|                 gen_rom.rom_inst          |    <0.001 |
+-------------------------------------------+-----------+


