<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board_part board_name="zed" board_revision="d" board_part="part0" schema_version="1.0" vendor="em.avnet.com" version="1.0">

  <part_info part_name="xc7z020clg484-1" jtag_position="1" silicon_version="1.0" />

  <board_info description="ZedBoard Zynq Evaluation and Development Kit" display_name="ZedBoard Zynq Evaluation and Development Kit" url="http://www.zedboard.org"/>

  <interfaces>
    <interface mode="master" name="btns_5bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="btns_5bits_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="master" name="leds_8bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o"/>
      </port_maps>
    </interface>
    <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0">
      <preset_file name="ps7.tcl"/>
    </interface>
    <interface mode="master" name="sws_8bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="sws_8bits_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="sys_clock" type="xilinx.com:interface:clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK" physical_port="sys_clk"/>
      </port_maps>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </interface>
  </interfaces>

  <ports>
    <port dir="in" left="4" name="btns_5bits_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="P16"/>
        <pin index="1" iostandard="LVCMOS25" loc="R16"/>
        <pin index="2" iostandard="LVCMOS25" loc="N15"/>
        <pin index="3" iostandard="LVCMOS25" loc="R18"/>
        <pin index="4" iostandard="LVCMOS25" loc="T18"/>
      </pins>
    </port>
    <port dir="out" left="7" name="leds_8bits_tri_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS33" loc="T22"/>
        <pin index="1" iostandard="LVCMOS33" loc="T21"/>
        <pin index="2" iostandard="LVCMOS33" loc="U22"/>
        <pin index="3" iostandard="LVCMOS33" loc="U21"/>
        <pin index="4" iostandard="LVCMOS33" loc="V22"/>
        <pin index="5" iostandard="LVCMOS33" loc="W22"/>
        <pin index="6" iostandard="LVCMOS33" loc="U19"/>
        <pin index="7" iostandard="LVCMOS33" loc="U14"/>
      </pins>
    </port>
    <port dir="in" left="7" name="sws_8bits_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="F22"/>
        <pin index="1" iostandard="LVCMOS25" loc="G22"/>
        <pin index="2" iostandard="LVCMOS25" loc="H22"/>
        <pin index="3" iostandard="LVCMOS25" loc="F21"/>
        <pin index="4" iostandard="LVCMOS25" loc="H19"/>
        <pin index="5" iostandard="LVCMOS25" loc="H18"/>
        <pin index="6" iostandard="LVCMOS25" loc="H17"/>
        <pin index="7" iostandard="LVCMOS25" loc="M15"/>
      </pins>
    </port>
    <port dir="in" name="sys_clk">
      <pins>
        <pin iostandard="LVCMOS33" loc="Y9"/>
      </pins>
    </port>
  </ports>

</board_part>
