\hypertarget{_l_e_dpin2_8h}{}\doxysection{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\+L\+E\+Dpin2.h File Reference}
\label{_l_e_dpin2_8h}\index{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/LEDpin2.h@{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/LEDpin2.h}}


This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler).  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+E\+Dpin2\+\_\+\+Set\+Dir}(Dir)~(\mbox{\hyperlink{group___bit_io_ldd2__module_gae53f42481739846a79c3574415330e07}{Bit\+Io\+Ldd2\+\_\+\+Set\+Dir}}(\mbox{\hyperlink{group___bit_io_ldd2__module_gaf2ef02c6b9a8451493963d7ae23c7574}{Bit\+Io\+Ldd2\+\_\+\+Device\+Data}}, (Dir)))
\item 
\#define {\bfseries L\+E\+Dpin2\+\_\+\+Get\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd2__module_gab03a5a6cf33499000ac033b999a4f587}{Bit\+Io\+Ldd2\+\_\+\+Get\+Val}}(\mbox{\hyperlink{group___bit_io_ldd2__module_gaf2ef02c6b9a8451493963d7ae23c7574}{Bit\+Io\+Ldd2\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin2\+\_\+\+Put\+Val}(Val)~(\mbox{\hyperlink{group___bit_io_ldd2__module_gaacea30e307e59fc9acf65e01892ad75b}{Bit\+Io\+Ldd2\+\_\+\+Put\+Val}}(\mbox{\hyperlink{group___bit_io_ldd2__module_gaf2ef02c6b9a8451493963d7ae23c7574}{Bit\+Io\+Ldd2\+\_\+\+Device\+Data}}, (Val)))
\item 
\#define {\bfseries L\+E\+Dpin2\+\_\+\+Clr\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd2__module_ga544e4e9c98ec5fa4934bcac68c17d303}{Bit\+Io\+Ldd2\+\_\+\+Clr\+Val}}(\mbox{\hyperlink{group___bit_io_ldd2__module_gaf2ef02c6b9a8451493963d7ae23c7574}{Bit\+Io\+Ldd2\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin2\+\_\+\+Set\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd2__module_gaa2b2b2e4849f05c5454ca6eb6d88fe6d}{Bit\+Io\+Ldd2\+\_\+\+Set\+Val}}(\mbox{\hyperlink{group___bit_io_ldd2__module_gaf2ef02c6b9a8451493963d7ae23c7574}{Bit\+Io\+Ldd2\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin2\+\_\+\+Neg\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd2__module_ga90ce20ceb13c4409d5526b15f0054e1a}{Bit\+Io\+Ldd2\+\_\+\+Neg\+Val}}(\mbox{\hyperlink{group___bit_io_ldd2__module_gaf2ef02c6b9a8451493963d7ae23c7574}{Bit\+Io\+Ldd2\+\_\+\+Device\+Data}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). 

\begin{DoxyVersion}{Version}
01.\+00 
\end{DoxyVersion}
