Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 31 17:17:46 2022
| Host         : stud209-5 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clkdiv/clkslow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.610        0.000                      0                   58        0.151        0.000                      0                   58        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           6.610        0.000                      0                   58        0.151        0.000                      0                   58        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkslow_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.697ns (22.875%)  route 2.350ns (77.125%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 r  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.222 f  clkdiv/cnt[7]_i_2/O
                         net (fo=2, routed)           0.436     7.658    clkdiv/cnt[7]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117     7.775 r  clkdiv/cnt[5]_i_2/O
                         net (fo=6, routed)           0.856     8.631    clkdiv/clkslow
    SLICE_X2Y27          FDCE                                         r  clkdiv/clkslow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.642    15.125    clkdiv/cnt_reg[7]_0
    SLICE_X2Y27          FDCE                                         r  clkdiv/clkslow_reg/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)       -0.282    15.241    clkdiv/clkslow_reg
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.045ns (34.847%)  route 1.954ns (65.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 f  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.222 r  clkdiv/cnt[7]_i_2/O
                         net (fo=2, routed)           0.436     7.658    clkdiv/cnt[7]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117     7.775 f  clkdiv/cnt[5]_i_2/O
                         net (fo=6, routed)           0.460     8.235    clkdiv/clkslow
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.348     8.583 r  clkdiv/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.583    clkdiv/cnt[5]
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.645    15.128    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[5]/C
                         clock pessimism              0.456    15.584    
                         clock uncertainty           -0.035    15.549    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.031    15.580    clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.045ns (34.893%)  route 1.950ns (65.107%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 f  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.222 r  clkdiv/cnt[7]_i_2/O
                         net (fo=2, routed)           0.436     7.658    clkdiv/cnt[7]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117     7.775 f  clkdiv/cnt[5]_i_2/O
                         net (fo=6, routed)           0.456     8.231    clkdiv/clkslow
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.348     8.579 r  clkdiv/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.579    clkdiv/cnt[2]
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.645    15.128    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[2]/C
                         clock pessimism              0.456    15.584    
                         clock uncertainty           -0.035    15.549    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.029    15.578    clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.039ns (34.762%)  route 1.950ns (65.238%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 f  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.222 r  clkdiv/cnt[7]_i_2/O
                         net (fo=2, routed)           0.436     7.658    clkdiv/cnt[7]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117     7.775 f  clkdiv/cnt[5]_i_2/O
                         net (fo=6, routed)           0.456     8.231    clkdiv/clkslow
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.342     8.573 r  clkdiv/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.573    clkdiv/cnt[3]
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.645    15.128    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[3]/C
                         clock pessimism              0.456    15.584    
                         clock uncertainty           -0.035    15.549    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.075    15.624    clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.045ns (36.186%)  route 1.843ns (63.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 f  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.222 r  clkdiv/cnt[7]_i_2/O
                         net (fo=2, routed)           0.436     7.658    clkdiv/cnt[7]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117     7.775 f  clkdiv/cnt[5]_i_2/O
                         net (fo=6, routed)           0.349     8.124    clkdiv/clkslow
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.348     8.472 r  clkdiv/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.472    clkdiv/cnt[4]
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.645    15.128    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
                         clock pessimism              0.456    15.584    
                         clock uncertainty           -0.035    15.549    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.032    15.581    clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.581    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.045ns (36.529%)  route 1.816ns (63.471%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 f  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.222 r  clkdiv/cnt[7]_i_2/O
                         net (fo=2, routed)           0.436     7.658    clkdiv/cnt[7]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117     7.775 f  clkdiv/cnt[5]_i_2/O
                         net (fo=6, routed)           0.322     8.097    clkdiv/clkslow
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.348     8.445 r  clkdiv/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.445    clkdiv/cnt[1]
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.645    15.128    clkdiv/cnt_reg[7]_0
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[1]/C
                         clock pessimism              0.434    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.079    15.606    clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 spiToPmod/dcnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.766ns (32.364%)  route 1.601ns (67.636%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.824     5.586    spiToPmod/CLK
    SLICE_X0Y31          FDPE                                         r  spiToPmod/dcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.518     6.104 f  spiToPmod/dcnt_reg[4]/Q
                         net (fo=2, routed)           0.680     6.785    spiToPmod/dcnt_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     6.909 f  spiToPmod/FSM_sequential_st[1]_i_2__0/O
                         net (fo=5, routed)           0.352     7.261    spiToPmod/FSM_sequential_st[1]_i_2__0_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.385 r  spiToPmod/dcnt[4]_i_1/O
                         net (fo=5, routed)           0.568     7.953    spiToPmod/dcnt[4]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  spiToPmod/dcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.646    15.129    spiToPmod/CLK
    SLICE_X1Y31          FDCE                                         r  spiToPmod/dcnt_reg[1]/C
                         clock pessimism              0.435    15.564    
                         clock uncertainty           -0.035    15.529    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    15.324    spiToPmod/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.937ns (35.510%)  route 1.702ns (64.490%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.822     5.584    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     6.040 f  clkdiv/cnt_reg[4]/Q
                         net (fo=4, routed)           1.057     7.098    clkdiv/cnt_reg_n_0_[4]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.154     7.252 r  clkdiv/cnt[6]_i_2/O
                         net (fo=1, routed)           0.644     7.896    clkdiv/cnt[6]_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.327     8.223 r  clkdiv/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.223    clkdiv/cnt[6]
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.645    15.128    clkdiv/cnt_reg[7]_0
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[6]/C
                         clock pessimism              0.434    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.077    15.604    clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 spiToPmod/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.704ns (28.507%)  route 1.766ns (71.493%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.823     5.585    spiToPmod/CLK
    SLICE_X1Y30          FDCE                                         r  spiToPmod/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     6.041 r  spiToPmod/cnt_reg[2]/Q
                         net (fo=9, routed)           0.874     6.916    spiToPmod/cnt[2]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.040 f  spiToPmod/dcnt[4]_i_3/O
                         net (fo=3, routed)           0.891     7.931    spiToPmod/dcnt[4]_i_3_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     8.055 r  spiToPmod/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.055    spiToPmod/dcnt[2]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.646    15.129    spiToPmod/CLK
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[2]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.077    15.604    spiToPmod/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 spiToPmod/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.728ns (29.195%)  route 1.766ns (70.805%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.823     5.585    spiToPmod/CLK
    SLICE_X1Y30          FDCE                                         r  spiToPmod/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     6.041 r  spiToPmod/cnt_reg[2]/Q
                         net (fo=9, routed)           0.874     6.916    spiToPmod/cnt[2]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.040 f  spiToPmod/dcnt[4]_i_3/O
                         net (fo=3, routed)           0.891     7.931    spiToPmod/dcnt[4]_i_3_n_0
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.148     8.079 r  spiToPmod/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.079    spiToPmod/dcnt[3]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.646    15.129    spiToPmod/CLK
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[3]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.118    15.645    spiToPmod/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.614     1.561    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  clkdiv/cnt_reg[2]/Q
                         net (fo=7, routed)           0.098     1.800    clkdiv/cnt_reg_n_0_[2]
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  clkdiv/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    clkdiv/cnt[6]
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.882     2.076    clkdiv/cnt_reg[7]_0
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.502     1.574    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120     1.694    clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spiToPmod/dcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.616     1.563    spiToPmod/CLK
    SLICE_X1Y31          FDCE                                         r  spiToPmod/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  spiToPmod/dcnt_reg[1]/Q
                         net (fo=5, routed)           0.120     1.824    spiToPmod/dcnt_reg_n_0_[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.048     1.872 r  spiToPmod/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    spiToPmod/dcnt[3]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.884     2.078    spiToPmod/CLK
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[3]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.131     1.707    spiToPmod/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 spiToPmod/dcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.616     1.563    spiToPmod/CLK
    SLICE_X1Y31          FDCE                                         r  spiToPmod/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  spiToPmod/dcnt_reg[1]/Q
                         net (fo=5, routed)           0.120     1.824    spiToPmod/dcnt_reg_n_0_[1]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  spiToPmod/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    spiToPmod/dcnt[2]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.884     2.078    spiToPmod/CLK
    SLICE_X0Y31          FDCE                                         r  spiToPmod/dcnt_reg[2]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.120     1.696    spiToPmod/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spiToPmod/FSM_sequential_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.615     1.562    spiToPmod/CLK
    SLICE_X1Y30          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.703 f  spiToPmod/FSM_sequential_st_reg[0]/Q
                         net (fo=12, routed)          0.121     1.824    spiToPmod/st[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.048     1.872 r  spiToPmod/SCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.000     1.872    spiToPmod/SCLK_OBUF
    SLICE_X0Y30          FDCE                                         r  spiToPmod/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.883     2.077    spiToPmod/CLK
    SLICE_X0Y30          FDCE                                         r  spiToPmod/tmp_reg/C
                         clock pessimism             -0.502     1.575    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.123     1.698    spiToPmod/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.614     1.561    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.128     1.689 r  clkdiv/cnt_reg[3]/Q
                         net (fo=5, routed)           0.068     1.756    clkdiv/cnt_reg_n_0_[3]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.099     1.855 r  clkdiv/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    clkdiv/cnt[5]
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.882     2.076    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.092     1.653    clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 spiToPmod/shr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.558    spiToPmod/CLK
    SLICE_X1Y26          FDCE                                         r  spiToPmod/shr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.686 r  spiToPmod/shr_reg[5]/Q
                         net (fo=1, routed)           0.086     1.771    spiToPmod/shr[5]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.098     1.869 r  spiToPmod/shr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    spiToPmod/shr[6]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  spiToPmod/shr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.878     2.072    spiToPmod/CLK
    SLICE_X1Y26          FDCE                                         r  spiToPmod/shr_reg[6]/C
                         clock pessimism             -0.514     1.558    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092     1.650    spiToPmod/shr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.614     1.561    clkdiv/cnt_reg[7]_0
    SLICE_X2Y29          FDCE                                         r  clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.725 r  clkdiv/cnt_reg[1]/Q
                         net (fo=8, routed)           0.117     1.841    clkdiv/cnt_reg_n_0_[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  clkdiv/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    clkdiv/cnt[4]
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.882     2.076    clkdiv/cnt_reg[7]_0
    SLICE_X3Y29          FDCE                                         r  clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.502     1.574    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.092     1.666    clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.213ns (61.977%)  route 0.131ns (38.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.613     1.560    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  en_reg/Q
                         net (fo=20, routed)          0.131     1.855    spiToPmod/shr_reg[0]_0
    SLICE_X1Y27          LUT3 (Prop_lut3_I1_O)        0.049     1.904 r  spiToPmod/shr[15]_i_2/O
                         net (fo=1, routed)           0.000     1.904    spiToPmod/shr[15]_i_2_n_0
    SLICE_X1Y27          FDCE                                         r  spiToPmod/shr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.880     2.074    spiToPmod/CLK
    SLICE_X1Y27          FDCE                                         r  spiToPmod/shr_reg[15]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.107     1.680    spiToPmod/shr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.613     1.560    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  en_reg/Q
                         net (fo=20, routed)          0.131     1.855    spiToPmod/shr_reg[0]_0
    SLICE_X1Y27          LUT3 (Prop_lut3_I1_O)        0.045     1.900 r  spiToPmod/shr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.900    spiToPmod/shr[14]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  spiToPmod/shr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.880     2.074    spiToPmod/CLK
    SLICE_X1Y27          FDCE                                         r  spiToPmod/shr_reg[14]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.092     1.665    spiToPmod/shr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spiToPmod/shr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.558    spiToPmod/CLK
    SLICE_X0Y26          FDCE                                         r  spiToPmod/shr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.164     1.722 r  spiToPmod/shr_reg[0]/Q
                         net (fo=1, routed)           0.163     1.885    spiToPmod/shr[0]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.043     1.928 r  spiToPmod/shr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    spiToPmod/shr[1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  spiToPmod/shr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.878     2.072    spiToPmod/CLK
    SLICE_X0Y26          FDCE                                         r  spiToPmod/shr_reg[1]/C
                         clock pessimism             -0.514     1.558    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.131     1.689    spiToPmod/shr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    clkdiv/clkslow_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    clkdiv/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    clkdiv/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    clkdiv/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    clkdiv/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    clkdiv/cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    clkdiv/cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    clkdiv/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    spiToPmod/FSM_sequential_st_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    spiToPmod/FSM_sequential_st_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv/cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clkdiv/cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    spiToPmod/FSM_sequential_st_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    spiToPmod/FSM_sequential_st_reg[1]/C



