// Seed: 1497003732
module module_0 (
    input wand id_0,
    input tri  id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    output wor id_4,
    output uwire id_5,
    output tri1 id_6,
    input uwire id_7,
    input logic id_8
);
  always #1 begin : LABEL_0
    disable id_10;
  end
  wire id_11;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign modCall_1.type_1 = 0;
  reg id_12;
  assign id_12 = 1'h0;
  assign id_3  = id_7;
  uwire id_13 = 1;
  wire  id_14;
  wire  id_15;
  initial begin : LABEL_0
    id_12 <= id_8;
  end
endmodule
