;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__DM__MASK EQU 0x38
LCD_LCDPort__0__DM__SHIFT EQU 3
LCD_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__0__HSIOM_SHIFT EQU 4
LCD_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__DM__MASK EQU 0x1C0
LCD_LCDPort__1__DM__SHIFT EQU 6
LCD_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__1__HSIOM_SHIFT EQU 8
LCD_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__DM__MASK EQU 0xE00
LCD_LCDPort__2__DM__SHIFT EQU 9
LCD_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__2__HSIOM_SHIFT EQU 12
LCD_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__DM__MASK EQU 0x7000
LCD_LCDPort__3__DM__SHIFT EQU 12
LCD_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__3__HSIOM_SHIFT EQU 16
LCD_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__DM__MASK EQU 0x38000
LCD_LCDPort__4__DM__SHIFT EQU 15
LCD_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__4__HSIOM_SHIFT EQU 20
LCD_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__DM__MASK EQU 0x1C0000
LCD_LCDPort__5__DM__SHIFT EQU 18
LCD_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__5__HSIOM_SHIFT EQU 24
LCD_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__DM__MASK EQU 0xE00000
LCD_LCDPort__6__DM__SHIFT EQU 21
LCD_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0xF0000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 28
LCD_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 1

; Comp_1
Comp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Comp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Comp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Comp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Comp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Comp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Comp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Comp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Comp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Comp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Comp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Comp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Comp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Comp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Comp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Comp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Comp_1_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Comp_1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

; ChargeOut
ChargeOut__0__DM__MASK EQU 0x07
ChargeOut__0__DM__SHIFT EQU 0
ChargeOut__0__DR EQU CYREG_PRT0_DR
ChargeOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ChargeOut__0__HSIOM_MASK EQU 0x0000000F
ChargeOut__0__HSIOM_SHIFT EQU 0
ChargeOut__0__INTCFG EQU CYREG_PRT0_INTCFG
ChargeOut__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ChargeOut__0__MASK EQU 0x01
ChargeOut__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ChargeOut__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ChargeOut__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ChargeOut__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ChargeOut__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ChargeOut__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ChargeOut__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ChargeOut__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ChargeOut__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ChargeOut__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ChargeOut__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ChargeOut__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ChargeOut__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ChargeOut__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ChargeOut__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ChargeOut__0__PC EQU CYREG_PRT0_PC
ChargeOut__0__PC2 EQU CYREG_PRT0_PC2
ChargeOut__0__PORT EQU 0
ChargeOut__0__PS EQU CYREG_PRT0_PS
ChargeOut__0__SHIFT EQU 0
ChargeOut__DR EQU CYREG_PRT0_DR
ChargeOut__INTCFG EQU CYREG_PRT0_INTCFG
ChargeOut__INTSTAT EQU CYREG_PRT0_INTSTAT
ChargeOut__MASK EQU 0x01
ChargeOut__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ChargeOut__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ChargeOut__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ChargeOut__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ChargeOut__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ChargeOut__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ChargeOut__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ChargeOut__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ChargeOut__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ChargeOut__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ChargeOut__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ChargeOut__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ChargeOut__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ChargeOut__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ChargeOut__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ChargeOut__PC EQU CYREG_PRT0_PC
ChargeOut__PC2 EQU CYREG_PRT0_PC2
ChargeOut__PORT EQU 0
ChargeOut__PS EQU CYREG_PRT0_PS
ChargeOut__SHIFT EQU 0

; MeasureIn
MeasureIn__0__DM__MASK EQU 0x07
MeasureIn__0__DM__SHIFT EQU 0
MeasureIn__0__DR EQU CYREG_PRT1_DR
MeasureIn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MeasureIn__0__HSIOM_MASK EQU 0x0000000F
MeasureIn__0__HSIOM_SHIFT EQU 0
MeasureIn__0__INTCFG EQU CYREG_PRT1_INTCFG
MeasureIn__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MeasureIn__0__MASK EQU 0x01
MeasureIn__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MeasureIn__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MeasureIn__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MeasureIn__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MeasureIn__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MeasureIn__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MeasureIn__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MeasureIn__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MeasureIn__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MeasureIn__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MeasureIn__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MeasureIn__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MeasureIn__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MeasureIn__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MeasureIn__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MeasureIn__0__PC EQU CYREG_PRT1_PC
MeasureIn__0__PC2 EQU CYREG_PRT1_PC2
MeasureIn__0__PORT EQU 1
MeasureIn__0__PS EQU CYREG_PRT1_PS
MeasureIn__0__SHIFT EQU 0
MeasureIn__DR EQU CYREG_PRT1_DR
MeasureIn__INTCFG EQU CYREG_PRT1_INTCFG
MeasureIn__INTSTAT EQU CYREG_PRT1_INTSTAT
MeasureIn__MASK EQU 0x01
MeasureIn__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MeasureIn__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MeasureIn__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MeasureIn__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MeasureIn__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MeasureIn__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MeasureIn__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MeasureIn__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MeasureIn__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MeasureIn__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MeasureIn__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MeasureIn__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MeasureIn__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MeasureIn__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MeasureIn__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MeasureIn__PC EQU CYREG_PRT1_PC
MeasureIn__PC2 EQU CYREG_PRT1_PC2
MeasureIn__PORT EQU 1
MeasureIn__PS EQU CYREG_PRT1_PS
MeasureIn__SHIFT EQU 0

; ReferenceIn
ReferenceIn__0__DM__MASK EQU 0x38
ReferenceIn__0__DM__SHIFT EQU 3
ReferenceIn__0__DR EQU CYREG_PRT1_DR
ReferenceIn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ReferenceIn__0__HSIOM_MASK EQU 0x000000F0
ReferenceIn__0__HSIOM_SHIFT EQU 4
ReferenceIn__0__INTCFG EQU CYREG_PRT1_INTCFG
ReferenceIn__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ReferenceIn__0__MASK EQU 0x02
ReferenceIn__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ReferenceIn__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ReferenceIn__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ReferenceIn__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ReferenceIn__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ReferenceIn__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ReferenceIn__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ReferenceIn__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ReferenceIn__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ReferenceIn__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ReferenceIn__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ReferenceIn__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ReferenceIn__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ReferenceIn__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ReferenceIn__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ReferenceIn__0__PC EQU CYREG_PRT1_PC
ReferenceIn__0__PC2 EQU CYREG_PRT1_PC2
ReferenceIn__0__PORT EQU 1
ReferenceIn__0__PS EQU CYREG_PRT1_PS
ReferenceIn__0__SHIFT EQU 1
ReferenceIn__DR EQU CYREG_PRT1_DR
ReferenceIn__INTCFG EQU CYREG_PRT1_INTCFG
ReferenceIn__INTSTAT EQU CYREG_PRT1_INTSTAT
ReferenceIn__MASK EQU 0x02
ReferenceIn__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ReferenceIn__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ReferenceIn__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ReferenceIn__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ReferenceIn__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ReferenceIn__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ReferenceIn__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ReferenceIn__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ReferenceIn__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ReferenceIn__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ReferenceIn__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ReferenceIn__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ReferenceIn__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ReferenceIn__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ReferenceIn__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ReferenceIn__PC EQU CYREG_PRT1_PC
ReferenceIn__PC2 EQU CYREG_PRT1_PC2
ReferenceIn__PORT EQU 1
ReferenceIn__PS EQU CYREG_PRT1_PS
ReferenceIn__SHIFT EQU 1

; PulseInterrupt
PulseInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PulseInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PulseInterrupt__INTC_MASK EQU 0x01
PulseInterrupt__INTC_NUMBER EQU 0
PulseInterrupt__INTC_PRIOR_MASK EQU 0xC0
PulseInterrupt__INTC_PRIOR_NUM EQU 3
PulseInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PulseInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PulseInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PulseLengthTimer
PulseLengthTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
PulseLengthTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
PulseLengthTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
PulseLengthTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
PulseLengthTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
PulseLengthTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
PulseLengthTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
PulseLengthTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
PulseLengthTimer_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
PulseLengthTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PulseLengthTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PulseLengthTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A0_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A1_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D0_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D1_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F0_03
PulseLengthTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F1_03

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
