
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099302                       # Number of seconds simulated
sim_ticks                                 99301932627                       # Number of ticks simulated
final_tick                               627378642129                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151062                       # Simulator instruction rate (inst/s)
host_op_rate                                   190783                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4551918                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907992                       # Number of bytes of host memory used
host_seconds                                 21815.40                       # Real time elapsed on the host
sim_insts                                  3295477109                       # Number of instructions simulated
sim_ops                                    4161999182                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       582528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       525184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1875072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2987904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1262592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1262592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14649                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23343                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9864                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9864                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5866230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5288759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18882533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30089082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12714677                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12714677                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12714677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5866230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5288759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18882533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42803759                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503330                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432334                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753281                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186306027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891092                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503330                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479484                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032474                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3528800                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220249240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193862647     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837919      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336101      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089501      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615955      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924590      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662076      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220249240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.503460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184404942                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5446941                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324228                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45571                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027557                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155286                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027557                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877138                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211651                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3148537                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868845                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115511                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031656                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        188141                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478823                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567645                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684891111                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684891111                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36863123                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4110185                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146069518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965714                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22007147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46232566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220249240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160758651     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25180023     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546067      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866850      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184199      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648121      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484040      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438946      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142343      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220249240                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416741     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143137     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137820     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019646     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978149      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790113      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160899      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965714                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579361                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697698                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496995129                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168110688                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663412                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268187                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670209                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92480                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027557                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819212                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114307                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146103335                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863630                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975482                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339645                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990231                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195445                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160752                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981765                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981720                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216943748                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22974390                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004289                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216221683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164369573     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868361     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381164      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980296      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464470      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836376      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057757      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938034      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325652      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216221683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325652                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359999754                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296235033                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17884892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.381341                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.381341                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419931                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419931                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611581779                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188898960                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815477                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21260865                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17445624                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1986849                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9000062                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8369747                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2121468                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93543                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190711271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116636855                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21260865                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10491215                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25148497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5498272                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5874965                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11531408                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1978060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    225228942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.635215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.996279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200080445     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1872914      0.83%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3393848      1.51%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2005668      0.89%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1644661      0.73%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1463552      0.65%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          811419      0.36%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2025297      0.90%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11931138      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    225228942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.489795                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189142338                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7455856                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25075071                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61664                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3494002                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3495131                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143008229                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3494002                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189422017                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         656868                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5943139                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24840699                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       872208                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142964181                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95416                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       503636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    201436261                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    663483644                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    663483644                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171261844                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30174410                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34077                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17062                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2521354                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13264458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7162413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69698                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1622009                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141882756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34078                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135366878                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63535                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16686210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34349457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    225228942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288231                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168852129     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22439908      9.96%     84.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11742239      5.21%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8270209      3.67%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8275772      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2959973      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2258172      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       264440      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166100      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    225228942                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49691     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161666     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151057     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114216602     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1852012      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17015      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12137006      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7144243      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135366878                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568448                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             362414                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    496388647                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158603276                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133057052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135729292                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276106                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2135794                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85438                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3494002                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         459639                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53829                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141916834                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13264458                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7162413                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17062                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145512                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1036228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2181740                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133823418                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12044652                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1543460                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19188888                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18963533                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7144236                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561967                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133057107                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133057052                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77862865                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        212015175                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.558748                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367251                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99576775                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122742722                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19174387                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2003704                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221734940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171627412     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24437016     11.02%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9378587      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4938468      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4192553      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1992267      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       936984      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1473547      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2758106      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221734940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99576775                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122742722                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18205636                       # Number of memory references committed
system.switch_cpus1.commit.loads             11128661                       # Number of loads committed
system.switch_cpus1.commit.membars              17016                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17808661                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110500127                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2538702                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2758106                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           360893943                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          287328227                       # The number of ROB writes
system.switch_cpus1.timesIdled                2810131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12905190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99576775                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122742722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99576775                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.391463                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.391463                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418154                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418154                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601750323                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185863605                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132452373                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34032                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20446784                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16656325                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1821717                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8007494                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7745211                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2133605                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82570                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    184366873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114974699                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20446784                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9878816                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24301412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5426255                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8388463                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11275168                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1818998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    220634410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.630389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.999775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       196332998     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2603383      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2042770      0.93%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2195632      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1867253      0.85%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1040012      0.47%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          714094      0.32%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1850069      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11988199      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    220634410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085862                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482815                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       182222589                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10570157                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24159710                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110550                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3571403                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3483458                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138815827                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49526                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3571403                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       182468275                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        7430577                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2071493                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24030199                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1062456                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138611381                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          249                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        413403                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       525493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3911                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    194004583                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    645958339                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    645958339                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161038134                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32966430                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31204                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15822                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3416132                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13316308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7475238                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       276400                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1641816                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138116258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131088170                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        76536                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19175367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39663745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          442                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    220634410                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.594142                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299882                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165352327     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23294886     10.56%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11763298      5.33%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7624932      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6289677      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2469490      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3043959      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       744748      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        51093      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    220634410                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         920863     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        139500     11.42%     86.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160885     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108737934     82.95%     82.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1919251      1.46%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15381      0.01%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12977986      9.90%     94.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7437618      5.67%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131088170                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.550480                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1221248                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009316                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    484108533                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    157323495                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127451148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132309418                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       141406                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1730439                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126743                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          514                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3571403                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6727879                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       290450                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138147460                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13316308                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7475238                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15822                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        228434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11554                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          675                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1084016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1018282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2102298                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128621415                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12856174                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2466754                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20293491                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18364794                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7437317                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.540122                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127453841                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127451148                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75704706                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204095508                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.535207                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370928                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95559729                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117038553                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21118657                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1841808                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    217063007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.392440                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    169480632     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22306809     10.28%     88.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10340375      4.76%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4608261      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3496799      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1474972      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1464103      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1048911      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2842145      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    217063007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95559729                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117038553                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18934364                       # Number of memory references committed
system.switch_cpus2.commit.loads             11585869                       # Number of loads committed
system.switch_cpus2.commit.membars              15380                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16796625                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105324923                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2315572                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2842145                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           352378072                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279885889                       # The number of ROB writes
system.switch_cpus2.timesIdled                2713132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17499722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95559729                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117038553                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95559729                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.491993                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.491993                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.401285                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.401285                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       581374205                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      175668245                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131751376                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30760                       # number of misc regfile writes
system.l20.replacements                          4566                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          373179                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14806                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.204579                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          320.081649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.968734                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2160.999687                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7746.949930                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.211035                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.756538                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34387                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34387                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10347                       # number of Writeback hits
system.l20.Writeback_hits::total                10347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34387                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34387                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34387                       # number of overall hits
system.l20.overall_hits::total                  34387                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4551                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4565                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4551                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4565                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4551                       # number of overall misses
system.l20.overall_misses::total                 4565                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3171569                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1077491008                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1080662577                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3171569                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1077491008                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1080662577                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3171569                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1077491008                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1080662577                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116878                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.117196                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116878                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.117196                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116878                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.117196                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236759.175566                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236727.837240                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236759.175566                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236727.837240                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236759.175566                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236727.837240                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3283                       # number of writebacks
system.l20.writebacks::total                     3283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4551                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4565                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4551                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4565                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4551                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4565                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    795760369                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    798063832                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    795760369                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    798063832                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    795760369                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    798063832                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.117196                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.117196                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.117196                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174853.959350                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174822.307119                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174853.959350                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174822.307119                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174853.959350                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174822.307119                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4118                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          314737                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14358                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.920671                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          483.272463                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.611478                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1916.947948                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.990797                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7824.177314                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047195                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.187202                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000097                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764080                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28645                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28645                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9303                       # number of Writeback hits
system.l21.Writeback_hits::total                 9303                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28645                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28645                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28645                       # number of overall hits
system.l21.overall_hits::total                  28645                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4103                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4118                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4103                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4118                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4103                       # number of overall misses
system.l21.overall_misses::total                 4118                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3076919                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    964525418                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      967602337                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3076919                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    964525418                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       967602337                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3076919                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    964525418                       # number of overall miss cycles
system.l21.overall_miss_latency::total      967602337                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32748                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32763                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9303                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9303                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32748                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32763                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32748                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32763                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125290                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125691                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125290                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125691                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125290                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125691                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205127.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 235078.093590                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 234968.998786                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205127.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 235078.093590                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 234968.998786                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205127.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 235078.093590                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 234968.998786                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2627                       # number of writebacks
system.l21.writebacks::total                     2627                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4103                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4118                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4103                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4118                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4103                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4118                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2149790                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    710515500                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    712665290                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2149790                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    710515500                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    712665290                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2149790                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    710515500                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    712665290                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125290                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125691                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125290                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125691                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125290                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125691                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143319.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173169.753839                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173061.022341                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 143319.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 173169.753839                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173061.022341                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 143319.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 173169.753839                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173061.022341                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14660                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          715568                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26948                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.553659                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.261614                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.195687                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5921.328221                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6328.214478                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002625                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000504                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.481879                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.514991                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        75945                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  75945                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17731                       # number of Writeback hits
system.l22.Writeback_hits::total                17731                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        75945                       # number of demand (read+write) hits
system.l22.demand_hits::total                   75945                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        75945                       # number of overall hits
system.l22.overall_hits::total                  75945                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14649                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14660                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14649                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14660                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14649                       # number of overall misses
system.l22.overall_misses::total                14660                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2644782                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3509112547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3511757329                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2644782                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3509112547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3511757329                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2644782                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3509112547                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3511757329                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        90594                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              90605                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17731                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17731                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        90594                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               90605                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        90594                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              90605                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.161699                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.161801                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.161699                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.161801                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.161699                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.161801                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 240434.727273                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 239546.217967                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 239546.884652                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 240434.727273                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 239546.217967                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 239546.884652                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 240434.727273                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 239546.217967                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 239546.884652                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3954                       # number of writebacks
system.l22.writebacks::total                     3954                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14649                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14660                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14649                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14660                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14649                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14660                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1963974                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2602402641                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2604366615                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1963974                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2602402641                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2604366615                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1963974                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2602402641                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2604366615                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.161699                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.161801                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.161699                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.161801                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.161699                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.161801                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 178543.090909                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177650.531845                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 177651.201569                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 178543.090909                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 177650.531845                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 177651.201569                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 178543.090909                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 177650.531845                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 177651.201569                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996996                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011518861                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184705.963283                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996996                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511210                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511210                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511210                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3842553                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3842553                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3842553                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3842553                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3842553                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3842553                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 240159.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 240159.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 240159.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3287769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3287769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3287769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 234840.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089221                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.646757                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.578497                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.421503                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271989                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271989                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330891                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330891                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330891                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330891                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13040182035                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13040182035                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13040182035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13040182035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13040182035                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13040182035                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448299                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448299                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448299                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448299                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111067.235921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111067.235921                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111067.235921                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111067.235921                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111067.235921                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111067.235921                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10347                       # number of writebacks
system.cpu0.dcache.writebacks::total            10347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78470                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78470                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3353035779                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3353035779                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3353035779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3353035779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3353035779                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3353035779                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86112.172659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86112.172659                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86112.172659                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86112.172659                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86112.172659                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86112.172659                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997583                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014932305                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201588.514100                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997583                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11531392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11531392                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11531392                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11531392                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11531392                       # number of overall hits
system.cpu1.icache.overall_hits::total       11531392                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3516967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3516967                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3516967                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3516967                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3516967                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3516967                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11531408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11531408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11531408                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11531408                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11531408                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11531408                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 219810.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 219810.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 219810.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 219810.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 219810.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 219810.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3202053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3202053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3202053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3202053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3202053                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3202053                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 213470.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 213470.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 213470.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 213470.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 213470.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 213470.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32748                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162817902                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33004                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4933.277845                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.174714                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.825286                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903026                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096974                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8975082                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8975082                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7042944                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7042944                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17036                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17016                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16018026                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16018026                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16018026                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16018026                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84280                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84280                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84280                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84280                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84280                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84280                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8044247959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8044247959                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8044247959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8044247959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8044247959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8044247959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9059362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9059362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7042944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7042944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16102306                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16102306                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16102306                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16102306                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95446.700985                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95446.700985                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95446.700985                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95446.700985                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95446.700985                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95446.700985                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9303                       # number of writebacks
system.cpu1.dcache.writebacks::total             9303                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51532                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51532                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51532                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32748                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32748                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32748                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32748                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32748                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32748                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2866558689                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2866558689                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2866558689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2866558689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2866558689                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2866558689                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87533.855167                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87533.855167                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87533.855167                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87533.855167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87533.855167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87533.855167                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               547.996245                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008230149                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1839836.038321                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.996245                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017622                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.878199                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11275156                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11275156                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11275156                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11275156                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11275156                       # number of overall hits
system.cpu2.icache.overall_hits::total       11275156                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3089829                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3089829                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3089829                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3089829                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3089829                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3089829                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11275168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11275168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11275168                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11275168                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11275168                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11275168                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257485.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257485.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257485.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257485.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257485.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257485.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2736082                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2736082                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2736082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2736082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2736082                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2736082                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 248734.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 248734.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 90594                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189645561                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 90850                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2087.458019                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.603772                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.396228                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916421                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083579                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9897242                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9897242                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7317598                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7317598                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15380                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17214840                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17214840                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17214840                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17214840                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       376697                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       376697                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       376752                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        376752                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       376752                       # number of overall misses
system.cpu2.dcache.overall_misses::total       376752                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38456686816                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38456686816                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7560581                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7560581                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38464247397                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38464247397                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38464247397                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38464247397                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10273939                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10273939                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7317653                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7317653                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17591592                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17591592                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17591592                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17591592                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036665                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036665                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021417                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021417                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021417                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021417                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102089.177286                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102089.177286                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 137465.109091                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 137465.109091                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102094.341628                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102094.341628                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102094.341628                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102094.341628                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17731                       # number of writebacks
system.cpu2.dcache.writebacks::total            17731                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       286103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       286103                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       286158                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       286158                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       286158                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       286158                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        90594                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        90594                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        90594                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        90594                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        90594                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        90594                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8731581035                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8731581035                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8731581035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8731581035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8731581035                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8731581035                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005150                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005150                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005150                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005150                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96381.449489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96381.449489                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96381.449489                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96381.449489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96381.449489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96381.449489                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
