
project 5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000794c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08007ae0  08007ae0  00017ae0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080e8  080080e8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080080e8  080080e8  000180e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080f0  080080f0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080f0  080080f0  000180f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080f4  080080f4  000180f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080080f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004194  200001e0  080082d8  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004374  080082d8  00024374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001668c  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c71  00000000  00000000  0003689c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00039510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  0003a5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029382  00000000  00000000  0003b568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013755  00000000  00000000  000648ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7167  00000000  00000000  0007803f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016f1a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058a8  00000000  00000000  0016f1fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ac4 	.word	0x08007ac4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08007ac4 	.word	0x08007ac4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd0:	f000 b9a4 	b.w	8000f1c <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f83c 	bl	8000c58 <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__aeabi_d2lz>:
 8000bec:	b538      	push	{r3, r4, r5, lr}
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	4604      	mov	r4, r0
 8000bf4:	460d      	mov	r5, r1
 8000bf6:	f7ff ff71 	bl	8000adc <__aeabi_dcmplt>
 8000bfa:	b928      	cbnz	r0, 8000c08 <__aeabi_d2lz+0x1c>
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	4629      	mov	r1, r5
 8000c00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c04:	f000 b80a 	b.w	8000c1c <__aeabi_d2ulz>
 8000c08:	4620      	mov	r0, r4
 8000c0a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c0e:	f000 f805 	bl	8000c1c <__aeabi_d2ulz>
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	bd38      	pop	{r3, r4, r5, pc}
 8000c1a:	bf00      	nop

08000c1c <__aeabi_d2ulz>:
 8000c1c:	b5d0      	push	{r4, r6, r7, lr}
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <__aeabi_d2ulz+0x34>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	4606      	mov	r6, r0
 8000c24:	460f      	mov	r7, r1
 8000c26:	f7ff fce7 	bl	80005f8 <__aeabi_dmul>
 8000c2a:	f7ff ffa7 	bl	8000b7c <__aeabi_d2uiz>
 8000c2e:	4604      	mov	r4, r0
 8000c30:	f7ff fc68 	bl	8000504 <__aeabi_ui2d>
 8000c34:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <__aeabi_d2ulz+0x38>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	f7ff fcde 	bl	80005f8 <__aeabi_dmul>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	460b      	mov	r3, r1
 8000c40:	4630      	mov	r0, r6
 8000c42:	4639      	mov	r1, r7
 8000c44:	f7ff fb20 	bl	8000288 <__aeabi_dsub>
 8000c48:	f7ff ff98 	bl	8000b7c <__aeabi_d2uiz>
 8000c4c:	4621      	mov	r1, r4
 8000c4e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c50:	3df00000 	.word	0x3df00000
 8000c54:	41f00000 	.word	0x41f00000

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468c      	mov	ip, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f040 8083 	bne.w	8000d6e <__udivmoddi4+0x116>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d947      	bls.n	8000cfe <__udivmoddi4+0xa6>
 8000c6e:	fab2 f282 	clz	r2, r2
 8000c72:	b142      	cbz	r2, 8000c86 <__udivmoddi4+0x2e>
 8000c74:	f1c2 0020 	rsb	r0, r2, #32
 8000c78:	fa24 f000 	lsr.w	r0, r4, r0
 8000c7c:	4091      	lsls	r1, r2
 8000c7e:	4097      	lsls	r7, r2
 8000c80:	ea40 0c01 	orr.w	ip, r0, r1
 8000c84:	4094      	lsls	r4, r2
 8000c86:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c8a:	0c23      	lsrs	r3, r4, #16
 8000c8c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c90:	fa1f fe87 	uxth.w	lr, r7
 8000c94:	fb08 c116 	mls	r1, r8, r6, ip
 8000c98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9c:	fb06 f10e 	mul.w	r1, r6, lr
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x60>
 8000ca4:	18fb      	adds	r3, r7, r3
 8000ca6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000caa:	f080 8119 	bcs.w	8000ee0 <__udivmoddi4+0x288>
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	f240 8116 	bls.w	8000ee0 <__udivmoddi4+0x288>
 8000cb4:	3e02      	subs	r6, #2
 8000cb6:	443b      	add	r3, r7
 8000cb8:	1a5b      	subs	r3, r3, r1
 8000cba:	b2a4      	uxth	r4, r4
 8000cbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ccc:	45a6      	cmp	lr, r4
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x8c>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd6:	f080 8105 	bcs.w	8000ee4 <__udivmoddi4+0x28c>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8102 	bls.w	8000ee4 <__udivmoddi4+0x28c>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce8:	eba4 040e 	sub.w	r4, r4, lr
 8000cec:	2600      	movs	r6, #0
 8000cee:	b11d      	cbz	r5, 8000cf8 <__udivmoddi4+0xa0>
 8000cf0:	40d4      	lsrs	r4, r2
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cf8:	4631      	mov	r1, r6
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	b902      	cbnz	r2, 8000d02 <__udivmoddi4+0xaa>
 8000d00:	deff      	udf	#255	; 0xff
 8000d02:	fab2 f282 	clz	r2, r2
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d150      	bne.n	8000dac <__udivmoddi4+0x154>
 8000d0a:	1bcb      	subs	r3, r1, r7
 8000d0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d10:	fa1f f887 	uxth.w	r8, r7
 8000d14:	2601      	movs	r6, #1
 8000d16:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d1a:	0c21      	lsrs	r1, r4, #16
 8000d1c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d24:	fb08 f30c 	mul.w	r3, r8, ip
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0xe4>
 8000d2c:	1879      	adds	r1, r7, r1
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0xe2>
 8000d34:	428b      	cmp	r3, r1
 8000d36:	f200 80e9 	bhi.w	8000f0c <__udivmoddi4+0x2b4>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1ac9      	subs	r1, r1, r3
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d48:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x10c>
 8000d54:	193c      	adds	r4, r7, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x10a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80d9 	bhi.w	8000f14 <__udivmoddi4+0x2bc>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e7bf      	b.n	8000cee <__udivmoddi4+0x96>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x12e>
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f000 80b1 	beq.w	8000eda <__udivmoddi4+0x282>
 8000d78:	2600      	movs	r6, #0
 8000d7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7e:	4630      	mov	r0, r6
 8000d80:	4631      	mov	r1, r6
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f683 	clz	r6, r3
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d14a      	bne.n	8000e24 <__udivmoddi4+0x1cc>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0x140>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80b8 	bhi.w	8000f08 <__udivmoddi4+0x2b0>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	468c      	mov	ip, r1
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	d0a8      	beq.n	8000cf8 <__udivmoddi4+0xa0>
 8000da6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000daa:	e7a5      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f603 	lsr.w	r6, r0, r3
 8000db4:	4097      	lsls	r7, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbe:	40d9      	lsrs	r1, r3
 8000dc0:	4330      	orrs	r0, r6
 8000dc2:	0c03      	lsrs	r3, r0, #16
 8000dc4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dc8:	fa1f f887 	uxth.w	r8, r7
 8000dcc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb06 f108 	mul.w	r1, r6, r8
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	fa04 f402 	lsl.w	r4, r4, r2
 8000dde:	d909      	bls.n	8000df4 <__udivmoddi4+0x19c>
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000de6:	f080 808d 	bcs.w	8000f04 <__udivmoddi4+0x2ac>
 8000dea:	4299      	cmp	r1, r3
 8000dec:	f240 808a 	bls.w	8000f04 <__udivmoddi4+0x2ac>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	443b      	add	r3, r7
 8000df4:	1a5b      	subs	r3, r3, r1
 8000df6:	b281      	uxth	r1, r0
 8000df8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e04:	fb00 f308 	mul.w	r3, r0, r8
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x1c4>
 8000e0c:	1879      	adds	r1, r7, r1
 8000e0e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e12:	d273      	bcs.n	8000efc <__udivmoddi4+0x2a4>
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d971      	bls.n	8000efc <__udivmoddi4+0x2a4>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	4439      	add	r1, r7
 8000e1c:	1acb      	subs	r3, r1, r3
 8000e1e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e22:	e778      	b.n	8000d16 <__udivmoddi4+0xbe>
 8000e24:	f1c6 0c20 	rsb	ip, r6, #32
 8000e28:	fa03 f406 	lsl.w	r4, r3, r6
 8000e2c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e30:	431c      	orrs	r4, r3
 8000e32:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e36:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e3e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e42:	431f      	orrs	r7, r3
 8000e44:	0c3b      	lsrs	r3, r7, #16
 8000e46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4a:	fa1f f884 	uxth.w	r8, r4
 8000e4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e56:	fb09 fa08 	mul.w	sl, r9, r8
 8000e5a:	458a      	cmp	sl, r1
 8000e5c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e60:	fa00 f306 	lsl.w	r3, r0, r6
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x220>
 8000e66:	1861      	adds	r1, r4, r1
 8000e68:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e6c:	d248      	bcs.n	8000f00 <__udivmoddi4+0x2a8>
 8000e6e:	458a      	cmp	sl, r1
 8000e70:	d946      	bls.n	8000f00 <__udivmoddi4+0x2a8>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4421      	add	r1, r4
 8000e78:	eba1 010a 	sub.w	r1, r1, sl
 8000e7c:	b2bf      	uxth	r7, r7
 8000e7e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e82:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e86:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e8a:	fb00 f808 	mul.w	r8, r0, r8
 8000e8e:	45b8      	cmp	r8, r7
 8000e90:	d907      	bls.n	8000ea2 <__udivmoddi4+0x24a>
 8000e92:	19e7      	adds	r7, r4, r7
 8000e94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e98:	d22e      	bcs.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e9a:	45b8      	cmp	r8, r7
 8000e9c:	d92c      	bls.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4427      	add	r7, r4
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	eba7 0708 	sub.w	r7, r7, r8
 8000eaa:	fba0 8902 	umull	r8, r9, r0, r2
 8000eae:	454f      	cmp	r7, r9
 8000eb0:	46c6      	mov	lr, r8
 8000eb2:	4649      	mov	r1, r9
 8000eb4:	d31a      	bcc.n	8000eec <__udivmoddi4+0x294>
 8000eb6:	d017      	beq.n	8000ee8 <__udivmoddi4+0x290>
 8000eb8:	b15d      	cbz	r5, 8000ed2 <__udivmoddi4+0x27a>
 8000eba:	ebb3 020e 	subs.w	r2, r3, lr
 8000ebe:	eb67 0701 	sbc.w	r7, r7, r1
 8000ec2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ec6:	40f2      	lsrs	r2, r6
 8000ec8:	ea4c 0202 	orr.w	r2, ip, r2
 8000ecc:	40f7      	lsrs	r7, r6
 8000ece:	e9c5 2700 	strd	r2, r7, [r5]
 8000ed2:	2600      	movs	r6, #0
 8000ed4:	4631      	mov	r1, r6
 8000ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e70b      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0x60>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6fd      	b.n	8000ce4 <__udivmoddi4+0x8c>
 8000ee8:	4543      	cmp	r3, r8
 8000eea:	d2e5      	bcs.n	8000eb8 <__udivmoddi4+0x260>
 8000eec:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7df      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e7d2      	b.n	8000ea2 <__udivmoddi4+0x24a>
 8000efc:	4660      	mov	r0, ip
 8000efe:	e78d      	b.n	8000e1c <__udivmoddi4+0x1c4>
 8000f00:	4681      	mov	r9, r0
 8000f02:	e7b9      	b.n	8000e78 <__udivmoddi4+0x220>
 8000f04:	4666      	mov	r6, ip
 8000f06:	e775      	b.n	8000df4 <__udivmoddi4+0x19c>
 8000f08:	4630      	mov	r0, r6
 8000f0a:	e74a      	b.n	8000da2 <__udivmoddi4+0x14a>
 8000f0c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f10:	4439      	add	r1, r7
 8000f12:	e713      	b.n	8000d3c <__udivmoddi4+0xe4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	443c      	add	r4, r7
 8000f18:	e724      	b.n	8000d64 <__udivmoddi4+0x10c>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <startup>:

/*
 * Simple function that prints a guide to Putty upon startup
 * RET: nothing
 * */
void startup(UART_HandleTypeDef uart){
 8000f20:	b084      	sub	sp, #16
 8000f22:	b590      	push	{r4, r7, lr}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	f107 0418 	add.w	r4, r7, #24
 8000f2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char *msg = "Welcome: Type freq min max\r\nType - type of wave S(sine) T(triangle) R(Rectangle)\r\n";
 8000f30:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <startup+0x50>)
 8000f32:	607b      	str	r3, [r7, #4]
	char *msg2 = "freq - frequency of the wave (10Hz - 100kHz)\r\nmin - minimum voltage allowed(0V limit)\r\nmax - maximum voltage allowed(3.3V limit)\r\nMax Must Be Greater Than Min\r\n";
 8000f34:	4b0f      	ldr	r3, [pc, #60]	; (8000f74 <startup+0x54>)
 8000f36:	603b      	str	r3, [r7, #0]
	USART_Write(uart.Instance, (uint8_t *)msg, strlen(msg));
 8000f38:	69bc      	ldr	r4, [r7, #24]
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff f948 	bl	80001d0 <strlen>
 8000f40:	4603      	mov	r3, r0
 8000f42:	461a      	mov	r2, r3
 8000f44:	6879      	ldr	r1, [r7, #4]
 8000f46:	4620      	mov	r0, r4
 8000f48:	f000 fd2f 	bl	80019aa <USART_Write>
	USART_Write(uart.Instance, (uint8_t *)msg2, strlen(msg2));
 8000f4c:	69bc      	ldr	r4, [r7, #24]
 8000f4e:	6838      	ldr	r0, [r7, #0]
 8000f50:	f7ff f93e 	bl	80001d0 <strlen>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	6839      	ldr	r1, [r7, #0]
 8000f5a:	4620      	mov	r0, r4
 8000f5c:	f000 fd25 	bl	80019aa <USART_Write>
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000f6a:	b004      	add	sp, #16
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	08007ae0 	.word	0x08007ae0
 8000f74:	08007b34 	.word	0x08007b34

08000f78 <get_cmd>:
 * 	size - the size of the buffer being written too
 *
 * RETURN
 * 	1 if the settings are valid, 0 otherwise
 * */
void get_cmd(UART_HandleTypeDef uart, char* buffer, int size){
 8000f78:	b084      	sub	sp, #16
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b082      	sub	sp, #8
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	f107 0c10 	add.w	ip, r7, #16
 8000f84:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//prints a prompt for the user to type the wave settings
	USART_Write(uart.Instance, "Wave Settings: ", strlen("Wave Settings: "));
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	220f      	movs	r2, #15
 8000f8c:	4915      	ldr	r1, [pc, #84]	; (8000fe4 <get_cmd+0x6c>)
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fd0b 	bl	80019aa <USART_Write>
	//enters while loop as user types
	while(1){
		char ch = USART_Read(uart.Instance); //gets characters from user
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 fcf2 	bl	8001980 <USART_Read>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	71fb      	strb	r3, [r7, #7]
		if(ch == '\r' || ch == '\n'){ //if enter is pressed
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b0d      	cmp	r3, #13
 8000fa4:	d002      	beq.n	8000fac <get_cmd+0x34>
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2b0a      	cmp	r3, #10
 8000faa:	d106      	bne.n	8000fba <get_cmd+0x42>
				USART_Write(uart.Instance, (uint8_t *)"\r\n", strlen("\r\n"));
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	2202      	movs	r2, #2
 8000fb0:	490d      	ldr	r1, [pc, #52]	; (8000fe8 <get_cmd+0x70>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fcf9 	bl	80019aa <USART_Write>
				return;
 8000fb8:	e00d      	b.n	8000fd6 <get_cmd+0x5e>
		}
		USART_Write(uart.Instance, &ch, 1); //prints character as user types
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	1df9      	adds	r1, r7, #7
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fcf2 	bl	80019aa <USART_Write>
		strncat(buffer, &ch, 1); //adds the last pressed key to the instruction string
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8000fd0:	f003 fe11 	bl	8004bf6 <strncat>
	while(1){
 8000fd4:	e7de      	b.n	8000f94 <get_cmd+0x1c>
	}
}
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fde:	b004      	add	sp, #16
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	08007bd8 	.word	0x08007bd8
 8000fe8:	08007be8 	.word	0x08007be8

08000fec <parse>:

void parse(char* str, char* types, int* frequency, double* minimum, double* maximum){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
	char* tok = strtok(str, " ");
 8000ffa:	4914      	ldr	r1, [pc, #80]	; (800104c <parse+0x60>)
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f004 fc41 	bl	8005884 <strtok>
 8001002:	6138      	str	r0, [r7, #16]
	*types = (char)(*tok);
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <= 2; i++){
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	e00f      	b.n	8001032 <parse+0x46>
		tok = strtok(NULL, " "); //pull the next parameter
 8001012:	490e      	ldr	r1, [pc, #56]	; (800104c <parse+0x60>)
 8001014:	2000      	movs	r0, #0
 8001016:	f004 fc35 	bl	8005884 <strtok>
 800101a:	6138      	str	r0, [r7, #16]
		assign(tok, i, frequency, minimum, maximum);
 800101c:	6a3b      	ldr	r3, [r7, #32]
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	6979      	ldr	r1, [r7, #20]
 8001026:	6938      	ldr	r0, [r7, #16]
 8001028:	f000 f812 	bl	8001050 <assign>
	for(int i = 0; i <= 2; i++){
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	3301      	adds	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	2b02      	cmp	r3, #2
 8001036:	ddec      	ble.n	8001012 <parse+0x26>
	}
	memset(str, '\0', sizeof(str)); //clears the buffer for the next waveform settings
 8001038:	2204      	movs	r2, #4
 800103a:	2100      	movs	r1, #0
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f003 fdc5 	bl	8004bcc <memset>
	return;
 8001042:	bf00      	nop
}
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	08007bec 	.word	0x08007bec

08001050 <assign>:

void assign(char* str, int c, int* frequency, double* minimum, double* maximum){
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	603b      	str	r3, [r7, #0]
	switch (c){
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d01b      	beq.n	800109c <assign+0x4c>
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	2b02      	cmp	r3, #2
 8001068:	dc24      	bgt.n	80010b4 <assign+0x64>
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d003      	beq.n	8001078 <assign+0x28>
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d007      	beq.n	8001086 <assign+0x36>
			break;
		case 2:
			*maximum = (double)atof(str);
			break;
		default:
			return;
 8001076:	e01d      	b.n	80010b4 <assign+0x64>
			*frequency = atoi(str);
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	f003 fd6b 	bl	8004b54 <atoi>
 800107e:	4602      	mov	r2, r0
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	601a      	str	r2, [r3, #0]
			break;
 8001084:	e015      	b.n	80010b2 <assign+0x62>
			*minimum = (double)atof(str);
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f003 fd61 	bl	8004b4e <atof>
 800108c:	eeb0 7a40 	vmov.f32	s14, s0
 8001090:	eef0 7a60 	vmov.f32	s15, s1
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	ed83 7b00 	vstr	d7, [r3]
			break;
 800109a:	e00a      	b.n	80010b2 <assign+0x62>
			*maximum = (double)atof(str);
 800109c:	68f8      	ldr	r0, [r7, #12]
 800109e:	f003 fd56 	bl	8004b4e <atof>
 80010a2:	eeb0 7a40 	vmov.f32	s14, s0
 80010a6:	eef0 7a60 	vmov.f32	s15, s1
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	ed83 7b00 	vstr	d7, [r3]
			break;
 80010b0:	bf00      	nop
	}
	return;
 80010b2:	e000      	b.n	80010b6 <assign+0x66>
			return;
 80010b4:	bf00      	nop
}
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	0000      	movs	r0, r0
	...

080010c0 <check_input>:
/* USER CODE BEGIN 0 */

/*
 * Verifies the user requested an acceptable signal
 * */
int check_input(){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
	int flag = 1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	607b      	str	r3, [r7, #4]
	if(!strchr("rstRST", type)){
 80010ca:	4b2d      	ldr	r3, [pc, #180]	; (8001180 <check_input+0xc0>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	482c      	ldr	r0, [pc, #176]	; (8001184 <check_input+0xc4>)
 80010d2:	f003 fd83 	bl	8004bdc <strchr>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d101      	bne.n	80010e0 <check_input+0x20>
		flag = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	607b      	str	r3, [r7, #4]
	}
	if( (frequency < 10) || (frequency > 100000)){
 80010e0:	4b29      	ldr	r3, [pc, #164]	; (8001188 <check_input+0xc8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2b09      	cmp	r3, #9
 80010e6:	dd04      	ble.n	80010f2 <check_input+0x32>
 80010e8:	4b27      	ldr	r3, [pc, #156]	; (8001188 <check_input+0xc8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a27      	ldr	r2, [pc, #156]	; (800118c <check_input+0xcc>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	dd01      	ble.n	80010f6 <check_input+0x36>
		flag = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]
	}
	if((min < 0.0) || (min >= max) || (min >= 3.3)){
 80010f6:	4b26      	ldr	r3, [pc, #152]	; (8001190 <check_input+0xd0>)
 80010f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	f04f 0300 	mov.w	r3, #0
 8001104:	f7ff fcea 	bl	8000adc <__aeabi_dcmplt>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d115      	bne.n	800113a <check_input+0x7a>
 800110e:	4b20      	ldr	r3, [pc, #128]	; (8001190 <check_input+0xd0>)
 8001110:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001114:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <check_input+0xd4>)
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff fcf3 	bl	8000b04 <__aeabi_dcmpge>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d10a      	bne.n	800113a <check_input+0x7a>
 8001124:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <check_input+0xd0>)
 8001126:	e9d3 0100 	ldrd	r0, r1, [r3]
 800112a:	a313      	add	r3, pc, #76	; (adr r3, 8001178 <check_input+0xb8>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	f7ff fce8 	bl	8000b04 <__aeabi_dcmpge>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <check_input+0x7e>
		flag = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
	}
	if((max > 3.3) || (max <= min)){
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <check_input+0xd4>)
 8001140:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001144:	a30c      	add	r3, pc, #48	; (adr r3, 8001178 <check_input+0xb8>)
 8001146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114a:	f7ff fce5 	bl	8000b18 <__aeabi_dcmpgt>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10a      	bne.n	800116a <check_input+0xaa>
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <check_input+0xd4>)
 8001156:	e9d3 0100 	ldrd	r0, r1, [r3]
 800115a:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <check_input+0xd0>)
 800115c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001160:	f7ff fcc6 	bl	8000af0 <__aeabi_dcmple>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <check_input+0xae>
		flag = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	607b      	str	r3, [r7, #4]
	}
	return flag;
 800116e:	687b      	ldr	r3, [r7, #4]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	66666666 	.word	0x66666666
 800117c:	400a6666 	.word	0x400a6666
 8001180:	2000020c 	.word	0x2000020c
 8001184:	08007bf0 	.word	0x08007bf0
 8001188:	20000208 	.word	0x20000208
 800118c:	000186a0 	.word	0x000186a0
 8001190:	20004288 	.word	0x20004288
 8001194:	20000280 	.word	0x20000280

08001198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800119a:	b0a5      	sub	sp, #148	; 0x94
 800119c:	af20      	add	r7, sp, #128	; 0x80
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119e:	f000 fcb8 	bl	8001b12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a2:	f000 f877 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a6:	f000 f995 	bl	80014d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011aa:	f000 f945 	bl	8001438 <MX_USART2_UART_Init>
  MX_DMA_Init();
 80011ae:	f000 f973 	bl	8001498 <MX_DMA_Init>
  MX_DAC1_Init();
 80011b2:	f000 f8c1 	bl	8001338 <MX_DAC1_Init>
  MX_TIM2_Init();
 80011b6:	f000 f8f1 	bl	800139c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  startup(huart2);
 80011ba:	4c2e      	ldr	r4, [pc, #184]	; (8001274 <main+0xdc>)
 80011bc:	4668      	mov	r0, sp
 80011be:	f104 0310 	add.w	r3, r4, #16
 80011c2:	2274      	movs	r2, #116	; 0x74
 80011c4:	4619      	mov	r1, r3
 80011c6:	f003 fcf3 	bl	8004bb0 <memcpy>
 80011ca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011ce:	f7ff fea7 	bl	8000f20 <startup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	get_cmd(huart2, settings, BUFFER_SETTING_SIZE); //get the settings from the user
 80011d2:	4c28      	ldr	r4, [pc, #160]	; (8001274 <main+0xdc>)
 80011d4:	2314      	movs	r3, #20
 80011d6:	931e      	str	r3, [sp, #120]	; 0x78
 80011d8:	4b27      	ldr	r3, [pc, #156]	; (8001278 <main+0xe0>)
 80011da:	931d      	str	r3, [sp, #116]	; 0x74
 80011dc:	4668      	mov	r0, sp
 80011de:	f104 0310 	add.w	r3, r4, #16
 80011e2:	2274      	movs	r2, #116	; 0x74
 80011e4:	4619      	mov	r1, r3
 80011e6:	f003 fce3 	bl	8004bb0 <memcpy>
 80011ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011ee:	f7ff fec3 	bl	8000f78 <get_cmd>
	parse(settings, &type, &frequency, &min, &max); //parses the user input and extracts the type, freq., and min/max of the wave
 80011f2:	4b22      	ldr	r3, [pc, #136]	; (800127c <main+0xe4>)
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	4b22      	ldr	r3, [pc, #136]	; (8001280 <main+0xe8>)
 80011f8:	4a22      	ldr	r2, [pc, #136]	; (8001284 <main+0xec>)
 80011fa:	4923      	ldr	r1, [pc, #140]	; (8001288 <main+0xf0>)
 80011fc:	481e      	ldr	r0, [pc, #120]	; (8001278 <main+0xe0>)
 80011fe:	f7ff fef5 	bl	8000fec <parse>
	if(!check_input()){ //checks for valid input
 8001202:	f7ff ff5d 	bl	80010c0 <check_input>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d107      	bne.n	800121c <main+0x84>
		USART_Write(huart2.Instance, (uint8_t *) "Invalid Input\r\n", strlen("Invalid Input\r\n"));
 800120c:	4b19      	ldr	r3, [pc, #100]	; (8001274 <main+0xdc>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	220f      	movs	r2, #15
 8001212:	491e      	ldr	r1, [pc, #120]	; (800128c <main+0xf4>)
 8001214:	4618      	mov	r0, r3
 8001216:	f000 fbc8 	bl	80019aa <USART_Write>
		continue;
 800121a:	e02a      	b.n	8001272 <main+0xda>
	}
	samples = sample(min, max, &DAC_MIN, &DAC_MAX); //calculates the number of samples and the min/max values for the dac to produce the proper min/max voltages
 800121c:	4b18      	ldr	r3, [pc, #96]	; (8001280 <main+0xe8>)
 800121e:	ed93 7b00 	vldr	d7, [r3]
 8001222:	4b16      	ldr	r3, [pc, #88]	; (800127c <main+0xe4>)
 8001224:	ed93 6b00 	vldr	d6, [r3]
 8001228:	1d3a      	adds	r2, r7, #4
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	4611      	mov	r1, r2
 8001230:	4618      	mov	r0, r3
 8001232:	eeb0 1a46 	vmov.f32	s2, s12
 8001236:	eef0 1a66 	vmov.f32	s3, s13
 800123a:	eeb0 0a47 	vmov.f32	s0, s14
 800123e:	eef0 0a67 	vmov.f32	s1, s15
 8001242:	f000 fbe5 	bl	8001a10 <sample>
 8001246:	60f8      	str	r0, [r7, #12]
	update_timer(htim2, frequency);
 8001248:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <main+0xec>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4e10      	ldr	r6, [pc, #64]	; (8001290 <main+0xf8>)
 800124e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001250:	466d      	mov	r5, sp
 8001252:	f106 0410 	add.w	r4, r6, #16
 8001256:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001258:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800125a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800125c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800125e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001260:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001262:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001266:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800126a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800126e:	f000 fc1b 	bl	8001aa8 <update_timer>
	get_cmd(huart2, settings, BUFFER_SETTING_SIZE); //get the settings from the user
 8001272:	e7ae      	b.n	80011d2 <main+0x3a>
 8001274:	200042dc 	.word	0x200042dc
 8001278:	20000210 	.word	0x20000210
 800127c:	20000280 	.word	0x20000280
 8001280:	20004288 	.word	0x20004288
 8001284:	20000208 	.word	0x20000208
 8001288:	2000020c 	.word	0x2000020c
 800128c:	08007bf8 	.word	0x08007bf8
 8001290:	20004290 	.word	0x20004290

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b096      	sub	sp, #88	; 0x58
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	2244      	movs	r2, #68	; 0x44
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f003 fc92 	bl	8004bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	463b      	mov	r3, r7
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012ba:	f001 fa31 	bl	8002720 <HAL_PWREx_ControlVoltageScaling>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012c4:	f000 f91e 	bl	8001504 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80012c8:	2310      	movs	r3, #16
 80012ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012cc:	2301      	movs	r3, #1
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012d4:	2360      	movs	r3, #96	; 0x60
 80012d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d8:	2302      	movs	r3, #2
 80012da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012dc:	2301      	movs	r3, #1
 80012de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 80012e4:	2320      	movs	r3, #32
 80012e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012e8:	2307      	movs	r3, #7
 80012ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012ec:	2302      	movs	r3, #2
 80012ee:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012f0:	2302      	movs	r3, #2
 80012f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4618      	mov	r0, r3
 80012fa:	f001 fa67 	bl	80027cc <HAL_RCC_OscConfig>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001304:	f000 f8fe 	bl	8001504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001308:	230f      	movs	r3, #15
 800130a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130c:	2303      	movs	r3, #3
 800130e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800131c:	463b      	mov	r3, r7
 800131e:	2103      	movs	r1, #3
 8001320:	4618      	mov	r0, r3
 8001322:	f001 fe39 	bl	8002f98 <HAL_RCC_ClockConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800132c:	f000 f8ea 	bl	8001504 <Error_Handler>
  }
}
 8001330:	bf00      	nop
 8001332:	3758      	adds	r7, #88	; 0x58
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	; 0x28
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2224      	movs	r2, #36	; 0x24
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f003 fc41 	bl	8004bcc <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <MX_DAC1_Init+0x5c>)
 800134c:	4a12      	ldr	r2, [pc, #72]	; (8001398 <MX_DAC1_Init+0x60>)
 800134e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001350:	4810      	ldr	r0, [pc, #64]	; (8001394 <MX_DAC1_Init+0x5c>)
 8001352:	f000 fd88 	bl	8001e66 <HAL_DAC_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800135c:	f000 f8d2 	bl	8001504 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001360:	2300      	movs	r3, #0
 8001362:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001364:	2324      	movs	r3, #36	; 0x24
 8001366:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2200      	movs	r2, #0
 8001378:	4619      	mov	r1, r3
 800137a:	4806      	ldr	r0, [pc, #24]	; (8001394 <MX_DAC1_Init+0x5c>)
 800137c:	f000 fd95 	bl	8001eaa <HAL_DAC_ConfigChannel>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001386:	f000 f8bd 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	; 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000224 	.word	0x20000224
 8001398:	40007400 	.word	0x40007400

0800139c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013a2:	f107 0310 	add.w	r3, r7, #16
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ba:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <MX_TIM2_Init+0x98>)
 80013bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	; (8001434 <MX_TIM2_Init+0x98>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c8:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <MX_TIM2_Init+0x98>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013ce:	4b19      	ldr	r3, [pc, #100]	; (8001434 <MX_TIM2_Init+0x98>)
 80013d0:	f04f 32ff 	mov.w	r2, #4294967295
 80013d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <MX_TIM2_Init+0x98>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013dc:	4b15      	ldr	r3, [pc, #84]	; (8001434 <MX_TIM2_Init+0x98>)
 80013de:	2200      	movs	r2, #0
 80013e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013e2:	4814      	ldr	r0, [pc, #80]	; (8001434 <MX_TIM2_Init+0x98>)
 80013e4:	f002 fc9a 	bl	8003d1c <HAL_TIM_Base_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80013ee:	f000 f889 	bl	8001504 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	480d      	ldr	r0, [pc, #52]	; (8001434 <MX_TIM2_Init+0x98>)
 8001400:	f002 fce3 	bl	8003dca <HAL_TIM_ConfigClockSource>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800140a:	f000 f87b 	bl	8001504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800140e:	2320      	movs	r3, #32
 8001410:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4619      	mov	r1, r3
 800141a:	4806      	ldr	r0, [pc, #24]	; (8001434 <MX_TIM2_Init+0x98>)
 800141c:	f002 fed0 	bl	80041c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001426:	f000 f86d 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20004290 	.word	0x20004290

08001438 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800143c:	4b14      	ldr	r3, [pc, #80]	; (8001490 <MX_USART2_UART_Init+0x58>)
 800143e:	4a15      	ldr	r2, [pc, #84]	; (8001494 <MX_USART2_UART_Init+0x5c>)
 8001440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001442:	4b13      	ldr	r3, [pc, #76]	; (8001490 <MX_USART2_UART_Init+0x58>)
 8001444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b11      	ldr	r3, [pc, #68]	; (8001490 <MX_USART2_UART_Init+0x58>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <MX_USART2_UART_Init+0x58>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <MX_USART2_UART_Init+0x58>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <MX_USART2_UART_Init+0x58>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <MX_USART2_UART_Init+0x58>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b09      	ldr	r3, [pc, #36]	; (8001490 <MX_USART2_UART_Init+0x58>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <MX_USART2_UART_Init+0x58>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001474:	4b06      	ldr	r3, [pc, #24]	; (8001490 <MX_USART2_UART_Init+0x58>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_USART2_UART_Init+0x58>)
 800147c:	f002 ff28 	bl	80042d0 <HAL_UART_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001486:	f000 f83d 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200042dc 	.word	0x200042dc
 8001494:	40004400 	.word	0x40004400

08001498 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <MX_DMA_Init+0x38>)
 80014a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014a2:	4a0b      	ldr	r2, [pc, #44]	; (80014d0 <MX_DMA_Init+0x38>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6493      	str	r3, [r2, #72]	; 0x48
 80014aa:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <MX_DMA_Init+0x38>)
 80014ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	607b      	str	r3, [r7, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	200d      	movs	r0, #13
 80014bc:	f000 fc9d 	bl	8001dfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80014c0:	200d      	movs	r0, #13
 80014c2:	f000 fcb6 	bl	8001e32 <HAL_NVIC_EnableIRQ>

}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40021000 	.word	0x40021000

080014d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <MX_GPIO_Init+0x2c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014de:	4a08      	ldr	r2, [pc, #32]	; (8001500 <MX_GPIO_Init+0x2c>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <MX_GPIO_Init+0x2c>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]

}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40021000 	.word	0x40021000

08001504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001508:	b672      	cpsid	i
}
 800150a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800150c:	e7fe      	b.n	800150c <Error_Handler+0x8>
	...

08001510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <HAL_MspInit+0x44>)
 8001518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800151a:	4a0e      	ldr	r2, [pc, #56]	; (8001554 <HAL_MspInit+0x44>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	6613      	str	r3, [r2, #96]	; 0x60
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <HAL_MspInit+0x44>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <HAL_MspInit+0x44>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001532:	4a08      	ldr	r2, [pc, #32]	; (8001554 <HAL_MspInit+0x44>)
 8001534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001538:	6593      	str	r3, [r2, #88]	; 0x58
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_MspInit+0x44>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001542:	603b      	str	r3, [r7, #0]
 8001544:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08a      	sub	sp, #40	; 0x28
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a2b      	ldr	r2, [pc, #172]	; (8001624 <HAL_DAC_MspInit+0xcc>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d150      	bne.n	800161c <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800157a:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <HAL_DAC_MspInit+0xd0>)
 800157c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157e:	4a2a      	ldr	r2, [pc, #168]	; (8001628 <HAL_DAC_MspInit+0xd0>)
 8001580:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001584:	6593      	str	r3, [r2, #88]	; 0x58
 8001586:	4b28      	ldr	r3, [pc, #160]	; (8001628 <HAL_DAC_MspInit+0xd0>)
 8001588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	4b25      	ldr	r3, [pc, #148]	; (8001628 <HAL_DAC_MspInit+0xd0>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4a24      	ldr	r2, [pc, #144]	; (8001628 <HAL_DAC_MspInit+0xd0>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <HAL_DAC_MspInit+0xd0>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015aa:	2310      	movs	r3, #16
 80015ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ae:	2303      	movs	r3, #3
 80015b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c0:	f000 fef6 	bl	80023b0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 80015c4:	4b19      	ldr	r3, [pc, #100]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015c6:	4a1a      	ldr	r2, [pc, #104]	; (8001630 <HAL_DAC_MspInit+0xd8>)
 80015c8:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 80015ca:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015cc:	2206      	movs	r2, #6
 80015ce:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015d0:	4b16      	ldr	r3, [pc, #88]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015d2:	2210      	movs	r2, #16
 80015d4:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015d8:	2200      	movs	r2, #0
 80015da:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015de:	2280      	movs	r2, #128	; 0x80
 80015e0:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015e8:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015f0:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015f4:	2220      	movs	r2, #32
 80015f6:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <HAL_DAC_MspInit+0xd4>)
 80015fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8001600:	480a      	ldr	r0, [pc, #40]	; (800162c <HAL_DAC_MspInit+0xd4>)
 8001602:	f000 fd6d 	bl	80020e0 <HAL_DMA_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 800160c:	f7ff ff7a 	bl	8001504 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4a06      	ldr	r2, [pc, #24]	; (800162c <HAL_DAC_MspInit+0xd4>)
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	4a05      	ldr	r2, [pc, #20]	; (800162c <HAL_DAC_MspInit+0xd4>)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800161c:	bf00      	nop
 800161e:	3728      	adds	r7, #40	; 0x28
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40007400 	.word	0x40007400
 8001628:	40021000 	.word	0x40021000
 800162c:	20000238 	.word	0x20000238
 8001630:	40020030 	.word	0x40020030

08001634 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001644:	d10b      	bne.n	800165e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001646:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_TIM_Base_MspInit+0x38>)
 8001648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800164a:	4a08      	ldr	r2, [pc, #32]	; (800166c <HAL_TIM_Base_MspInit+0x38>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6593      	str	r3, [r2, #88]	; 0x58
 8001652:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_TIM_Base_MspInit+0x38>)
 8001654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000

08001670 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b0ac      	sub	sp, #176	; 0xb0
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2288      	movs	r2, #136	; 0x88
 800168e:	2100      	movs	r1, #0
 8001690:	4618      	mov	r0, r3
 8001692:	f003 fa9b 	bl	8004bcc <memset>
  if(huart->Instance==USART2)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a21      	ldr	r2, [pc, #132]	; (8001720 <HAL_UART_MspInit+0xb0>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d13b      	bne.n	8001718 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016a0:	2302      	movs	r3, #2
 80016a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	4618      	mov	r0, r3
 80016ae:	f001 fe79 	bl	80033a4 <HAL_RCCEx_PeriphCLKConfig>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016b8:	f7ff ff24 	bl	8001504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016bc:	4b19      	ldr	r3, [pc, #100]	; (8001724 <HAL_UART_MspInit+0xb4>)
 80016be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c0:	4a18      	ldr	r2, [pc, #96]	; (8001724 <HAL_UART_MspInit+0xb4>)
 80016c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c6:	6593      	str	r3, [r2, #88]	; 0x58
 80016c8:	4b16      	ldr	r3, [pc, #88]	; (8001724 <HAL_UART_MspInit+0xb4>)
 80016ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d4:	4b13      	ldr	r3, [pc, #76]	; (8001724 <HAL_UART_MspInit+0xb4>)
 80016d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d8:	4a12      	ldr	r2, [pc, #72]	; (8001724 <HAL_UART_MspInit+0xb4>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016e0:	4b10      	ldr	r3, [pc, #64]	; (8001724 <HAL_UART_MspInit+0xb4>)
 80016e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016ec:	230c      	movs	r3, #12
 80016ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f2:	2302      	movs	r3, #2
 80016f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fe:	2303      	movs	r3, #3
 8001700:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001704:	2307      	movs	r3, #7
 8001706:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800170e:	4619      	mov	r1, r3
 8001710:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001714:	f000 fe4c 	bl	80023b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001718:	bf00      	nop
 800171a:	37b0      	adds	r7, #176	; 0xb0
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40004400 	.word	0x40004400
 8001724:	40021000 	.word	0x40021000

08001728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800172c:	e7fe      	b.n	800172c <NMI_Handler+0x4>

0800172e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001732:	e7fe      	b.n	8001732 <HardFault_Handler+0x4>

08001734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <MemManage_Handler+0x4>

0800173a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <BusFault_Handler+0x4>

08001740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <UsageFault_Handler+0x4>

08001746 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001774:	f000 fa22 	bl	8001bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8001780:	4802      	ldr	r0, [pc, #8]	; (800178c <DMA1_Channel3_IRQHandler+0x10>)
 8001782:	f000 fd65 	bl	8002250 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000238 	.word	0x20000238

08001790 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
	return 1;
 8001794:	2301      	movs	r3, #1
}
 8001796:	4618      	mov	r0, r3
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <_kill>:

int _kill(int pid, int sig)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017aa:	f003 f9d7 	bl	8004b5c <__errno>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2216      	movs	r2, #22
 80017b2:	601a      	str	r2, [r3, #0]
	return -1;
 80017b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <_exit>:

void _exit (int status)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017c8:	f04f 31ff 	mov.w	r1, #4294967295
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ffe7 	bl	80017a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80017d2:	e7fe      	b.n	80017d2 <_exit+0x12>

080017d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	e00a      	b.n	80017fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017e6:	f3af 8000 	nop.w
 80017ea:	4601      	mov	r1, r0
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	60ba      	str	r2, [r7, #8]
 80017f2:	b2ca      	uxtb	r2, r1
 80017f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	3301      	adds	r3, #1
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	429a      	cmp	r2, r3
 8001802:	dbf0      	blt.n	80017e6 <_read+0x12>
	}

return len;
 8001804:	687b      	ldr	r3, [r7, #4]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b086      	sub	sp, #24
 8001812:	af00      	add	r7, sp, #0
 8001814:	60f8      	str	r0, [r7, #12]
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
 800181e:	e009      	b.n	8001834 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	1c5a      	adds	r2, r3, #1
 8001824:	60ba      	str	r2, [r7, #8]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	429a      	cmp	r2, r3
 800183a:	dbf1      	blt.n	8001820 <_write+0x12>
	}
	return len;
 800183c:	687b      	ldr	r3, [r7, #4]
}
 800183e:	4618      	mov	r0, r3
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <_close>:

int _close(int file)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
	return -1;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800186e:	605a      	str	r2, [r3, #4]
	return 0;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <_isatty>:

int _isatty(int file)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
	return 1;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
	return 0;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3714      	adds	r7, #20
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
	...

080018b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b8:	4a14      	ldr	r2, [pc, #80]	; (800190c <_sbrk+0x5c>)
 80018ba:	4b15      	ldr	r3, [pc, #84]	; (8001910 <_sbrk+0x60>)
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c4:	4b13      	ldr	r3, [pc, #76]	; (8001914 <_sbrk+0x64>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d102      	bne.n	80018d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018cc:	4b11      	ldr	r3, [pc, #68]	; (8001914 <_sbrk+0x64>)
 80018ce:	4a12      	ldr	r2, [pc, #72]	; (8001918 <_sbrk+0x68>)
 80018d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <_sbrk+0x64>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4413      	add	r3, r2
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d207      	bcs.n	80018f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018e0:	f003 f93c 	bl	8004b5c <__errno>
 80018e4:	4603      	mov	r3, r0
 80018e6:	220c      	movs	r2, #12
 80018e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ea:	f04f 33ff 	mov.w	r3, #4294967295
 80018ee:	e009      	b.n	8001904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018f0:	4b08      	ldr	r3, [pc, #32]	; (8001914 <_sbrk+0x64>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018f6:	4b07      	ldr	r3, [pc, #28]	; (8001914 <_sbrk+0x64>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	4a05      	ldr	r2, [pc, #20]	; (8001914 <_sbrk+0x64>)
 8001900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001902:	68fb      	ldr	r3, [r7, #12]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20018000 	.word	0x20018000
 8001910:	00000400 	.word	0x00000400
 8001914:	200001fc 	.word	0x200001fc
 8001918:	20004378 	.word	0x20004378

0800191c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001920:	4b15      	ldr	r3, [pc, #84]	; (8001978 <SystemInit+0x5c>)
 8001922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001926:	4a14      	ldr	r2, [pc, #80]	; (8001978 <SystemInit+0x5c>)
 8001928:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800192c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <SystemInit+0x60>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a11      	ldr	r2, [pc, #68]	; (800197c <SystemInit+0x60>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <SystemInit+0x60>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001942:	4b0e      	ldr	r3, [pc, #56]	; (800197c <SystemInit+0x60>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a0d      	ldr	r2, [pc, #52]	; (800197c <SystemInit+0x60>)
 8001948:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800194c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001950:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001952:	4b0a      	ldr	r3, [pc, #40]	; (800197c <SystemInit+0x60>)
 8001954:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001958:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <SystemInit+0x60>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a07      	ldr	r2, [pc, #28]	; (800197c <SystemInit+0x60>)
 8001960:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001964:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <SystemInit+0x60>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	e000ed00 	.word	0xe000ed00
 800197c:	40021000 	.word	0x40021000

08001980 <USART_Read>:
#include "main.h"

uint8_t USART_Read (USART_TypeDef * USARTx) {
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
// SR_RXNE (Read data register not empty) bit is set by hardware
while (!(USARTx->ISR & USART_ISR_RXNE));  // Wait until RXNE (RX not empty) bit is set
 8001988:	bf00      	nop
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	f003 0320 	and.w	r3, r3, #32
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0f9      	beq.n	800198a <USART_Read+0xa>
// USART resets the RXNE flag automatically after reading DR
return ((uint8_t)(USARTx->RDR & 0xFF));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800199a:	b29b      	uxth	r3, r3
 800199c:	b2db      	uxtb	r3, r3
// Reading USART_DR automatically clears the RXNE flag
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <USART_Write>:

void USART_Write(USART_TypeDef * USARTx, uint8_t *buffer, uint32_t nBytes) {
 80019aa:	b480      	push	{r7}
 80019ac:	b087      	sub	sp, #28
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
	int i;
	// A byte to be transmitted is written to the TDR (transmit data egister), and the TXE (transmit empty) bit is cleared.
	// The TDR is copied to an output shift register for serialization when that register is empty, and the TXE bit is set.
	for (i = 0; i < nBytes; i++) {
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	e010      	b.n	80019de <USART_Write+0x34>
		while (!(USARTx->ISR & USART_ISR_TXE))
 80019bc:	bf00      	nop
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0f9      	beq.n	80019be <USART_Write+0x14>
;    	// wait until TXE (TX empty) bit is set
		USARTx->TDR = buffer[i] & 0xFF; // writing USART_TDR automatically clears the TXE flag
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	68ba      	ldr	r2, [r7, #8]
 80019ce:	4413      	add	r3, r2
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	851a      	strh	r2, [r3, #40]	; 0x28
	for (i = 0; i < nBytes; i++) {
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	3301      	adds	r3, #1
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d8ea      	bhi.n	80019bc <USART_Write+0x12>
		}
	while (!(USARTx->ISR & USART_ISR_TC))
 80019e6:	bf00      	nop
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	69db      	ldr	r3, [r3, #28]
 80019ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d0f9      	beq.n	80019e8 <USART_Write+0x3e>
		;  // wait until TC bit is set
	USARTx->ISR &= ~USART_ISR_TC;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	69db      	ldr	r3, [r3, #28]
 80019f8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	61da      	str	r2, [r3, #28]
}
 8001a00:	bf00      	nop
 8001a02:	371c      	adds	r7, #28
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	0000      	movs	r0, r0
	...

08001a10 <sample>:
#include "main.h"

int sample(double min, double max, int* dacmn, int* dacmx){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	ed87 0b04 	vstr	d0, [r7, #16]
 8001a1a:	ed87 1b02 	vstr	d1, [r7, #8]
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
	*dacmn = (int) ((min * 4095)/3.3); //assigns the minimum voltage the dac can output
 8001a22:	a31d      	add	r3, pc, #116	; (adr r3, 8001a98 <sample+0x88>)
 8001a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a28:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a2c:	f7fe fde4 	bl	80005f8 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	a319      	add	r3, pc, #100	; (adr r3, 8001aa0 <sample+0x90>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7fe ff05 	bl	800084c <__aeabi_ddiv>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f7ff f86f 	bl	8000b2c <__aeabi_d2iz>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	601a      	str	r2, [r3, #0]
	*dacmx = (int) ((max * 4095)/3.3); //assigns maximum voltage the dac can output
 8001a54:	a310      	add	r3, pc, #64	; (adr r3, 8001a98 <sample+0x88>)
 8001a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a5e:	f7fe fdcb 	bl	80005f8 <__aeabi_dmul>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	4610      	mov	r0, r2
 8001a68:	4619      	mov	r1, r3
 8001a6a:	a30d      	add	r3, pc, #52	; (adr r3, 8001aa0 <sample+0x90>)
 8001a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a70:	f7fe feec 	bl	800084c <__aeabi_ddiv>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	4610      	mov	r0, r2
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f7ff f856 	bl	8000b2c <__aeabi_d2iz>
 8001a80:	4602      	mov	r2, r0
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	601a      	str	r2, [r3, #0]
	return (dacmx - dacmn); // returns the number of samples
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	109b      	asrs	r3, r3, #2
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	00000000 	.word	0x00000000
 8001a9c:	40affe00 	.word	0x40affe00
 8001aa0:	66666666 	.word	0x66666666
 8001aa4:	400a6666 	.word	0x400a6666

08001aa8 <update_timer>:

void update_timer(TIM_HandleTypeDef timer, int freq){
 8001aa8:	b084      	sub	sp, #16
 8001aaa:	b490      	push	{r4, r7}
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	f107 0408 	add.w	r4, r7, #8
 8001ab2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	return;
 8001ab6:	bf00      	nop
}
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc90      	pop	{r4, r7}
 8001abc:	b004      	add	sp, #16
 8001abe:	4770      	bx	lr

08001ac0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ac0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001af8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ac4:	f7ff ff2a 	bl	800191c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ac8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001aca:	e003      	b.n	8001ad4 <LoopCopyDataInit>

08001acc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001ace:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001ad0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001ad2:	3104      	adds	r1, #4

08001ad4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ad4:	480a      	ldr	r0, [pc, #40]	; (8001b00 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001ad6:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ad8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ada:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001adc:	d3f6      	bcc.n	8001acc <CopyDataInit>
	ldr	r2, =_sbss
 8001ade:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ae0:	e002      	b.n	8001ae8 <LoopFillZerobss>

08001ae2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ae2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ae4:	f842 3b04 	str.w	r3, [r2], #4

08001ae8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ae8:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <LoopForever+0x16>)
	cmp	r2, r3
 8001aea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001aec:	d3f9      	bcc.n	8001ae2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aee:	f003 f83b 	bl	8004b68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001af2:	f7ff fb51 	bl	8001198 <main>

08001af6 <LoopForever>:

LoopForever:
    b LoopForever
 8001af6:	e7fe      	b.n	8001af6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001af8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001afc:	080080f8 	.word	0x080080f8
	ldr	r0, =_sdata
 8001b00:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001b04:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001b08:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001b0c:	20004374 	.word	0x20004374

08001b10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b10:	e7fe      	b.n	8001b10 <ADC1_2_IRQHandler>

08001b12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	f000 f961 	bl	8001de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b22:	200f      	movs	r0, #15
 8001b24:	f000 f80e 	bl	8001b44 <HAL_InitTick>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	71fb      	strb	r3, [r7, #7]
 8001b32:	e001      	b.n	8001b38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b34:	f7ff fcec 	bl	8001510 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b38:	79fb      	ldrb	r3, [r7, #7]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b50:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <HAL_InitTick+0x6c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d023      	beq.n	8001ba0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b58:	4b16      	ldr	r3, [pc, #88]	; (8001bb4 <HAL_InitTick+0x70>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b14      	ldr	r3, [pc, #80]	; (8001bb0 <HAL_InitTick+0x6c>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 f96d 	bl	8001e4e <HAL_SYSTICK_Config>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10f      	bne.n	8001b9a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b0f      	cmp	r3, #15
 8001b7e:	d809      	bhi.n	8001b94 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b80:	2200      	movs	r2, #0
 8001b82:	6879      	ldr	r1, [r7, #4]
 8001b84:	f04f 30ff 	mov.w	r0, #4294967295
 8001b88:	f000 f937 	bl	8001dfa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b8c:	4a0a      	ldr	r2, [pc, #40]	; (8001bb8 <HAL_InitTick+0x74>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e007      	b.n	8001ba4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	73fb      	strb	r3, [r7, #15]
 8001b98:	e004      	b.n	8001ba4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	73fb      	strb	r3, [r7, #15]
 8001b9e:	e001      	b.n	8001ba4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000008 	.word	0x20000008
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	20000004 	.word	0x20000004

08001bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_IncTick+0x20>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_IncTick+0x24>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	4a04      	ldr	r2, [pc, #16]	; (8001be0 <HAL_IncTick+0x24>)
 8001bce:	6013      	str	r3, [r2, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000008 	.word	0x20000008
 8001be0:	20004360 	.word	0x20004360

08001be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return uwTick;
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <HAL_GetTick+0x14>)
 8001bea:	681b      	ldr	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20004360 	.word	0x20004360

08001bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c04:	f7ff ffee 	bl	8001be4 <HAL_GetTick>
 8001c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c14:	d005      	beq.n	8001c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c16:	4b0a      	ldr	r3, [pc, #40]	; (8001c40 <HAL_Delay+0x44>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	4413      	add	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c22:	bf00      	nop
 8001c24:	f7ff ffde 	bl	8001be4 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d8f7      	bhi.n	8001c24 <HAL_Delay+0x28>
  {
  }
}
 8001c34:	bf00      	nop
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000008 	.word	0x20000008

08001c44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <__NVIC_SetPriorityGrouping+0x44>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c5a:	68ba      	ldr	r2, [r7, #8]
 8001c5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c60:	4013      	ands	r3, r2
 8001c62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c76:	4a04      	ldr	r2, [pc, #16]	; (8001c88 <__NVIC_SetPriorityGrouping+0x44>)
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	60d3      	str	r3, [r2, #12]
}
 8001c7c:	bf00      	nop
 8001c7e:	3714      	adds	r7, #20
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c90:	4b04      	ldr	r3, [pc, #16]	; (8001ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	0a1b      	lsrs	r3, r3, #8
 8001c96:	f003 0307 	and.w	r3, r3, #7
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	db0b      	blt.n	8001cd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	f003 021f 	and.w	r2, r3, #31
 8001cc0:	4907      	ldr	r1, [pc, #28]	; (8001ce0 <__NVIC_EnableIRQ+0x38>)
 8001cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc6:	095b      	lsrs	r3, r3, #5
 8001cc8:	2001      	movs	r0, #1
 8001cca:	fa00 f202 	lsl.w	r2, r0, r2
 8001cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000e100 	.word	0xe000e100

08001ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	db0a      	blt.n	8001d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	490c      	ldr	r1, [pc, #48]	; (8001d30 <__NVIC_SetPriority+0x4c>)
 8001cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d02:	0112      	lsls	r2, r2, #4
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	440b      	add	r3, r1
 8001d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d0c:	e00a      	b.n	8001d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	4908      	ldr	r1, [pc, #32]	; (8001d34 <__NVIC_SetPriority+0x50>)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	3b04      	subs	r3, #4
 8001d1c:	0112      	lsls	r2, r2, #4
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	440b      	add	r3, r1
 8001d22:	761a      	strb	r2, [r3, #24]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000e100 	.word	0xe000e100
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b089      	sub	sp, #36	; 0x24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f1c3 0307 	rsb	r3, r3, #7
 8001d52:	2b04      	cmp	r3, #4
 8001d54:	bf28      	it	cs
 8001d56:	2304      	movcs	r3, #4
 8001d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	2b06      	cmp	r3, #6
 8001d60:	d902      	bls.n	8001d68 <NVIC_EncodePriority+0x30>
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3b03      	subs	r3, #3
 8001d66:	e000      	b.n	8001d6a <NVIC_EncodePriority+0x32>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43da      	mvns	r2, r3
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d80:	f04f 31ff 	mov.w	r1, #4294967295
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8a:	43d9      	mvns	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d90:	4313      	orrs	r3, r2
         );
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3724      	adds	r7, #36	; 0x24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db0:	d301      	bcc.n	8001db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00f      	b.n	8001dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <SysTick_Config+0x40>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dbe:	210f      	movs	r1, #15
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f7ff ff8e 	bl	8001ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <SysTick_Config+0x40>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dce:	4b04      	ldr	r3, [pc, #16]	; (8001de0 <SysTick_Config+0x40>)
 8001dd0:	2207      	movs	r2, #7
 8001dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	e000e010 	.word	0xe000e010

08001de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff ff29 	bl	8001c44 <__NVIC_SetPriorityGrouping>
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	4603      	mov	r3, r0
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
 8001e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e0c:	f7ff ff3e 	bl	8001c8c <__NVIC_GetPriorityGrouping>
 8001e10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	68b9      	ldr	r1, [r7, #8]
 8001e16:	6978      	ldr	r0, [r7, #20]
 8001e18:	f7ff ff8e 	bl	8001d38 <NVIC_EncodePriority>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e22:	4611      	mov	r1, r2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff5d 	bl	8001ce4 <__NVIC_SetPriority>
}
 8001e2a:	bf00      	nop
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff31 	bl	8001ca8 <__NVIC_EnableIRQ>
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff ffa2 	bl	8001da0 <SysTick_Config>
 8001e5c:	4603      	mov	r3, r0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e014      	b.n	8001ea2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	791b      	ldrb	r3, [r3, #4]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d105      	bne.n	8001e8e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff fb65 	bl	8001558 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2202      	movs	r2, #2
 8001e92:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b088      	sub	sp, #32
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	60f8      	str	r0, [r7, #12]
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	795b      	ldrb	r3, [r3, #5]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_DAC_ConfigChannel+0x1c>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e107      	b.n	80020d6 <HAL_DAC_ConfigChannel+0x22c>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2202      	movs	r2, #2
 8001ed0:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	d174      	bne.n	8001fc4 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001eda:	f7ff fe83 	bl	8001be4 <HAL_GetTick>
 8001ede:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d134      	bne.n	8001f50 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001ee6:	e011      	b.n	8001f0c <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001ee8:	f7ff fe7c 	bl	8001be4 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d90a      	bls.n	8001f0c <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	f043 0208 	orr.w	r2, r3, #8
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2203      	movs	r2, #3
 8001f06:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e0e4      	b.n	80020d6 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1e6      	bne.n	8001ee8 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f7ff fe6e 	bl	8001bfc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68ba      	ldr	r2, [r7, #8]
 8001f26:	6992      	ldr	r2, [r2, #24]
 8001f28:	641a      	str	r2, [r3, #64]	; 0x40
 8001f2a:	e01e      	b.n	8001f6a <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001f2c:	f7ff fe5a 	bl	8001be4 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d90a      	bls.n	8001f50 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	f043 0208 	orr.w	r2, r3, #8
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2203      	movs	r2, #3
 8001f4a:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e0c2      	b.n	80020d6 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	dbe8      	blt.n	8001f2c <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	f7ff fe4e 	bl	8001bfc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	6992      	ldr	r2, [r2, #24]
 8001f68:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	ea02 0103 	and.w	r1, r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	69da      	ldr	r2, [r3, #28]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f003 0310 	and.w	r3, r3, #16
 8001f8e:	409a      	lsls	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	430a      	orrs	r2, r1
 8001f96:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f003 0310 	and.w	r3, r3, #16
 8001fa4:	21ff      	movs	r1, #255	; 0xff
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	ea02 0103 	and.w	r1, r2, r3
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	6a1a      	ldr	r2, [r3, #32]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	409a      	lsls	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d11d      	bne.n	8002008 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd2:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	221f      	movs	r2, #31
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f003 0310 	and.w	r3, r3, #16
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	2207      	movs	r2, #7
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	431a      	orrs	r2, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	4313      	orrs	r3, r2
 8002034:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4313      	orrs	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6819      	ldr	r1, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f003 0310 	and.w	r3, r3, #16
 800205c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	43da      	mvns	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	400a      	ands	r2, r1
 800206c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	f640 72fc 	movw	r2, #4092	; 0xffc
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6819      	ldr	r1, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f003 0310 	and.w	r3, r3, #16
 80020b8:	22c0      	movs	r2, #192	; 0xc0
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43da      	mvns	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	400a      	ands	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2201      	movs	r2, #1
 80020cc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3720      	adds	r7, #32
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e098      	b.n	8002224 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	4b4d      	ldr	r3, [pc, #308]	; (8002230 <HAL_DMA_Init+0x150>)
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d80f      	bhi.n	800211e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	461a      	mov	r2, r3
 8002104:	4b4b      	ldr	r3, [pc, #300]	; (8002234 <HAL_DMA_Init+0x154>)
 8002106:	4413      	add	r3, r2
 8002108:	4a4b      	ldr	r2, [pc, #300]	; (8002238 <HAL_DMA_Init+0x158>)
 800210a:	fba2 2303 	umull	r2, r3, r2, r3
 800210e:	091b      	lsrs	r3, r3, #4
 8002110:	009a      	lsls	r2, r3, #2
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a48      	ldr	r2, [pc, #288]	; (800223c <HAL_DMA_Init+0x15c>)
 800211a:	641a      	str	r2, [r3, #64]	; 0x40
 800211c:	e00e      	b.n	800213c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	461a      	mov	r2, r3
 8002124:	4b46      	ldr	r3, [pc, #280]	; (8002240 <HAL_DMA_Init+0x160>)
 8002126:	4413      	add	r3, r2
 8002128:	4a43      	ldr	r2, [pc, #268]	; (8002238 <HAL_DMA_Init+0x158>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	091b      	lsrs	r3, r3, #4
 8002130:	009a      	lsls	r2, r3, #2
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a42      	ldr	r2, [pc, #264]	; (8002244 <HAL_DMA_Init+0x164>)
 800213a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2202      	movs	r2, #2
 8002140:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002156:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002160:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800216c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002178:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	4313      	orrs	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002196:	d039      	beq.n	800220c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219c:	4a27      	ldr	r2, [pc, #156]	; (800223c <HAL_DMA_Init+0x15c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d11a      	bne.n	80021d8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80021a2:	4b29      	ldr	r3, [pc, #164]	; (8002248 <HAL_DMA_Init+0x168>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	f003 031c 	and.w	r3, r3, #28
 80021ae:	210f      	movs	r1, #15
 80021b0:	fa01 f303 	lsl.w	r3, r1, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	4924      	ldr	r1, [pc, #144]	; (8002248 <HAL_DMA_Init+0x168>)
 80021b8:	4013      	ands	r3, r2
 80021ba:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80021bc:	4b22      	ldr	r3, [pc, #136]	; (8002248 <HAL_DMA_Init+0x168>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6859      	ldr	r1, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c8:	f003 031c 	and.w	r3, r3, #28
 80021cc:	fa01 f303 	lsl.w	r3, r1, r3
 80021d0:	491d      	ldr	r1, [pc, #116]	; (8002248 <HAL_DMA_Init+0x168>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
 80021d6:	e019      	b.n	800220c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80021d8:	4b1c      	ldr	r3, [pc, #112]	; (800224c <HAL_DMA_Init+0x16c>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e0:	f003 031c 	and.w	r3, r3, #28
 80021e4:	210f      	movs	r1, #15
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	43db      	mvns	r3, r3
 80021ec:	4917      	ldr	r1, [pc, #92]	; (800224c <HAL_DMA_Init+0x16c>)
 80021ee:	4013      	ands	r3, r2
 80021f0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <HAL_DMA_Init+0x16c>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6859      	ldr	r1, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	f003 031c 	and.w	r3, r3, #28
 8002202:	fa01 f303 	lsl.w	r3, r1, r3
 8002206:	4911      	ldr	r1, [pc, #68]	; (800224c <HAL_DMA_Init+0x16c>)
 8002208:	4313      	orrs	r3, r2
 800220a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	40020407 	.word	0x40020407
 8002234:	bffdfff8 	.word	0xbffdfff8
 8002238:	cccccccd 	.word	0xcccccccd
 800223c:	40020000 	.word	0x40020000
 8002240:	bffdfbf8 	.word	0xbffdfbf8
 8002244:	40020400 	.word	0x40020400
 8002248:	400200a8 	.word	0x400200a8
 800224c:	400204a8 	.word	0x400204a8

08002250 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226c:	f003 031c 	and.w	r3, r3, #28
 8002270:	2204      	movs	r2, #4
 8002272:	409a      	lsls	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d026      	beq.n	80022ca <HAL_DMA_IRQHandler+0x7a>
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d021      	beq.n	80022ca <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0320 	and.w	r3, r3, #32
 8002290:	2b00      	cmp	r3, #0
 8002292:	d107      	bne.n	80022a4 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0204 	bic.w	r2, r2, #4
 80022a2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a8:	f003 021c 	and.w	r2, r3, #28
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	2104      	movs	r1, #4
 80022b2:	fa01 f202 	lsl.w	r2, r1, r2
 80022b6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d071      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80022c8:	e06c      	b.n	80023a4 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ce:	f003 031c 	and.w	r3, r3, #28
 80022d2:	2202      	movs	r2, #2
 80022d4:	409a      	lsls	r2, r3
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	4013      	ands	r3, r2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d02e      	beq.n	800233c <HAL_DMA_IRQHandler+0xec>
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d029      	beq.n	800233c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0320 	and.w	r3, r3, #32
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10b      	bne.n	800230e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 020a 	bic.w	r2, r2, #10
 8002304:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	f003 021c 	and.w	r2, r3, #28
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	2102      	movs	r1, #2
 800231c:	fa01 f202 	lsl.w	r2, r1, r2
 8002320:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232e:	2b00      	cmp	r3, #0
 8002330:	d038      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800233a:	e033      	b.n	80023a4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002340:	f003 031c 	and.w	r3, r3, #28
 8002344:	2208      	movs	r2, #8
 8002346:	409a      	lsls	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d02a      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x156>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	2b00      	cmp	r3, #0
 8002358:	d025      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 020e 	bic.w	r2, r2, #14
 8002368:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236e:	f003 021c 	and.w	r2, r3, #28
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	2101      	movs	r1, #1
 8002378:	fa01 f202 	lsl.w	r2, r1, r2
 800237c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002398:	2b00      	cmp	r3, #0
 800239a:	d004      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
}
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023be:	e17f      	b.n	80026c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	2101      	movs	r1, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	4013      	ands	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 8171 	beq.w	80026ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d00b      	beq.n	80023f8 <HAL_GPIO_Init+0x48>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d007      	beq.n	80023f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023ec:	2b11      	cmp	r3, #17
 80023ee:	d003      	beq.n	80023f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b12      	cmp	r3, #18
 80023f6:	d130      	bne.n	800245a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	2203      	movs	r2, #3
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	68da      	ldr	r2, [r3, #12]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800242e:	2201      	movs	r2, #1
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	4013      	ands	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	091b      	lsrs	r3, r3, #4
 8002444:	f003 0201 	and.w	r2, r3, #1
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	2b03      	cmp	r3, #3
 8002464:	d118      	bne.n	8002498 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800246c:	2201      	movs	r2, #1
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	08db      	lsrs	r3, r3, #3
 8002482:	f003 0201 	and.w	r2, r3, #1
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	2203      	movs	r2, #3
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4013      	ands	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d003      	beq.n	80024d8 <HAL_GPIO_Init+0x128>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	2b12      	cmp	r3, #18
 80024d6:	d123      	bne.n	8002520 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	08da      	lsrs	r2, r3, #3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3208      	adds	r2, #8
 80024e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220f      	movs	r2, #15
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	4013      	ands	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	08da      	lsrs	r2, r3, #3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3208      	adds	r2, #8
 800251a:	6939      	ldr	r1, [r7, #16]
 800251c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0203 	and.w	r2, r3, #3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80ac 	beq.w	80026ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	4b5f      	ldr	r3, [pc, #380]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002566:	4a5e      	ldr	r2, [pc, #376]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6613      	str	r3, [r2, #96]	; 0x60
 800256e:	4b5c      	ldr	r3, [pc, #368]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800257a:	4a5a      	ldr	r2, [pc, #360]	; (80026e4 <HAL_GPIO_Init+0x334>)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	089b      	lsrs	r3, r3, #2
 8002580:	3302      	adds	r3, #2
 8002582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	220f      	movs	r2, #15
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4013      	ands	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025a4:	d025      	beq.n	80025f2 <HAL_GPIO_Init+0x242>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a4f      	ldr	r2, [pc, #316]	; (80026e8 <HAL_GPIO_Init+0x338>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d01f      	beq.n	80025ee <HAL_GPIO_Init+0x23e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a4e      	ldr	r2, [pc, #312]	; (80026ec <HAL_GPIO_Init+0x33c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d019      	beq.n	80025ea <HAL_GPIO_Init+0x23a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4d      	ldr	r2, [pc, #308]	; (80026f0 <HAL_GPIO_Init+0x340>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d013      	beq.n	80025e6 <HAL_GPIO_Init+0x236>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4c      	ldr	r2, [pc, #304]	; (80026f4 <HAL_GPIO_Init+0x344>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00d      	beq.n	80025e2 <HAL_GPIO_Init+0x232>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4b      	ldr	r2, [pc, #300]	; (80026f8 <HAL_GPIO_Init+0x348>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d007      	beq.n	80025de <HAL_GPIO_Init+0x22e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4a      	ldr	r2, [pc, #296]	; (80026fc <HAL_GPIO_Init+0x34c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d101      	bne.n	80025da <HAL_GPIO_Init+0x22a>
 80025d6:	2306      	movs	r3, #6
 80025d8:	e00c      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025da:	2307      	movs	r3, #7
 80025dc:	e00a      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025de:	2305      	movs	r3, #5
 80025e0:	e008      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025e2:	2304      	movs	r3, #4
 80025e4:	e006      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025e6:	2303      	movs	r3, #3
 80025e8:	e004      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e002      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025f2:	2300      	movs	r3, #0
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	f002 0203 	and.w	r2, r2, #3
 80025fa:	0092      	lsls	r2, r2, #2
 80025fc:	4093      	lsls	r3, r2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002604:	4937      	ldr	r1, [pc, #220]	; (80026e4 <HAL_GPIO_Init+0x334>)
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002612:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	43db      	mvns	r3, r3
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002636:	4a32      	ldr	r2, [pc, #200]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800263c:	4b30      	ldr	r3, [pc, #192]	; (8002700 <HAL_GPIO_Init+0x350>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	43db      	mvns	r3, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002660:	4a27      	ldr	r2, [pc, #156]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	43db      	mvns	r3, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4013      	ands	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800268a:	4a1d      	ldr	r2, [pc, #116]	; (8002700 <HAL_GPIO_Init+0x350>)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	43db      	mvns	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026b4:	4a12      	ldr	r2, [pc, #72]	; (8002700 <HAL_GPIO_Init+0x350>)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f47f ae78 	bne.w	80023c0 <HAL_GPIO_Init+0x10>
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40010000 	.word	0x40010000
 80026e8:	48000400 	.word	0x48000400
 80026ec:	48000800 	.word	0x48000800
 80026f0:	48000c00 	.word	0x48000c00
 80026f4:	48001000 	.word	0x48001000
 80026f8:	48001400 	.word	0x48001400
 80026fc:	48001800 	.word	0x48001800
 8002700:	40010400 	.word	0x40010400

08002704 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002708:	4b04      	ldr	r3, [pc, #16]	; (800271c <HAL_PWREx_GetVoltageRange+0x18>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002710:	4618      	mov	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	40007000 	.word	0x40007000

08002720 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800272e:	d130      	bne.n	8002792 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002730:	4b23      	ldr	r3, [pc, #140]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800273c:	d038      	beq.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800273e:	4b20      	ldr	r3, [pc, #128]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002746:	4a1e      	ldr	r2, [pc, #120]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002748:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800274c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800274e:	4b1d      	ldr	r3, [pc, #116]	; (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2232      	movs	r2, #50	; 0x32
 8002754:	fb02 f303 	mul.w	r3, r2, r3
 8002758:	4a1b      	ldr	r2, [pc, #108]	; (80027c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800275a:	fba2 2303 	umull	r2, r3, r2, r3
 800275e:	0c9b      	lsrs	r3, r3, #18
 8002760:	3301      	adds	r3, #1
 8002762:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002764:	e002      	b.n	800276c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	3b01      	subs	r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800276c:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002778:	d102      	bne.n	8002780 <HAL_PWREx_ControlVoltageScaling+0x60>
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1f2      	bne.n	8002766 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002780:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800278c:	d110      	bne.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e00f      	b.n	80027b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002792:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800279a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800279e:	d007      	beq.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027a0:	4b07      	ldr	r3, [pc, #28]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027a8:	4a05      	ldr	r2, [pc, #20]	; (80027c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40007000 	.word	0x40007000
 80027c4:	20000000 	.word	0x20000000
 80027c8:	431bde83 	.word	0x431bde83

080027cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e3d4      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027de:	4ba1      	ldr	r3, [pc, #644]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 030c 	and.w	r3, r3, #12
 80027e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027e8:	4b9e      	ldr	r3, [pc, #632]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0310 	and.w	r3, r3, #16
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 80e4 	beq.w	80029c8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <HAL_RCC_OscConfig+0x4a>
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	2b0c      	cmp	r3, #12
 800280a:	f040 808b 	bne.w	8002924 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b01      	cmp	r3, #1
 8002812:	f040 8087 	bne.w	8002924 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002816:	4b93      	ldr	r3, [pc, #588]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d005      	beq.n	800282e <HAL_RCC_OscConfig+0x62>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e3ac      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1a      	ldr	r2, [r3, #32]
 8002832:	4b8c      	ldr	r3, [pc, #560]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	2b00      	cmp	r3, #0
 800283c:	d004      	beq.n	8002848 <HAL_RCC_OscConfig+0x7c>
 800283e:	4b89      	ldr	r3, [pc, #548]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002846:	e005      	b.n	8002854 <HAL_RCC_OscConfig+0x88>
 8002848:	4b86      	ldr	r3, [pc, #536]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800284a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002854:	4293      	cmp	r3, r2
 8002856:	d223      	bcs.n	80028a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	4618      	mov	r0, r3
 800285e:	f000 fd41 	bl	80032e4 <RCC_SetFlashLatencyFromMSIRange>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e38d      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800286c:	4b7d      	ldr	r3, [pc, #500]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a7c      	ldr	r2, [pc, #496]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002872:	f043 0308 	orr.w	r3, r3, #8
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b7a      	ldr	r3, [pc, #488]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	4977      	ldr	r1, [pc, #476]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002886:	4313      	orrs	r3, r2
 8002888:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800288a:	4b76      	ldr	r3, [pc, #472]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	4972      	ldr	r1, [pc, #456]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800289a:	4313      	orrs	r3, r2
 800289c:	604b      	str	r3, [r1, #4]
 800289e:	e025      	b.n	80028ec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028a0:	4b70      	ldr	r3, [pc, #448]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a6f      	ldr	r2, [pc, #444]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028a6:	f043 0308 	orr.w	r3, r3, #8
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	4b6d      	ldr	r3, [pc, #436]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	496a      	ldr	r1, [pc, #424]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028be:	4b69      	ldr	r3, [pc, #420]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	021b      	lsls	r3, r3, #8
 80028cc:	4965      	ldr	r1, [pc, #404]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d109      	bne.n	80028ec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	4618      	mov	r0, r3
 80028de:	f000 fd01 	bl	80032e4 <RCC_SetFlashLatencyFromMSIRange>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e34d      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028ec:	f000 fc36 	bl	800315c <HAL_RCC_GetSysClockFreq>
 80028f0:	4602      	mov	r2, r0
 80028f2:	4b5c      	ldr	r3, [pc, #368]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	f003 030f 	and.w	r3, r3, #15
 80028fc:	495a      	ldr	r1, [pc, #360]	; (8002a68 <HAL_RCC_OscConfig+0x29c>)
 80028fe:	5ccb      	ldrb	r3, [r1, r3]
 8002900:	f003 031f 	and.w	r3, r3, #31
 8002904:	fa22 f303 	lsr.w	r3, r2, r3
 8002908:	4a58      	ldr	r2, [pc, #352]	; (8002a6c <HAL_RCC_OscConfig+0x2a0>)
 800290a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800290c:	4b58      	ldr	r3, [pc, #352]	; (8002a70 <HAL_RCC_OscConfig+0x2a4>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff f917 	bl	8001b44 <HAL_InitTick>
 8002916:	4603      	mov	r3, r0
 8002918:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d052      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002920:	7bfb      	ldrb	r3, [r7, #15]
 8002922:	e331      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d032      	beq.n	8002992 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800292c:	4b4d      	ldr	r3, [pc, #308]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a4c      	ldr	r2, [pc, #304]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002938:	f7ff f954 	bl	8001be4 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002940:	f7ff f950 	bl	8001be4 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e31a      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002952:	4b44      	ldr	r3, [pc, #272]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0f0      	beq.n	8002940 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800295e:	4b41      	ldr	r3, [pc, #260]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a40      	ldr	r2, [pc, #256]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002964:	f043 0308 	orr.w	r3, r3, #8
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	4b3e      	ldr	r3, [pc, #248]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	493b      	ldr	r1, [pc, #236]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002978:	4313      	orrs	r3, r2
 800297a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800297c:	4b39      	ldr	r3, [pc, #228]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	021b      	lsls	r3, r3, #8
 800298a:	4936      	ldr	r1, [pc, #216]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 800298c:	4313      	orrs	r3, r2
 800298e:	604b      	str	r3, [r1, #4]
 8002990:	e01a      	b.n	80029c8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002992:	4b34      	ldr	r3, [pc, #208]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a33      	ldr	r2, [pc, #204]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800299e:	f7ff f921 	bl	8001be4 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029a6:	f7ff f91d 	bl	8001be4 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e2e7      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029b8:	4b2a      	ldr	r3, [pc, #168]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d1f0      	bne.n	80029a6 <HAL_RCC_OscConfig+0x1da>
 80029c4:	e000      	b.n	80029c8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d074      	beq.n	8002abe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	2b08      	cmp	r3, #8
 80029d8:	d005      	beq.n	80029e6 <HAL_RCC_OscConfig+0x21a>
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	2b0c      	cmp	r3, #12
 80029de:	d10e      	bne.n	80029fe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d10b      	bne.n	80029fe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e6:	4b1f      	ldr	r3, [pc, #124]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d064      	beq.n	8002abc <HAL_RCC_OscConfig+0x2f0>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d160      	bne.n	8002abc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e2c4      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x24a>
 8002a08:	4b16      	ldr	r3, [pc, #88]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a15      	ldr	r2, [pc, #84]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	e01d      	b.n	8002a52 <HAL_RCC_OscConfig+0x286>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a1e:	d10c      	bne.n	8002a3a <HAL_RCC_OscConfig+0x26e>
 8002a20:	4b10      	ldr	r3, [pc, #64]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a0f      	ldr	r2, [pc, #60]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a2a:	6013      	str	r3, [r2, #0]
 8002a2c:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a0c      	ldr	r2, [pc, #48]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	e00b      	b.n	8002a52 <HAL_RCC_OscConfig+0x286>
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a09      	ldr	r2, [pc, #36]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a44:	6013      	str	r3, [r2, #0]
 8002a46:	4b07      	ldr	r3, [pc, #28]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a06      	ldr	r2, [pc, #24]	; (8002a64 <HAL_RCC_OscConfig+0x298>)
 8002a4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a50:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d01c      	beq.n	8002a94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5a:	f7ff f8c3 	bl	8001be4 <HAL_GetTick>
 8002a5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a60:	e011      	b.n	8002a86 <HAL_RCC_OscConfig+0x2ba>
 8002a62:	bf00      	nop
 8002a64:	40021000 	.word	0x40021000
 8002a68:	08007c08 	.word	0x08007c08
 8002a6c:	20000000 	.word	0x20000000
 8002a70:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a74:	f7ff f8b6 	bl	8001be4 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b64      	cmp	r3, #100	; 0x64
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e280      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a86:	4baf      	ldr	r3, [pc, #700]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d0f0      	beq.n	8002a74 <HAL_RCC_OscConfig+0x2a8>
 8002a92:	e014      	b.n	8002abe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a94:	f7ff f8a6 	bl	8001be4 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a9c:	f7ff f8a2 	bl	8001be4 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b64      	cmp	r3, #100	; 0x64
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e26c      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aae:	4ba5      	ldr	r3, [pc, #660]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x2d0>
 8002aba:	e000      	b.n	8002abe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002abc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d060      	beq.n	8002b8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d005      	beq.n	8002adc <HAL_RCC_OscConfig+0x310>
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	2b0c      	cmp	r3, #12
 8002ad4:	d119      	bne.n	8002b0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d116      	bne.n	8002b0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002adc:	4b99      	ldr	r3, [pc, #612]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d005      	beq.n	8002af4 <HAL_RCC_OscConfig+0x328>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e249      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af4:	4b93      	ldr	r3, [pc, #588]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	061b      	lsls	r3, r3, #24
 8002b02:	4990      	ldr	r1, [pc, #576]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b08:	e040      	b.n	8002b8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d023      	beq.n	8002b5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b12:	4b8c      	ldr	r3, [pc, #560]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a8b      	ldr	r2, [pc, #556]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1e:	f7ff f861 	bl	8001be4 <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b26:	f7ff f85d 	bl	8001be4 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e227      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b38:	4b82      	ldr	r3, [pc, #520]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0f0      	beq.n	8002b26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b44:	4b7f      	ldr	r3, [pc, #508]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	061b      	lsls	r3, r3, #24
 8002b52:	497c      	ldr	r1, [pc, #496]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	604b      	str	r3, [r1, #4]
 8002b58:	e018      	b.n	8002b8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b5a:	4b7a      	ldr	r3, [pc, #488]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a79      	ldr	r2, [pc, #484]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b66:	f7ff f83d 	bl	8001be4 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b6e:	f7ff f839 	bl	8001be4 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e203      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b80:	4b70      	ldr	r3, [pc, #448]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1f0      	bne.n	8002b6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0308 	and.w	r3, r3, #8
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d03c      	beq.n	8002c12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d01c      	beq.n	8002bda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ba0:	4b68      	ldr	r3, [pc, #416]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ba6:	4a67      	ldr	r2, [pc, #412]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb0:	f7ff f818 	bl	8001be4 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb8:	f7ff f814 	bl	8001be4 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e1de      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bca:	4b5e      	ldr	r3, [pc, #376]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002bcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d0ef      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x3ec>
 8002bd8:	e01b      	b.n	8002c12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bda:	4b5a      	ldr	r3, [pc, #360]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002bdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002be0:	4a58      	ldr	r2, [pc, #352]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002be2:	f023 0301 	bic.w	r3, r3, #1
 8002be6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bea:	f7fe fffb 	bl	8001be4 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bf2:	f7fe fff7 	bl	8001be4 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e1c1      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c04:	4b4f      	ldr	r3, [pc, #316]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1ef      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 80a6 	beq.w	8002d6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c20:	2300      	movs	r3, #0
 8002c22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c24:	4b47      	ldr	r3, [pc, #284]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10d      	bne.n	8002c4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c30:	4b44      	ldr	r3, [pc, #272]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c34:	4a43      	ldr	r2, [pc, #268]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c3a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c3c:	4b41      	ldr	r3, [pc, #260]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c4c:	4b3e      	ldr	r3, [pc, #248]	; (8002d48 <HAL_RCC_OscConfig+0x57c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d118      	bne.n	8002c8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c58:	4b3b      	ldr	r3, [pc, #236]	; (8002d48 <HAL_RCC_OscConfig+0x57c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a3a      	ldr	r2, [pc, #232]	; (8002d48 <HAL_RCC_OscConfig+0x57c>)
 8002c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c64:	f7fe ffbe 	bl	8001be4 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c6c:	f7fe ffba 	bl	8001be4 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e184      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c7e:	4b32      	ldr	r3, [pc, #200]	; (8002d48 <HAL_RCC_OscConfig+0x57c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0f0      	beq.n	8002c6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d108      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x4d8>
 8002c92:	4b2c      	ldr	r3, [pc, #176]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c98:	4a2a      	ldr	r2, [pc, #168]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002c9a:	f043 0301 	orr.w	r3, r3, #1
 8002c9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ca2:	e024      	b.n	8002cee <HAL_RCC_OscConfig+0x522>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2b05      	cmp	r3, #5
 8002caa:	d110      	bne.n	8002cce <HAL_RCC_OscConfig+0x502>
 8002cac:	4b25      	ldr	r3, [pc, #148]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb2:	4a24      	ldr	r2, [pc, #144]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002cb4:	f043 0304 	orr.w	r3, r3, #4
 8002cb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cbc:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc2:	4a20      	ldr	r2, [pc, #128]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002cc4:	f043 0301 	orr.w	r3, r3, #1
 8002cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ccc:	e00f      	b.n	8002cee <HAL_RCC_OscConfig+0x522>
 8002cce:	4b1d      	ldr	r3, [pc, #116]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd4:	4a1b      	ldr	r2, [pc, #108]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002cd6:	f023 0301 	bic.w	r3, r3, #1
 8002cda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cde:	4b19      	ldr	r3, [pc, #100]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce4:	4a17      	ldr	r2, [pc, #92]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002ce6:	f023 0304 	bic.w	r3, r3, #4
 8002cea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d016      	beq.n	8002d24 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf6:	f7fe ff75 	bl	8001be4 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfc:	e00a      	b.n	8002d14 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfe:	f7fe ff71 	bl	8001be4 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e139      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d14:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <HAL_RCC_OscConfig+0x578>)
 8002d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0ed      	beq.n	8002cfe <HAL_RCC_OscConfig+0x532>
 8002d22:	e01a      	b.n	8002d5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d24:	f7fe ff5e 	bl	8001be4 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d2a:	e00f      	b.n	8002d4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7fe ff5a 	bl	8001be4 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d906      	bls.n	8002d4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e122      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d4c:	4b90      	ldr	r3, [pc, #576]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1e8      	bne.n	8002d2c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d5a:	7ffb      	ldrb	r3, [r7, #31]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d105      	bne.n	8002d6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d60:	4b8b      	ldr	r3, [pc, #556]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d64:	4a8a      	ldr	r2, [pc, #552]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002d66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d6a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 8108 	beq.w	8002f86 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	f040 80d0 	bne.w	8002f20 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d80:	4b83      	ldr	r3, [pc, #524]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f003 0203 	and.w	r2, r3, #3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d130      	bne.n	8002df6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d127      	bne.n	8002df6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d11f      	bne.n	8002df6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dc0:	2a07      	cmp	r2, #7
 8002dc2:	bf14      	ite	ne
 8002dc4:	2201      	movne	r2, #1
 8002dc6:	2200      	moveq	r2, #0
 8002dc8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d113      	bne.n	8002df6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd8:	085b      	lsrs	r3, r3, #1
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d109      	bne.n	8002df6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	085b      	lsrs	r3, r3, #1
 8002dee:	3b01      	subs	r3, #1
 8002df0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d06e      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	2b0c      	cmp	r3, #12
 8002dfa:	d069      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002dfc:	4b64      	ldr	r3, [pc, #400]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d105      	bne.n	8002e14 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e08:	4b61      	ldr	r3, [pc, #388]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0b7      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e18:	4b5d      	ldr	r3, [pc, #372]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a5c      	ldr	r2, [pc, #368]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e22:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e24:	f7fe fede 	bl	8001be4 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2c:	f7fe feda 	bl	8001be4 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e0a4      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e3e:	4b54      	ldr	r3, [pc, #336]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e4a:	4b51      	ldr	r3, [pc, #324]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	4b51      	ldr	r3, [pc, #324]	; (8002f94 <HAL_RCC_OscConfig+0x7c8>)
 8002e50:	4013      	ands	r3, r2
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e5a:	3a01      	subs	r2, #1
 8002e5c:	0112      	lsls	r2, r2, #4
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e64:	0212      	lsls	r2, r2, #8
 8002e66:	4311      	orrs	r1, r2
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e6c:	0852      	lsrs	r2, r2, #1
 8002e6e:	3a01      	subs	r2, #1
 8002e70:	0552      	lsls	r2, r2, #21
 8002e72:	4311      	orrs	r1, r2
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e78:	0852      	lsrs	r2, r2, #1
 8002e7a:	3a01      	subs	r2, #1
 8002e7c:	0652      	lsls	r2, r2, #25
 8002e7e:	4311      	orrs	r1, r2
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e84:	0912      	lsrs	r2, r2, #4
 8002e86:	0452      	lsls	r2, r2, #17
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	4941      	ldr	r1, [pc, #260]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e90:	4b3f      	ldr	r3, [pc, #252]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a3e      	ldr	r2, [pc, #248]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e9c:	4b3c      	ldr	r3, [pc, #240]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	4a3b      	ldr	r2, [pc, #236]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002ea2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ea6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ea8:	f7fe fe9c 	bl	8001be4 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb0:	f7fe fe98 	bl	8001be4 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e062      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ec2:	4b33      	ldr	r3, [pc, #204]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ece:	e05a      	b.n	8002f86 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e059      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed4:	4b2e      	ldr	r3, [pc, #184]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d152      	bne.n	8002f86 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ee0:	4b2b      	ldr	r3, [pc, #172]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a2a      	ldr	r2, [pc, #168]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eec:	4b28      	ldr	r3, [pc, #160]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a27      	ldr	r2, [pc, #156]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002ef2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ef6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ef8:	f7fe fe74 	bl	8001be4 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fe fe70 	bl	8001be4 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e03a      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f12:	4b1f      	ldr	r3, [pc, #124]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x734>
 8002f1e:	e032      	b.n	8002f86 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2b0c      	cmp	r3, #12
 8002f24:	d02d      	beq.n	8002f82 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a19      	ldr	r2, [pc, #100]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f30:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002f32:	4b17      	ldr	r3, [pc, #92]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d105      	bne.n	8002f4a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002f3e:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	4a13      	ldr	r2, [pc, #76]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f44:	f023 0303 	bic.w	r3, r3, #3
 8002f48:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f4a:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	4a10      	ldr	r2, [pc, #64]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f50:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f58:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fe43 	bl	8001be4 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f62:	f7fe fe3f 	bl	8001be4 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e009      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f74:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <HAL_RCC_OscConfig+0x7c4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f0      	bne.n	8002f62 <HAL_RCC_OscConfig+0x796>
 8002f80:	e001      	b.n	8002f86 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3720      	adds	r7, #32
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40021000 	.word	0x40021000
 8002f94:	f99d808c 	.word	0xf99d808c

08002f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d101      	bne.n	8002fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0c8      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fac:	4b66      	ldr	r3, [pc, #408]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d910      	bls.n	8002fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fba:	4b63      	ldr	r3, [pc, #396]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f023 0207 	bic.w	r2, r3, #7
 8002fc2:	4961      	ldr	r1, [pc, #388]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fca:	4b5f      	ldr	r3, [pc, #380]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d001      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e0b0      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d04c      	beq.n	8003082 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d107      	bne.n	8003000 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff0:	4b56      	ldr	r3, [pc, #344]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d121      	bne.n	8003040 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e09e      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2b02      	cmp	r3, #2
 8003006:	d107      	bne.n	8003018 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003008:	4b50      	ldr	r3, [pc, #320]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d115      	bne.n	8003040 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e092      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d107      	bne.n	8003030 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003020:	4b4a      	ldr	r3, [pc, #296]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d109      	bne.n	8003040 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e086      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003030:	4b46      	ldr	r3, [pc, #280]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e07e      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003040:	4b42      	ldr	r3, [pc, #264]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f023 0203 	bic.w	r2, r3, #3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	493f      	ldr	r1, [pc, #252]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003052:	f7fe fdc7 	bl	8001be4 <HAL_GetTick>
 8003056:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003058:	e00a      	b.n	8003070 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800305a:	f7fe fdc3 	bl	8001be4 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	f241 3288 	movw	r2, #5000	; 0x1388
 8003068:	4293      	cmp	r3, r2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e066      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003070:	4b36      	ldr	r3, [pc, #216]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 020c 	and.w	r2, r3, #12
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	429a      	cmp	r2, r3
 8003080:	d1eb      	bne.n	800305a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d008      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800308e:	4b2f      	ldr	r3, [pc, #188]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	492c      	ldr	r1, [pc, #176]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 800309c:	4313      	orrs	r3, r2
 800309e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030a0:	4b29      	ldr	r3, [pc, #164]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d210      	bcs.n	80030d0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ae:	4b26      	ldr	r3, [pc, #152]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f023 0207 	bic.w	r2, r3, #7
 80030b6:	4924      	ldr	r1, [pc, #144]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030be:	4b22      	ldr	r3, [pc, #136]	; (8003148 <HAL_RCC_ClockConfig+0x1b0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e036      	b.n	800313e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d008      	beq.n	80030ee <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030dc:	4b1b      	ldr	r3, [pc, #108]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4918      	ldr	r1, [pc, #96]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d009      	beq.n	800310e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030fa:	4b14      	ldr	r3, [pc, #80]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	4910      	ldr	r1, [pc, #64]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 800310a:	4313      	orrs	r3, r2
 800310c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800310e:	f000 f825 	bl	800315c <HAL_RCC_GetSysClockFreq>
 8003112:	4602      	mov	r2, r0
 8003114:	4b0d      	ldr	r3, [pc, #52]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	091b      	lsrs	r3, r3, #4
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	490c      	ldr	r1, [pc, #48]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003120:	5ccb      	ldrb	r3, [r1, r3]
 8003122:	f003 031f 	and.w	r3, r3, #31
 8003126:	fa22 f303 	lsr.w	r3, r2, r3
 800312a:	4a0a      	ldr	r2, [pc, #40]	; (8003154 <HAL_RCC_ClockConfig+0x1bc>)
 800312c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800312e:	4b0a      	ldr	r3, [pc, #40]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f7fe fd06 	bl	8001b44 <HAL_InitTick>
 8003138:	4603      	mov	r3, r0
 800313a:	72fb      	strb	r3, [r7, #11]

  return status;
 800313c:	7afb      	ldrb	r3, [r7, #11]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40022000 	.word	0x40022000
 800314c:	40021000 	.word	0x40021000
 8003150:	08007c08 	.word	0x08007c08
 8003154:	20000000 	.word	0x20000000
 8003158:	20000004 	.word	0x20000004

0800315c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800315c:	b480      	push	{r7}
 800315e:	b089      	sub	sp, #36	; 0x24
 8003160:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800316a:	4b3e      	ldr	r3, [pc, #248]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003174:	4b3b      	ldr	r3, [pc, #236]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x34>
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	2b0c      	cmp	r3, #12
 8003188:	d121      	bne.n	80031ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d11e      	bne.n	80031ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003190:	4b34      	ldr	r3, [pc, #208]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d107      	bne.n	80031ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800319c:	4b31      	ldr	r3, [pc, #196]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 800319e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031a2:	0a1b      	lsrs	r3, r3, #8
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	e005      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80031ac:	4b2d      	ldr	r3, [pc, #180]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	091b      	lsrs	r3, r3, #4
 80031b2:	f003 030f 	and.w	r3, r3, #15
 80031b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031b8:	4a2b      	ldr	r2, [pc, #172]	; (8003268 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10d      	bne.n	80031e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031cc:	e00a      	b.n	80031e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b04      	cmp	r3, #4
 80031d2:	d102      	bne.n	80031da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031d4:	4b25      	ldr	r3, [pc, #148]	; (800326c <HAL_RCC_GetSysClockFreq+0x110>)
 80031d6:	61bb      	str	r3, [r7, #24]
 80031d8:	e004      	b.n	80031e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d101      	bne.n	80031e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031e0:	4b23      	ldr	r3, [pc, #140]	; (8003270 <HAL_RCC_GetSysClockFreq+0x114>)
 80031e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	2b0c      	cmp	r3, #12
 80031e8:	d134      	bne.n	8003254 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031ea:	4b1e      	ldr	r3, [pc, #120]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_GetSysClockFreq+0xa6>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d003      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0xac>
 8003200:	e005      	b.n	800320e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003202:	4b1a      	ldr	r3, [pc, #104]	; (800326c <HAL_RCC_GetSysClockFreq+0x110>)
 8003204:	617b      	str	r3, [r7, #20]
      break;
 8003206:	e005      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003208:	4b19      	ldr	r3, [pc, #100]	; (8003270 <HAL_RCC_GetSysClockFreq+0x114>)
 800320a:	617b      	str	r3, [r7, #20]
      break;
 800320c:	e002      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	617b      	str	r3, [r7, #20]
      break;
 8003212:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003214:	4b13      	ldr	r3, [pc, #76]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	091b      	lsrs	r3, r3, #4
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	3301      	adds	r3, #1
 8003220:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003222:	4b10      	ldr	r3, [pc, #64]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	0a1b      	lsrs	r3, r3, #8
 8003228:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	fb02 f203 	mul.w	r2, r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800323a:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <HAL_RCC_GetSysClockFreq+0x108>)
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	0e5b      	lsrs	r3, r3, #25
 8003240:	f003 0303 	and.w	r3, r3, #3
 8003244:	3301      	adds	r3, #1
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003252:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003254:	69bb      	ldr	r3, [r7, #24]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3724      	adds	r7, #36	; 0x24
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	40021000 	.word	0x40021000
 8003268:	08007c20 	.word	0x08007c20
 800326c:	00f42400 	.word	0x00f42400
 8003270:	007a1200 	.word	0x007a1200

08003274 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003278:	4b03      	ldr	r3, [pc, #12]	; (8003288 <HAL_RCC_GetHCLKFreq+0x14>)
 800327a:	681b      	ldr	r3, [r3, #0]
}
 800327c:	4618      	mov	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	20000000 	.word	0x20000000

0800328c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003290:	f7ff fff0 	bl	8003274 <HAL_RCC_GetHCLKFreq>
 8003294:	4602      	mov	r2, r0
 8003296:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	0a1b      	lsrs	r3, r3, #8
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	4904      	ldr	r1, [pc, #16]	; (80032b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032a2:	5ccb      	ldrb	r3, [r1, r3]
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40021000 	.word	0x40021000
 80032b4:	08007c18 	.word	0x08007c18

080032b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032bc:	f7ff ffda 	bl	8003274 <HAL_RCC_GetHCLKFreq>
 80032c0:	4602      	mov	r2, r0
 80032c2:	4b06      	ldr	r3, [pc, #24]	; (80032dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	0adb      	lsrs	r3, r3, #11
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	4904      	ldr	r1, [pc, #16]	; (80032e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032ce:	5ccb      	ldrb	r3, [r1, r3]
 80032d0:	f003 031f 	and.w	r3, r3, #31
 80032d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032d8:	4618      	mov	r0, r3
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40021000 	.word	0x40021000
 80032e0:	08007c18 	.word	0x08007c18

080032e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032ec:	2300      	movs	r3, #0
 80032ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032f0:	4b2a      	ldr	r3, [pc, #168]	; (800339c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032fc:	f7ff fa02 	bl	8002704 <HAL_PWREx_GetVoltageRange>
 8003300:	6178      	str	r0, [r7, #20]
 8003302:	e014      	b.n	800332e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003304:	4b25      	ldr	r3, [pc, #148]	; (800339c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003308:	4a24      	ldr	r2, [pc, #144]	; (800339c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800330a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800330e:	6593      	str	r3, [r2, #88]	; 0x58
 8003310:	4b22      	ldr	r3, [pc, #136]	; (800339c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800331c:	f7ff f9f2 	bl	8002704 <HAL_PWREx_GetVoltageRange>
 8003320:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003322:	4b1e      	ldr	r3, [pc, #120]	; (800339c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003326:	4a1d      	ldr	r2, [pc, #116]	; (800339c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800332c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003334:	d10b      	bne.n	800334e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b80      	cmp	r3, #128	; 0x80
 800333a:	d919      	bls.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2ba0      	cmp	r3, #160	; 0xa0
 8003340:	d902      	bls.n	8003348 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003342:	2302      	movs	r3, #2
 8003344:	613b      	str	r3, [r7, #16]
 8003346:	e013      	b.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003348:	2301      	movs	r3, #1
 800334a:	613b      	str	r3, [r7, #16]
 800334c:	e010      	b.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2b80      	cmp	r3, #128	; 0x80
 8003352:	d902      	bls.n	800335a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003354:	2303      	movs	r3, #3
 8003356:	613b      	str	r3, [r7, #16]
 8003358:	e00a      	b.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b80      	cmp	r3, #128	; 0x80
 800335e:	d102      	bne.n	8003366 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003360:	2302      	movs	r3, #2
 8003362:	613b      	str	r3, [r7, #16]
 8003364:	e004      	b.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b70      	cmp	r3, #112	; 0x70
 800336a:	d101      	bne.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800336c:	2301      	movs	r3, #1
 800336e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003370:	4b0b      	ldr	r3, [pc, #44]	; (80033a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f023 0207 	bic.w	r2, r3, #7
 8003378:	4909      	ldr	r1, [pc, #36]	; (80033a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	4313      	orrs	r3, r2
 800337e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003380:	4b07      	ldr	r3, [pc, #28]	; (80033a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	429a      	cmp	r2, r3
 800338c:	d001      	beq.n	8003392 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3718      	adds	r7, #24
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40021000 	.word	0x40021000
 80033a0:	40022000 	.word	0x40022000

080033a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033ac:	2300      	movs	r3, #0
 80033ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033b0:	2300      	movs	r3, #0
 80033b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d041      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033c8:	d02a      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033ca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033ce:	d824      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033d4:	d008      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033da:	d81e      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033e4:	d010      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033e6:	e018      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033e8:	4b86      	ldr	r3, [pc, #536]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4a85      	ldr	r2, [pc, #532]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033f4:	e015      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3304      	adds	r3, #4
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fabb 	bl	8003978 <RCCEx_PLLSAI1_Config>
 8003402:	4603      	mov	r3, r0
 8003404:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003406:	e00c      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3320      	adds	r3, #32
 800340c:	2100      	movs	r1, #0
 800340e:	4618      	mov	r0, r3
 8003410:	f000 fba6 	bl	8003b60 <RCCEx_PLLSAI2_Config>
 8003414:	4603      	mov	r3, r0
 8003416:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003418:	e003      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	74fb      	strb	r3, [r7, #19]
      break;
 800341e:	e000      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003420:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003422:	7cfb      	ldrb	r3, [r7, #19]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003428:	4b76      	ldr	r3, [pc, #472]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003436:	4973      	ldr	r1, [pc, #460]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003438:	4313      	orrs	r3, r2
 800343a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800343e:	e001      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003440:	7cfb      	ldrb	r3, [r7, #19]
 8003442:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d041      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003454:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003458:	d02a      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800345a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800345e:	d824      	bhi.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003460:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003464:	d008      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003466:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800346a:	d81e      	bhi.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003474:	d010      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003476:	e018      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003478:	4b62      	ldr	r3, [pc, #392]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	4a61      	ldr	r2, [pc, #388]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800347e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003482:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003484:	e015      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	3304      	adds	r3, #4
 800348a:	2100      	movs	r1, #0
 800348c:	4618      	mov	r0, r3
 800348e:	f000 fa73 	bl	8003978 <RCCEx_PLLSAI1_Config>
 8003492:	4603      	mov	r3, r0
 8003494:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003496:	e00c      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3320      	adds	r3, #32
 800349c:	2100      	movs	r1, #0
 800349e:	4618      	mov	r0, r3
 80034a0:	f000 fb5e 	bl	8003b60 <RCCEx_PLLSAI2_Config>
 80034a4:	4603      	mov	r3, r0
 80034a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034a8:	e003      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	74fb      	strb	r3, [r7, #19]
      break;
 80034ae:	e000      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80034b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034b2:	7cfb      	ldrb	r3, [r7, #19]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d10b      	bne.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034b8:	4b52      	ldr	r3, [pc, #328]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034be:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034c6:	494f      	ldr	r1, [pc, #316]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034ce:	e001      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d0:	7cfb      	ldrb	r3, [r7, #19]
 80034d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 80a0 	beq.w	8003622 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034e2:	2300      	movs	r3, #0
 80034e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034e6:	4b47      	ldr	r3, [pc, #284]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80034f6:	2300      	movs	r3, #0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00d      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034fc:	4b41      	ldr	r3, [pc, #260]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003500:	4a40      	ldr	r2, [pc, #256]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003506:	6593      	str	r3, [r2, #88]	; 0x58
 8003508:	4b3e      	ldr	r3, [pc, #248]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003514:	2301      	movs	r3, #1
 8003516:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003518:	4b3b      	ldr	r3, [pc, #236]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a3a      	ldr	r2, [pc, #232]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800351e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003522:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003524:	f7fe fb5e 	bl	8001be4 <HAL_GetTick>
 8003528:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800352a:	e009      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800352c:	f7fe fb5a 	bl	8001be4 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d902      	bls.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	74fb      	strb	r3, [r7, #19]
        break;
 800353e:	e005      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003540:	4b31      	ldr	r3, [pc, #196]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0ef      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800354c:	7cfb      	ldrb	r3, [r7, #19]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d15c      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003552:	4b2c      	ldr	r3, [pc, #176]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003558:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800355c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d01f      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	429a      	cmp	r2, r3
 800356e:	d019      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003570:	4b24      	ldr	r3, [pc, #144]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800357a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800357c:	4b21      	ldr	r3, [pc, #132]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003582:	4a20      	ldr	r2, [pc, #128]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003588:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800358c:	4b1d      	ldr	r3, [pc, #116]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003592:	4a1c      	ldr	r2, [pc, #112]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003594:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800359c:	4a19      	ldr	r2, [pc, #100]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d016      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ae:	f7fe fb19 	bl	8001be4 <HAL_GetTick>
 80035b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b4:	e00b      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b6:	f7fe fb15 	bl	8001be4 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d902      	bls.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	74fb      	strb	r3, [r7, #19]
            break;
 80035cc:	e006      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ce:	4b0d      	ldr	r3, [pc, #52]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0ec      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035dc:	7cfb      	ldrb	r3, [r7, #19]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10c      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035e2:	4b08      	ldr	r3, [pc, #32]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035f2:	4904      	ldr	r1, [pc, #16]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80035fa:	e009      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035fc:	7cfb      	ldrb	r3, [r7, #19]
 80035fe:	74bb      	strb	r3, [r7, #18]
 8003600:	e006      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003602:	bf00      	nop
 8003604:	40021000 	.word	0x40021000
 8003608:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360c:	7cfb      	ldrb	r3, [r7, #19]
 800360e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003610:	7c7b      	ldrb	r3, [r7, #17]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d105      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003616:	4b9e      	ldr	r3, [pc, #632]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800361a:	4a9d      	ldr	r2, [pc, #628]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003620:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d00a      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800362e:	4b98      	ldr	r3, [pc, #608]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003630:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003634:	f023 0203 	bic.w	r2, r3, #3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363c:	4994      	ldr	r1, [pc, #592]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363e:	4313      	orrs	r3, r2
 8003640:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00a      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003650:	4b8f      	ldr	r3, [pc, #572]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003656:	f023 020c 	bic.w	r2, r3, #12
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800365e:	498c      	ldr	r1, [pc, #560]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003660:	4313      	orrs	r3, r2
 8003662:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0304 	and.w	r3, r3, #4
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00a      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003672:	4b87      	ldr	r3, [pc, #540]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003678:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	4983      	ldr	r1, [pc, #524]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003682:	4313      	orrs	r3, r2
 8003684:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00a      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003694:	4b7e      	ldr	r3, [pc, #504]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a2:	497b      	ldr	r1, [pc, #492]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036b6:	4b76      	ldr	r3, [pc, #472]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036c4:	4972      	ldr	r1, [pc, #456]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0320 	and.w	r3, r3, #32
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036d8:	4b6d      	ldr	r3, [pc, #436]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036e6:	496a      	ldr	r1, [pc, #424]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00a      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036fa:	4b65      	ldr	r3, [pc, #404]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003700:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003708:	4961      	ldr	r1, [pc, #388]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370a:	4313      	orrs	r3, r2
 800370c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00a      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800371c:	4b5c      	ldr	r3, [pc, #368]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003722:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800372a:	4959      	ldr	r1, [pc, #356]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00a      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800373e:	4b54      	ldr	r3, [pc, #336]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003744:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800374c:	4950      	ldr	r1, [pc, #320]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374e:	4313      	orrs	r3, r2
 8003750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00a      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003760:	4b4b      	ldr	r3, [pc, #300]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003766:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800376e:	4948      	ldr	r1, [pc, #288]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003770:	4313      	orrs	r3, r2
 8003772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00a      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003782:	4b43      	ldr	r3, [pc, #268]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003788:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003790:	493f      	ldr	r1, [pc, #252]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003792:	4313      	orrs	r3, r2
 8003794:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d028      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037a4:	4b3a      	ldr	r3, [pc, #232]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037b2:	4937      	ldr	r1, [pc, #220]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037c2:	d106      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037c4:	4b32      	ldr	r3, [pc, #200]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	4a31      	ldr	r2, [pc, #196]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037ce:	60d3      	str	r3, [r2, #12]
 80037d0:	e011      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037da:	d10c      	bne.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	2101      	movs	r1, #1
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f8c8 	bl	8003978 <RCCEx_PLLSAI1_Config>
 80037e8:	4603      	mov	r3, r0
 80037ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037ec:	7cfb      	ldrb	r3, [r7, #19]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037f2:	7cfb      	ldrb	r3, [r7, #19]
 80037f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d028      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003802:	4b23      	ldr	r3, [pc, #140]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003808:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003810:	491f      	ldr	r1, [pc, #124]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003820:	d106      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003822:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	4a1a      	ldr	r2, [pc, #104]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003828:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800382c:	60d3      	str	r3, [r2, #12]
 800382e:	e011      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003834:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003838:	d10c      	bne.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3304      	adds	r3, #4
 800383e:	2101      	movs	r1, #1
 8003840:	4618      	mov	r0, r3
 8003842:	f000 f899 	bl	8003978 <RCCEx_PLLSAI1_Config>
 8003846:	4603      	mov	r3, r0
 8003848:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800384a:	7cfb      	ldrb	r3, [r7, #19]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003850:	7cfb      	ldrb	r3, [r7, #19]
 8003852:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d02b      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003860:	4b0b      	ldr	r3, [pc, #44]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003866:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800386e:	4908      	ldr	r1, [pc, #32]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800387a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800387e:	d109      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003880:	4b03      	ldr	r3, [pc, #12]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4a02      	ldr	r2, [pc, #8]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003886:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800388a:	60d3      	str	r3, [r2, #12]
 800388c:	e014      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800388e:	bf00      	nop
 8003890:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003898:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800389c:	d10c      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	3304      	adds	r3, #4
 80038a2:	2101      	movs	r1, #1
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 f867 	bl	8003978 <RCCEx_PLLSAI1_Config>
 80038aa:	4603      	mov	r3, r0
 80038ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038ae:	7cfb      	ldrb	r3, [r7, #19]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038b4:	7cfb      	ldrb	r3, [r7, #19]
 80038b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d02f      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038c4:	4b2b      	ldr	r3, [pc, #172]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038d2:	4928      	ldr	r1, [pc, #160]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038e2:	d10d      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3304      	adds	r3, #4
 80038e8:	2102      	movs	r1, #2
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 f844 	bl	8003978 <RCCEx_PLLSAI1_Config>
 80038f0:	4603      	mov	r3, r0
 80038f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038f4:	7cfb      	ldrb	r3, [r7, #19]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d014      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038fa:	7cfb      	ldrb	r3, [r7, #19]
 80038fc:	74bb      	strb	r3, [r7, #18]
 80038fe:	e011      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003904:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003908:	d10c      	bne.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3320      	adds	r3, #32
 800390e:	2102      	movs	r1, #2
 8003910:	4618      	mov	r0, r3
 8003912:	f000 f925 	bl	8003b60 <RCCEx_PLLSAI2_Config>
 8003916:	4603      	mov	r3, r0
 8003918:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800391a:	7cfb      	ldrb	r3, [r7, #19]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00a      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003930:	4b10      	ldr	r3, [pc, #64]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003936:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800393e:	490d      	ldr	r1, [pc, #52]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00b      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003952:	4b08      	ldr	r3, [pc, #32]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003958:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003962:	4904      	ldr	r1, [pc, #16]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003964:	4313      	orrs	r3, r2
 8003966:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800396a:	7cbb      	ldrb	r3, [r7, #18]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40021000 	.word	0x40021000

08003978 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003982:	2300      	movs	r3, #0
 8003984:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003986:	4b75      	ldr	r3, [pc, #468]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	f003 0303 	and.w	r3, r3, #3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d018      	beq.n	80039c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003992:	4b72      	ldr	r3, [pc, #456]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f003 0203 	and.w	r2, r3, #3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d10d      	bne.n	80039be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
       ||
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d009      	beq.n	80039be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039aa:	4b6c      	ldr	r3, [pc, #432]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	091b      	lsrs	r3, r3, #4
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
       ||
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d047      	beq.n	8003a4e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	73fb      	strb	r3, [r7, #15]
 80039c2:	e044      	b.n	8003a4e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d018      	beq.n	80039fe <RCCEx_PLLSAI1_Config+0x86>
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d825      	bhi.n	8003a1c <RCCEx_PLLSAI1_Config+0xa4>
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d002      	beq.n	80039da <RCCEx_PLLSAI1_Config+0x62>
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d009      	beq.n	80039ec <RCCEx_PLLSAI1_Config+0x74>
 80039d8:	e020      	b.n	8003a1c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039da:	4b60      	ldr	r3, [pc, #384]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d11d      	bne.n	8003a22 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ea:	e01a      	b.n	8003a22 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039ec:	4b5b      	ldr	r3, [pc, #364]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d116      	bne.n	8003a26 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039fc:	e013      	b.n	8003a26 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039fe:	4b57      	ldr	r3, [pc, #348]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10f      	bne.n	8003a2a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a0a:	4b54      	ldr	r3, [pc, #336]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d109      	bne.n	8003a2a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a1a:	e006      	b.n	8003a2a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a20:	e004      	b.n	8003a2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a22:	bf00      	nop
 8003a24:	e002      	b.n	8003a2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a26:	bf00      	nop
 8003a28:	e000      	b.n	8003a2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d10d      	bne.n	8003a4e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a32:	4b4a      	ldr	r3, [pc, #296]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6819      	ldr	r1, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	430b      	orrs	r3, r1
 8003a48:	4944      	ldr	r1, [pc, #272]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d17d      	bne.n	8003b50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a54:	4b41      	ldr	r3, [pc, #260]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a40      	ldr	r2, [pc, #256]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a5a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a60:	f7fe f8c0 	bl	8001be4 <HAL_GetTick>
 8003a64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a66:	e009      	b.n	8003a7c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a68:	f7fe f8bc 	bl	8001be4 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d902      	bls.n	8003a7c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	73fb      	strb	r3, [r7, #15]
        break;
 8003a7a:	e005      	b.n	8003a88 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a7c:	4b37      	ldr	r3, [pc, #220]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1ef      	bne.n	8003a68 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a88:	7bfb      	ldrb	r3, [r7, #15]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d160      	bne.n	8003b50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d111      	bne.n	8003ab8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a94:	4b31      	ldr	r3, [pc, #196]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6892      	ldr	r2, [r2, #8]
 8003aa4:	0211      	lsls	r1, r2, #8
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	68d2      	ldr	r2, [r2, #12]
 8003aaa:	0912      	lsrs	r2, r2, #4
 8003aac:	0452      	lsls	r2, r2, #17
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	492a      	ldr	r1, [pc, #168]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	610b      	str	r3, [r1, #16]
 8003ab6:	e027      	b.n	8003b08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d112      	bne.n	8003ae4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003abe:	4b27      	ldr	r3, [pc, #156]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ac6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6892      	ldr	r2, [r2, #8]
 8003ace:	0211      	lsls	r1, r2, #8
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6912      	ldr	r2, [r2, #16]
 8003ad4:	0852      	lsrs	r2, r2, #1
 8003ad6:	3a01      	subs	r2, #1
 8003ad8:	0552      	lsls	r2, r2, #21
 8003ada:	430a      	orrs	r2, r1
 8003adc:	491f      	ldr	r1, [pc, #124]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	610b      	str	r3, [r1, #16]
 8003ae2:	e011      	b.n	8003b08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ae4:	4b1d      	ldr	r3, [pc, #116]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003aec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6892      	ldr	r2, [r2, #8]
 8003af4:	0211      	lsls	r1, r2, #8
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6952      	ldr	r2, [r2, #20]
 8003afa:	0852      	lsrs	r2, r2, #1
 8003afc:	3a01      	subs	r2, #1
 8003afe:	0652      	lsls	r2, r2, #25
 8003b00:	430a      	orrs	r2, r1
 8003b02:	4916      	ldr	r1, [pc, #88]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b08:	4b14      	ldr	r3, [pc, #80]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a13      	ldr	r2, [pc, #76]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b14:	f7fe f866 	bl	8001be4 <HAL_GetTick>
 8003b18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b1a:	e009      	b.n	8003b30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b1c:	f7fe f862 	bl	8001be4 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d902      	bls.n	8003b30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	73fb      	strb	r3, [r7, #15]
          break;
 8003b2e:	e005      	b.n	8003b3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b30:	4b0a      	ldr	r3, [pc, #40]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0ef      	beq.n	8003b1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d106      	bne.n	8003b50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b42:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b44:	691a      	ldr	r2, [r3, #16]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	4904      	ldr	r1, [pc, #16]	; (8003b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40021000 	.word	0x40021000

08003b60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b6e:	4b6a      	ldr	r3, [pc, #424]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	f003 0303 	and.w	r3, r3, #3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d018      	beq.n	8003bac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b7a:	4b67      	ldr	r3, [pc, #412]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	f003 0203 	and.w	r2, r3, #3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d10d      	bne.n	8003ba6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d009      	beq.n	8003ba6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b92:	4b61      	ldr	r3, [pc, #388]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	091b      	lsrs	r3, r3, #4
 8003b98:	f003 0307 	and.w	r3, r3, #7
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
       ||
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d047      	beq.n	8003c36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	73fb      	strb	r3, [r7, #15]
 8003baa:	e044      	b.n	8003c36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d018      	beq.n	8003be6 <RCCEx_PLLSAI2_Config+0x86>
 8003bb4:	2b03      	cmp	r3, #3
 8003bb6:	d825      	bhi.n	8003c04 <RCCEx_PLLSAI2_Config+0xa4>
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d002      	beq.n	8003bc2 <RCCEx_PLLSAI2_Config+0x62>
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d009      	beq.n	8003bd4 <RCCEx_PLLSAI2_Config+0x74>
 8003bc0:	e020      	b.n	8003c04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bc2:	4b55      	ldr	r3, [pc, #340]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d11d      	bne.n	8003c0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd2:	e01a      	b.n	8003c0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bd4:	4b50      	ldr	r3, [pc, #320]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d116      	bne.n	8003c0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be4:	e013      	b.n	8003c0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003be6:	4b4c      	ldr	r3, [pc, #304]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10f      	bne.n	8003c12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bf2:	4b49      	ldr	r3, [pc, #292]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d109      	bne.n	8003c12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c02:	e006      	b.n	8003c12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	73fb      	strb	r3, [r7, #15]
      break;
 8003c08:	e004      	b.n	8003c14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c0a:	bf00      	nop
 8003c0c:	e002      	b.n	8003c14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c0e:	bf00      	nop
 8003c10:	e000      	b.n	8003c14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c12:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10d      	bne.n	8003c36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c1a:	4b3f      	ldr	r3, [pc, #252]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6819      	ldr	r1, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	011b      	lsls	r3, r3, #4
 8003c2e:	430b      	orrs	r3, r1
 8003c30:	4939      	ldr	r1, [pc, #228]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d167      	bne.n	8003d0c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c3c:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a35      	ldr	r2, [pc, #212]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c48:	f7fd ffcc 	bl	8001be4 <HAL_GetTick>
 8003c4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c4e:	e009      	b.n	8003c64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c50:	f7fd ffc8 	bl	8001be4 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d902      	bls.n	8003c64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	73fb      	strb	r3, [r7, #15]
        break;
 8003c62:	e005      	b.n	8003c70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c64:	4b2c      	ldr	r3, [pc, #176]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1ef      	bne.n	8003c50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d14a      	bne.n	8003d0c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d111      	bne.n	8003ca0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c7c:	4b26      	ldr	r3, [pc, #152]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6892      	ldr	r2, [r2, #8]
 8003c8c:	0211      	lsls	r1, r2, #8
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	68d2      	ldr	r2, [r2, #12]
 8003c92:	0912      	lsrs	r2, r2, #4
 8003c94:	0452      	lsls	r2, r2, #17
 8003c96:	430a      	orrs	r2, r1
 8003c98:	491f      	ldr	r1, [pc, #124]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	614b      	str	r3, [r1, #20]
 8003c9e:	e011      	b.n	8003cc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ca0:	4b1d      	ldr	r3, [pc, #116]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ca8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	6892      	ldr	r2, [r2, #8]
 8003cb0:	0211      	lsls	r1, r2, #8
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6912      	ldr	r2, [r2, #16]
 8003cb6:	0852      	lsrs	r2, r2, #1
 8003cb8:	3a01      	subs	r2, #1
 8003cba:	0652      	lsls	r2, r2, #25
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	4916      	ldr	r1, [pc, #88]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cc4:	4b14      	ldr	r3, [pc, #80]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a13      	ldr	r2, [pc, #76]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd0:	f7fd ff88 	bl	8001be4 <HAL_GetTick>
 8003cd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cd6:	e009      	b.n	8003cec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cd8:	f7fd ff84 	bl	8001be4 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d902      	bls.n	8003cec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	73fb      	strb	r3, [r7, #15]
          break;
 8003cea:	e005      	b.n	8003cf8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cec:	4b0a      	ldr	r3, [pc, #40]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0ef      	beq.n	8003cd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d106      	bne.n	8003d0c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cfe:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d00:	695a      	ldr	r2, [r3, #20]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	4904      	ldr	r1, [pc, #16]	; (8003d18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000

08003d1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e049      	b.n	8003dc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7fd fc76 	bl	8001634 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3304      	adds	r3, #4
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4610      	mov	r0, r2
 8003d5c:	f000 f8fc 	bl	8003f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b084      	sub	sp, #16
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
 8003dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <HAL_TIM_ConfigClockSource+0x18>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e0b5      	b.n	8003f4e <HAL_TIM_ConfigClockSource+0x184>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2202      	movs	r2, #2
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e00:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e04:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e0c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e1e:	d03e      	beq.n	8003e9e <HAL_TIM_ConfigClockSource+0xd4>
 8003e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e24:	f200 8087 	bhi.w	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e2c:	f000 8085 	beq.w	8003f3a <HAL_TIM_ConfigClockSource+0x170>
 8003e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e34:	d87f      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e36:	2b70      	cmp	r3, #112	; 0x70
 8003e38:	d01a      	beq.n	8003e70 <HAL_TIM_ConfigClockSource+0xa6>
 8003e3a:	2b70      	cmp	r3, #112	; 0x70
 8003e3c:	d87b      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e3e:	2b60      	cmp	r3, #96	; 0x60
 8003e40:	d050      	beq.n	8003ee4 <HAL_TIM_ConfigClockSource+0x11a>
 8003e42:	2b60      	cmp	r3, #96	; 0x60
 8003e44:	d877      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e46:	2b50      	cmp	r3, #80	; 0x50
 8003e48:	d03c      	beq.n	8003ec4 <HAL_TIM_ConfigClockSource+0xfa>
 8003e4a:	2b50      	cmp	r3, #80	; 0x50
 8003e4c:	d873      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e4e:	2b40      	cmp	r3, #64	; 0x40
 8003e50:	d058      	beq.n	8003f04 <HAL_TIM_ConfigClockSource+0x13a>
 8003e52:	2b40      	cmp	r3, #64	; 0x40
 8003e54:	d86f      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e56:	2b30      	cmp	r3, #48	; 0x30
 8003e58:	d064      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x15a>
 8003e5a:	2b30      	cmp	r3, #48	; 0x30
 8003e5c:	d86b      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e5e:	2b20      	cmp	r3, #32
 8003e60:	d060      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x15a>
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	d867      	bhi.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d05c      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x15a>
 8003e6a:	2b10      	cmp	r3, #16
 8003e6c:	d05a      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003e6e:	e062      	b.n	8003f36 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	6899      	ldr	r1, [r3, #8]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	f000 f97e 	bl	8004180 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e92:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	609a      	str	r2, [r3, #8]
      break;
 8003e9c:	e04e      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6818      	ldr	r0, [r3, #0]
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	6899      	ldr	r1, [r3, #8]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	f000 f967 	bl	8004180 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ec0:	609a      	str	r2, [r3, #8]
      break;
 8003ec2:	e03b      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6818      	ldr	r0, [r3, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	6859      	ldr	r1, [r3, #4]
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	f000 f8db 	bl	800408c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2150      	movs	r1, #80	; 0x50
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 f934 	bl	800414a <TIM_ITRx_SetConfig>
      break;
 8003ee2:	e02b      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	6859      	ldr	r1, [r3, #4]
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	f000 f8fa 	bl	80040ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2160      	movs	r1, #96	; 0x60
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 f924 	bl	800414a <TIM_ITRx_SetConfig>
      break;
 8003f02:	e01b      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6818      	ldr	r0, [r3, #0]
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	6859      	ldr	r1, [r3, #4]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	461a      	mov	r2, r3
 8003f12:	f000 f8bb 	bl	800408c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2140      	movs	r1, #64	; 0x40
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 f914 	bl	800414a <TIM_ITRx_SetConfig>
      break;
 8003f22:	e00b      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4610      	mov	r0, r2
 8003f30:	f000 f90b 	bl	800414a <TIM_ITRx_SetConfig>
        break;
 8003f34:	e002      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
      break;
 8003f36:	bf00      	nop
 8003f38:	e000      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x172>
      break;
 8003f3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a40      	ldr	r2, [pc, #256]	; (800406c <TIM_Base_SetConfig+0x114>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d013      	beq.n	8003f98 <TIM_Base_SetConfig+0x40>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f76:	d00f      	beq.n	8003f98 <TIM_Base_SetConfig+0x40>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a3d      	ldr	r2, [pc, #244]	; (8004070 <TIM_Base_SetConfig+0x118>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d00b      	beq.n	8003f98 <TIM_Base_SetConfig+0x40>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a3c      	ldr	r2, [pc, #240]	; (8004074 <TIM_Base_SetConfig+0x11c>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d007      	beq.n	8003f98 <TIM_Base_SetConfig+0x40>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a3b      	ldr	r2, [pc, #236]	; (8004078 <TIM_Base_SetConfig+0x120>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d003      	beq.n	8003f98 <TIM_Base_SetConfig+0x40>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a3a      	ldr	r2, [pc, #232]	; (800407c <TIM_Base_SetConfig+0x124>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d108      	bne.n	8003faa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a2f      	ldr	r2, [pc, #188]	; (800406c <TIM_Base_SetConfig+0x114>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d01f      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb8:	d01b      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a2c      	ldr	r2, [pc, #176]	; (8004070 <TIM_Base_SetConfig+0x118>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d017      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a2b      	ldr	r2, [pc, #172]	; (8004074 <TIM_Base_SetConfig+0x11c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d013      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a2a      	ldr	r2, [pc, #168]	; (8004078 <TIM_Base_SetConfig+0x120>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d00f      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a29      	ldr	r2, [pc, #164]	; (800407c <TIM_Base_SetConfig+0x124>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00b      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a28      	ldr	r2, [pc, #160]	; (8004080 <TIM_Base_SetConfig+0x128>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d007      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a27      	ldr	r2, [pc, #156]	; (8004084 <TIM_Base_SetConfig+0x12c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d003      	beq.n	8003ff2 <TIM_Base_SetConfig+0x9a>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a26      	ldr	r2, [pc, #152]	; (8004088 <TIM_Base_SetConfig+0x130>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d108      	bne.n	8004004 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	4313      	orrs	r3, r2
 8004002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	4313      	orrs	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a10      	ldr	r2, [pc, #64]	; (800406c <TIM_Base_SetConfig+0x114>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d00f      	beq.n	8004050 <TIM_Base_SetConfig+0xf8>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a12      	ldr	r2, [pc, #72]	; (800407c <TIM_Base_SetConfig+0x124>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d00b      	beq.n	8004050 <TIM_Base_SetConfig+0xf8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a11      	ldr	r2, [pc, #68]	; (8004080 <TIM_Base_SetConfig+0x128>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d007      	beq.n	8004050 <TIM_Base_SetConfig+0xf8>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a10      	ldr	r2, [pc, #64]	; (8004084 <TIM_Base_SetConfig+0x12c>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d003      	beq.n	8004050 <TIM_Base_SetConfig+0xf8>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a0f      	ldr	r2, [pc, #60]	; (8004088 <TIM_Base_SetConfig+0x130>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d103      	bne.n	8004058 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	691a      	ldr	r2, [r3, #16]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	615a      	str	r2, [r3, #20]
}
 800405e:	bf00      	nop
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40012c00 	.word	0x40012c00
 8004070:	40000400 	.word	0x40000400
 8004074:	40000800 	.word	0x40000800
 8004078:	40000c00 	.word	0x40000c00
 800407c:	40013400 	.word	0x40013400
 8004080:	40014000 	.word	0x40014000
 8004084:	40014400 	.word	0x40014400
 8004088:	40014800 	.word	0x40014800

0800408c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	f023 0201 	bic.w	r2, r3, #1
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	4313      	orrs	r3, r2
 80040c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f023 030a 	bic.w	r3, r3, #10
 80040c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	621a      	str	r2, [r3, #32]
}
 80040de:	bf00      	nop
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b087      	sub	sp, #28
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	60f8      	str	r0, [r7, #12]
 80040f2:	60b9      	str	r1, [r7, #8]
 80040f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	f023 0210 	bic.w	r2, r3, #16
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004114:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	031b      	lsls	r3, r3, #12
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004126:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	621a      	str	r2, [r3, #32]
}
 800413e:	bf00      	nop
 8004140:	371c      	adds	r7, #28
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr

0800414a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800414a:	b480      	push	{r7}
 800414c:	b085      	sub	sp, #20
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
 8004152:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004160:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4313      	orrs	r3, r2
 8004168:	f043 0307 	orr.w	r3, r3, #7
 800416c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	609a      	str	r2, [r3, #8]
}
 8004174:	bf00      	nop
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004180:	b480      	push	{r7}
 8004182:	b087      	sub	sp, #28
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
 800418c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800419a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	021a      	lsls	r2, r3, #8
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	431a      	orrs	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	609a      	str	r2, [r3, #8]
}
 80041b4:	bf00      	nop
 80041b6:	371c      	adds	r7, #28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e068      	b.n	80042aa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a2e      	ldr	r2, [pc, #184]	; (80042b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d004      	beq.n	800420c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a2d      	ldr	r2, [pc, #180]	; (80042bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d108      	bne.n	800421e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004212:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	4313      	orrs	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004224:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	4313      	orrs	r3, r2
 800422e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a1e      	ldr	r2, [pc, #120]	; (80042b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d01d      	beq.n	800427e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800424a:	d018      	beq.n	800427e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1b      	ldr	r2, [pc, #108]	; (80042c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d013      	beq.n	800427e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a1a      	ldr	r2, [pc, #104]	; (80042c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d00e      	beq.n	800427e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a18      	ldr	r2, [pc, #96]	; (80042c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d009      	beq.n	800427e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a13      	ldr	r2, [pc, #76]	; (80042bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d004      	beq.n	800427e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a14      	ldr	r2, [pc, #80]	; (80042cc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d10c      	bne.n	8004298 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004284:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	4313      	orrs	r3, r2
 800428e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40012c00 	.word	0x40012c00
 80042bc:	40013400 	.word	0x40013400
 80042c0:	40000400 	.word	0x40000400
 80042c4:	40000800 	.word	0x40000800
 80042c8:	40000c00 	.word	0x40000c00
 80042cc:	40014000 	.word	0x40014000

080042d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e040      	b.n	8004364 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d106      	bne.n	80042f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7fd f9bc 	bl	8001670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2224      	movs	r2, #36	; 0x24
 80042fc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0201 	bic.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f82c 	bl	800436c <UART_SetConfig>
 8004314:	4603      	mov	r3, r0
 8004316:	2b01      	cmp	r3, #1
 8004318:	d101      	bne.n	800431e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e022      	b.n	8004364 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 faaa 	bl	8004880 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800433a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689a      	ldr	r2, [r3, #8]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800434a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 fb31 	bl	80049c4 <UART_CheckIdleState>
 8004362:	4603      	mov	r3, r0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3708      	adds	r7, #8
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800436c:	b5b0      	push	{r4, r5, r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004374:	2300      	movs	r3, #0
 8004376:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	431a      	orrs	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	4313      	orrs	r3, r2
 800438e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	4bad      	ldr	r3, [pc, #692]	; (800464c <UART_SetConfig+0x2e0>)
 8004398:	4013      	ands	r3, r2
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	69f9      	ldr	r1, [r7, #28]
 80043a0:	430b      	orrs	r3, r1
 80043a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68da      	ldr	r2, [r3, #12]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4aa2      	ldr	r2, [pc, #648]	; (8004650 <UART_SetConfig+0x2e4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d004      	beq.n	80043d4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	69fa      	ldr	r2, [r7, #28]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69fa      	ldr	r2, [r7, #28]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a99      	ldr	r2, [pc, #612]	; (8004654 <UART_SetConfig+0x2e8>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d121      	bne.n	8004436 <UART_SetConfig+0xca>
 80043f2:	4b99      	ldr	r3, [pc, #612]	; (8004658 <UART_SetConfig+0x2ec>)
 80043f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043f8:	f003 0303 	and.w	r3, r3, #3
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d817      	bhi.n	8004430 <UART_SetConfig+0xc4>
 8004400:	a201      	add	r2, pc, #4	; (adr r2, 8004408 <UART_SetConfig+0x9c>)
 8004402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004406:	bf00      	nop
 8004408:	08004419 	.word	0x08004419
 800440c:	08004425 	.word	0x08004425
 8004410:	0800441f 	.word	0x0800441f
 8004414:	0800442b 	.word	0x0800442b
 8004418:	2301      	movs	r3, #1
 800441a:	76fb      	strb	r3, [r7, #27]
 800441c:	e0e7      	b.n	80045ee <UART_SetConfig+0x282>
 800441e:	2302      	movs	r3, #2
 8004420:	76fb      	strb	r3, [r7, #27]
 8004422:	e0e4      	b.n	80045ee <UART_SetConfig+0x282>
 8004424:	2304      	movs	r3, #4
 8004426:	76fb      	strb	r3, [r7, #27]
 8004428:	e0e1      	b.n	80045ee <UART_SetConfig+0x282>
 800442a:	2308      	movs	r3, #8
 800442c:	76fb      	strb	r3, [r7, #27]
 800442e:	e0de      	b.n	80045ee <UART_SetConfig+0x282>
 8004430:	2310      	movs	r3, #16
 8004432:	76fb      	strb	r3, [r7, #27]
 8004434:	e0db      	b.n	80045ee <UART_SetConfig+0x282>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a88      	ldr	r2, [pc, #544]	; (800465c <UART_SetConfig+0x2f0>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d132      	bne.n	80044a6 <UART_SetConfig+0x13a>
 8004440:	4b85      	ldr	r3, [pc, #532]	; (8004658 <UART_SetConfig+0x2ec>)
 8004442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004446:	f003 030c 	and.w	r3, r3, #12
 800444a:	2b0c      	cmp	r3, #12
 800444c:	d828      	bhi.n	80044a0 <UART_SetConfig+0x134>
 800444e:	a201      	add	r2, pc, #4	; (adr r2, 8004454 <UART_SetConfig+0xe8>)
 8004450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004454:	08004489 	.word	0x08004489
 8004458:	080044a1 	.word	0x080044a1
 800445c:	080044a1 	.word	0x080044a1
 8004460:	080044a1 	.word	0x080044a1
 8004464:	08004495 	.word	0x08004495
 8004468:	080044a1 	.word	0x080044a1
 800446c:	080044a1 	.word	0x080044a1
 8004470:	080044a1 	.word	0x080044a1
 8004474:	0800448f 	.word	0x0800448f
 8004478:	080044a1 	.word	0x080044a1
 800447c:	080044a1 	.word	0x080044a1
 8004480:	080044a1 	.word	0x080044a1
 8004484:	0800449b 	.word	0x0800449b
 8004488:	2300      	movs	r3, #0
 800448a:	76fb      	strb	r3, [r7, #27]
 800448c:	e0af      	b.n	80045ee <UART_SetConfig+0x282>
 800448e:	2302      	movs	r3, #2
 8004490:	76fb      	strb	r3, [r7, #27]
 8004492:	e0ac      	b.n	80045ee <UART_SetConfig+0x282>
 8004494:	2304      	movs	r3, #4
 8004496:	76fb      	strb	r3, [r7, #27]
 8004498:	e0a9      	b.n	80045ee <UART_SetConfig+0x282>
 800449a:	2308      	movs	r3, #8
 800449c:	76fb      	strb	r3, [r7, #27]
 800449e:	e0a6      	b.n	80045ee <UART_SetConfig+0x282>
 80044a0:	2310      	movs	r3, #16
 80044a2:	76fb      	strb	r3, [r7, #27]
 80044a4:	e0a3      	b.n	80045ee <UART_SetConfig+0x282>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a6d      	ldr	r2, [pc, #436]	; (8004660 <UART_SetConfig+0x2f4>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d120      	bne.n	80044f2 <UART_SetConfig+0x186>
 80044b0:	4b69      	ldr	r3, [pc, #420]	; (8004658 <UART_SetConfig+0x2ec>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80044ba:	2b30      	cmp	r3, #48	; 0x30
 80044bc:	d013      	beq.n	80044e6 <UART_SetConfig+0x17a>
 80044be:	2b30      	cmp	r3, #48	; 0x30
 80044c0:	d814      	bhi.n	80044ec <UART_SetConfig+0x180>
 80044c2:	2b20      	cmp	r3, #32
 80044c4:	d009      	beq.n	80044da <UART_SetConfig+0x16e>
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	d810      	bhi.n	80044ec <UART_SetConfig+0x180>
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d002      	beq.n	80044d4 <UART_SetConfig+0x168>
 80044ce:	2b10      	cmp	r3, #16
 80044d0:	d006      	beq.n	80044e0 <UART_SetConfig+0x174>
 80044d2:	e00b      	b.n	80044ec <UART_SetConfig+0x180>
 80044d4:	2300      	movs	r3, #0
 80044d6:	76fb      	strb	r3, [r7, #27]
 80044d8:	e089      	b.n	80045ee <UART_SetConfig+0x282>
 80044da:	2302      	movs	r3, #2
 80044dc:	76fb      	strb	r3, [r7, #27]
 80044de:	e086      	b.n	80045ee <UART_SetConfig+0x282>
 80044e0:	2304      	movs	r3, #4
 80044e2:	76fb      	strb	r3, [r7, #27]
 80044e4:	e083      	b.n	80045ee <UART_SetConfig+0x282>
 80044e6:	2308      	movs	r3, #8
 80044e8:	76fb      	strb	r3, [r7, #27]
 80044ea:	e080      	b.n	80045ee <UART_SetConfig+0x282>
 80044ec:	2310      	movs	r3, #16
 80044ee:	76fb      	strb	r3, [r7, #27]
 80044f0:	e07d      	b.n	80045ee <UART_SetConfig+0x282>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a5b      	ldr	r2, [pc, #364]	; (8004664 <UART_SetConfig+0x2f8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d120      	bne.n	800453e <UART_SetConfig+0x1d2>
 80044fc:	4b56      	ldr	r3, [pc, #344]	; (8004658 <UART_SetConfig+0x2ec>)
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004502:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004506:	2bc0      	cmp	r3, #192	; 0xc0
 8004508:	d013      	beq.n	8004532 <UART_SetConfig+0x1c6>
 800450a:	2bc0      	cmp	r3, #192	; 0xc0
 800450c:	d814      	bhi.n	8004538 <UART_SetConfig+0x1cc>
 800450e:	2b80      	cmp	r3, #128	; 0x80
 8004510:	d009      	beq.n	8004526 <UART_SetConfig+0x1ba>
 8004512:	2b80      	cmp	r3, #128	; 0x80
 8004514:	d810      	bhi.n	8004538 <UART_SetConfig+0x1cc>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <UART_SetConfig+0x1b4>
 800451a:	2b40      	cmp	r3, #64	; 0x40
 800451c:	d006      	beq.n	800452c <UART_SetConfig+0x1c0>
 800451e:	e00b      	b.n	8004538 <UART_SetConfig+0x1cc>
 8004520:	2300      	movs	r3, #0
 8004522:	76fb      	strb	r3, [r7, #27]
 8004524:	e063      	b.n	80045ee <UART_SetConfig+0x282>
 8004526:	2302      	movs	r3, #2
 8004528:	76fb      	strb	r3, [r7, #27]
 800452a:	e060      	b.n	80045ee <UART_SetConfig+0x282>
 800452c:	2304      	movs	r3, #4
 800452e:	76fb      	strb	r3, [r7, #27]
 8004530:	e05d      	b.n	80045ee <UART_SetConfig+0x282>
 8004532:	2308      	movs	r3, #8
 8004534:	76fb      	strb	r3, [r7, #27]
 8004536:	e05a      	b.n	80045ee <UART_SetConfig+0x282>
 8004538:	2310      	movs	r3, #16
 800453a:	76fb      	strb	r3, [r7, #27]
 800453c:	e057      	b.n	80045ee <UART_SetConfig+0x282>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a49      	ldr	r2, [pc, #292]	; (8004668 <UART_SetConfig+0x2fc>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d125      	bne.n	8004594 <UART_SetConfig+0x228>
 8004548:	4b43      	ldr	r3, [pc, #268]	; (8004658 <UART_SetConfig+0x2ec>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004552:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004556:	d017      	beq.n	8004588 <UART_SetConfig+0x21c>
 8004558:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800455c:	d817      	bhi.n	800458e <UART_SetConfig+0x222>
 800455e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004562:	d00b      	beq.n	800457c <UART_SetConfig+0x210>
 8004564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004568:	d811      	bhi.n	800458e <UART_SetConfig+0x222>
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <UART_SetConfig+0x20a>
 800456e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004572:	d006      	beq.n	8004582 <UART_SetConfig+0x216>
 8004574:	e00b      	b.n	800458e <UART_SetConfig+0x222>
 8004576:	2300      	movs	r3, #0
 8004578:	76fb      	strb	r3, [r7, #27]
 800457a:	e038      	b.n	80045ee <UART_SetConfig+0x282>
 800457c:	2302      	movs	r3, #2
 800457e:	76fb      	strb	r3, [r7, #27]
 8004580:	e035      	b.n	80045ee <UART_SetConfig+0x282>
 8004582:	2304      	movs	r3, #4
 8004584:	76fb      	strb	r3, [r7, #27]
 8004586:	e032      	b.n	80045ee <UART_SetConfig+0x282>
 8004588:	2308      	movs	r3, #8
 800458a:	76fb      	strb	r3, [r7, #27]
 800458c:	e02f      	b.n	80045ee <UART_SetConfig+0x282>
 800458e:	2310      	movs	r3, #16
 8004590:	76fb      	strb	r3, [r7, #27]
 8004592:	e02c      	b.n	80045ee <UART_SetConfig+0x282>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a2d      	ldr	r2, [pc, #180]	; (8004650 <UART_SetConfig+0x2e4>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d125      	bne.n	80045ea <UART_SetConfig+0x27e>
 800459e:	4b2e      	ldr	r3, [pc, #184]	; (8004658 <UART_SetConfig+0x2ec>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80045a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045ac:	d017      	beq.n	80045de <UART_SetConfig+0x272>
 80045ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045b2:	d817      	bhi.n	80045e4 <UART_SetConfig+0x278>
 80045b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045b8:	d00b      	beq.n	80045d2 <UART_SetConfig+0x266>
 80045ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045be:	d811      	bhi.n	80045e4 <UART_SetConfig+0x278>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <UART_SetConfig+0x260>
 80045c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045c8:	d006      	beq.n	80045d8 <UART_SetConfig+0x26c>
 80045ca:	e00b      	b.n	80045e4 <UART_SetConfig+0x278>
 80045cc:	2300      	movs	r3, #0
 80045ce:	76fb      	strb	r3, [r7, #27]
 80045d0:	e00d      	b.n	80045ee <UART_SetConfig+0x282>
 80045d2:	2302      	movs	r3, #2
 80045d4:	76fb      	strb	r3, [r7, #27]
 80045d6:	e00a      	b.n	80045ee <UART_SetConfig+0x282>
 80045d8:	2304      	movs	r3, #4
 80045da:	76fb      	strb	r3, [r7, #27]
 80045dc:	e007      	b.n	80045ee <UART_SetConfig+0x282>
 80045de:	2308      	movs	r3, #8
 80045e0:	76fb      	strb	r3, [r7, #27]
 80045e2:	e004      	b.n	80045ee <UART_SetConfig+0x282>
 80045e4:	2310      	movs	r3, #16
 80045e6:	76fb      	strb	r3, [r7, #27]
 80045e8:	e001      	b.n	80045ee <UART_SetConfig+0x282>
 80045ea:	2310      	movs	r3, #16
 80045ec:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a17      	ldr	r2, [pc, #92]	; (8004650 <UART_SetConfig+0x2e4>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	f040 8087 	bne.w	8004708 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045fa:	7efb      	ldrb	r3, [r7, #27]
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d837      	bhi.n	8004670 <UART_SetConfig+0x304>
 8004600:	a201      	add	r2, pc, #4	; (adr r2, 8004608 <UART_SetConfig+0x29c>)
 8004602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004606:	bf00      	nop
 8004608:	0800462d 	.word	0x0800462d
 800460c:	08004671 	.word	0x08004671
 8004610:	08004635 	.word	0x08004635
 8004614:	08004671 	.word	0x08004671
 8004618:	0800463b 	.word	0x0800463b
 800461c:	08004671 	.word	0x08004671
 8004620:	08004671 	.word	0x08004671
 8004624:	08004671 	.word	0x08004671
 8004628:	08004643 	.word	0x08004643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800462c:	f7fe fe2e 	bl	800328c <HAL_RCC_GetPCLK1Freq>
 8004630:	6178      	str	r0, [r7, #20]
        break;
 8004632:	e022      	b.n	800467a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004634:	4b0d      	ldr	r3, [pc, #52]	; (800466c <UART_SetConfig+0x300>)
 8004636:	617b      	str	r3, [r7, #20]
        break;
 8004638:	e01f      	b.n	800467a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800463a:	f7fe fd8f 	bl	800315c <HAL_RCC_GetSysClockFreq>
 800463e:	6178      	str	r0, [r7, #20]
        break;
 8004640:	e01b      	b.n	800467a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004646:	617b      	str	r3, [r7, #20]
        break;
 8004648:	e017      	b.n	800467a <UART_SetConfig+0x30e>
 800464a:	bf00      	nop
 800464c:	efff69f3 	.word	0xefff69f3
 8004650:	40008000 	.word	0x40008000
 8004654:	40013800 	.word	0x40013800
 8004658:	40021000 	.word	0x40021000
 800465c:	40004400 	.word	0x40004400
 8004660:	40004800 	.word	0x40004800
 8004664:	40004c00 	.word	0x40004c00
 8004668:	40005000 	.word	0x40005000
 800466c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	76bb      	strb	r3, [r7, #26]
        break;
 8004678:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 80f1 	beq.w	8004864 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	4413      	add	r3, r2
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	429a      	cmp	r2, r3
 8004690:	d305      	bcc.n	800469e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	429a      	cmp	r2, r3
 800469c:	d902      	bls.n	80046a4 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	76bb      	strb	r3, [r7, #26]
 80046a2:	e0df      	b.n	8004864 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f04f 0100 	mov.w	r1, #0
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	020b      	lsls	r3, r1, #8
 80046b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80046ba:	0202      	lsls	r2, r0, #8
 80046bc:	6879      	ldr	r1, [r7, #4]
 80046be:	6849      	ldr	r1, [r1, #4]
 80046c0:	0849      	lsrs	r1, r1, #1
 80046c2:	4608      	mov	r0, r1
 80046c4:	f04f 0100 	mov.w	r1, #0
 80046c8:	1814      	adds	r4, r2, r0
 80046ca:	eb43 0501 	adc.w	r5, r3, r1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	461a      	mov	r2, r3
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	4620      	mov	r0, r4
 80046da:	4629      	mov	r1, r5
 80046dc:	f7fc fa6e 	bl	8000bbc <__aeabi_uldivmod>
 80046e0:	4602      	mov	r2, r0
 80046e2:	460b      	mov	r3, r1
 80046e4:	4613      	mov	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046ee:	d308      	bcc.n	8004702 <UART_SetConfig+0x396>
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046f6:	d204      	bcs.n	8004702 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	60da      	str	r2, [r3, #12]
 8004700:	e0b0      	b.n	8004864 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	76bb      	strb	r3, [r7, #26]
 8004706:	e0ad      	b.n	8004864 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004710:	d15c      	bne.n	80047cc <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004712:	7efb      	ldrb	r3, [r7, #27]
 8004714:	2b08      	cmp	r3, #8
 8004716:	d828      	bhi.n	800476a <UART_SetConfig+0x3fe>
 8004718:	a201      	add	r2, pc, #4	; (adr r2, 8004720 <UART_SetConfig+0x3b4>)
 800471a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471e:	bf00      	nop
 8004720:	08004745 	.word	0x08004745
 8004724:	0800474d 	.word	0x0800474d
 8004728:	08004755 	.word	0x08004755
 800472c:	0800476b 	.word	0x0800476b
 8004730:	0800475b 	.word	0x0800475b
 8004734:	0800476b 	.word	0x0800476b
 8004738:	0800476b 	.word	0x0800476b
 800473c:	0800476b 	.word	0x0800476b
 8004740:	08004763 	.word	0x08004763
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004744:	f7fe fda2 	bl	800328c <HAL_RCC_GetPCLK1Freq>
 8004748:	6178      	str	r0, [r7, #20]
        break;
 800474a:	e013      	b.n	8004774 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800474c:	f7fe fdb4 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8004750:	6178      	str	r0, [r7, #20]
        break;
 8004752:	e00f      	b.n	8004774 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004754:	4b49      	ldr	r3, [pc, #292]	; (800487c <UART_SetConfig+0x510>)
 8004756:	617b      	str	r3, [r7, #20]
        break;
 8004758:	e00c      	b.n	8004774 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800475a:	f7fe fcff 	bl	800315c <HAL_RCC_GetSysClockFreq>
 800475e:	6178      	str	r0, [r7, #20]
        break;
 8004760:	e008      	b.n	8004774 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004766:	617b      	str	r3, [r7, #20]
        break;
 8004768:	e004      	b.n	8004774 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	76bb      	strb	r3, [r7, #26]
        break;
 8004772:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d074      	beq.n	8004864 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	005a      	lsls	r2, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	085b      	lsrs	r3, r3, #1
 8004784:	441a      	add	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	fbb2 f3f3 	udiv	r3, r2, r3
 800478e:	b29b      	uxth	r3, r3
 8004790:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	2b0f      	cmp	r3, #15
 8004796:	d916      	bls.n	80047c6 <UART_SetConfig+0x45a>
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479e:	d212      	bcs.n	80047c6 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	f023 030f 	bic.w	r3, r3, #15
 80047a8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	085b      	lsrs	r3, r3, #1
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	89fb      	ldrh	r3, [r7, #14]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	89fa      	ldrh	r2, [r7, #14]
 80047c2:	60da      	str	r2, [r3, #12]
 80047c4:	e04e      	b.n	8004864 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	76bb      	strb	r3, [r7, #26]
 80047ca:	e04b      	b.n	8004864 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047cc:	7efb      	ldrb	r3, [r7, #27]
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	d827      	bhi.n	8004822 <UART_SetConfig+0x4b6>
 80047d2:	a201      	add	r2, pc, #4	; (adr r2, 80047d8 <UART_SetConfig+0x46c>)
 80047d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d8:	080047fd 	.word	0x080047fd
 80047dc:	08004805 	.word	0x08004805
 80047e0:	0800480d 	.word	0x0800480d
 80047e4:	08004823 	.word	0x08004823
 80047e8:	08004813 	.word	0x08004813
 80047ec:	08004823 	.word	0x08004823
 80047f0:	08004823 	.word	0x08004823
 80047f4:	08004823 	.word	0x08004823
 80047f8:	0800481b 	.word	0x0800481b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047fc:	f7fe fd46 	bl	800328c <HAL_RCC_GetPCLK1Freq>
 8004800:	6178      	str	r0, [r7, #20]
        break;
 8004802:	e013      	b.n	800482c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004804:	f7fe fd58 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8004808:	6178      	str	r0, [r7, #20]
        break;
 800480a:	e00f      	b.n	800482c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800480c:	4b1b      	ldr	r3, [pc, #108]	; (800487c <UART_SetConfig+0x510>)
 800480e:	617b      	str	r3, [r7, #20]
        break;
 8004810:	e00c      	b.n	800482c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004812:	f7fe fca3 	bl	800315c <HAL_RCC_GetSysClockFreq>
 8004816:	6178      	str	r0, [r7, #20]
        break;
 8004818:	e008      	b.n	800482c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800481a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800481e:	617b      	str	r3, [r7, #20]
        break;
 8004820:	e004      	b.n	800482c <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004822:	2300      	movs	r3, #0
 8004824:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	76bb      	strb	r3, [r7, #26]
        break;
 800482a:	bf00      	nop
    }

    if (pclk != 0U)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d018      	beq.n	8004864 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	085a      	lsrs	r2, r3, #1
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	441a      	add	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	fbb2 f3f3 	udiv	r3, r2, r3
 8004844:	b29b      	uxth	r3, r3
 8004846:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	2b0f      	cmp	r3, #15
 800484c:	d908      	bls.n	8004860 <UART_SetConfig+0x4f4>
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004854:	d204      	bcs.n	8004860 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	60da      	str	r2, [r3, #12]
 800485e:	e001      	b.n	8004864 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004870:	7ebb      	ldrb	r3, [r7, #26]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3720      	adds	r7, #32
 8004876:	46bd      	mov	sp, r7
 8004878:	bdb0      	pop	{r4, r5, r7, pc}
 800487a:	bf00      	nop
 800487c:	00f42400 	.word	0x00f42400

08004880 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00a      	beq.n	80048aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d0:	f003 0304 	and.w	r3, r3, #4
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00a      	beq.n	80048ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	f003 0308 	and.w	r3, r3, #8
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	f003 0310 	and.w	r3, r3, #16
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00a      	beq.n	8004932 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004936:	f003 0320 	and.w	r3, r3, #32
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00a      	beq.n	8004954 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	430a      	orrs	r2, r1
 8004952:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495c:	2b00      	cmp	r3, #0
 800495e:	d01a      	beq.n	8004996 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800497e:	d10a      	bne.n	8004996 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00a      	beq.n	80049b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	605a      	str	r2, [r3, #4]
  }
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af02      	add	r7, sp, #8
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049d4:	f7fd f906 	bl	8001be4 <HAL_GetTick>
 80049d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0308 	and.w	r3, r3, #8
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d10e      	bne.n	8004a06 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f82d 	bl	8004a56 <UART_WaitOnFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e023      	b.n	8004a4e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d10e      	bne.n	8004a32 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f817 	bl	8004a56 <UART_WaitOnFlagUntilTimeout>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e00d      	b.n	8004a4e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2220      	movs	r2, #32
 8004a36:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b084      	sub	sp, #16
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	603b      	str	r3, [r7, #0]
 8004a62:	4613      	mov	r3, r2
 8004a64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a66:	e05e      	b.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6e:	d05a      	beq.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a70:	f7fd f8b8 	bl	8001be4 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d302      	bcc.n	8004a86 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d11b      	bne.n	8004abe <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a94:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0201 	bic.w	r2, r2, #1
 8004aa4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e043      	b.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d02c      	beq.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ad6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ada:	d124      	bne.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ae4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004af4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f022 0201 	bic.w	r2, r2, #1
 8004b04:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e00f      	b.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69da      	ldr	r2, [r3, #28]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	bf0c      	ite	eq
 8004b36:	2301      	moveq	r3, #1
 8004b38:	2300      	movne	r3, #0
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	79fb      	ldrb	r3, [r7, #7]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d091      	beq.n	8004a68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <atof>:
 8004b4e:	2100      	movs	r1, #0
 8004b50:	f000 be8c 	b.w	800586c <strtod>

08004b54 <atoi>:
 8004b54:	220a      	movs	r2, #10
 8004b56:	2100      	movs	r1, #0
 8004b58:	f000 bf74 	b.w	8005a44 <strtol>

08004b5c <__errno>:
 8004b5c:	4b01      	ldr	r3, [pc, #4]	; (8004b64 <__errno+0x8>)
 8004b5e:	6818      	ldr	r0, [r3, #0]
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	2000000c 	.word	0x2000000c

08004b68 <__libc_init_array>:
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	4d0d      	ldr	r5, [pc, #52]	; (8004ba0 <__libc_init_array+0x38>)
 8004b6c:	4c0d      	ldr	r4, [pc, #52]	; (8004ba4 <__libc_init_array+0x3c>)
 8004b6e:	1b64      	subs	r4, r4, r5
 8004b70:	10a4      	asrs	r4, r4, #2
 8004b72:	2600      	movs	r6, #0
 8004b74:	42a6      	cmp	r6, r4
 8004b76:	d109      	bne.n	8004b8c <__libc_init_array+0x24>
 8004b78:	4d0b      	ldr	r5, [pc, #44]	; (8004ba8 <__libc_init_array+0x40>)
 8004b7a:	4c0c      	ldr	r4, [pc, #48]	; (8004bac <__libc_init_array+0x44>)
 8004b7c:	f002 ffa2 	bl	8007ac4 <_init>
 8004b80:	1b64      	subs	r4, r4, r5
 8004b82:	10a4      	asrs	r4, r4, #2
 8004b84:	2600      	movs	r6, #0
 8004b86:	42a6      	cmp	r6, r4
 8004b88:	d105      	bne.n	8004b96 <__libc_init_array+0x2e>
 8004b8a:	bd70      	pop	{r4, r5, r6, pc}
 8004b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b90:	4798      	blx	r3
 8004b92:	3601      	adds	r6, #1
 8004b94:	e7ee      	b.n	8004b74 <__libc_init_array+0xc>
 8004b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b9a:	4798      	blx	r3
 8004b9c:	3601      	adds	r6, #1
 8004b9e:	e7f2      	b.n	8004b86 <__libc_init_array+0x1e>
 8004ba0:	080080f0 	.word	0x080080f0
 8004ba4:	080080f0 	.word	0x080080f0
 8004ba8:	080080f0 	.word	0x080080f0
 8004bac:	080080f4 	.word	0x080080f4

08004bb0 <memcpy>:
 8004bb0:	440a      	add	r2, r1
 8004bb2:	4291      	cmp	r1, r2
 8004bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bb8:	d100      	bne.n	8004bbc <memcpy+0xc>
 8004bba:	4770      	bx	lr
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bc6:	4291      	cmp	r1, r2
 8004bc8:	d1f9      	bne.n	8004bbe <memcpy+0xe>
 8004bca:	bd10      	pop	{r4, pc}

08004bcc <memset>:
 8004bcc:	4402      	add	r2, r0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d100      	bne.n	8004bd6 <memset+0xa>
 8004bd4:	4770      	bx	lr
 8004bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bda:	e7f9      	b.n	8004bd0 <memset+0x4>

08004bdc <strchr>:
 8004bdc:	b2c9      	uxtb	r1, r1
 8004bde:	4603      	mov	r3, r0
 8004be0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004be4:	b11a      	cbz	r2, 8004bee <strchr+0x12>
 8004be6:	428a      	cmp	r2, r1
 8004be8:	d1f9      	bne.n	8004bde <strchr+0x2>
 8004bea:	4618      	mov	r0, r3
 8004bec:	4770      	bx	lr
 8004bee:	2900      	cmp	r1, #0
 8004bf0:	bf18      	it	ne
 8004bf2:	2300      	movne	r3, #0
 8004bf4:	e7f9      	b.n	8004bea <strchr+0xe>

08004bf6 <strncat>:
 8004bf6:	b530      	push	{r4, r5, lr}
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	7825      	ldrb	r5, [r4, #0]
 8004bfc:	4623      	mov	r3, r4
 8004bfe:	3401      	adds	r4, #1
 8004c00:	2d00      	cmp	r5, #0
 8004c02:	d1fa      	bne.n	8004bfa <strncat+0x4>
 8004c04:	3a01      	subs	r2, #1
 8004c06:	d304      	bcc.n	8004c12 <strncat+0x1c>
 8004c08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c0c:	f803 4b01 	strb.w	r4, [r3], #1
 8004c10:	b904      	cbnz	r4, 8004c14 <strncat+0x1e>
 8004c12:	bd30      	pop	{r4, r5, pc}
 8004c14:	2a00      	cmp	r2, #0
 8004c16:	d1f5      	bne.n	8004c04 <strncat+0xe>
 8004c18:	701a      	strb	r2, [r3, #0]
 8004c1a:	e7f3      	b.n	8004c04 <strncat+0xe>

08004c1c <sulp>:
 8004c1c:	b570      	push	{r4, r5, r6, lr}
 8004c1e:	4604      	mov	r4, r0
 8004c20:	460d      	mov	r5, r1
 8004c22:	ec45 4b10 	vmov	d0, r4, r5
 8004c26:	4616      	mov	r6, r2
 8004c28:	f001 fe3c 	bl	80068a4 <__ulp>
 8004c2c:	ec51 0b10 	vmov	r0, r1, d0
 8004c30:	b17e      	cbz	r6, 8004c52 <sulp+0x36>
 8004c32:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004c36:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	dd09      	ble.n	8004c52 <sulp+0x36>
 8004c3e:	051b      	lsls	r3, r3, #20
 8004c40:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004c44:	2400      	movs	r4, #0
 8004c46:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004c4a:	4622      	mov	r2, r4
 8004c4c:	462b      	mov	r3, r5
 8004c4e:	f7fb fcd3 	bl	80005f8 <__aeabi_dmul>
 8004c52:	bd70      	pop	{r4, r5, r6, pc}
 8004c54:	0000      	movs	r0, r0
	...

08004c58 <_strtod_l>:
 8004c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c5c:	b0a3      	sub	sp, #140	; 0x8c
 8004c5e:	461f      	mov	r7, r3
 8004c60:	2300      	movs	r3, #0
 8004c62:	931e      	str	r3, [sp, #120]	; 0x78
 8004c64:	4ba4      	ldr	r3, [pc, #656]	; (8004ef8 <_strtod_l+0x2a0>)
 8004c66:	9219      	str	r2, [sp, #100]	; 0x64
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	9307      	str	r3, [sp, #28]
 8004c6c:	4604      	mov	r4, r0
 8004c6e:	4618      	mov	r0, r3
 8004c70:	4688      	mov	r8, r1
 8004c72:	f7fb faad 	bl	80001d0 <strlen>
 8004c76:	f04f 0a00 	mov.w	sl, #0
 8004c7a:	4605      	mov	r5, r0
 8004c7c:	f04f 0b00 	mov.w	fp, #0
 8004c80:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004c84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004c86:	781a      	ldrb	r2, [r3, #0]
 8004c88:	2a2b      	cmp	r2, #43	; 0x2b
 8004c8a:	d04c      	beq.n	8004d26 <_strtod_l+0xce>
 8004c8c:	d839      	bhi.n	8004d02 <_strtod_l+0xaa>
 8004c8e:	2a0d      	cmp	r2, #13
 8004c90:	d832      	bhi.n	8004cf8 <_strtod_l+0xa0>
 8004c92:	2a08      	cmp	r2, #8
 8004c94:	d832      	bhi.n	8004cfc <_strtod_l+0xa4>
 8004c96:	2a00      	cmp	r2, #0
 8004c98:	d03c      	beq.n	8004d14 <_strtod_l+0xbc>
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	930e      	str	r3, [sp, #56]	; 0x38
 8004c9e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004ca0:	7833      	ldrb	r3, [r6, #0]
 8004ca2:	2b30      	cmp	r3, #48	; 0x30
 8004ca4:	f040 80b4 	bne.w	8004e10 <_strtod_l+0x1b8>
 8004ca8:	7873      	ldrb	r3, [r6, #1]
 8004caa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004cae:	2b58      	cmp	r3, #88	; 0x58
 8004cb0:	d16c      	bne.n	8004d8c <_strtod_l+0x134>
 8004cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	ab1e      	add	r3, sp, #120	; 0x78
 8004cb8:	9702      	str	r7, [sp, #8]
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	4a8f      	ldr	r2, [pc, #572]	; (8004efc <_strtod_l+0x2a4>)
 8004cbe:	ab1f      	add	r3, sp, #124	; 0x7c
 8004cc0:	a91d      	add	r1, sp, #116	; 0x74
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f000 ff60 	bl	8005b88 <__gethex>
 8004cc8:	f010 0707 	ands.w	r7, r0, #7
 8004ccc:	4605      	mov	r5, r0
 8004cce:	d005      	beq.n	8004cdc <_strtod_l+0x84>
 8004cd0:	2f06      	cmp	r7, #6
 8004cd2:	d12a      	bne.n	8004d2a <_strtod_l+0xd2>
 8004cd4:	3601      	adds	r6, #1
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	961d      	str	r6, [sp, #116]	; 0x74
 8004cda:	930e      	str	r3, [sp, #56]	; 0x38
 8004cdc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f040 8596 	bne.w	8005810 <_strtod_l+0xbb8>
 8004ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ce6:	b1db      	cbz	r3, 8004d20 <_strtod_l+0xc8>
 8004ce8:	4652      	mov	r2, sl
 8004cea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004cee:	ec43 2b10 	vmov	d0, r2, r3
 8004cf2:	b023      	add	sp, #140	; 0x8c
 8004cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf8:	2a20      	cmp	r2, #32
 8004cfa:	d1ce      	bne.n	8004c9a <_strtod_l+0x42>
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	931d      	str	r3, [sp, #116]	; 0x74
 8004d00:	e7c0      	b.n	8004c84 <_strtod_l+0x2c>
 8004d02:	2a2d      	cmp	r2, #45	; 0x2d
 8004d04:	d1c9      	bne.n	8004c9a <_strtod_l+0x42>
 8004d06:	2201      	movs	r2, #1
 8004d08:	920e      	str	r2, [sp, #56]	; 0x38
 8004d0a:	1c5a      	adds	r2, r3, #1
 8004d0c:	921d      	str	r2, [sp, #116]	; 0x74
 8004d0e:	785b      	ldrb	r3, [r3, #1]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1c4      	bne.n	8004c9e <_strtod_l+0x46>
 8004d14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d16:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f040 8576 	bne.w	800580c <_strtod_l+0xbb4>
 8004d20:	4652      	mov	r2, sl
 8004d22:	465b      	mov	r3, fp
 8004d24:	e7e3      	b.n	8004cee <_strtod_l+0x96>
 8004d26:	2200      	movs	r2, #0
 8004d28:	e7ee      	b.n	8004d08 <_strtod_l+0xb0>
 8004d2a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004d2c:	b13a      	cbz	r2, 8004d3e <_strtod_l+0xe6>
 8004d2e:	2135      	movs	r1, #53	; 0x35
 8004d30:	a820      	add	r0, sp, #128	; 0x80
 8004d32:	f001 fec2 	bl	8006aba <__copybits>
 8004d36:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004d38:	4620      	mov	r0, r4
 8004d3a:	f001 fa87 	bl	800624c <_Bfree>
 8004d3e:	3f01      	subs	r7, #1
 8004d40:	2f05      	cmp	r7, #5
 8004d42:	d807      	bhi.n	8004d54 <_strtod_l+0xfc>
 8004d44:	e8df f007 	tbb	[pc, r7]
 8004d48:	1d180b0e 	.word	0x1d180b0e
 8004d4c:	030e      	.short	0x030e
 8004d4e:	f04f 0b00 	mov.w	fp, #0
 8004d52:	46da      	mov	sl, fp
 8004d54:	0728      	lsls	r0, r5, #28
 8004d56:	d5c1      	bpl.n	8004cdc <_strtod_l+0x84>
 8004d58:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004d5c:	e7be      	b.n	8004cdc <_strtod_l+0x84>
 8004d5e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8004d62:	e7f7      	b.n	8004d54 <_strtod_l+0xfc>
 8004d64:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8004d68:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004d6a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004d6e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004d72:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004d76:	e7ed      	b.n	8004d54 <_strtod_l+0xfc>
 8004d78:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004f00 <_strtod_l+0x2a8>
 8004d7c:	f04f 0a00 	mov.w	sl, #0
 8004d80:	e7e8      	b.n	8004d54 <_strtod_l+0xfc>
 8004d82:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004d86:	f04f 3aff 	mov.w	sl, #4294967295
 8004d8a:	e7e3      	b.n	8004d54 <_strtod_l+0xfc>
 8004d8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	921d      	str	r2, [sp, #116]	; 0x74
 8004d92:	785b      	ldrb	r3, [r3, #1]
 8004d94:	2b30      	cmp	r3, #48	; 0x30
 8004d96:	d0f9      	beq.n	8004d8c <_strtod_l+0x134>
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d09f      	beq.n	8004cdc <_strtod_l+0x84>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	f04f 0900 	mov.w	r9, #0
 8004da2:	9304      	str	r3, [sp, #16]
 8004da4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004da6:	930a      	str	r3, [sp, #40]	; 0x28
 8004da8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004dac:	464f      	mov	r7, r9
 8004dae:	220a      	movs	r2, #10
 8004db0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8004db2:	7806      	ldrb	r6, [r0, #0]
 8004db4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004db8:	b2d9      	uxtb	r1, r3
 8004dba:	2909      	cmp	r1, #9
 8004dbc:	d92a      	bls.n	8004e14 <_strtod_l+0x1bc>
 8004dbe:	9907      	ldr	r1, [sp, #28]
 8004dc0:	462a      	mov	r2, r5
 8004dc2:	f002 fa7d 	bl	80072c0 <strncmp>
 8004dc6:	b398      	cbz	r0, 8004e30 <_strtod_l+0x1d8>
 8004dc8:	2000      	movs	r0, #0
 8004dca:	4633      	mov	r3, r6
 8004dcc:	463d      	mov	r5, r7
 8004dce:	9007      	str	r0, [sp, #28]
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	2b65      	cmp	r3, #101	; 0x65
 8004dd4:	d001      	beq.n	8004dda <_strtod_l+0x182>
 8004dd6:	2b45      	cmp	r3, #69	; 0x45
 8004dd8:	d118      	bne.n	8004e0c <_strtod_l+0x1b4>
 8004dda:	b91d      	cbnz	r5, 8004de4 <_strtod_l+0x18c>
 8004ddc:	9b04      	ldr	r3, [sp, #16]
 8004dde:	4303      	orrs	r3, r0
 8004de0:	d098      	beq.n	8004d14 <_strtod_l+0xbc>
 8004de2:	2500      	movs	r5, #0
 8004de4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8004de8:	f108 0301 	add.w	r3, r8, #1
 8004dec:	931d      	str	r3, [sp, #116]	; 0x74
 8004dee:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004df2:	2b2b      	cmp	r3, #43	; 0x2b
 8004df4:	d075      	beq.n	8004ee2 <_strtod_l+0x28a>
 8004df6:	2b2d      	cmp	r3, #45	; 0x2d
 8004df8:	d07b      	beq.n	8004ef2 <_strtod_l+0x29a>
 8004dfa:	f04f 0c00 	mov.w	ip, #0
 8004dfe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004e02:	2909      	cmp	r1, #9
 8004e04:	f240 8082 	bls.w	8004f0c <_strtod_l+0x2b4>
 8004e08:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004e0c:	2600      	movs	r6, #0
 8004e0e:	e09d      	b.n	8004f4c <_strtod_l+0x2f4>
 8004e10:	2300      	movs	r3, #0
 8004e12:	e7c4      	b.n	8004d9e <_strtod_l+0x146>
 8004e14:	2f08      	cmp	r7, #8
 8004e16:	bfd8      	it	le
 8004e18:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8004e1a:	f100 0001 	add.w	r0, r0, #1
 8004e1e:	bfda      	itte	le
 8004e20:	fb02 3301 	mlale	r3, r2, r1, r3
 8004e24:	9309      	strle	r3, [sp, #36]	; 0x24
 8004e26:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004e2a:	3701      	adds	r7, #1
 8004e2c:	901d      	str	r0, [sp, #116]	; 0x74
 8004e2e:	e7bf      	b.n	8004db0 <_strtod_l+0x158>
 8004e30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e32:	195a      	adds	r2, r3, r5
 8004e34:	921d      	str	r2, [sp, #116]	; 0x74
 8004e36:	5d5b      	ldrb	r3, [r3, r5]
 8004e38:	2f00      	cmp	r7, #0
 8004e3a:	d037      	beq.n	8004eac <_strtod_l+0x254>
 8004e3c:	9007      	str	r0, [sp, #28]
 8004e3e:	463d      	mov	r5, r7
 8004e40:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004e44:	2a09      	cmp	r2, #9
 8004e46:	d912      	bls.n	8004e6e <_strtod_l+0x216>
 8004e48:	2201      	movs	r2, #1
 8004e4a:	e7c2      	b.n	8004dd2 <_strtod_l+0x17a>
 8004e4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	921d      	str	r2, [sp, #116]	; 0x74
 8004e52:	785b      	ldrb	r3, [r3, #1]
 8004e54:	3001      	adds	r0, #1
 8004e56:	2b30      	cmp	r3, #48	; 0x30
 8004e58:	d0f8      	beq.n	8004e4c <_strtod_l+0x1f4>
 8004e5a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004e5e:	2a08      	cmp	r2, #8
 8004e60:	f200 84db 	bhi.w	800581a <_strtod_l+0xbc2>
 8004e64:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004e66:	9007      	str	r0, [sp, #28]
 8004e68:	2000      	movs	r0, #0
 8004e6a:	920a      	str	r2, [sp, #40]	; 0x28
 8004e6c:	4605      	mov	r5, r0
 8004e6e:	3b30      	subs	r3, #48	; 0x30
 8004e70:	f100 0201 	add.w	r2, r0, #1
 8004e74:	d014      	beq.n	8004ea0 <_strtod_l+0x248>
 8004e76:	9907      	ldr	r1, [sp, #28]
 8004e78:	4411      	add	r1, r2
 8004e7a:	9107      	str	r1, [sp, #28]
 8004e7c:	462a      	mov	r2, r5
 8004e7e:	eb00 0e05 	add.w	lr, r0, r5
 8004e82:	210a      	movs	r1, #10
 8004e84:	4572      	cmp	r2, lr
 8004e86:	d113      	bne.n	8004eb0 <_strtod_l+0x258>
 8004e88:	182a      	adds	r2, r5, r0
 8004e8a:	2a08      	cmp	r2, #8
 8004e8c:	f105 0501 	add.w	r5, r5, #1
 8004e90:	4405      	add	r5, r0
 8004e92:	dc1c      	bgt.n	8004ece <_strtod_l+0x276>
 8004e94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e96:	220a      	movs	r2, #10
 8004e98:	fb02 3301 	mla	r3, r2, r1, r3
 8004e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004ea2:	1c59      	adds	r1, r3, #1
 8004ea4:	911d      	str	r1, [sp, #116]	; 0x74
 8004ea6:	785b      	ldrb	r3, [r3, #1]
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	e7c9      	b.n	8004e40 <_strtod_l+0x1e8>
 8004eac:	4638      	mov	r0, r7
 8004eae:	e7d2      	b.n	8004e56 <_strtod_l+0x1fe>
 8004eb0:	2a08      	cmp	r2, #8
 8004eb2:	dc04      	bgt.n	8004ebe <_strtod_l+0x266>
 8004eb4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004eb6:	434e      	muls	r6, r1
 8004eb8:	9609      	str	r6, [sp, #36]	; 0x24
 8004eba:	3201      	adds	r2, #1
 8004ebc:	e7e2      	b.n	8004e84 <_strtod_l+0x22c>
 8004ebe:	f102 0c01 	add.w	ip, r2, #1
 8004ec2:	f1bc 0f10 	cmp.w	ip, #16
 8004ec6:	bfd8      	it	le
 8004ec8:	fb01 f909 	mulle.w	r9, r1, r9
 8004ecc:	e7f5      	b.n	8004eba <_strtod_l+0x262>
 8004ece:	2d10      	cmp	r5, #16
 8004ed0:	bfdc      	itt	le
 8004ed2:	220a      	movle	r2, #10
 8004ed4:	fb02 3909 	mlale	r9, r2, r9, r3
 8004ed8:	e7e1      	b.n	8004e9e <_strtod_l+0x246>
 8004eda:	2300      	movs	r3, #0
 8004edc:	9307      	str	r3, [sp, #28]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	e77c      	b.n	8004ddc <_strtod_l+0x184>
 8004ee2:	f04f 0c00 	mov.w	ip, #0
 8004ee6:	f108 0302 	add.w	r3, r8, #2
 8004eea:	931d      	str	r3, [sp, #116]	; 0x74
 8004eec:	f898 3002 	ldrb.w	r3, [r8, #2]
 8004ef0:	e785      	b.n	8004dfe <_strtod_l+0x1a6>
 8004ef2:	f04f 0c01 	mov.w	ip, #1
 8004ef6:	e7f6      	b.n	8004ee6 <_strtod_l+0x28e>
 8004ef8:	08007ee0 	.word	0x08007ee0
 8004efc:	08007c60 	.word	0x08007c60
 8004f00:	7ff00000 	.word	0x7ff00000
 8004f04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f06:	1c59      	adds	r1, r3, #1
 8004f08:	911d      	str	r1, [sp, #116]	; 0x74
 8004f0a:	785b      	ldrb	r3, [r3, #1]
 8004f0c:	2b30      	cmp	r3, #48	; 0x30
 8004f0e:	d0f9      	beq.n	8004f04 <_strtod_l+0x2ac>
 8004f10:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004f14:	2908      	cmp	r1, #8
 8004f16:	f63f af79 	bhi.w	8004e0c <_strtod_l+0x1b4>
 8004f1a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004f1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f20:	9308      	str	r3, [sp, #32]
 8004f22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f24:	1c59      	adds	r1, r3, #1
 8004f26:	911d      	str	r1, [sp, #116]	; 0x74
 8004f28:	785b      	ldrb	r3, [r3, #1]
 8004f2a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004f2e:	2e09      	cmp	r6, #9
 8004f30:	d937      	bls.n	8004fa2 <_strtod_l+0x34a>
 8004f32:	9e08      	ldr	r6, [sp, #32]
 8004f34:	1b89      	subs	r1, r1, r6
 8004f36:	2908      	cmp	r1, #8
 8004f38:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004f3c:	dc02      	bgt.n	8004f44 <_strtod_l+0x2ec>
 8004f3e:	4576      	cmp	r6, lr
 8004f40:	bfa8      	it	ge
 8004f42:	4676      	movge	r6, lr
 8004f44:	f1bc 0f00 	cmp.w	ip, #0
 8004f48:	d000      	beq.n	8004f4c <_strtod_l+0x2f4>
 8004f4a:	4276      	negs	r6, r6
 8004f4c:	2d00      	cmp	r5, #0
 8004f4e:	d14f      	bne.n	8004ff0 <_strtod_l+0x398>
 8004f50:	9904      	ldr	r1, [sp, #16]
 8004f52:	4301      	orrs	r1, r0
 8004f54:	f47f aec2 	bne.w	8004cdc <_strtod_l+0x84>
 8004f58:	2a00      	cmp	r2, #0
 8004f5a:	f47f aedb 	bne.w	8004d14 <_strtod_l+0xbc>
 8004f5e:	2b69      	cmp	r3, #105	; 0x69
 8004f60:	d027      	beq.n	8004fb2 <_strtod_l+0x35a>
 8004f62:	dc24      	bgt.n	8004fae <_strtod_l+0x356>
 8004f64:	2b49      	cmp	r3, #73	; 0x49
 8004f66:	d024      	beq.n	8004fb2 <_strtod_l+0x35a>
 8004f68:	2b4e      	cmp	r3, #78	; 0x4e
 8004f6a:	f47f aed3 	bne.w	8004d14 <_strtod_l+0xbc>
 8004f6e:	499e      	ldr	r1, [pc, #632]	; (80051e8 <_strtod_l+0x590>)
 8004f70:	a81d      	add	r0, sp, #116	; 0x74
 8004f72:	f001 f861 	bl	8006038 <__match>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f43f aecc 	beq.w	8004d14 <_strtod_l+0xbc>
 8004f7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b28      	cmp	r3, #40	; 0x28
 8004f82:	d12d      	bne.n	8004fe0 <_strtod_l+0x388>
 8004f84:	4999      	ldr	r1, [pc, #612]	; (80051ec <_strtod_l+0x594>)
 8004f86:	aa20      	add	r2, sp, #128	; 0x80
 8004f88:	a81d      	add	r0, sp, #116	; 0x74
 8004f8a:	f001 f869 	bl	8006060 <__hexnan>
 8004f8e:	2805      	cmp	r0, #5
 8004f90:	d126      	bne.n	8004fe0 <_strtod_l+0x388>
 8004f92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f94:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8004f98:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004f9c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004fa0:	e69c      	b.n	8004cdc <_strtod_l+0x84>
 8004fa2:	210a      	movs	r1, #10
 8004fa4:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004fa8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004fac:	e7b9      	b.n	8004f22 <_strtod_l+0x2ca>
 8004fae:	2b6e      	cmp	r3, #110	; 0x6e
 8004fb0:	e7db      	b.n	8004f6a <_strtod_l+0x312>
 8004fb2:	498f      	ldr	r1, [pc, #572]	; (80051f0 <_strtod_l+0x598>)
 8004fb4:	a81d      	add	r0, sp, #116	; 0x74
 8004fb6:	f001 f83f 	bl	8006038 <__match>
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	f43f aeaa 	beq.w	8004d14 <_strtod_l+0xbc>
 8004fc0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fc2:	498c      	ldr	r1, [pc, #560]	; (80051f4 <_strtod_l+0x59c>)
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	a81d      	add	r0, sp, #116	; 0x74
 8004fc8:	931d      	str	r3, [sp, #116]	; 0x74
 8004fca:	f001 f835 	bl	8006038 <__match>
 8004fce:	b910      	cbnz	r0, 8004fd6 <_strtod_l+0x37e>
 8004fd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	931d      	str	r3, [sp, #116]	; 0x74
 8004fd6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005204 <_strtod_l+0x5ac>
 8004fda:	f04f 0a00 	mov.w	sl, #0
 8004fde:	e67d      	b.n	8004cdc <_strtod_l+0x84>
 8004fe0:	4885      	ldr	r0, [pc, #532]	; (80051f8 <_strtod_l+0x5a0>)
 8004fe2:	f002 f955 	bl	8007290 <nan>
 8004fe6:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004fea:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004fee:	e675      	b.n	8004cdc <_strtod_l+0x84>
 8004ff0:	9b07      	ldr	r3, [sp, #28]
 8004ff2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ff4:	1af3      	subs	r3, r6, r3
 8004ff6:	2f00      	cmp	r7, #0
 8004ff8:	bf08      	it	eq
 8004ffa:	462f      	moveq	r7, r5
 8004ffc:	2d10      	cmp	r5, #16
 8004ffe:	9308      	str	r3, [sp, #32]
 8005000:	46a8      	mov	r8, r5
 8005002:	bfa8      	it	ge
 8005004:	f04f 0810 	movge.w	r8, #16
 8005008:	f7fb fa7c 	bl	8000504 <__aeabi_ui2d>
 800500c:	2d09      	cmp	r5, #9
 800500e:	4682      	mov	sl, r0
 8005010:	468b      	mov	fp, r1
 8005012:	dd13      	ble.n	800503c <_strtod_l+0x3e4>
 8005014:	4b79      	ldr	r3, [pc, #484]	; (80051fc <_strtod_l+0x5a4>)
 8005016:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800501a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800501e:	f7fb faeb 	bl	80005f8 <__aeabi_dmul>
 8005022:	4682      	mov	sl, r0
 8005024:	4648      	mov	r0, r9
 8005026:	468b      	mov	fp, r1
 8005028:	f7fb fa6c 	bl	8000504 <__aeabi_ui2d>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4650      	mov	r0, sl
 8005032:	4659      	mov	r1, fp
 8005034:	f7fb f92a 	bl	800028c <__adddf3>
 8005038:	4682      	mov	sl, r0
 800503a:	468b      	mov	fp, r1
 800503c:	2d0f      	cmp	r5, #15
 800503e:	dc38      	bgt.n	80050b2 <_strtod_l+0x45a>
 8005040:	9b08      	ldr	r3, [sp, #32]
 8005042:	2b00      	cmp	r3, #0
 8005044:	f43f ae4a 	beq.w	8004cdc <_strtod_l+0x84>
 8005048:	dd24      	ble.n	8005094 <_strtod_l+0x43c>
 800504a:	2b16      	cmp	r3, #22
 800504c:	dc0b      	bgt.n	8005066 <_strtod_l+0x40e>
 800504e:	4d6b      	ldr	r5, [pc, #428]	; (80051fc <_strtod_l+0x5a4>)
 8005050:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8005054:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005058:	4652      	mov	r2, sl
 800505a:	465b      	mov	r3, fp
 800505c:	f7fb facc 	bl	80005f8 <__aeabi_dmul>
 8005060:	4682      	mov	sl, r0
 8005062:	468b      	mov	fp, r1
 8005064:	e63a      	b.n	8004cdc <_strtod_l+0x84>
 8005066:	9a08      	ldr	r2, [sp, #32]
 8005068:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800506c:	4293      	cmp	r3, r2
 800506e:	db20      	blt.n	80050b2 <_strtod_l+0x45a>
 8005070:	4c62      	ldr	r4, [pc, #392]	; (80051fc <_strtod_l+0x5a4>)
 8005072:	f1c5 050f 	rsb	r5, r5, #15
 8005076:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800507a:	4652      	mov	r2, sl
 800507c:	465b      	mov	r3, fp
 800507e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005082:	f7fb fab9 	bl	80005f8 <__aeabi_dmul>
 8005086:	9b08      	ldr	r3, [sp, #32]
 8005088:	1b5d      	subs	r5, r3, r5
 800508a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800508e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005092:	e7e3      	b.n	800505c <_strtod_l+0x404>
 8005094:	9b08      	ldr	r3, [sp, #32]
 8005096:	3316      	adds	r3, #22
 8005098:	db0b      	blt.n	80050b2 <_strtod_l+0x45a>
 800509a:	9b07      	ldr	r3, [sp, #28]
 800509c:	4a57      	ldr	r2, [pc, #348]	; (80051fc <_strtod_l+0x5a4>)
 800509e:	1b9e      	subs	r6, r3, r6
 80050a0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80050a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80050a8:	4650      	mov	r0, sl
 80050aa:	4659      	mov	r1, fp
 80050ac:	f7fb fbce 	bl	800084c <__aeabi_ddiv>
 80050b0:	e7d6      	b.n	8005060 <_strtod_l+0x408>
 80050b2:	9b08      	ldr	r3, [sp, #32]
 80050b4:	eba5 0808 	sub.w	r8, r5, r8
 80050b8:	4498      	add	r8, r3
 80050ba:	f1b8 0f00 	cmp.w	r8, #0
 80050be:	dd71      	ble.n	80051a4 <_strtod_l+0x54c>
 80050c0:	f018 030f 	ands.w	r3, r8, #15
 80050c4:	d00a      	beq.n	80050dc <_strtod_l+0x484>
 80050c6:	494d      	ldr	r1, [pc, #308]	; (80051fc <_strtod_l+0x5a4>)
 80050c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80050cc:	4652      	mov	r2, sl
 80050ce:	465b      	mov	r3, fp
 80050d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050d4:	f7fb fa90 	bl	80005f8 <__aeabi_dmul>
 80050d8:	4682      	mov	sl, r0
 80050da:	468b      	mov	fp, r1
 80050dc:	f038 080f 	bics.w	r8, r8, #15
 80050e0:	d04d      	beq.n	800517e <_strtod_l+0x526>
 80050e2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80050e6:	dd22      	ble.n	800512e <_strtod_l+0x4d6>
 80050e8:	2500      	movs	r5, #0
 80050ea:	462e      	mov	r6, r5
 80050ec:	9509      	str	r5, [sp, #36]	; 0x24
 80050ee:	9507      	str	r5, [sp, #28]
 80050f0:	2322      	movs	r3, #34	; 0x22
 80050f2:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005204 <_strtod_l+0x5ac>
 80050f6:	6023      	str	r3, [r4, #0]
 80050f8:	f04f 0a00 	mov.w	sl, #0
 80050fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f43f adec 	beq.w	8004cdc <_strtod_l+0x84>
 8005104:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005106:	4620      	mov	r0, r4
 8005108:	f001 f8a0 	bl	800624c <_Bfree>
 800510c:	9907      	ldr	r1, [sp, #28]
 800510e:	4620      	mov	r0, r4
 8005110:	f001 f89c 	bl	800624c <_Bfree>
 8005114:	4631      	mov	r1, r6
 8005116:	4620      	mov	r0, r4
 8005118:	f001 f898 	bl	800624c <_Bfree>
 800511c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800511e:	4620      	mov	r0, r4
 8005120:	f001 f894 	bl	800624c <_Bfree>
 8005124:	4629      	mov	r1, r5
 8005126:	4620      	mov	r0, r4
 8005128:	f001 f890 	bl	800624c <_Bfree>
 800512c:	e5d6      	b.n	8004cdc <_strtod_l+0x84>
 800512e:	2300      	movs	r3, #0
 8005130:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005134:	4650      	mov	r0, sl
 8005136:	4659      	mov	r1, fp
 8005138:	4699      	mov	r9, r3
 800513a:	f1b8 0f01 	cmp.w	r8, #1
 800513e:	dc21      	bgt.n	8005184 <_strtod_l+0x52c>
 8005140:	b10b      	cbz	r3, 8005146 <_strtod_l+0x4ee>
 8005142:	4682      	mov	sl, r0
 8005144:	468b      	mov	fp, r1
 8005146:	4b2e      	ldr	r3, [pc, #184]	; (8005200 <_strtod_l+0x5a8>)
 8005148:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800514c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005150:	4652      	mov	r2, sl
 8005152:	465b      	mov	r3, fp
 8005154:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005158:	f7fb fa4e 	bl	80005f8 <__aeabi_dmul>
 800515c:	4b29      	ldr	r3, [pc, #164]	; (8005204 <_strtod_l+0x5ac>)
 800515e:	460a      	mov	r2, r1
 8005160:	400b      	ands	r3, r1
 8005162:	4929      	ldr	r1, [pc, #164]	; (8005208 <_strtod_l+0x5b0>)
 8005164:	428b      	cmp	r3, r1
 8005166:	4682      	mov	sl, r0
 8005168:	d8be      	bhi.n	80050e8 <_strtod_l+0x490>
 800516a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800516e:	428b      	cmp	r3, r1
 8005170:	bf86      	itte	hi
 8005172:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800520c <_strtod_l+0x5b4>
 8005176:	f04f 3aff 	movhi.w	sl, #4294967295
 800517a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800517e:	2300      	movs	r3, #0
 8005180:	9304      	str	r3, [sp, #16]
 8005182:	e081      	b.n	8005288 <_strtod_l+0x630>
 8005184:	f018 0f01 	tst.w	r8, #1
 8005188:	d007      	beq.n	800519a <_strtod_l+0x542>
 800518a:	4b1d      	ldr	r3, [pc, #116]	; (8005200 <_strtod_l+0x5a8>)
 800518c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f7fb fa30 	bl	80005f8 <__aeabi_dmul>
 8005198:	2301      	movs	r3, #1
 800519a:	f109 0901 	add.w	r9, r9, #1
 800519e:	ea4f 0868 	mov.w	r8, r8, asr #1
 80051a2:	e7ca      	b.n	800513a <_strtod_l+0x4e2>
 80051a4:	d0eb      	beq.n	800517e <_strtod_l+0x526>
 80051a6:	f1c8 0800 	rsb	r8, r8, #0
 80051aa:	f018 020f 	ands.w	r2, r8, #15
 80051ae:	d00a      	beq.n	80051c6 <_strtod_l+0x56e>
 80051b0:	4b12      	ldr	r3, [pc, #72]	; (80051fc <_strtod_l+0x5a4>)
 80051b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051b6:	4650      	mov	r0, sl
 80051b8:	4659      	mov	r1, fp
 80051ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051be:	f7fb fb45 	bl	800084c <__aeabi_ddiv>
 80051c2:	4682      	mov	sl, r0
 80051c4:	468b      	mov	fp, r1
 80051c6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80051ca:	d0d8      	beq.n	800517e <_strtod_l+0x526>
 80051cc:	f1b8 0f1f 	cmp.w	r8, #31
 80051d0:	dd1e      	ble.n	8005210 <_strtod_l+0x5b8>
 80051d2:	2500      	movs	r5, #0
 80051d4:	462e      	mov	r6, r5
 80051d6:	9509      	str	r5, [sp, #36]	; 0x24
 80051d8:	9507      	str	r5, [sp, #28]
 80051da:	2322      	movs	r3, #34	; 0x22
 80051dc:	f04f 0a00 	mov.w	sl, #0
 80051e0:	f04f 0b00 	mov.w	fp, #0
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	e789      	b.n	80050fc <_strtod_l+0x4a4>
 80051e8:	08007c5d 	.word	0x08007c5d
 80051ec:	08007c74 	.word	0x08007c74
 80051f0:	08007c54 	.word	0x08007c54
 80051f4:	08007c57 	.word	0x08007c57
 80051f8:	08007d63 	.word	0x08007d63
 80051fc:	08007f80 	.word	0x08007f80
 8005200:	08007f58 	.word	0x08007f58
 8005204:	7ff00000 	.word	0x7ff00000
 8005208:	7ca00000 	.word	0x7ca00000
 800520c:	7fefffff 	.word	0x7fefffff
 8005210:	f018 0310 	ands.w	r3, r8, #16
 8005214:	bf18      	it	ne
 8005216:	236a      	movne	r3, #106	; 0x6a
 8005218:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80055d0 <_strtod_l+0x978>
 800521c:	9304      	str	r3, [sp, #16]
 800521e:	4650      	mov	r0, sl
 8005220:	4659      	mov	r1, fp
 8005222:	2300      	movs	r3, #0
 8005224:	f018 0f01 	tst.w	r8, #1
 8005228:	d004      	beq.n	8005234 <_strtod_l+0x5dc>
 800522a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800522e:	f7fb f9e3 	bl	80005f8 <__aeabi_dmul>
 8005232:	2301      	movs	r3, #1
 8005234:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005238:	f109 0908 	add.w	r9, r9, #8
 800523c:	d1f2      	bne.n	8005224 <_strtod_l+0x5cc>
 800523e:	b10b      	cbz	r3, 8005244 <_strtod_l+0x5ec>
 8005240:	4682      	mov	sl, r0
 8005242:	468b      	mov	fp, r1
 8005244:	9b04      	ldr	r3, [sp, #16]
 8005246:	b1bb      	cbz	r3, 8005278 <_strtod_l+0x620>
 8005248:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800524c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005250:	2b00      	cmp	r3, #0
 8005252:	4659      	mov	r1, fp
 8005254:	dd10      	ble.n	8005278 <_strtod_l+0x620>
 8005256:	2b1f      	cmp	r3, #31
 8005258:	f340 8128 	ble.w	80054ac <_strtod_l+0x854>
 800525c:	2b34      	cmp	r3, #52	; 0x34
 800525e:	bfde      	ittt	le
 8005260:	3b20      	suble	r3, #32
 8005262:	f04f 32ff 	movle.w	r2, #4294967295
 8005266:	fa02 f303 	lslle.w	r3, r2, r3
 800526a:	f04f 0a00 	mov.w	sl, #0
 800526e:	bfcc      	ite	gt
 8005270:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005274:	ea03 0b01 	andle.w	fp, r3, r1
 8005278:	2200      	movs	r2, #0
 800527a:	2300      	movs	r3, #0
 800527c:	4650      	mov	r0, sl
 800527e:	4659      	mov	r1, fp
 8005280:	f7fb fc22 	bl	8000ac8 <__aeabi_dcmpeq>
 8005284:	2800      	cmp	r0, #0
 8005286:	d1a4      	bne.n	80051d2 <_strtod_l+0x57a>
 8005288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800528e:	462b      	mov	r3, r5
 8005290:	463a      	mov	r2, r7
 8005292:	4620      	mov	r0, r4
 8005294:	f001 f846 	bl	8006324 <__s2b>
 8005298:	9009      	str	r0, [sp, #36]	; 0x24
 800529a:	2800      	cmp	r0, #0
 800529c:	f43f af24 	beq.w	80050e8 <_strtod_l+0x490>
 80052a0:	9b07      	ldr	r3, [sp, #28]
 80052a2:	1b9e      	subs	r6, r3, r6
 80052a4:	9b08      	ldr	r3, [sp, #32]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	bfb4      	ite	lt
 80052aa:	4633      	movlt	r3, r6
 80052ac:	2300      	movge	r3, #0
 80052ae:	9310      	str	r3, [sp, #64]	; 0x40
 80052b0:	9b08      	ldr	r3, [sp, #32]
 80052b2:	2500      	movs	r5, #0
 80052b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80052b8:	9318      	str	r3, [sp, #96]	; 0x60
 80052ba:	462e      	mov	r6, r5
 80052bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052be:	4620      	mov	r0, r4
 80052c0:	6859      	ldr	r1, [r3, #4]
 80052c2:	f000 ff83 	bl	80061cc <_Balloc>
 80052c6:	9007      	str	r0, [sp, #28]
 80052c8:	2800      	cmp	r0, #0
 80052ca:	f43f af11 	beq.w	80050f0 <_strtod_l+0x498>
 80052ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d0:	691a      	ldr	r2, [r3, #16]
 80052d2:	3202      	adds	r2, #2
 80052d4:	f103 010c 	add.w	r1, r3, #12
 80052d8:	0092      	lsls	r2, r2, #2
 80052da:	300c      	adds	r0, #12
 80052dc:	f7ff fc68 	bl	8004bb0 <memcpy>
 80052e0:	ec4b ab10 	vmov	d0, sl, fp
 80052e4:	aa20      	add	r2, sp, #128	; 0x80
 80052e6:	a91f      	add	r1, sp, #124	; 0x7c
 80052e8:	4620      	mov	r0, r4
 80052ea:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80052ee:	f001 fb55 	bl	800699c <__d2b>
 80052f2:	901e      	str	r0, [sp, #120]	; 0x78
 80052f4:	2800      	cmp	r0, #0
 80052f6:	f43f aefb 	beq.w	80050f0 <_strtod_l+0x498>
 80052fa:	2101      	movs	r1, #1
 80052fc:	4620      	mov	r0, r4
 80052fe:	f001 f8ab 	bl	8006458 <__i2b>
 8005302:	4606      	mov	r6, r0
 8005304:	2800      	cmp	r0, #0
 8005306:	f43f aef3 	beq.w	80050f0 <_strtod_l+0x498>
 800530a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800530c:	9904      	ldr	r1, [sp, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	bfab      	itete	ge
 8005312:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8005314:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8005316:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8005318:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800531c:	bfac      	ite	ge
 800531e:	eb03 0902 	addge.w	r9, r3, r2
 8005322:	1ad7      	sublt	r7, r2, r3
 8005324:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005326:	eba3 0801 	sub.w	r8, r3, r1
 800532a:	4490      	add	r8, r2
 800532c:	4ba3      	ldr	r3, [pc, #652]	; (80055bc <_strtod_l+0x964>)
 800532e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005332:	4598      	cmp	r8, r3
 8005334:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005338:	f280 80cc 	bge.w	80054d4 <_strtod_l+0x87c>
 800533c:	eba3 0308 	sub.w	r3, r3, r8
 8005340:	2b1f      	cmp	r3, #31
 8005342:	eba2 0203 	sub.w	r2, r2, r3
 8005346:	f04f 0101 	mov.w	r1, #1
 800534a:	f300 80b6 	bgt.w	80054ba <_strtod_l+0x862>
 800534e:	fa01 f303 	lsl.w	r3, r1, r3
 8005352:	9311      	str	r3, [sp, #68]	; 0x44
 8005354:	2300      	movs	r3, #0
 8005356:	930c      	str	r3, [sp, #48]	; 0x30
 8005358:	eb09 0802 	add.w	r8, r9, r2
 800535c:	9b04      	ldr	r3, [sp, #16]
 800535e:	45c1      	cmp	r9, r8
 8005360:	4417      	add	r7, r2
 8005362:	441f      	add	r7, r3
 8005364:	464b      	mov	r3, r9
 8005366:	bfa8      	it	ge
 8005368:	4643      	movge	r3, r8
 800536a:	42bb      	cmp	r3, r7
 800536c:	bfa8      	it	ge
 800536e:	463b      	movge	r3, r7
 8005370:	2b00      	cmp	r3, #0
 8005372:	bfc2      	ittt	gt
 8005374:	eba8 0803 	subgt.w	r8, r8, r3
 8005378:	1aff      	subgt	r7, r7, r3
 800537a:	eba9 0903 	subgt.w	r9, r9, r3
 800537e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005380:	2b00      	cmp	r3, #0
 8005382:	dd17      	ble.n	80053b4 <_strtod_l+0x75c>
 8005384:	4631      	mov	r1, r6
 8005386:	461a      	mov	r2, r3
 8005388:	4620      	mov	r0, r4
 800538a:	f001 f921 	bl	80065d0 <__pow5mult>
 800538e:	4606      	mov	r6, r0
 8005390:	2800      	cmp	r0, #0
 8005392:	f43f aead 	beq.w	80050f0 <_strtod_l+0x498>
 8005396:	4601      	mov	r1, r0
 8005398:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800539a:	4620      	mov	r0, r4
 800539c:	f001 f872 	bl	8006484 <__multiply>
 80053a0:	900f      	str	r0, [sp, #60]	; 0x3c
 80053a2:	2800      	cmp	r0, #0
 80053a4:	f43f aea4 	beq.w	80050f0 <_strtod_l+0x498>
 80053a8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80053aa:	4620      	mov	r0, r4
 80053ac:	f000 ff4e 	bl	800624c <_Bfree>
 80053b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053b2:	931e      	str	r3, [sp, #120]	; 0x78
 80053b4:	f1b8 0f00 	cmp.w	r8, #0
 80053b8:	f300 8091 	bgt.w	80054de <_strtod_l+0x886>
 80053bc:	9b08      	ldr	r3, [sp, #32]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	dd08      	ble.n	80053d4 <_strtod_l+0x77c>
 80053c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80053c4:	9907      	ldr	r1, [sp, #28]
 80053c6:	4620      	mov	r0, r4
 80053c8:	f001 f902 	bl	80065d0 <__pow5mult>
 80053cc:	9007      	str	r0, [sp, #28]
 80053ce:	2800      	cmp	r0, #0
 80053d0:	f43f ae8e 	beq.w	80050f0 <_strtod_l+0x498>
 80053d4:	2f00      	cmp	r7, #0
 80053d6:	dd08      	ble.n	80053ea <_strtod_l+0x792>
 80053d8:	9907      	ldr	r1, [sp, #28]
 80053da:	463a      	mov	r2, r7
 80053dc:	4620      	mov	r0, r4
 80053de:	f001 f951 	bl	8006684 <__lshift>
 80053e2:	9007      	str	r0, [sp, #28]
 80053e4:	2800      	cmp	r0, #0
 80053e6:	f43f ae83 	beq.w	80050f0 <_strtod_l+0x498>
 80053ea:	f1b9 0f00 	cmp.w	r9, #0
 80053ee:	dd08      	ble.n	8005402 <_strtod_l+0x7aa>
 80053f0:	4631      	mov	r1, r6
 80053f2:	464a      	mov	r2, r9
 80053f4:	4620      	mov	r0, r4
 80053f6:	f001 f945 	bl	8006684 <__lshift>
 80053fa:	4606      	mov	r6, r0
 80053fc:	2800      	cmp	r0, #0
 80053fe:	f43f ae77 	beq.w	80050f0 <_strtod_l+0x498>
 8005402:	9a07      	ldr	r2, [sp, #28]
 8005404:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005406:	4620      	mov	r0, r4
 8005408:	f001 f9c4 	bl	8006794 <__mdiff>
 800540c:	4605      	mov	r5, r0
 800540e:	2800      	cmp	r0, #0
 8005410:	f43f ae6e 	beq.w	80050f0 <_strtod_l+0x498>
 8005414:	68c3      	ldr	r3, [r0, #12]
 8005416:	930f      	str	r3, [sp, #60]	; 0x3c
 8005418:	2300      	movs	r3, #0
 800541a:	60c3      	str	r3, [r0, #12]
 800541c:	4631      	mov	r1, r6
 800541e:	f001 f99d 	bl	800675c <__mcmp>
 8005422:	2800      	cmp	r0, #0
 8005424:	da65      	bge.n	80054f2 <_strtod_l+0x89a>
 8005426:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005428:	ea53 030a 	orrs.w	r3, r3, sl
 800542c:	f040 8087 	bne.w	800553e <_strtod_l+0x8e6>
 8005430:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005434:	2b00      	cmp	r3, #0
 8005436:	f040 8082 	bne.w	800553e <_strtod_l+0x8e6>
 800543a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800543e:	0d1b      	lsrs	r3, r3, #20
 8005440:	051b      	lsls	r3, r3, #20
 8005442:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005446:	d97a      	bls.n	800553e <_strtod_l+0x8e6>
 8005448:	696b      	ldr	r3, [r5, #20]
 800544a:	b913      	cbnz	r3, 8005452 <_strtod_l+0x7fa>
 800544c:	692b      	ldr	r3, [r5, #16]
 800544e:	2b01      	cmp	r3, #1
 8005450:	dd75      	ble.n	800553e <_strtod_l+0x8e6>
 8005452:	4629      	mov	r1, r5
 8005454:	2201      	movs	r2, #1
 8005456:	4620      	mov	r0, r4
 8005458:	f001 f914 	bl	8006684 <__lshift>
 800545c:	4631      	mov	r1, r6
 800545e:	4605      	mov	r5, r0
 8005460:	f001 f97c 	bl	800675c <__mcmp>
 8005464:	2800      	cmp	r0, #0
 8005466:	dd6a      	ble.n	800553e <_strtod_l+0x8e6>
 8005468:	9904      	ldr	r1, [sp, #16]
 800546a:	4a55      	ldr	r2, [pc, #340]	; (80055c0 <_strtod_l+0x968>)
 800546c:	465b      	mov	r3, fp
 800546e:	2900      	cmp	r1, #0
 8005470:	f000 8085 	beq.w	800557e <_strtod_l+0x926>
 8005474:	ea02 010b 	and.w	r1, r2, fp
 8005478:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800547c:	dc7f      	bgt.n	800557e <_strtod_l+0x926>
 800547e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005482:	f77f aeaa 	ble.w	80051da <_strtod_l+0x582>
 8005486:	4a4f      	ldr	r2, [pc, #316]	; (80055c4 <_strtod_l+0x96c>)
 8005488:	2300      	movs	r3, #0
 800548a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800548e:	4650      	mov	r0, sl
 8005490:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8005494:	4659      	mov	r1, fp
 8005496:	f7fb f8af 	bl	80005f8 <__aeabi_dmul>
 800549a:	460b      	mov	r3, r1
 800549c:	4303      	orrs	r3, r0
 800549e:	bf08      	it	eq
 80054a0:	2322      	moveq	r3, #34	; 0x22
 80054a2:	4682      	mov	sl, r0
 80054a4:	468b      	mov	fp, r1
 80054a6:	bf08      	it	eq
 80054a8:	6023      	streq	r3, [r4, #0]
 80054aa:	e62b      	b.n	8005104 <_strtod_l+0x4ac>
 80054ac:	f04f 32ff 	mov.w	r2, #4294967295
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	ea03 0a0a 	and.w	sl, r3, sl
 80054b8:	e6de      	b.n	8005278 <_strtod_l+0x620>
 80054ba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80054be:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80054c2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80054c6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80054ca:	fa01 f308 	lsl.w	r3, r1, r8
 80054ce:	930c      	str	r3, [sp, #48]	; 0x30
 80054d0:	9111      	str	r1, [sp, #68]	; 0x44
 80054d2:	e741      	b.n	8005358 <_strtod_l+0x700>
 80054d4:	2300      	movs	r3, #0
 80054d6:	930c      	str	r3, [sp, #48]	; 0x30
 80054d8:	2301      	movs	r3, #1
 80054da:	9311      	str	r3, [sp, #68]	; 0x44
 80054dc:	e73c      	b.n	8005358 <_strtod_l+0x700>
 80054de:	991e      	ldr	r1, [sp, #120]	; 0x78
 80054e0:	4642      	mov	r2, r8
 80054e2:	4620      	mov	r0, r4
 80054e4:	f001 f8ce 	bl	8006684 <__lshift>
 80054e8:	901e      	str	r0, [sp, #120]	; 0x78
 80054ea:	2800      	cmp	r0, #0
 80054ec:	f47f af66 	bne.w	80053bc <_strtod_l+0x764>
 80054f0:	e5fe      	b.n	80050f0 <_strtod_l+0x498>
 80054f2:	465f      	mov	r7, fp
 80054f4:	d16e      	bne.n	80055d4 <_strtod_l+0x97c>
 80054f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80054f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80054fc:	b342      	cbz	r2, 8005550 <_strtod_l+0x8f8>
 80054fe:	4a32      	ldr	r2, [pc, #200]	; (80055c8 <_strtod_l+0x970>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d128      	bne.n	8005556 <_strtod_l+0x8fe>
 8005504:	9b04      	ldr	r3, [sp, #16]
 8005506:	4650      	mov	r0, sl
 8005508:	b1eb      	cbz	r3, 8005546 <_strtod_l+0x8ee>
 800550a:	4a2d      	ldr	r2, [pc, #180]	; (80055c0 <_strtod_l+0x968>)
 800550c:	403a      	ands	r2, r7
 800550e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005512:	f04f 31ff 	mov.w	r1, #4294967295
 8005516:	d819      	bhi.n	800554c <_strtod_l+0x8f4>
 8005518:	0d12      	lsrs	r2, r2, #20
 800551a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800551e:	fa01 f303 	lsl.w	r3, r1, r3
 8005522:	4298      	cmp	r0, r3
 8005524:	d117      	bne.n	8005556 <_strtod_l+0x8fe>
 8005526:	4b29      	ldr	r3, [pc, #164]	; (80055cc <_strtod_l+0x974>)
 8005528:	429f      	cmp	r7, r3
 800552a:	d102      	bne.n	8005532 <_strtod_l+0x8da>
 800552c:	3001      	adds	r0, #1
 800552e:	f43f addf 	beq.w	80050f0 <_strtod_l+0x498>
 8005532:	4b23      	ldr	r3, [pc, #140]	; (80055c0 <_strtod_l+0x968>)
 8005534:	403b      	ands	r3, r7
 8005536:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800553a:	f04f 0a00 	mov.w	sl, #0
 800553e:	9b04      	ldr	r3, [sp, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1a0      	bne.n	8005486 <_strtod_l+0x82e>
 8005544:	e5de      	b.n	8005104 <_strtod_l+0x4ac>
 8005546:	f04f 33ff 	mov.w	r3, #4294967295
 800554a:	e7ea      	b.n	8005522 <_strtod_l+0x8ca>
 800554c:	460b      	mov	r3, r1
 800554e:	e7e8      	b.n	8005522 <_strtod_l+0x8ca>
 8005550:	ea53 030a 	orrs.w	r3, r3, sl
 8005554:	d088      	beq.n	8005468 <_strtod_l+0x810>
 8005556:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005558:	b1db      	cbz	r3, 8005592 <_strtod_l+0x93a>
 800555a:	423b      	tst	r3, r7
 800555c:	d0ef      	beq.n	800553e <_strtod_l+0x8e6>
 800555e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005560:	9a04      	ldr	r2, [sp, #16]
 8005562:	4650      	mov	r0, sl
 8005564:	4659      	mov	r1, fp
 8005566:	b1c3      	cbz	r3, 800559a <_strtod_l+0x942>
 8005568:	f7ff fb58 	bl	8004c1c <sulp>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005574:	f7fa fe8a 	bl	800028c <__adddf3>
 8005578:	4682      	mov	sl, r0
 800557a:	468b      	mov	fp, r1
 800557c:	e7df      	b.n	800553e <_strtod_l+0x8e6>
 800557e:	4013      	ands	r3, r2
 8005580:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005584:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005588:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800558c:	f04f 3aff 	mov.w	sl, #4294967295
 8005590:	e7d5      	b.n	800553e <_strtod_l+0x8e6>
 8005592:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005594:	ea13 0f0a 	tst.w	r3, sl
 8005598:	e7e0      	b.n	800555c <_strtod_l+0x904>
 800559a:	f7ff fb3f 	bl	8004c1c <sulp>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80055a6:	f7fa fe6f 	bl	8000288 <__aeabi_dsub>
 80055aa:	2200      	movs	r2, #0
 80055ac:	2300      	movs	r3, #0
 80055ae:	4682      	mov	sl, r0
 80055b0:	468b      	mov	fp, r1
 80055b2:	f7fb fa89 	bl	8000ac8 <__aeabi_dcmpeq>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d0c1      	beq.n	800553e <_strtod_l+0x8e6>
 80055ba:	e60e      	b.n	80051da <_strtod_l+0x582>
 80055bc:	fffffc02 	.word	0xfffffc02
 80055c0:	7ff00000 	.word	0x7ff00000
 80055c4:	39500000 	.word	0x39500000
 80055c8:	000fffff 	.word	0x000fffff
 80055cc:	7fefffff 	.word	0x7fefffff
 80055d0:	08007c88 	.word	0x08007c88
 80055d4:	4631      	mov	r1, r6
 80055d6:	4628      	mov	r0, r5
 80055d8:	f001 fa3c 	bl	8006a54 <__ratio>
 80055dc:	ec59 8b10 	vmov	r8, r9, d0
 80055e0:	ee10 0a10 	vmov	r0, s0
 80055e4:	2200      	movs	r2, #0
 80055e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055ea:	4649      	mov	r1, r9
 80055ec:	f7fb fa80 	bl	8000af0 <__aeabi_dcmple>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	d07c      	beq.n	80056ee <_strtod_l+0xa96>
 80055f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d04c      	beq.n	8005694 <_strtod_l+0xa3c>
 80055fa:	4b95      	ldr	r3, [pc, #596]	; (8005850 <_strtod_l+0xbf8>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005602:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005850 <_strtod_l+0xbf8>
 8005606:	f04f 0800 	mov.w	r8, #0
 800560a:	4b92      	ldr	r3, [pc, #584]	; (8005854 <_strtod_l+0xbfc>)
 800560c:	403b      	ands	r3, r7
 800560e:	9311      	str	r3, [sp, #68]	; 0x44
 8005610:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005612:	4b91      	ldr	r3, [pc, #580]	; (8005858 <_strtod_l+0xc00>)
 8005614:	429a      	cmp	r2, r3
 8005616:	f040 80b2 	bne.w	800577e <_strtod_l+0xb26>
 800561a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800561e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005622:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005626:	ec4b ab10 	vmov	d0, sl, fp
 800562a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800562e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005632:	f001 f937 	bl	80068a4 <__ulp>
 8005636:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800563a:	ec53 2b10 	vmov	r2, r3, d0
 800563e:	f7fa ffdb 	bl	80005f8 <__aeabi_dmul>
 8005642:	4652      	mov	r2, sl
 8005644:	465b      	mov	r3, fp
 8005646:	f7fa fe21 	bl	800028c <__adddf3>
 800564a:	460b      	mov	r3, r1
 800564c:	4981      	ldr	r1, [pc, #516]	; (8005854 <_strtod_l+0xbfc>)
 800564e:	4a83      	ldr	r2, [pc, #524]	; (800585c <_strtod_l+0xc04>)
 8005650:	4019      	ands	r1, r3
 8005652:	4291      	cmp	r1, r2
 8005654:	4682      	mov	sl, r0
 8005656:	d95e      	bls.n	8005716 <_strtod_l+0xabe>
 8005658:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800565a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800565e:	4293      	cmp	r3, r2
 8005660:	d103      	bne.n	800566a <_strtod_l+0xa12>
 8005662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005664:	3301      	adds	r3, #1
 8005666:	f43f ad43 	beq.w	80050f0 <_strtod_l+0x498>
 800566a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8005868 <_strtod_l+0xc10>
 800566e:	f04f 3aff 	mov.w	sl, #4294967295
 8005672:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005674:	4620      	mov	r0, r4
 8005676:	f000 fde9 	bl	800624c <_Bfree>
 800567a:	9907      	ldr	r1, [sp, #28]
 800567c:	4620      	mov	r0, r4
 800567e:	f000 fde5 	bl	800624c <_Bfree>
 8005682:	4631      	mov	r1, r6
 8005684:	4620      	mov	r0, r4
 8005686:	f000 fde1 	bl	800624c <_Bfree>
 800568a:	4629      	mov	r1, r5
 800568c:	4620      	mov	r0, r4
 800568e:	f000 fddd 	bl	800624c <_Bfree>
 8005692:	e613      	b.n	80052bc <_strtod_l+0x664>
 8005694:	f1ba 0f00 	cmp.w	sl, #0
 8005698:	d11b      	bne.n	80056d2 <_strtod_l+0xa7a>
 800569a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800569e:	b9f3      	cbnz	r3, 80056de <_strtod_l+0xa86>
 80056a0:	4b6b      	ldr	r3, [pc, #428]	; (8005850 <_strtod_l+0xbf8>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	4640      	mov	r0, r8
 80056a6:	4649      	mov	r1, r9
 80056a8:	f7fb fa18 	bl	8000adc <__aeabi_dcmplt>
 80056ac:	b9d0      	cbnz	r0, 80056e4 <_strtod_l+0xa8c>
 80056ae:	4640      	mov	r0, r8
 80056b0:	4649      	mov	r1, r9
 80056b2:	4b6b      	ldr	r3, [pc, #428]	; (8005860 <_strtod_l+0xc08>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	f7fa ff9f 	bl	80005f8 <__aeabi_dmul>
 80056ba:	4680      	mov	r8, r0
 80056bc:	4689      	mov	r9, r1
 80056be:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80056c2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80056c6:	931b      	str	r3, [sp, #108]	; 0x6c
 80056c8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80056cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80056d0:	e79b      	b.n	800560a <_strtod_l+0x9b2>
 80056d2:	f1ba 0f01 	cmp.w	sl, #1
 80056d6:	d102      	bne.n	80056de <_strtod_l+0xa86>
 80056d8:	2f00      	cmp	r7, #0
 80056da:	f43f ad7e 	beq.w	80051da <_strtod_l+0x582>
 80056de:	4b61      	ldr	r3, [pc, #388]	; (8005864 <_strtod_l+0xc0c>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	e78c      	b.n	80055fe <_strtod_l+0x9a6>
 80056e4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005860 <_strtod_l+0xc08>
 80056e8:	f04f 0800 	mov.w	r8, #0
 80056ec:	e7e7      	b.n	80056be <_strtod_l+0xa66>
 80056ee:	4b5c      	ldr	r3, [pc, #368]	; (8005860 <_strtod_l+0xc08>)
 80056f0:	4640      	mov	r0, r8
 80056f2:	4649      	mov	r1, r9
 80056f4:	2200      	movs	r2, #0
 80056f6:	f7fa ff7f 	bl	80005f8 <__aeabi_dmul>
 80056fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056fc:	4680      	mov	r8, r0
 80056fe:	4689      	mov	r9, r1
 8005700:	b933      	cbnz	r3, 8005710 <_strtod_l+0xab8>
 8005702:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005706:	9012      	str	r0, [sp, #72]	; 0x48
 8005708:	9313      	str	r3, [sp, #76]	; 0x4c
 800570a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800570e:	e7dd      	b.n	80056cc <_strtod_l+0xa74>
 8005710:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8005714:	e7f9      	b.n	800570a <_strtod_l+0xab2>
 8005716:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800571a:	9b04      	ldr	r3, [sp, #16]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1a8      	bne.n	8005672 <_strtod_l+0xa1a>
 8005720:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005724:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005726:	0d1b      	lsrs	r3, r3, #20
 8005728:	051b      	lsls	r3, r3, #20
 800572a:	429a      	cmp	r2, r3
 800572c:	d1a1      	bne.n	8005672 <_strtod_l+0xa1a>
 800572e:	4640      	mov	r0, r8
 8005730:	4649      	mov	r1, r9
 8005732:	f7fb fa5b 	bl	8000bec <__aeabi_d2lz>
 8005736:	f7fa ff31 	bl	800059c <__aeabi_l2d>
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	4640      	mov	r0, r8
 8005740:	4649      	mov	r1, r9
 8005742:	f7fa fda1 	bl	8000288 <__aeabi_dsub>
 8005746:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005748:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800574c:	ea43 030a 	orr.w	r3, r3, sl
 8005750:	4313      	orrs	r3, r2
 8005752:	4680      	mov	r8, r0
 8005754:	4689      	mov	r9, r1
 8005756:	d053      	beq.n	8005800 <_strtod_l+0xba8>
 8005758:	a335      	add	r3, pc, #212	; (adr r3, 8005830 <_strtod_l+0xbd8>)
 800575a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575e:	f7fb f9bd 	bl	8000adc <__aeabi_dcmplt>
 8005762:	2800      	cmp	r0, #0
 8005764:	f47f acce 	bne.w	8005104 <_strtod_l+0x4ac>
 8005768:	a333      	add	r3, pc, #204	; (adr r3, 8005838 <_strtod_l+0xbe0>)
 800576a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576e:	4640      	mov	r0, r8
 8005770:	4649      	mov	r1, r9
 8005772:	f7fb f9d1 	bl	8000b18 <__aeabi_dcmpgt>
 8005776:	2800      	cmp	r0, #0
 8005778:	f43f af7b 	beq.w	8005672 <_strtod_l+0xa1a>
 800577c:	e4c2      	b.n	8005104 <_strtod_l+0x4ac>
 800577e:	9b04      	ldr	r3, [sp, #16]
 8005780:	b333      	cbz	r3, 80057d0 <_strtod_l+0xb78>
 8005782:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005784:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005788:	d822      	bhi.n	80057d0 <_strtod_l+0xb78>
 800578a:	a32d      	add	r3, pc, #180	; (adr r3, 8005840 <_strtod_l+0xbe8>)
 800578c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005790:	4640      	mov	r0, r8
 8005792:	4649      	mov	r1, r9
 8005794:	f7fb f9ac 	bl	8000af0 <__aeabi_dcmple>
 8005798:	b1a0      	cbz	r0, 80057c4 <_strtod_l+0xb6c>
 800579a:	4649      	mov	r1, r9
 800579c:	4640      	mov	r0, r8
 800579e:	f7fb f9ed 	bl	8000b7c <__aeabi_d2uiz>
 80057a2:	2801      	cmp	r0, #1
 80057a4:	bf38      	it	cc
 80057a6:	2001      	movcc	r0, #1
 80057a8:	f7fa feac 	bl	8000504 <__aeabi_ui2d>
 80057ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057ae:	4680      	mov	r8, r0
 80057b0:	4689      	mov	r9, r1
 80057b2:	bb13      	cbnz	r3, 80057fa <_strtod_l+0xba2>
 80057b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057b8:	9014      	str	r0, [sp, #80]	; 0x50
 80057ba:	9315      	str	r3, [sp, #84]	; 0x54
 80057bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80057c0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80057c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80057c8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80057cc:	1a9b      	subs	r3, r3, r2
 80057ce:	930d      	str	r3, [sp, #52]	; 0x34
 80057d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80057d4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80057d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80057dc:	f001 f862 	bl	80068a4 <__ulp>
 80057e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80057e4:	ec53 2b10 	vmov	r2, r3, d0
 80057e8:	f7fa ff06 	bl	80005f8 <__aeabi_dmul>
 80057ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80057f0:	f7fa fd4c 	bl	800028c <__adddf3>
 80057f4:	4682      	mov	sl, r0
 80057f6:	468b      	mov	fp, r1
 80057f8:	e78f      	b.n	800571a <_strtod_l+0xac2>
 80057fa:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80057fe:	e7dd      	b.n	80057bc <_strtod_l+0xb64>
 8005800:	a311      	add	r3, pc, #68	; (adr r3, 8005848 <_strtod_l+0xbf0>)
 8005802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005806:	f7fb f969 	bl	8000adc <__aeabi_dcmplt>
 800580a:	e7b4      	b.n	8005776 <_strtod_l+0xb1e>
 800580c:	2300      	movs	r3, #0
 800580e:	930e      	str	r3, [sp, #56]	; 0x38
 8005810:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005812:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005814:	6013      	str	r3, [r2, #0]
 8005816:	f7ff ba65 	b.w	8004ce4 <_strtod_l+0x8c>
 800581a:	2b65      	cmp	r3, #101	; 0x65
 800581c:	f43f ab5d 	beq.w	8004eda <_strtod_l+0x282>
 8005820:	2b45      	cmp	r3, #69	; 0x45
 8005822:	f43f ab5a 	beq.w	8004eda <_strtod_l+0x282>
 8005826:	2201      	movs	r2, #1
 8005828:	f7ff bb92 	b.w	8004f50 <_strtod_l+0x2f8>
 800582c:	f3af 8000 	nop.w
 8005830:	94a03595 	.word	0x94a03595
 8005834:	3fdfffff 	.word	0x3fdfffff
 8005838:	35afe535 	.word	0x35afe535
 800583c:	3fe00000 	.word	0x3fe00000
 8005840:	ffc00000 	.word	0xffc00000
 8005844:	41dfffff 	.word	0x41dfffff
 8005848:	94a03595 	.word	0x94a03595
 800584c:	3fcfffff 	.word	0x3fcfffff
 8005850:	3ff00000 	.word	0x3ff00000
 8005854:	7ff00000 	.word	0x7ff00000
 8005858:	7fe00000 	.word	0x7fe00000
 800585c:	7c9fffff 	.word	0x7c9fffff
 8005860:	3fe00000 	.word	0x3fe00000
 8005864:	bff00000 	.word	0xbff00000
 8005868:	7fefffff 	.word	0x7fefffff

0800586c <strtod>:
 800586c:	460a      	mov	r2, r1
 800586e:	4601      	mov	r1, r0
 8005870:	4802      	ldr	r0, [pc, #8]	; (800587c <strtod+0x10>)
 8005872:	4b03      	ldr	r3, [pc, #12]	; (8005880 <strtod+0x14>)
 8005874:	6800      	ldr	r0, [r0, #0]
 8005876:	f7ff b9ef 	b.w	8004c58 <_strtod_l>
 800587a:	bf00      	nop
 800587c:	2000000c 	.word	0x2000000c
 8005880:	20000074 	.word	0x20000074

08005884 <strtok>:
 8005884:	4b16      	ldr	r3, [pc, #88]	; (80058e0 <strtok+0x5c>)
 8005886:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005888:	681e      	ldr	r6, [r3, #0]
 800588a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800588c:	4605      	mov	r5, r0
 800588e:	b9fc      	cbnz	r4, 80058d0 <strtok+0x4c>
 8005890:	2050      	movs	r0, #80	; 0x50
 8005892:	9101      	str	r1, [sp, #4]
 8005894:	f000 fc80 	bl	8006198 <malloc>
 8005898:	9901      	ldr	r1, [sp, #4]
 800589a:	65b0      	str	r0, [r6, #88]	; 0x58
 800589c:	4602      	mov	r2, r0
 800589e:	b920      	cbnz	r0, 80058aa <strtok+0x26>
 80058a0:	4b10      	ldr	r3, [pc, #64]	; (80058e4 <strtok+0x60>)
 80058a2:	4811      	ldr	r0, [pc, #68]	; (80058e8 <strtok+0x64>)
 80058a4:	2157      	movs	r1, #87	; 0x57
 80058a6:	f000 f8d7 	bl	8005a58 <__assert_func>
 80058aa:	e9c0 4400 	strd	r4, r4, [r0]
 80058ae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80058b2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80058b6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80058ba:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80058be:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80058c2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80058c6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80058ca:	6184      	str	r4, [r0, #24]
 80058cc:	7704      	strb	r4, [r0, #28]
 80058ce:	6244      	str	r4, [r0, #36]	; 0x24
 80058d0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80058d2:	2301      	movs	r3, #1
 80058d4:	4628      	mov	r0, r5
 80058d6:	b002      	add	sp, #8
 80058d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80058dc:	f000 b806 	b.w	80058ec <__strtok_r>
 80058e0:	2000000c 	.word	0x2000000c
 80058e4:	08007cb0 	.word	0x08007cb0
 80058e8:	08007cc7 	.word	0x08007cc7

080058ec <__strtok_r>:
 80058ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058ee:	b908      	cbnz	r0, 80058f4 <__strtok_r+0x8>
 80058f0:	6810      	ldr	r0, [r2, #0]
 80058f2:	b188      	cbz	r0, 8005918 <__strtok_r+0x2c>
 80058f4:	4604      	mov	r4, r0
 80058f6:	4620      	mov	r0, r4
 80058f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80058fc:	460f      	mov	r7, r1
 80058fe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005902:	b91e      	cbnz	r6, 800590c <__strtok_r+0x20>
 8005904:	b965      	cbnz	r5, 8005920 <__strtok_r+0x34>
 8005906:	6015      	str	r5, [r2, #0]
 8005908:	4628      	mov	r0, r5
 800590a:	e005      	b.n	8005918 <__strtok_r+0x2c>
 800590c:	42b5      	cmp	r5, r6
 800590e:	d1f6      	bne.n	80058fe <__strtok_r+0x12>
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1f0      	bne.n	80058f6 <__strtok_r+0xa>
 8005914:	6014      	str	r4, [r2, #0]
 8005916:	7003      	strb	r3, [r0, #0]
 8005918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800591a:	461c      	mov	r4, r3
 800591c:	e00c      	b.n	8005938 <__strtok_r+0x4c>
 800591e:	b915      	cbnz	r5, 8005926 <__strtok_r+0x3a>
 8005920:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005924:	460e      	mov	r6, r1
 8005926:	f816 5b01 	ldrb.w	r5, [r6], #1
 800592a:	42ab      	cmp	r3, r5
 800592c:	d1f7      	bne.n	800591e <__strtok_r+0x32>
 800592e:	2b00      	cmp	r3, #0
 8005930:	d0f3      	beq.n	800591a <__strtok_r+0x2e>
 8005932:	2300      	movs	r3, #0
 8005934:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005938:	6014      	str	r4, [r2, #0]
 800593a:	e7ed      	b.n	8005918 <__strtok_r+0x2c>

0800593c <_strtol_l.isra.0>:
 800593c:	2b01      	cmp	r3, #1
 800593e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005942:	d001      	beq.n	8005948 <_strtol_l.isra.0+0xc>
 8005944:	2b24      	cmp	r3, #36	; 0x24
 8005946:	d906      	bls.n	8005956 <_strtol_l.isra.0+0x1a>
 8005948:	f7ff f908 	bl	8004b5c <__errno>
 800594c:	2316      	movs	r3, #22
 800594e:	6003      	str	r3, [r0, #0]
 8005950:	2000      	movs	r0, #0
 8005952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005956:	4f3a      	ldr	r7, [pc, #232]	; (8005a40 <_strtol_l.isra.0+0x104>)
 8005958:	468e      	mov	lr, r1
 800595a:	4676      	mov	r6, lr
 800595c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005960:	5de5      	ldrb	r5, [r4, r7]
 8005962:	f015 0508 	ands.w	r5, r5, #8
 8005966:	d1f8      	bne.n	800595a <_strtol_l.isra.0+0x1e>
 8005968:	2c2d      	cmp	r4, #45	; 0x2d
 800596a:	d134      	bne.n	80059d6 <_strtol_l.isra.0+0x9a>
 800596c:	f89e 4000 	ldrb.w	r4, [lr]
 8005970:	f04f 0801 	mov.w	r8, #1
 8005974:	f106 0e02 	add.w	lr, r6, #2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d05c      	beq.n	8005a36 <_strtol_l.isra.0+0xfa>
 800597c:	2b10      	cmp	r3, #16
 800597e:	d10c      	bne.n	800599a <_strtol_l.isra.0+0x5e>
 8005980:	2c30      	cmp	r4, #48	; 0x30
 8005982:	d10a      	bne.n	800599a <_strtol_l.isra.0+0x5e>
 8005984:	f89e 4000 	ldrb.w	r4, [lr]
 8005988:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800598c:	2c58      	cmp	r4, #88	; 0x58
 800598e:	d14d      	bne.n	8005a2c <_strtol_l.isra.0+0xf0>
 8005990:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8005994:	2310      	movs	r3, #16
 8005996:	f10e 0e02 	add.w	lr, lr, #2
 800599a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800599e:	f10c 3cff 	add.w	ip, ip, #4294967295
 80059a2:	2600      	movs	r6, #0
 80059a4:	fbbc f9f3 	udiv	r9, ip, r3
 80059a8:	4635      	mov	r5, r6
 80059aa:	fb03 ca19 	mls	sl, r3, r9, ip
 80059ae:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80059b2:	2f09      	cmp	r7, #9
 80059b4:	d818      	bhi.n	80059e8 <_strtol_l.isra.0+0xac>
 80059b6:	463c      	mov	r4, r7
 80059b8:	42a3      	cmp	r3, r4
 80059ba:	dd24      	ble.n	8005a06 <_strtol_l.isra.0+0xca>
 80059bc:	2e00      	cmp	r6, #0
 80059be:	db1f      	blt.n	8005a00 <_strtol_l.isra.0+0xc4>
 80059c0:	45a9      	cmp	r9, r5
 80059c2:	d31d      	bcc.n	8005a00 <_strtol_l.isra.0+0xc4>
 80059c4:	d101      	bne.n	80059ca <_strtol_l.isra.0+0x8e>
 80059c6:	45a2      	cmp	sl, r4
 80059c8:	db1a      	blt.n	8005a00 <_strtol_l.isra.0+0xc4>
 80059ca:	fb05 4503 	mla	r5, r5, r3, r4
 80059ce:	2601      	movs	r6, #1
 80059d0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80059d4:	e7eb      	b.n	80059ae <_strtol_l.isra.0+0x72>
 80059d6:	2c2b      	cmp	r4, #43	; 0x2b
 80059d8:	bf08      	it	eq
 80059da:	f89e 4000 	ldrbeq.w	r4, [lr]
 80059de:	46a8      	mov	r8, r5
 80059e0:	bf08      	it	eq
 80059e2:	f106 0e02 	addeq.w	lr, r6, #2
 80059e6:	e7c7      	b.n	8005978 <_strtol_l.isra.0+0x3c>
 80059e8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80059ec:	2f19      	cmp	r7, #25
 80059ee:	d801      	bhi.n	80059f4 <_strtol_l.isra.0+0xb8>
 80059f0:	3c37      	subs	r4, #55	; 0x37
 80059f2:	e7e1      	b.n	80059b8 <_strtol_l.isra.0+0x7c>
 80059f4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80059f8:	2f19      	cmp	r7, #25
 80059fa:	d804      	bhi.n	8005a06 <_strtol_l.isra.0+0xca>
 80059fc:	3c57      	subs	r4, #87	; 0x57
 80059fe:	e7db      	b.n	80059b8 <_strtol_l.isra.0+0x7c>
 8005a00:	f04f 36ff 	mov.w	r6, #4294967295
 8005a04:	e7e4      	b.n	80059d0 <_strtol_l.isra.0+0x94>
 8005a06:	2e00      	cmp	r6, #0
 8005a08:	da05      	bge.n	8005a16 <_strtol_l.isra.0+0xda>
 8005a0a:	2322      	movs	r3, #34	; 0x22
 8005a0c:	6003      	str	r3, [r0, #0]
 8005a0e:	4665      	mov	r5, ip
 8005a10:	b942      	cbnz	r2, 8005a24 <_strtol_l.isra.0+0xe8>
 8005a12:	4628      	mov	r0, r5
 8005a14:	e79d      	b.n	8005952 <_strtol_l.isra.0+0x16>
 8005a16:	f1b8 0f00 	cmp.w	r8, #0
 8005a1a:	d000      	beq.n	8005a1e <_strtol_l.isra.0+0xe2>
 8005a1c:	426d      	negs	r5, r5
 8005a1e:	2a00      	cmp	r2, #0
 8005a20:	d0f7      	beq.n	8005a12 <_strtol_l.isra.0+0xd6>
 8005a22:	b10e      	cbz	r6, 8005a28 <_strtol_l.isra.0+0xec>
 8005a24:	f10e 31ff 	add.w	r1, lr, #4294967295
 8005a28:	6011      	str	r1, [r2, #0]
 8005a2a:	e7f2      	b.n	8005a12 <_strtol_l.isra.0+0xd6>
 8005a2c:	2430      	movs	r4, #48	; 0x30
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1b3      	bne.n	800599a <_strtol_l.isra.0+0x5e>
 8005a32:	2308      	movs	r3, #8
 8005a34:	e7b1      	b.n	800599a <_strtol_l.isra.0+0x5e>
 8005a36:	2c30      	cmp	r4, #48	; 0x30
 8005a38:	d0a4      	beq.n	8005984 <_strtol_l.isra.0+0x48>
 8005a3a:	230a      	movs	r3, #10
 8005a3c:	e7ad      	b.n	800599a <_strtol_l.isra.0+0x5e>
 8005a3e:	bf00      	nop
 8005a40:	08007d65 	.word	0x08007d65

08005a44 <strtol>:
 8005a44:	4613      	mov	r3, r2
 8005a46:	460a      	mov	r2, r1
 8005a48:	4601      	mov	r1, r0
 8005a4a:	4802      	ldr	r0, [pc, #8]	; (8005a54 <strtol+0x10>)
 8005a4c:	6800      	ldr	r0, [r0, #0]
 8005a4e:	f7ff bf75 	b.w	800593c <_strtol_l.isra.0>
 8005a52:	bf00      	nop
 8005a54:	2000000c 	.word	0x2000000c

08005a58 <__assert_func>:
 8005a58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005a5a:	4614      	mov	r4, r2
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <__assert_func+0x2c>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4605      	mov	r5, r0
 8005a64:	68d8      	ldr	r0, [r3, #12]
 8005a66:	b14c      	cbz	r4, 8005a7c <__assert_func+0x24>
 8005a68:	4b07      	ldr	r3, [pc, #28]	; (8005a88 <__assert_func+0x30>)
 8005a6a:	9100      	str	r1, [sp, #0]
 8005a6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005a70:	4906      	ldr	r1, [pc, #24]	; (8005a8c <__assert_func+0x34>)
 8005a72:	462b      	mov	r3, r5
 8005a74:	f000 f80e 	bl	8005a94 <fiprintf>
 8005a78:	f001 fd02 	bl	8007480 <abort>
 8005a7c:	4b04      	ldr	r3, [pc, #16]	; (8005a90 <__assert_func+0x38>)
 8005a7e:	461c      	mov	r4, r3
 8005a80:	e7f3      	b.n	8005a6a <__assert_func+0x12>
 8005a82:	bf00      	nop
 8005a84:	2000000c 	.word	0x2000000c
 8005a88:	08007d28 	.word	0x08007d28
 8005a8c:	08007d35 	.word	0x08007d35
 8005a90:	08007d63 	.word	0x08007d63

08005a94 <fiprintf>:
 8005a94:	b40e      	push	{r1, r2, r3}
 8005a96:	b503      	push	{r0, r1, lr}
 8005a98:	4601      	mov	r1, r0
 8005a9a:	ab03      	add	r3, sp, #12
 8005a9c:	4805      	ldr	r0, [pc, #20]	; (8005ab4 <fiprintf+0x20>)
 8005a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005aa2:	6800      	ldr	r0, [r0, #0]
 8005aa4:	9301      	str	r3, [sp, #4]
 8005aa6:	f001 f92f 	bl	8006d08 <_vfiprintf_r>
 8005aaa:	b002      	add	sp, #8
 8005aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ab0:	b003      	add	sp, #12
 8005ab2:	4770      	bx	lr
 8005ab4:	2000000c 	.word	0x2000000c

08005ab8 <rshift>:
 8005ab8:	6903      	ldr	r3, [r0, #16]
 8005aba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005abe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005ac2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005ac6:	f100 0414 	add.w	r4, r0, #20
 8005aca:	dd45      	ble.n	8005b58 <rshift+0xa0>
 8005acc:	f011 011f 	ands.w	r1, r1, #31
 8005ad0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005ad4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005ad8:	d10c      	bne.n	8005af4 <rshift+0x3c>
 8005ada:	f100 0710 	add.w	r7, r0, #16
 8005ade:	4629      	mov	r1, r5
 8005ae0:	42b1      	cmp	r1, r6
 8005ae2:	d334      	bcc.n	8005b4e <rshift+0x96>
 8005ae4:	1a9b      	subs	r3, r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	1eea      	subs	r2, r5, #3
 8005aea:	4296      	cmp	r6, r2
 8005aec:	bf38      	it	cc
 8005aee:	2300      	movcc	r3, #0
 8005af0:	4423      	add	r3, r4
 8005af2:	e015      	b.n	8005b20 <rshift+0x68>
 8005af4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005af8:	f1c1 0820 	rsb	r8, r1, #32
 8005afc:	40cf      	lsrs	r7, r1
 8005afe:	f105 0e04 	add.w	lr, r5, #4
 8005b02:	46a1      	mov	r9, r4
 8005b04:	4576      	cmp	r6, lr
 8005b06:	46f4      	mov	ip, lr
 8005b08:	d815      	bhi.n	8005b36 <rshift+0x7e>
 8005b0a:	1a9b      	subs	r3, r3, r2
 8005b0c:	009a      	lsls	r2, r3, #2
 8005b0e:	3a04      	subs	r2, #4
 8005b10:	3501      	adds	r5, #1
 8005b12:	42ae      	cmp	r6, r5
 8005b14:	bf38      	it	cc
 8005b16:	2200      	movcc	r2, #0
 8005b18:	18a3      	adds	r3, r4, r2
 8005b1a:	50a7      	str	r7, [r4, r2]
 8005b1c:	b107      	cbz	r7, 8005b20 <rshift+0x68>
 8005b1e:	3304      	adds	r3, #4
 8005b20:	1b1a      	subs	r2, r3, r4
 8005b22:	42a3      	cmp	r3, r4
 8005b24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005b28:	bf08      	it	eq
 8005b2a:	2300      	moveq	r3, #0
 8005b2c:	6102      	str	r2, [r0, #16]
 8005b2e:	bf08      	it	eq
 8005b30:	6143      	streq	r3, [r0, #20]
 8005b32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b36:	f8dc c000 	ldr.w	ip, [ip]
 8005b3a:	fa0c fc08 	lsl.w	ip, ip, r8
 8005b3e:	ea4c 0707 	orr.w	r7, ip, r7
 8005b42:	f849 7b04 	str.w	r7, [r9], #4
 8005b46:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005b4a:	40cf      	lsrs	r7, r1
 8005b4c:	e7da      	b.n	8005b04 <rshift+0x4c>
 8005b4e:	f851 cb04 	ldr.w	ip, [r1], #4
 8005b52:	f847 cf04 	str.w	ip, [r7, #4]!
 8005b56:	e7c3      	b.n	8005ae0 <rshift+0x28>
 8005b58:	4623      	mov	r3, r4
 8005b5a:	e7e1      	b.n	8005b20 <rshift+0x68>

08005b5c <__hexdig_fun>:
 8005b5c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005b60:	2b09      	cmp	r3, #9
 8005b62:	d802      	bhi.n	8005b6a <__hexdig_fun+0xe>
 8005b64:	3820      	subs	r0, #32
 8005b66:	b2c0      	uxtb	r0, r0
 8005b68:	4770      	bx	lr
 8005b6a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005b6e:	2b05      	cmp	r3, #5
 8005b70:	d801      	bhi.n	8005b76 <__hexdig_fun+0x1a>
 8005b72:	3847      	subs	r0, #71	; 0x47
 8005b74:	e7f7      	b.n	8005b66 <__hexdig_fun+0xa>
 8005b76:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005b7a:	2b05      	cmp	r3, #5
 8005b7c:	d801      	bhi.n	8005b82 <__hexdig_fun+0x26>
 8005b7e:	3827      	subs	r0, #39	; 0x27
 8005b80:	e7f1      	b.n	8005b66 <__hexdig_fun+0xa>
 8005b82:	2000      	movs	r0, #0
 8005b84:	4770      	bx	lr
	...

08005b88 <__gethex>:
 8005b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b8c:	ed2d 8b02 	vpush	{d8}
 8005b90:	b089      	sub	sp, #36	; 0x24
 8005b92:	ee08 0a10 	vmov	s16, r0
 8005b96:	9304      	str	r3, [sp, #16]
 8005b98:	4bbc      	ldr	r3, [pc, #752]	; (8005e8c <__gethex+0x304>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	9301      	str	r3, [sp, #4]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	468b      	mov	fp, r1
 8005ba2:	4690      	mov	r8, r2
 8005ba4:	f7fa fb14 	bl	80001d0 <strlen>
 8005ba8:	9b01      	ldr	r3, [sp, #4]
 8005baa:	f8db 2000 	ldr.w	r2, [fp]
 8005bae:	4403      	add	r3, r0
 8005bb0:	4682      	mov	sl, r0
 8005bb2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005bb6:	9305      	str	r3, [sp, #20]
 8005bb8:	1c93      	adds	r3, r2, #2
 8005bba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005bbe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005bc2:	32fe      	adds	r2, #254	; 0xfe
 8005bc4:	18d1      	adds	r1, r2, r3
 8005bc6:	461f      	mov	r7, r3
 8005bc8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005bcc:	9100      	str	r1, [sp, #0]
 8005bce:	2830      	cmp	r0, #48	; 0x30
 8005bd0:	d0f8      	beq.n	8005bc4 <__gethex+0x3c>
 8005bd2:	f7ff ffc3 	bl	8005b5c <__hexdig_fun>
 8005bd6:	4604      	mov	r4, r0
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	d13a      	bne.n	8005c52 <__gethex+0xca>
 8005bdc:	9901      	ldr	r1, [sp, #4]
 8005bde:	4652      	mov	r2, sl
 8005be0:	4638      	mov	r0, r7
 8005be2:	f001 fb6d 	bl	80072c0 <strncmp>
 8005be6:	4605      	mov	r5, r0
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d168      	bne.n	8005cbe <__gethex+0x136>
 8005bec:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005bf0:	eb07 060a 	add.w	r6, r7, sl
 8005bf4:	f7ff ffb2 	bl	8005b5c <__hexdig_fun>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d062      	beq.n	8005cc2 <__gethex+0x13a>
 8005bfc:	4633      	mov	r3, r6
 8005bfe:	7818      	ldrb	r0, [r3, #0]
 8005c00:	2830      	cmp	r0, #48	; 0x30
 8005c02:	461f      	mov	r7, r3
 8005c04:	f103 0301 	add.w	r3, r3, #1
 8005c08:	d0f9      	beq.n	8005bfe <__gethex+0x76>
 8005c0a:	f7ff ffa7 	bl	8005b5c <__hexdig_fun>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	fab0 f480 	clz	r4, r0
 8005c14:	0964      	lsrs	r4, r4, #5
 8005c16:	4635      	mov	r5, r6
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	463a      	mov	r2, r7
 8005c1c:	4616      	mov	r6, r2
 8005c1e:	3201      	adds	r2, #1
 8005c20:	7830      	ldrb	r0, [r6, #0]
 8005c22:	f7ff ff9b 	bl	8005b5c <__hexdig_fun>
 8005c26:	2800      	cmp	r0, #0
 8005c28:	d1f8      	bne.n	8005c1c <__gethex+0x94>
 8005c2a:	9901      	ldr	r1, [sp, #4]
 8005c2c:	4652      	mov	r2, sl
 8005c2e:	4630      	mov	r0, r6
 8005c30:	f001 fb46 	bl	80072c0 <strncmp>
 8005c34:	b980      	cbnz	r0, 8005c58 <__gethex+0xd0>
 8005c36:	b94d      	cbnz	r5, 8005c4c <__gethex+0xc4>
 8005c38:	eb06 050a 	add.w	r5, r6, sl
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4616      	mov	r6, r2
 8005c40:	3201      	adds	r2, #1
 8005c42:	7830      	ldrb	r0, [r6, #0]
 8005c44:	f7ff ff8a 	bl	8005b5c <__hexdig_fun>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d1f8      	bne.n	8005c3e <__gethex+0xb6>
 8005c4c:	1bad      	subs	r5, r5, r6
 8005c4e:	00ad      	lsls	r5, r5, #2
 8005c50:	e004      	b.n	8005c5c <__gethex+0xd4>
 8005c52:	2400      	movs	r4, #0
 8005c54:	4625      	mov	r5, r4
 8005c56:	e7e0      	b.n	8005c1a <__gethex+0x92>
 8005c58:	2d00      	cmp	r5, #0
 8005c5a:	d1f7      	bne.n	8005c4c <__gethex+0xc4>
 8005c5c:	7833      	ldrb	r3, [r6, #0]
 8005c5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005c62:	2b50      	cmp	r3, #80	; 0x50
 8005c64:	d13b      	bne.n	8005cde <__gethex+0x156>
 8005c66:	7873      	ldrb	r3, [r6, #1]
 8005c68:	2b2b      	cmp	r3, #43	; 0x2b
 8005c6a:	d02c      	beq.n	8005cc6 <__gethex+0x13e>
 8005c6c:	2b2d      	cmp	r3, #45	; 0x2d
 8005c6e:	d02e      	beq.n	8005cce <__gethex+0x146>
 8005c70:	1c71      	adds	r1, r6, #1
 8005c72:	f04f 0900 	mov.w	r9, #0
 8005c76:	7808      	ldrb	r0, [r1, #0]
 8005c78:	f7ff ff70 	bl	8005b5c <__hexdig_fun>
 8005c7c:	1e43      	subs	r3, r0, #1
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b18      	cmp	r3, #24
 8005c82:	d82c      	bhi.n	8005cde <__gethex+0x156>
 8005c84:	f1a0 0210 	sub.w	r2, r0, #16
 8005c88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005c8c:	f7ff ff66 	bl	8005b5c <__hexdig_fun>
 8005c90:	1e43      	subs	r3, r0, #1
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b18      	cmp	r3, #24
 8005c96:	d91d      	bls.n	8005cd4 <__gethex+0x14c>
 8005c98:	f1b9 0f00 	cmp.w	r9, #0
 8005c9c:	d000      	beq.n	8005ca0 <__gethex+0x118>
 8005c9e:	4252      	negs	r2, r2
 8005ca0:	4415      	add	r5, r2
 8005ca2:	f8cb 1000 	str.w	r1, [fp]
 8005ca6:	b1e4      	cbz	r4, 8005ce2 <__gethex+0x15a>
 8005ca8:	9b00      	ldr	r3, [sp, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	bf14      	ite	ne
 8005cae:	2700      	movne	r7, #0
 8005cb0:	2706      	moveq	r7, #6
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	b009      	add	sp, #36	; 0x24
 8005cb6:	ecbd 8b02 	vpop	{d8}
 8005cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cbe:	463e      	mov	r6, r7
 8005cc0:	4625      	mov	r5, r4
 8005cc2:	2401      	movs	r4, #1
 8005cc4:	e7ca      	b.n	8005c5c <__gethex+0xd4>
 8005cc6:	f04f 0900 	mov.w	r9, #0
 8005cca:	1cb1      	adds	r1, r6, #2
 8005ccc:	e7d3      	b.n	8005c76 <__gethex+0xee>
 8005cce:	f04f 0901 	mov.w	r9, #1
 8005cd2:	e7fa      	b.n	8005cca <__gethex+0x142>
 8005cd4:	230a      	movs	r3, #10
 8005cd6:	fb03 0202 	mla	r2, r3, r2, r0
 8005cda:	3a10      	subs	r2, #16
 8005cdc:	e7d4      	b.n	8005c88 <__gethex+0x100>
 8005cde:	4631      	mov	r1, r6
 8005ce0:	e7df      	b.n	8005ca2 <__gethex+0x11a>
 8005ce2:	1bf3      	subs	r3, r6, r7
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	4621      	mov	r1, r4
 8005ce8:	2b07      	cmp	r3, #7
 8005cea:	dc0b      	bgt.n	8005d04 <__gethex+0x17c>
 8005cec:	ee18 0a10 	vmov	r0, s16
 8005cf0:	f000 fa6c 	bl	80061cc <_Balloc>
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	b940      	cbnz	r0, 8005d0a <__gethex+0x182>
 8005cf8:	4b65      	ldr	r3, [pc, #404]	; (8005e90 <__gethex+0x308>)
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	21de      	movs	r1, #222	; 0xde
 8005cfe:	4865      	ldr	r0, [pc, #404]	; (8005e94 <__gethex+0x30c>)
 8005d00:	f7ff feaa 	bl	8005a58 <__assert_func>
 8005d04:	3101      	adds	r1, #1
 8005d06:	105b      	asrs	r3, r3, #1
 8005d08:	e7ee      	b.n	8005ce8 <__gethex+0x160>
 8005d0a:	f100 0914 	add.w	r9, r0, #20
 8005d0e:	f04f 0b00 	mov.w	fp, #0
 8005d12:	f1ca 0301 	rsb	r3, sl, #1
 8005d16:	f8cd 9008 	str.w	r9, [sp, #8]
 8005d1a:	f8cd b000 	str.w	fp, [sp]
 8005d1e:	9306      	str	r3, [sp, #24]
 8005d20:	42b7      	cmp	r7, r6
 8005d22:	d340      	bcc.n	8005da6 <__gethex+0x21e>
 8005d24:	9802      	ldr	r0, [sp, #8]
 8005d26:	9b00      	ldr	r3, [sp, #0]
 8005d28:	f840 3b04 	str.w	r3, [r0], #4
 8005d2c:	eba0 0009 	sub.w	r0, r0, r9
 8005d30:	1080      	asrs	r0, r0, #2
 8005d32:	0146      	lsls	r6, r0, #5
 8005d34:	6120      	str	r0, [r4, #16]
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fb3e 	bl	80063b8 <__hi0bits>
 8005d3c:	1a30      	subs	r0, r6, r0
 8005d3e:	f8d8 6000 	ldr.w	r6, [r8]
 8005d42:	42b0      	cmp	r0, r6
 8005d44:	dd63      	ble.n	8005e0e <__gethex+0x286>
 8005d46:	1b87      	subs	r7, r0, r6
 8005d48:	4639      	mov	r1, r7
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f000 fed8 	bl	8006b00 <__any_on>
 8005d50:	4682      	mov	sl, r0
 8005d52:	b1a8      	cbz	r0, 8005d80 <__gethex+0x1f8>
 8005d54:	1e7b      	subs	r3, r7, #1
 8005d56:	1159      	asrs	r1, r3, #5
 8005d58:	f003 021f 	and.w	r2, r3, #31
 8005d5c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005d60:	f04f 0a01 	mov.w	sl, #1
 8005d64:	fa0a f202 	lsl.w	r2, sl, r2
 8005d68:	420a      	tst	r2, r1
 8005d6a:	d009      	beq.n	8005d80 <__gethex+0x1f8>
 8005d6c:	4553      	cmp	r3, sl
 8005d6e:	dd05      	ble.n	8005d7c <__gethex+0x1f4>
 8005d70:	1eb9      	subs	r1, r7, #2
 8005d72:	4620      	mov	r0, r4
 8005d74:	f000 fec4 	bl	8006b00 <__any_on>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	d145      	bne.n	8005e08 <__gethex+0x280>
 8005d7c:	f04f 0a02 	mov.w	sl, #2
 8005d80:	4639      	mov	r1, r7
 8005d82:	4620      	mov	r0, r4
 8005d84:	f7ff fe98 	bl	8005ab8 <rshift>
 8005d88:	443d      	add	r5, r7
 8005d8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d8e:	42ab      	cmp	r3, r5
 8005d90:	da4c      	bge.n	8005e2c <__gethex+0x2a4>
 8005d92:	ee18 0a10 	vmov	r0, s16
 8005d96:	4621      	mov	r1, r4
 8005d98:	f000 fa58 	bl	800624c <_Bfree>
 8005d9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005d9e:	2300      	movs	r3, #0
 8005da0:	6013      	str	r3, [r2, #0]
 8005da2:	27a3      	movs	r7, #163	; 0xa3
 8005da4:	e785      	b.n	8005cb2 <__gethex+0x12a>
 8005da6:	1e73      	subs	r3, r6, #1
 8005da8:	9a05      	ldr	r2, [sp, #20]
 8005daa:	9303      	str	r3, [sp, #12]
 8005dac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d019      	beq.n	8005de8 <__gethex+0x260>
 8005db4:	f1bb 0f20 	cmp.w	fp, #32
 8005db8:	d107      	bne.n	8005dca <__gethex+0x242>
 8005dba:	9b02      	ldr	r3, [sp, #8]
 8005dbc:	9a00      	ldr	r2, [sp, #0]
 8005dbe:	f843 2b04 	str.w	r2, [r3], #4
 8005dc2:	9302      	str	r3, [sp, #8]
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	469b      	mov	fp, r3
 8005dca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005dce:	f7ff fec5 	bl	8005b5c <__hexdig_fun>
 8005dd2:	9b00      	ldr	r3, [sp, #0]
 8005dd4:	f000 000f 	and.w	r0, r0, #15
 8005dd8:	fa00 f00b 	lsl.w	r0, r0, fp
 8005ddc:	4303      	orrs	r3, r0
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	f10b 0b04 	add.w	fp, fp, #4
 8005de4:	9b03      	ldr	r3, [sp, #12]
 8005de6:	e00d      	b.n	8005e04 <__gethex+0x27c>
 8005de8:	9b03      	ldr	r3, [sp, #12]
 8005dea:	9a06      	ldr	r2, [sp, #24]
 8005dec:	4413      	add	r3, r2
 8005dee:	42bb      	cmp	r3, r7
 8005df0:	d3e0      	bcc.n	8005db4 <__gethex+0x22c>
 8005df2:	4618      	mov	r0, r3
 8005df4:	9901      	ldr	r1, [sp, #4]
 8005df6:	9307      	str	r3, [sp, #28]
 8005df8:	4652      	mov	r2, sl
 8005dfa:	f001 fa61 	bl	80072c0 <strncmp>
 8005dfe:	9b07      	ldr	r3, [sp, #28]
 8005e00:	2800      	cmp	r0, #0
 8005e02:	d1d7      	bne.n	8005db4 <__gethex+0x22c>
 8005e04:	461e      	mov	r6, r3
 8005e06:	e78b      	b.n	8005d20 <__gethex+0x198>
 8005e08:	f04f 0a03 	mov.w	sl, #3
 8005e0c:	e7b8      	b.n	8005d80 <__gethex+0x1f8>
 8005e0e:	da0a      	bge.n	8005e26 <__gethex+0x29e>
 8005e10:	1a37      	subs	r7, r6, r0
 8005e12:	4621      	mov	r1, r4
 8005e14:	ee18 0a10 	vmov	r0, s16
 8005e18:	463a      	mov	r2, r7
 8005e1a:	f000 fc33 	bl	8006684 <__lshift>
 8005e1e:	1bed      	subs	r5, r5, r7
 8005e20:	4604      	mov	r4, r0
 8005e22:	f100 0914 	add.w	r9, r0, #20
 8005e26:	f04f 0a00 	mov.w	sl, #0
 8005e2a:	e7ae      	b.n	8005d8a <__gethex+0x202>
 8005e2c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005e30:	42a8      	cmp	r0, r5
 8005e32:	dd72      	ble.n	8005f1a <__gethex+0x392>
 8005e34:	1b45      	subs	r5, r0, r5
 8005e36:	42ae      	cmp	r6, r5
 8005e38:	dc36      	bgt.n	8005ea8 <__gethex+0x320>
 8005e3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d02a      	beq.n	8005e98 <__gethex+0x310>
 8005e42:	2b03      	cmp	r3, #3
 8005e44:	d02c      	beq.n	8005ea0 <__gethex+0x318>
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d115      	bne.n	8005e76 <__gethex+0x2ee>
 8005e4a:	42ae      	cmp	r6, r5
 8005e4c:	d113      	bne.n	8005e76 <__gethex+0x2ee>
 8005e4e:	2e01      	cmp	r6, #1
 8005e50:	d10b      	bne.n	8005e6a <__gethex+0x2e2>
 8005e52:	9a04      	ldr	r2, [sp, #16]
 8005e54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	f8c9 3000 	str.w	r3, [r9]
 8005e62:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005e64:	2762      	movs	r7, #98	; 0x62
 8005e66:	601c      	str	r4, [r3, #0]
 8005e68:	e723      	b.n	8005cb2 <__gethex+0x12a>
 8005e6a:	1e71      	subs	r1, r6, #1
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	f000 fe47 	bl	8006b00 <__any_on>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	d1ed      	bne.n	8005e52 <__gethex+0x2ca>
 8005e76:	ee18 0a10 	vmov	r0, s16
 8005e7a:	4621      	mov	r1, r4
 8005e7c:	f000 f9e6 	bl	800624c <_Bfree>
 8005e80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005e82:	2300      	movs	r3, #0
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	2750      	movs	r7, #80	; 0x50
 8005e88:	e713      	b.n	8005cb2 <__gethex+0x12a>
 8005e8a:	bf00      	nop
 8005e8c:	08007ee0 	.word	0x08007ee0
 8005e90:	08007e65 	.word	0x08007e65
 8005e94:	08007e76 	.word	0x08007e76
 8005e98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1eb      	bne.n	8005e76 <__gethex+0x2ee>
 8005e9e:	e7d8      	b.n	8005e52 <__gethex+0x2ca>
 8005ea0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d1d5      	bne.n	8005e52 <__gethex+0x2ca>
 8005ea6:	e7e6      	b.n	8005e76 <__gethex+0x2ee>
 8005ea8:	1e6f      	subs	r7, r5, #1
 8005eaa:	f1ba 0f00 	cmp.w	sl, #0
 8005eae:	d131      	bne.n	8005f14 <__gethex+0x38c>
 8005eb0:	b127      	cbz	r7, 8005ebc <__gethex+0x334>
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 fe23 	bl	8006b00 <__any_on>
 8005eba:	4682      	mov	sl, r0
 8005ebc:	117b      	asrs	r3, r7, #5
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005ec4:	f007 071f 	and.w	r7, r7, #31
 8005ec8:	fa01 f707 	lsl.w	r7, r1, r7
 8005ecc:	421f      	tst	r7, r3
 8005ece:	4629      	mov	r1, r5
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	bf18      	it	ne
 8005ed4:	f04a 0a02 	orrne.w	sl, sl, #2
 8005ed8:	1b76      	subs	r6, r6, r5
 8005eda:	f7ff fded 	bl	8005ab8 <rshift>
 8005ede:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005ee2:	2702      	movs	r7, #2
 8005ee4:	f1ba 0f00 	cmp.w	sl, #0
 8005ee8:	d048      	beq.n	8005f7c <__gethex+0x3f4>
 8005eea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d015      	beq.n	8005f1e <__gethex+0x396>
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d017      	beq.n	8005f26 <__gethex+0x39e>
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d109      	bne.n	8005f0e <__gethex+0x386>
 8005efa:	f01a 0f02 	tst.w	sl, #2
 8005efe:	d006      	beq.n	8005f0e <__gethex+0x386>
 8005f00:	f8d9 0000 	ldr.w	r0, [r9]
 8005f04:	ea4a 0a00 	orr.w	sl, sl, r0
 8005f08:	f01a 0f01 	tst.w	sl, #1
 8005f0c:	d10e      	bne.n	8005f2c <__gethex+0x3a4>
 8005f0e:	f047 0710 	orr.w	r7, r7, #16
 8005f12:	e033      	b.n	8005f7c <__gethex+0x3f4>
 8005f14:	f04f 0a01 	mov.w	sl, #1
 8005f18:	e7d0      	b.n	8005ebc <__gethex+0x334>
 8005f1a:	2701      	movs	r7, #1
 8005f1c:	e7e2      	b.n	8005ee4 <__gethex+0x35c>
 8005f1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f20:	f1c3 0301 	rsb	r3, r3, #1
 8005f24:	9315      	str	r3, [sp, #84]	; 0x54
 8005f26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0f0      	beq.n	8005f0e <__gethex+0x386>
 8005f2c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005f30:	f104 0314 	add.w	r3, r4, #20
 8005f34:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005f38:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005f3c:	f04f 0c00 	mov.w	ip, #0
 8005f40:	4618      	mov	r0, r3
 8005f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f46:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005f4a:	d01c      	beq.n	8005f86 <__gethex+0x3fe>
 8005f4c:	3201      	adds	r2, #1
 8005f4e:	6002      	str	r2, [r0, #0]
 8005f50:	2f02      	cmp	r7, #2
 8005f52:	f104 0314 	add.w	r3, r4, #20
 8005f56:	d13f      	bne.n	8005fd8 <__gethex+0x450>
 8005f58:	f8d8 2000 	ldr.w	r2, [r8]
 8005f5c:	3a01      	subs	r2, #1
 8005f5e:	42b2      	cmp	r2, r6
 8005f60:	d10a      	bne.n	8005f78 <__gethex+0x3f0>
 8005f62:	1171      	asrs	r1, r6, #5
 8005f64:	2201      	movs	r2, #1
 8005f66:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005f6a:	f006 061f 	and.w	r6, r6, #31
 8005f6e:	fa02 f606 	lsl.w	r6, r2, r6
 8005f72:	421e      	tst	r6, r3
 8005f74:	bf18      	it	ne
 8005f76:	4617      	movne	r7, r2
 8005f78:	f047 0720 	orr.w	r7, r7, #32
 8005f7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f7e:	601c      	str	r4, [r3, #0]
 8005f80:	9b04      	ldr	r3, [sp, #16]
 8005f82:	601d      	str	r5, [r3, #0]
 8005f84:	e695      	b.n	8005cb2 <__gethex+0x12a>
 8005f86:	4299      	cmp	r1, r3
 8005f88:	f843 cc04 	str.w	ip, [r3, #-4]
 8005f8c:	d8d8      	bhi.n	8005f40 <__gethex+0x3b8>
 8005f8e:	68a3      	ldr	r3, [r4, #8]
 8005f90:	459b      	cmp	fp, r3
 8005f92:	db19      	blt.n	8005fc8 <__gethex+0x440>
 8005f94:	6861      	ldr	r1, [r4, #4]
 8005f96:	ee18 0a10 	vmov	r0, s16
 8005f9a:	3101      	adds	r1, #1
 8005f9c:	f000 f916 	bl	80061cc <_Balloc>
 8005fa0:	4681      	mov	r9, r0
 8005fa2:	b918      	cbnz	r0, 8005fac <__gethex+0x424>
 8005fa4:	4b1a      	ldr	r3, [pc, #104]	; (8006010 <__gethex+0x488>)
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	2184      	movs	r1, #132	; 0x84
 8005faa:	e6a8      	b.n	8005cfe <__gethex+0x176>
 8005fac:	6922      	ldr	r2, [r4, #16]
 8005fae:	3202      	adds	r2, #2
 8005fb0:	f104 010c 	add.w	r1, r4, #12
 8005fb4:	0092      	lsls	r2, r2, #2
 8005fb6:	300c      	adds	r0, #12
 8005fb8:	f7fe fdfa 	bl	8004bb0 <memcpy>
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	ee18 0a10 	vmov	r0, s16
 8005fc2:	f000 f943 	bl	800624c <_Bfree>
 8005fc6:	464c      	mov	r4, r9
 8005fc8:	6923      	ldr	r3, [r4, #16]
 8005fca:	1c5a      	adds	r2, r3, #1
 8005fcc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005fd0:	6122      	str	r2, [r4, #16]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	615a      	str	r2, [r3, #20]
 8005fd6:	e7bb      	b.n	8005f50 <__gethex+0x3c8>
 8005fd8:	6922      	ldr	r2, [r4, #16]
 8005fda:	455a      	cmp	r2, fp
 8005fdc:	dd0b      	ble.n	8005ff6 <__gethex+0x46e>
 8005fde:	2101      	movs	r1, #1
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f7ff fd69 	bl	8005ab8 <rshift>
 8005fe6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005fea:	3501      	adds	r5, #1
 8005fec:	42ab      	cmp	r3, r5
 8005fee:	f6ff aed0 	blt.w	8005d92 <__gethex+0x20a>
 8005ff2:	2701      	movs	r7, #1
 8005ff4:	e7c0      	b.n	8005f78 <__gethex+0x3f0>
 8005ff6:	f016 061f 	ands.w	r6, r6, #31
 8005ffa:	d0fa      	beq.n	8005ff2 <__gethex+0x46a>
 8005ffc:	449a      	add	sl, r3
 8005ffe:	f1c6 0620 	rsb	r6, r6, #32
 8006002:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006006:	f000 f9d7 	bl	80063b8 <__hi0bits>
 800600a:	42b0      	cmp	r0, r6
 800600c:	dbe7      	blt.n	8005fde <__gethex+0x456>
 800600e:	e7f0      	b.n	8005ff2 <__gethex+0x46a>
 8006010:	08007e65 	.word	0x08007e65

08006014 <L_shift>:
 8006014:	f1c2 0208 	rsb	r2, r2, #8
 8006018:	0092      	lsls	r2, r2, #2
 800601a:	b570      	push	{r4, r5, r6, lr}
 800601c:	f1c2 0620 	rsb	r6, r2, #32
 8006020:	6843      	ldr	r3, [r0, #4]
 8006022:	6804      	ldr	r4, [r0, #0]
 8006024:	fa03 f506 	lsl.w	r5, r3, r6
 8006028:	432c      	orrs	r4, r5
 800602a:	40d3      	lsrs	r3, r2
 800602c:	6004      	str	r4, [r0, #0]
 800602e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006032:	4288      	cmp	r0, r1
 8006034:	d3f4      	bcc.n	8006020 <L_shift+0xc>
 8006036:	bd70      	pop	{r4, r5, r6, pc}

08006038 <__match>:
 8006038:	b530      	push	{r4, r5, lr}
 800603a:	6803      	ldr	r3, [r0, #0]
 800603c:	3301      	adds	r3, #1
 800603e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006042:	b914      	cbnz	r4, 800604a <__match+0x12>
 8006044:	6003      	str	r3, [r0, #0]
 8006046:	2001      	movs	r0, #1
 8006048:	bd30      	pop	{r4, r5, pc}
 800604a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800604e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006052:	2d19      	cmp	r5, #25
 8006054:	bf98      	it	ls
 8006056:	3220      	addls	r2, #32
 8006058:	42a2      	cmp	r2, r4
 800605a:	d0f0      	beq.n	800603e <__match+0x6>
 800605c:	2000      	movs	r0, #0
 800605e:	e7f3      	b.n	8006048 <__match+0x10>

08006060 <__hexnan>:
 8006060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	680b      	ldr	r3, [r1, #0]
 8006066:	6801      	ldr	r1, [r0, #0]
 8006068:	115e      	asrs	r6, r3, #5
 800606a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800606e:	f013 031f 	ands.w	r3, r3, #31
 8006072:	b087      	sub	sp, #28
 8006074:	bf18      	it	ne
 8006076:	3604      	addne	r6, #4
 8006078:	2500      	movs	r5, #0
 800607a:	1f37      	subs	r7, r6, #4
 800607c:	4682      	mov	sl, r0
 800607e:	4690      	mov	r8, r2
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	f846 5c04 	str.w	r5, [r6, #-4]
 8006086:	46b9      	mov	r9, r7
 8006088:	463c      	mov	r4, r7
 800608a:	9502      	str	r5, [sp, #8]
 800608c:	46ab      	mov	fp, r5
 800608e:	784a      	ldrb	r2, [r1, #1]
 8006090:	1c4b      	adds	r3, r1, #1
 8006092:	9303      	str	r3, [sp, #12]
 8006094:	b342      	cbz	r2, 80060e8 <__hexnan+0x88>
 8006096:	4610      	mov	r0, r2
 8006098:	9105      	str	r1, [sp, #20]
 800609a:	9204      	str	r2, [sp, #16]
 800609c:	f7ff fd5e 	bl	8005b5c <__hexdig_fun>
 80060a0:	2800      	cmp	r0, #0
 80060a2:	d14f      	bne.n	8006144 <__hexnan+0xe4>
 80060a4:	9a04      	ldr	r2, [sp, #16]
 80060a6:	9905      	ldr	r1, [sp, #20]
 80060a8:	2a20      	cmp	r2, #32
 80060aa:	d818      	bhi.n	80060de <__hexnan+0x7e>
 80060ac:	9b02      	ldr	r3, [sp, #8]
 80060ae:	459b      	cmp	fp, r3
 80060b0:	dd13      	ble.n	80060da <__hexnan+0x7a>
 80060b2:	454c      	cmp	r4, r9
 80060b4:	d206      	bcs.n	80060c4 <__hexnan+0x64>
 80060b6:	2d07      	cmp	r5, #7
 80060b8:	dc04      	bgt.n	80060c4 <__hexnan+0x64>
 80060ba:	462a      	mov	r2, r5
 80060bc:	4649      	mov	r1, r9
 80060be:	4620      	mov	r0, r4
 80060c0:	f7ff ffa8 	bl	8006014 <L_shift>
 80060c4:	4544      	cmp	r4, r8
 80060c6:	d950      	bls.n	800616a <__hexnan+0x10a>
 80060c8:	2300      	movs	r3, #0
 80060ca:	f1a4 0904 	sub.w	r9, r4, #4
 80060ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80060d2:	f8cd b008 	str.w	fp, [sp, #8]
 80060d6:	464c      	mov	r4, r9
 80060d8:	461d      	mov	r5, r3
 80060da:	9903      	ldr	r1, [sp, #12]
 80060dc:	e7d7      	b.n	800608e <__hexnan+0x2e>
 80060de:	2a29      	cmp	r2, #41	; 0x29
 80060e0:	d156      	bne.n	8006190 <__hexnan+0x130>
 80060e2:	3102      	adds	r1, #2
 80060e4:	f8ca 1000 	str.w	r1, [sl]
 80060e8:	f1bb 0f00 	cmp.w	fp, #0
 80060ec:	d050      	beq.n	8006190 <__hexnan+0x130>
 80060ee:	454c      	cmp	r4, r9
 80060f0:	d206      	bcs.n	8006100 <__hexnan+0xa0>
 80060f2:	2d07      	cmp	r5, #7
 80060f4:	dc04      	bgt.n	8006100 <__hexnan+0xa0>
 80060f6:	462a      	mov	r2, r5
 80060f8:	4649      	mov	r1, r9
 80060fa:	4620      	mov	r0, r4
 80060fc:	f7ff ff8a 	bl	8006014 <L_shift>
 8006100:	4544      	cmp	r4, r8
 8006102:	d934      	bls.n	800616e <__hexnan+0x10e>
 8006104:	f1a8 0204 	sub.w	r2, r8, #4
 8006108:	4623      	mov	r3, r4
 800610a:	f853 1b04 	ldr.w	r1, [r3], #4
 800610e:	f842 1f04 	str.w	r1, [r2, #4]!
 8006112:	429f      	cmp	r7, r3
 8006114:	d2f9      	bcs.n	800610a <__hexnan+0xaa>
 8006116:	1b3b      	subs	r3, r7, r4
 8006118:	f023 0303 	bic.w	r3, r3, #3
 800611c:	3304      	adds	r3, #4
 800611e:	3401      	adds	r4, #1
 8006120:	3e03      	subs	r6, #3
 8006122:	42b4      	cmp	r4, r6
 8006124:	bf88      	it	hi
 8006126:	2304      	movhi	r3, #4
 8006128:	4443      	add	r3, r8
 800612a:	2200      	movs	r2, #0
 800612c:	f843 2b04 	str.w	r2, [r3], #4
 8006130:	429f      	cmp	r7, r3
 8006132:	d2fb      	bcs.n	800612c <__hexnan+0xcc>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	b91b      	cbnz	r3, 8006140 <__hexnan+0xe0>
 8006138:	4547      	cmp	r7, r8
 800613a:	d127      	bne.n	800618c <__hexnan+0x12c>
 800613c:	2301      	movs	r3, #1
 800613e:	603b      	str	r3, [r7, #0]
 8006140:	2005      	movs	r0, #5
 8006142:	e026      	b.n	8006192 <__hexnan+0x132>
 8006144:	3501      	adds	r5, #1
 8006146:	2d08      	cmp	r5, #8
 8006148:	f10b 0b01 	add.w	fp, fp, #1
 800614c:	dd06      	ble.n	800615c <__hexnan+0xfc>
 800614e:	4544      	cmp	r4, r8
 8006150:	d9c3      	bls.n	80060da <__hexnan+0x7a>
 8006152:	2300      	movs	r3, #0
 8006154:	f844 3c04 	str.w	r3, [r4, #-4]
 8006158:	2501      	movs	r5, #1
 800615a:	3c04      	subs	r4, #4
 800615c:	6822      	ldr	r2, [r4, #0]
 800615e:	f000 000f 	and.w	r0, r0, #15
 8006162:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006166:	6022      	str	r2, [r4, #0]
 8006168:	e7b7      	b.n	80060da <__hexnan+0x7a>
 800616a:	2508      	movs	r5, #8
 800616c:	e7b5      	b.n	80060da <__hexnan+0x7a>
 800616e:	9b01      	ldr	r3, [sp, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d0df      	beq.n	8006134 <__hexnan+0xd4>
 8006174:	f04f 32ff 	mov.w	r2, #4294967295
 8006178:	f1c3 0320 	rsb	r3, r3, #32
 800617c:	fa22 f303 	lsr.w	r3, r2, r3
 8006180:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006184:	401a      	ands	r2, r3
 8006186:	f846 2c04 	str.w	r2, [r6, #-4]
 800618a:	e7d3      	b.n	8006134 <__hexnan+0xd4>
 800618c:	3f04      	subs	r7, #4
 800618e:	e7d1      	b.n	8006134 <__hexnan+0xd4>
 8006190:	2004      	movs	r0, #4
 8006192:	b007      	add	sp, #28
 8006194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006198 <malloc>:
 8006198:	4b02      	ldr	r3, [pc, #8]	; (80061a4 <malloc+0xc>)
 800619a:	4601      	mov	r1, r0
 800619c:	6818      	ldr	r0, [r3, #0]
 800619e:	f000 bd2f 	b.w	8006c00 <_malloc_r>
 80061a2:	bf00      	nop
 80061a4:	2000000c 	.word	0x2000000c

080061a8 <__ascii_mbtowc>:
 80061a8:	b082      	sub	sp, #8
 80061aa:	b901      	cbnz	r1, 80061ae <__ascii_mbtowc+0x6>
 80061ac:	a901      	add	r1, sp, #4
 80061ae:	b142      	cbz	r2, 80061c2 <__ascii_mbtowc+0x1a>
 80061b0:	b14b      	cbz	r3, 80061c6 <__ascii_mbtowc+0x1e>
 80061b2:	7813      	ldrb	r3, [r2, #0]
 80061b4:	600b      	str	r3, [r1, #0]
 80061b6:	7812      	ldrb	r2, [r2, #0]
 80061b8:	1e10      	subs	r0, r2, #0
 80061ba:	bf18      	it	ne
 80061bc:	2001      	movne	r0, #1
 80061be:	b002      	add	sp, #8
 80061c0:	4770      	bx	lr
 80061c2:	4610      	mov	r0, r2
 80061c4:	e7fb      	b.n	80061be <__ascii_mbtowc+0x16>
 80061c6:	f06f 0001 	mvn.w	r0, #1
 80061ca:	e7f8      	b.n	80061be <__ascii_mbtowc+0x16>

080061cc <_Balloc>:
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061d0:	4604      	mov	r4, r0
 80061d2:	460d      	mov	r5, r1
 80061d4:	b976      	cbnz	r6, 80061f4 <_Balloc+0x28>
 80061d6:	2010      	movs	r0, #16
 80061d8:	f7ff ffde 	bl	8006198 <malloc>
 80061dc:	4602      	mov	r2, r0
 80061de:	6260      	str	r0, [r4, #36]	; 0x24
 80061e0:	b920      	cbnz	r0, 80061ec <_Balloc+0x20>
 80061e2:	4b18      	ldr	r3, [pc, #96]	; (8006244 <_Balloc+0x78>)
 80061e4:	4818      	ldr	r0, [pc, #96]	; (8006248 <_Balloc+0x7c>)
 80061e6:	2166      	movs	r1, #102	; 0x66
 80061e8:	f7ff fc36 	bl	8005a58 <__assert_func>
 80061ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061f0:	6006      	str	r6, [r0, #0]
 80061f2:	60c6      	str	r6, [r0, #12]
 80061f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061f6:	68f3      	ldr	r3, [r6, #12]
 80061f8:	b183      	cbz	r3, 800621c <_Balloc+0x50>
 80061fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006202:	b9b8      	cbnz	r0, 8006234 <_Balloc+0x68>
 8006204:	2101      	movs	r1, #1
 8006206:	fa01 f605 	lsl.w	r6, r1, r5
 800620a:	1d72      	adds	r2, r6, #5
 800620c:	0092      	lsls	r2, r2, #2
 800620e:	4620      	mov	r0, r4
 8006210:	f000 fc97 	bl	8006b42 <_calloc_r>
 8006214:	b160      	cbz	r0, 8006230 <_Balloc+0x64>
 8006216:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800621a:	e00e      	b.n	800623a <_Balloc+0x6e>
 800621c:	2221      	movs	r2, #33	; 0x21
 800621e:	2104      	movs	r1, #4
 8006220:	4620      	mov	r0, r4
 8006222:	f000 fc8e 	bl	8006b42 <_calloc_r>
 8006226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006228:	60f0      	str	r0, [r6, #12]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e4      	bne.n	80061fa <_Balloc+0x2e>
 8006230:	2000      	movs	r0, #0
 8006232:	bd70      	pop	{r4, r5, r6, pc}
 8006234:	6802      	ldr	r2, [r0, #0]
 8006236:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800623a:	2300      	movs	r3, #0
 800623c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006240:	e7f7      	b.n	8006232 <_Balloc+0x66>
 8006242:	bf00      	nop
 8006244:	08007cb0 	.word	0x08007cb0
 8006248:	08007ef4 	.word	0x08007ef4

0800624c <_Bfree>:
 800624c:	b570      	push	{r4, r5, r6, lr}
 800624e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006250:	4605      	mov	r5, r0
 8006252:	460c      	mov	r4, r1
 8006254:	b976      	cbnz	r6, 8006274 <_Bfree+0x28>
 8006256:	2010      	movs	r0, #16
 8006258:	f7ff ff9e 	bl	8006198 <malloc>
 800625c:	4602      	mov	r2, r0
 800625e:	6268      	str	r0, [r5, #36]	; 0x24
 8006260:	b920      	cbnz	r0, 800626c <_Bfree+0x20>
 8006262:	4b09      	ldr	r3, [pc, #36]	; (8006288 <_Bfree+0x3c>)
 8006264:	4809      	ldr	r0, [pc, #36]	; (800628c <_Bfree+0x40>)
 8006266:	218a      	movs	r1, #138	; 0x8a
 8006268:	f7ff fbf6 	bl	8005a58 <__assert_func>
 800626c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006270:	6006      	str	r6, [r0, #0]
 8006272:	60c6      	str	r6, [r0, #12]
 8006274:	b13c      	cbz	r4, 8006286 <_Bfree+0x3a>
 8006276:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006278:	6862      	ldr	r2, [r4, #4]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006280:	6021      	str	r1, [r4, #0]
 8006282:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006286:	bd70      	pop	{r4, r5, r6, pc}
 8006288:	08007cb0 	.word	0x08007cb0
 800628c:	08007ef4 	.word	0x08007ef4

08006290 <__multadd>:
 8006290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006294:	690e      	ldr	r6, [r1, #16]
 8006296:	4607      	mov	r7, r0
 8006298:	4698      	mov	r8, r3
 800629a:	460c      	mov	r4, r1
 800629c:	f101 0014 	add.w	r0, r1, #20
 80062a0:	2300      	movs	r3, #0
 80062a2:	6805      	ldr	r5, [r0, #0]
 80062a4:	b2a9      	uxth	r1, r5
 80062a6:	fb02 8101 	mla	r1, r2, r1, r8
 80062aa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80062ae:	0c2d      	lsrs	r5, r5, #16
 80062b0:	fb02 c505 	mla	r5, r2, r5, ip
 80062b4:	b289      	uxth	r1, r1
 80062b6:	3301      	adds	r3, #1
 80062b8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80062bc:	429e      	cmp	r6, r3
 80062be:	f840 1b04 	str.w	r1, [r0], #4
 80062c2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80062c6:	dcec      	bgt.n	80062a2 <__multadd+0x12>
 80062c8:	f1b8 0f00 	cmp.w	r8, #0
 80062cc:	d022      	beq.n	8006314 <__multadd+0x84>
 80062ce:	68a3      	ldr	r3, [r4, #8]
 80062d0:	42b3      	cmp	r3, r6
 80062d2:	dc19      	bgt.n	8006308 <__multadd+0x78>
 80062d4:	6861      	ldr	r1, [r4, #4]
 80062d6:	4638      	mov	r0, r7
 80062d8:	3101      	adds	r1, #1
 80062da:	f7ff ff77 	bl	80061cc <_Balloc>
 80062de:	4605      	mov	r5, r0
 80062e0:	b928      	cbnz	r0, 80062ee <__multadd+0x5e>
 80062e2:	4602      	mov	r2, r0
 80062e4:	4b0d      	ldr	r3, [pc, #52]	; (800631c <__multadd+0x8c>)
 80062e6:	480e      	ldr	r0, [pc, #56]	; (8006320 <__multadd+0x90>)
 80062e8:	21b5      	movs	r1, #181	; 0xb5
 80062ea:	f7ff fbb5 	bl	8005a58 <__assert_func>
 80062ee:	6922      	ldr	r2, [r4, #16]
 80062f0:	3202      	adds	r2, #2
 80062f2:	f104 010c 	add.w	r1, r4, #12
 80062f6:	0092      	lsls	r2, r2, #2
 80062f8:	300c      	adds	r0, #12
 80062fa:	f7fe fc59 	bl	8004bb0 <memcpy>
 80062fe:	4621      	mov	r1, r4
 8006300:	4638      	mov	r0, r7
 8006302:	f7ff ffa3 	bl	800624c <_Bfree>
 8006306:	462c      	mov	r4, r5
 8006308:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800630c:	3601      	adds	r6, #1
 800630e:	f8c3 8014 	str.w	r8, [r3, #20]
 8006312:	6126      	str	r6, [r4, #16]
 8006314:	4620      	mov	r0, r4
 8006316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800631a:	bf00      	nop
 800631c:	08007e65 	.word	0x08007e65
 8006320:	08007ef4 	.word	0x08007ef4

08006324 <__s2b>:
 8006324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006328:	460c      	mov	r4, r1
 800632a:	4615      	mov	r5, r2
 800632c:	461f      	mov	r7, r3
 800632e:	2209      	movs	r2, #9
 8006330:	3308      	adds	r3, #8
 8006332:	4606      	mov	r6, r0
 8006334:	fb93 f3f2 	sdiv	r3, r3, r2
 8006338:	2100      	movs	r1, #0
 800633a:	2201      	movs	r2, #1
 800633c:	429a      	cmp	r2, r3
 800633e:	db09      	blt.n	8006354 <__s2b+0x30>
 8006340:	4630      	mov	r0, r6
 8006342:	f7ff ff43 	bl	80061cc <_Balloc>
 8006346:	b940      	cbnz	r0, 800635a <__s2b+0x36>
 8006348:	4602      	mov	r2, r0
 800634a:	4b19      	ldr	r3, [pc, #100]	; (80063b0 <__s2b+0x8c>)
 800634c:	4819      	ldr	r0, [pc, #100]	; (80063b4 <__s2b+0x90>)
 800634e:	21ce      	movs	r1, #206	; 0xce
 8006350:	f7ff fb82 	bl	8005a58 <__assert_func>
 8006354:	0052      	lsls	r2, r2, #1
 8006356:	3101      	adds	r1, #1
 8006358:	e7f0      	b.n	800633c <__s2b+0x18>
 800635a:	9b08      	ldr	r3, [sp, #32]
 800635c:	6143      	str	r3, [r0, #20]
 800635e:	2d09      	cmp	r5, #9
 8006360:	f04f 0301 	mov.w	r3, #1
 8006364:	6103      	str	r3, [r0, #16]
 8006366:	dd16      	ble.n	8006396 <__s2b+0x72>
 8006368:	f104 0909 	add.w	r9, r4, #9
 800636c:	46c8      	mov	r8, r9
 800636e:	442c      	add	r4, r5
 8006370:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006374:	4601      	mov	r1, r0
 8006376:	3b30      	subs	r3, #48	; 0x30
 8006378:	220a      	movs	r2, #10
 800637a:	4630      	mov	r0, r6
 800637c:	f7ff ff88 	bl	8006290 <__multadd>
 8006380:	45a0      	cmp	r8, r4
 8006382:	d1f5      	bne.n	8006370 <__s2b+0x4c>
 8006384:	f1a5 0408 	sub.w	r4, r5, #8
 8006388:	444c      	add	r4, r9
 800638a:	1b2d      	subs	r5, r5, r4
 800638c:	1963      	adds	r3, r4, r5
 800638e:	42bb      	cmp	r3, r7
 8006390:	db04      	blt.n	800639c <__s2b+0x78>
 8006392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006396:	340a      	adds	r4, #10
 8006398:	2509      	movs	r5, #9
 800639a:	e7f6      	b.n	800638a <__s2b+0x66>
 800639c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80063a0:	4601      	mov	r1, r0
 80063a2:	3b30      	subs	r3, #48	; 0x30
 80063a4:	220a      	movs	r2, #10
 80063a6:	4630      	mov	r0, r6
 80063a8:	f7ff ff72 	bl	8006290 <__multadd>
 80063ac:	e7ee      	b.n	800638c <__s2b+0x68>
 80063ae:	bf00      	nop
 80063b0:	08007e65 	.word	0x08007e65
 80063b4:	08007ef4 	.word	0x08007ef4

080063b8 <__hi0bits>:
 80063b8:	0c03      	lsrs	r3, r0, #16
 80063ba:	041b      	lsls	r3, r3, #16
 80063bc:	b9d3      	cbnz	r3, 80063f4 <__hi0bits+0x3c>
 80063be:	0400      	lsls	r0, r0, #16
 80063c0:	2310      	movs	r3, #16
 80063c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80063c6:	bf04      	itt	eq
 80063c8:	0200      	lsleq	r0, r0, #8
 80063ca:	3308      	addeq	r3, #8
 80063cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80063d0:	bf04      	itt	eq
 80063d2:	0100      	lsleq	r0, r0, #4
 80063d4:	3304      	addeq	r3, #4
 80063d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80063da:	bf04      	itt	eq
 80063dc:	0080      	lsleq	r0, r0, #2
 80063de:	3302      	addeq	r3, #2
 80063e0:	2800      	cmp	r0, #0
 80063e2:	db05      	blt.n	80063f0 <__hi0bits+0x38>
 80063e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80063e8:	f103 0301 	add.w	r3, r3, #1
 80063ec:	bf08      	it	eq
 80063ee:	2320      	moveq	r3, #32
 80063f0:	4618      	mov	r0, r3
 80063f2:	4770      	bx	lr
 80063f4:	2300      	movs	r3, #0
 80063f6:	e7e4      	b.n	80063c2 <__hi0bits+0xa>

080063f8 <__lo0bits>:
 80063f8:	6803      	ldr	r3, [r0, #0]
 80063fa:	f013 0207 	ands.w	r2, r3, #7
 80063fe:	4601      	mov	r1, r0
 8006400:	d00b      	beq.n	800641a <__lo0bits+0x22>
 8006402:	07da      	lsls	r2, r3, #31
 8006404:	d424      	bmi.n	8006450 <__lo0bits+0x58>
 8006406:	0798      	lsls	r0, r3, #30
 8006408:	bf49      	itett	mi
 800640a:	085b      	lsrmi	r3, r3, #1
 800640c:	089b      	lsrpl	r3, r3, #2
 800640e:	2001      	movmi	r0, #1
 8006410:	600b      	strmi	r3, [r1, #0]
 8006412:	bf5c      	itt	pl
 8006414:	600b      	strpl	r3, [r1, #0]
 8006416:	2002      	movpl	r0, #2
 8006418:	4770      	bx	lr
 800641a:	b298      	uxth	r0, r3
 800641c:	b9b0      	cbnz	r0, 800644c <__lo0bits+0x54>
 800641e:	0c1b      	lsrs	r3, r3, #16
 8006420:	2010      	movs	r0, #16
 8006422:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006426:	bf04      	itt	eq
 8006428:	0a1b      	lsreq	r3, r3, #8
 800642a:	3008      	addeq	r0, #8
 800642c:	071a      	lsls	r2, r3, #28
 800642e:	bf04      	itt	eq
 8006430:	091b      	lsreq	r3, r3, #4
 8006432:	3004      	addeq	r0, #4
 8006434:	079a      	lsls	r2, r3, #30
 8006436:	bf04      	itt	eq
 8006438:	089b      	lsreq	r3, r3, #2
 800643a:	3002      	addeq	r0, #2
 800643c:	07da      	lsls	r2, r3, #31
 800643e:	d403      	bmi.n	8006448 <__lo0bits+0x50>
 8006440:	085b      	lsrs	r3, r3, #1
 8006442:	f100 0001 	add.w	r0, r0, #1
 8006446:	d005      	beq.n	8006454 <__lo0bits+0x5c>
 8006448:	600b      	str	r3, [r1, #0]
 800644a:	4770      	bx	lr
 800644c:	4610      	mov	r0, r2
 800644e:	e7e8      	b.n	8006422 <__lo0bits+0x2a>
 8006450:	2000      	movs	r0, #0
 8006452:	4770      	bx	lr
 8006454:	2020      	movs	r0, #32
 8006456:	4770      	bx	lr

08006458 <__i2b>:
 8006458:	b510      	push	{r4, lr}
 800645a:	460c      	mov	r4, r1
 800645c:	2101      	movs	r1, #1
 800645e:	f7ff feb5 	bl	80061cc <_Balloc>
 8006462:	4602      	mov	r2, r0
 8006464:	b928      	cbnz	r0, 8006472 <__i2b+0x1a>
 8006466:	4b05      	ldr	r3, [pc, #20]	; (800647c <__i2b+0x24>)
 8006468:	4805      	ldr	r0, [pc, #20]	; (8006480 <__i2b+0x28>)
 800646a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800646e:	f7ff faf3 	bl	8005a58 <__assert_func>
 8006472:	2301      	movs	r3, #1
 8006474:	6144      	str	r4, [r0, #20]
 8006476:	6103      	str	r3, [r0, #16]
 8006478:	bd10      	pop	{r4, pc}
 800647a:	bf00      	nop
 800647c:	08007e65 	.word	0x08007e65
 8006480:	08007ef4 	.word	0x08007ef4

08006484 <__multiply>:
 8006484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006488:	4614      	mov	r4, r2
 800648a:	690a      	ldr	r2, [r1, #16]
 800648c:	6923      	ldr	r3, [r4, #16]
 800648e:	429a      	cmp	r2, r3
 8006490:	bfb8      	it	lt
 8006492:	460b      	movlt	r3, r1
 8006494:	460d      	mov	r5, r1
 8006496:	bfbc      	itt	lt
 8006498:	4625      	movlt	r5, r4
 800649a:	461c      	movlt	r4, r3
 800649c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80064a0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80064a4:	68ab      	ldr	r3, [r5, #8]
 80064a6:	6869      	ldr	r1, [r5, #4]
 80064a8:	eb0a 0709 	add.w	r7, sl, r9
 80064ac:	42bb      	cmp	r3, r7
 80064ae:	b085      	sub	sp, #20
 80064b0:	bfb8      	it	lt
 80064b2:	3101      	addlt	r1, #1
 80064b4:	f7ff fe8a 	bl	80061cc <_Balloc>
 80064b8:	b930      	cbnz	r0, 80064c8 <__multiply+0x44>
 80064ba:	4602      	mov	r2, r0
 80064bc:	4b42      	ldr	r3, [pc, #264]	; (80065c8 <__multiply+0x144>)
 80064be:	4843      	ldr	r0, [pc, #268]	; (80065cc <__multiply+0x148>)
 80064c0:	f240 115d 	movw	r1, #349	; 0x15d
 80064c4:	f7ff fac8 	bl	8005a58 <__assert_func>
 80064c8:	f100 0614 	add.w	r6, r0, #20
 80064cc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80064d0:	4633      	mov	r3, r6
 80064d2:	2200      	movs	r2, #0
 80064d4:	4543      	cmp	r3, r8
 80064d6:	d31e      	bcc.n	8006516 <__multiply+0x92>
 80064d8:	f105 0c14 	add.w	ip, r5, #20
 80064dc:	f104 0314 	add.w	r3, r4, #20
 80064e0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80064e4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80064e8:	9202      	str	r2, [sp, #8]
 80064ea:	ebac 0205 	sub.w	r2, ip, r5
 80064ee:	3a15      	subs	r2, #21
 80064f0:	f022 0203 	bic.w	r2, r2, #3
 80064f4:	3204      	adds	r2, #4
 80064f6:	f105 0115 	add.w	r1, r5, #21
 80064fa:	458c      	cmp	ip, r1
 80064fc:	bf38      	it	cc
 80064fe:	2204      	movcc	r2, #4
 8006500:	9201      	str	r2, [sp, #4]
 8006502:	9a02      	ldr	r2, [sp, #8]
 8006504:	9303      	str	r3, [sp, #12]
 8006506:	429a      	cmp	r2, r3
 8006508:	d808      	bhi.n	800651c <__multiply+0x98>
 800650a:	2f00      	cmp	r7, #0
 800650c:	dc55      	bgt.n	80065ba <__multiply+0x136>
 800650e:	6107      	str	r7, [r0, #16]
 8006510:	b005      	add	sp, #20
 8006512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006516:	f843 2b04 	str.w	r2, [r3], #4
 800651a:	e7db      	b.n	80064d4 <__multiply+0x50>
 800651c:	f8b3 a000 	ldrh.w	sl, [r3]
 8006520:	f1ba 0f00 	cmp.w	sl, #0
 8006524:	d020      	beq.n	8006568 <__multiply+0xe4>
 8006526:	f105 0e14 	add.w	lr, r5, #20
 800652a:	46b1      	mov	r9, r6
 800652c:	2200      	movs	r2, #0
 800652e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006532:	f8d9 b000 	ldr.w	fp, [r9]
 8006536:	b2a1      	uxth	r1, r4
 8006538:	fa1f fb8b 	uxth.w	fp, fp
 800653c:	fb0a b101 	mla	r1, sl, r1, fp
 8006540:	4411      	add	r1, r2
 8006542:	f8d9 2000 	ldr.w	r2, [r9]
 8006546:	0c24      	lsrs	r4, r4, #16
 8006548:	0c12      	lsrs	r2, r2, #16
 800654a:	fb0a 2404 	mla	r4, sl, r4, r2
 800654e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006552:	b289      	uxth	r1, r1
 8006554:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006558:	45f4      	cmp	ip, lr
 800655a:	f849 1b04 	str.w	r1, [r9], #4
 800655e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006562:	d8e4      	bhi.n	800652e <__multiply+0xaa>
 8006564:	9901      	ldr	r1, [sp, #4]
 8006566:	5072      	str	r2, [r6, r1]
 8006568:	9a03      	ldr	r2, [sp, #12]
 800656a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800656e:	3304      	adds	r3, #4
 8006570:	f1b9 0f00 	cmp.w	r9, #0
 8006574:	d01f      	beq.n	80065b6 <__multiply+0x132>
 8006576:	6834      	ldr	r4, [r6, #0]
 8006578:	f105 0114 	add.w	r1, r5, #20
 800657c:	46b6      	mov	lr, r6
 800657e:	f04f 0a00 	mov.w	sl, #0
 8006582:	880a      	ldrh	r2, [r1, #0]
 8006584:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006588:	fb09 b202 	mla	r2, r9, r2, fp
 800658c:	4492      	add	sl, r2
 800658e:	b2a4      	uxth	r4, r4
 8006590:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006594:	f84e 4b04 	str.w	r4, [lr], #4
 8006598:	f851 4b04 	ldr.w	r4, [r1], #4
 800659c:	f8be 2000 	ldrh.w	r2, [lr]
 80065a0:	0c24      	lsrs	r4, r4, #16
 80065a2:	fb09 2404 	mla	r4, r9, r4, r2
 80065a6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80065aa:	458c      	cmp	ip, r1
 80065ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80065b0:	d8e7      	bhi.n	8006582 <__multiply+0xfe>
 80065b2:	9a01      	ldr	r2, [sp, #4]
 80065b4:	50b4      	str	r4, [r6, r2]
 80065b6:	3604      	adds	r6, #4
 80065b8:	e7a3      	b.n	8006502 <__multiply+0x7e>
 80065ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1a5      	bne.n	800650e <__multiply+0x8a>
 80065c2:	3f01      	subs	r7, #1
 80065c4:	e7a1      	b.n	800650a <__multiply+0x86>
 80065c6:	bf00      	nop
 80065c8:	08007e65 	.word	0x08007e65
 80065cc:	08007ef4 	.word	0x08007ef4

080065d0 <__pow5mult>:
 80065d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065d4:	4615      	mov	r5, r2
 80065d6:	f012 0203 	ands.w	r2, r2, #3
 80065da:	4606      	mov	r6, r0
 80065dc:	460f      	mov	r7, r1
 80065de:	d007      	beq.n	80065f0 <__pow5mult+0x20>
 80065e0:	4c25      	ldr	r4, [pc, #148]	; (8006678 <__pow5mult+0xa8>)
 80065e2:	3a01      	subs	r2, #1
 80065e4:	2300      	movs	r3, #0
 80065e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80065ea:	f7ff fe51 	bl	8006290 <__multadd>
 80065ee:	4607      	mov	r7, r0
 80065f0:	10ad      	asrs	r5, r5, #2
 80065f2:	d03d      	beq.n	8006670 <__pow5mult+0xa0>
 80065f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80065f6:	b97c      	cbnz	r4, 8006618 <__pow5mult+0x48>
 80065f8:	2010      	movs	r0, #16
 80065fa:	f7ff fdcd 	bl	8006198 <malloc>
 80065fe:	4602      	mov	r2, r0
 8006600:	6270      	str	r0, [r6, #36]	; 0x24
 8006602:	b928      	cbnz	r0, 8006610 <__pow5mult+0x40>
 8006604:	4b1d      	ldr	r3, [pc, #116]	; (800667c <__pow5mult+0xac>)
 8006606:	481e      	ldr	r0, [pc, #120]	; (8006680 <__pow5mult+0xb0>)
 8006608:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800660c:	f7ff fa24 	bl	8005a58 <__assert_func>
 8006610:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006614:	6004      	str	r4, [r0, #0]
 8006616:	60c4      	str	r4, [r0, #12]
 8006618:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800661c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006620:	b94c      	cbnz	r4, 8006636 <__pow5mult+0x66>
 8006622:	f240 2171 	movw	r1, #625	; 0x271
 8006626:	4630      	mov	r0, r6
 8006628:	f7ff ff16 	bl	8006458 <__i2b>
 800662c:	2300      	movs	r3, #0
 800662e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006632:	4604      	mov	r4, r0
 8006634:	6003      	str	r3, [r0, #0]
 8006636:	f04f 0900 	mov.w	r9, #0
 800663a:	07eb      	lsls	r3, r5, #31
 800663c:	d50a      	bpl.n	8006654 <__pow5mult+0x84>
 800663e:	4639      	mov	r1, r7
 8006640:	4622      	mov	r2, r4
 8006642:	4630      	mov	r0, r6
 8006644:	f7ff ff1e 	bl	8006484 <__multiply>
 8006648:	4639      	mov	r1, r7
 800664a:	4680      	mov	r8, r0
 800664c:	4630      	mov	r0, r6
 800664e:	f7ff fdfd 	bl	800624c <_Bfree>
 8006652:	4647      	mov	r7, r8
 8006654:	106d      	asrs	r5, r5, #1
 8006656:	d00b      	beq.n	8006670 <__pow5mult+0xa0>
 8006658:	6820      	ldr	r0, [r4, #0]
 800665a:	b938      	cbnz	r0, 800666c <__pow5mult+0x9c>
 800665c:	4622      	mov	r2, r4
 800665e:	4621      	mov	r1, r4
 8006660:	4630      	mov	r0, r6
 8006662:	f7ff ff0f 	bl	8006484 <__multiply>
 8006666:	6020      	str	r0, [r4, #0]
 8006668:	f8c0 9000 	str.w	r9, [r0]
 800666c:	4604      	mov	r4, r0
 800666e:	e7e4      	b.n	800663a <__pow5mult+0x6a>
 8006670:	4638      	mov	r0, r7
 8006672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006676:	bf00      	nop
 8006678:	08008048 	.word	0x08008048
 800667c:	08007cb0 	.word	0x08007cb0
 8006680:	08007ef4 	.word	0x08007ef4

08006684 <__lshift>:
 8006684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006688:	460c      	mov	r4, r1
 800668a:	6849      	ldr	r1, [r1, #4]
 800668c:	6923      	ldr	r3, [r4, #16]
 800668e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006692:	68a3      	ldr	r3, [r4, #8]
 8006694:	4607      	mov	r7, r0
 8006696:	4691      	mov	r9, r2
 8006698:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800669c:	f108 0601 	add.w	r6, r8, #1
 80066a0:	42b3      	cmp	r3, r6
 80066a2:	db0b      	blt.n	80066bc <__lshift+0x38>
 80066a4:	4638      	mov	r0, r7
 80066a6:	f7ff fd91 	bl	80061cc <_Balloc>
 80066aa:	4605      	mov	r5, r0
 80066ac:	b948      	cbnz	r0, 80066c2 <__lshift+0x3e>
 80066ae:	4602      	mov	r2, r0
 80066b0:	4b28      	ldr	r3, [pc, #160]	; (8006754 <__lshift+0xd0>)
 80066b2:	4829      	ldr	r0, [pc, #164]	; (8006758 <__lshift+0xd4>)
 80066b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80066b8:	f7ff f9ce 	bl	8005a58 <__assert_func>
 80066bc:	3101      	adds	r1, #1
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	e7ee      	b.n	80066a0 <__lshift+0x1c>
 80066c2:	2300      	movs	r3, #0
 80066c4:	f100 0114 	add.w	r1, r0, #20
 80066c8:	f100 0210 	add.w	r2, r0, #16
 80066cc:	4618      	mov	r0, r3
 80066ce:	4553      	cmp	r3, sl
 80066d0:	db33      	blt.n	800673a <__lshift+0xb6>
 80066d2:	6920      	ldr	r0, [r4, #16]
 80066d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066d8:	f104 0314 	add.w	r3, r4, #20
 80066dc:	f019 091f 	ands.w	r9, r9, #31
 80066e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066e8:	d02b      	beq.n	8006742 <__lshift+0xbe>
 80066ea:	f1c9 0e20 	rsb	lr, r9, #32
 80066ee:	468a      	mov	sl, r1
 80066f0:	2200      	movs	r2, #0
 80066f2:	6818      	ldr	r0, [r3, #0]
 80066f4:	fa00 f009 	lsl.w	r0, r0, r9
 80066f8:	4302      	orrs	r2, r0
 80066fa:	f84a 2b04 	str.w	r2, [sl], #4
 80066fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006702:	459c      	cmp	ip, r3
 8006704:	fa22 f20e 	lsr.w	r2, r2, lr
 8006708:	d8f3      	bhi.n	80066f2 <__lshift+0x6e>
 800670a:	ebac 0304 	sub.w	r3, ip, r4
 800670e:	3b15      	subs	r3, #21
 8006710:	f023 0303 	bic.w	r3, r3, #3
 8006714:	3304      	adds	r3, #4
 8006716:	f104 0015 	add.w	r0, r4, #21
 800671a:	4584      	cmp	ip, r0
 800671c:	bf38      	it	cc
 800671e:	2304      	movcc	r3, #4
 8006720:	50ca      	str	r2, [r1, r3]
 8006722:	b10a      	cbz	r2, 8006728 <__lshift+0xa4>
 8006724:	f108 0602 	add.w	r6, r8, #2
 8006728:	3e01      	subs	r6, #1
 800672a:	4638      	mov	r0, r7
 800672c:	612e      	str	r6, [r5, #16]
 800672e:	4621      	mov	r1, r4
 8006730:	f7ff fd8c 	bl	800624c <_Bfree>
 8006734:	4628      	mov	r0, r5
 8006736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800673a:	f842 0f04 	str.w	r0, [r2, #4]!
 800673e:	3301      	adds	r3, #1
 8006740:	e7c5      	b.n	80066ce <__lshift+0x4a>
 8006742:	3904      	subs	r1, #4
 8006744:	f853 2b04 	ldr.w	r2, [r3], #4
 8006748:	f841 2f04 	str.w	r2, [r1, #4]!
 800674c:	459c      	cmp	ip, r3
 800674e:	d8f9      	bhi.n	8006744 <__lshift+0xc0>
 8006750:	e7ea      	b.n	8006728 <__lshift+0xa4>
 8006752:	bf00      	nop
 8006754:	08007e65 	.word	0x08007e65
 8006758:	08007ef4 	.word	0x08007ef4

0800675c <__mcmp>:
 800675c:	b530      	push	{r4, r5, lr}
 800675e:	6902      	ldr	r2, [r0, #16]
 8006760:	690c      	ldr	r4, [r1, #16]
 8006762:	1b12      	subs	r2, r2, r4
 8006764:	d10e      	bne.n	8006784 <__mcmp+0x28>
 8006766:	f100 0314 	add.w	r3, r0, #20
 800676a:	3114      	adds	r1, #20
 800676c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006770:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006774:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006778:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800677c:	42a5      	cmp	r5, r4
 800677e:	d003      	beq.n	8006788 <__mcmp+0x2c>
 8006780:	d305      	bcc.n	800678e <__mcmp+0x32>
 8006782:	2201      	movs	r2, #1
 8006784:	4610      	mov	r0, r2
 8006786:	bd30      	pop	{r4, r5, pc}
 8006788:	4283      	cmp	r3, r0
 800678a:	d3f3      	bcc.n	8006774 <__mcmp+0x18>
 800678c:	e7fa      	b.n	8006784 <__mcmp+0x28>
 800678e:	f04f 32ff 	mov.w	r2, #4294967295
 8006792:	e7f7      	b.n	8006784 <__mcmp+0x28>

08006794 <__mdiff>:
 8006794:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006798:	460c      	mov	r4, r1
 800679a:	4606      	mov	r6, r0
 800679c:	4611      	mov	r1, r2
 800679e:	4620      	mov	r0, r4
 80067a0:	4617      	mov	r7, r2
 80067a2:	f7ff ffdb 	bl	800675c <__mcmp>
 80067a6:	1e05      	subs	r5, r0, #0
 80067a8:	d110      	bne.n	80067cc <__mdiff+0x38>
 80067aa:	4629      	mov	r1, r5
 80067ac:	4630      	mov	r0, r6
 80067ae:	f7ff fd0d 	bl	80061cc <_Balloc>
 80067b2:	b930      	cbnz	r0, 80067c2 <__mdiff+0x2e>
 80067b4:	4b39      	ldr	r3, [pc, #228]	; (800689c <__mdiff+0x108>)
 80067b6:	4602      	mov	r2, r0
 80067b8:	f240 2132 	movw	r1, #562	; 0x232
 80067bc:	4838      	ldr	r0, [pc, #224]	; (80068a0 <__mdiff+0x10c>)
 80067be:	f7ff f94b 	bl	8005a58 <__assert_func>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80067c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067cc:	bfa4      	itt	ge
 80067ce:	463b      	movge	r3, r7
 80067d0:	4627      	movge	r7, r4
 80067d2:	4630      	mov	r0, r6
 80067d4:	6879      	ldr	r1, [r7, #4]
 80067d6:	bfa6      	itte	ge
 80067d8:	461c      	movge	r4, r3
 80067da:	2500      	movge	r5, #0
 80067dc:	2501      	movlt	r5, #1
 80067de:	f7ff fcf5 	bl	80061cc <_Balloc>
 80067e2:	b920      	cbnz	r0, 80067ee <__mdiff+0x5a>
 80067e4:	4b2d      	ldr	r3, [pc, #180]	; (800689c <__mdiff+0x108>)
 80067e6:	4602      	mov	r2, r0
 80067e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80067ec:	e7e6      	b.n	80067bc <__mdiff+0x28>
 80067ee:	693e      	ldr	r6, [r7, #16]
 80067f0:	60c5      	str	r5, [r0, #12]
 80067f2:	6925      	ldr	r5, [r4, #16]
 80067f4:	f107 0114 	add.w	r1, r7, #20
 80067f8:	f104 0914 	add.w	r9, r4, #20
 80067fc:	f100 0e14 	add.w	lr, r0, #20
 8006800:	f107 0210 	add.w	r2, r7, #16
 8006804:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006808:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800680c:	46f2      	mov	sl, lr
 800680e:	2700      	movs	r7, #0
 8006810:	f859 3b04 	ldr.w	r3, [r9], #4
 8006814:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006818:	fa1f f883 	uxth.w	r8, r3
 800681c:	fa17 f78b 	uxtah	r7, r7, fp
 8006820:	0c1b      	lsrs	r3, r3, #16
 8006822:	eba7 0808 	sub.w	r8, r7, r8
 8006826:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800682a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800682e:	fa1f f888 	uxth.w	r8, r8
 8006832:	141f      	asrs	r7, r3, #16
 8006834:	454d      	cmp	r5, r9
 8006836:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800683a:	f84a 3b04 	str.w	r3, [sl], #4
 800683e:	d8e7      	bhi.n	8006810 <__mdiff+0x7c>
 8006840:	1b2b      	subs	r3, r5, r4
 8006842:	3b15      	subs	r3, #21
 8006844:	f023 0303 	bic.w	r3, r3, #3
 8006848:	3304      	adds	r3, #4
 800684a:	3415      	adds	r4, #21
 800684c:	42a5      	cmp	r5, r4
 800684e:	bf38      	it	cc
 8006850:	2304      	movcc	r3, #4
 8006852:	4419      	add	r1, r3
 8006854:	4473      	add	r3, lr
 8006856:	469e      	mov	lr, r3
 8006858:	460d      	mov	r5, r1
 800685a:	4565      	cmp	r5, ip
 800685c:	d30e      	bcc.n	800687c <__mdiff+0xe8>
 800685e:	f10c 0203 	add.w	r2, ip, #3
 8006862:	1a52      	subs	r2, r2, r1
 8006864:	f022 0203 	bic.w	r2, r2, #3
 8006868:	3903      	subs	r1, #3
 800686a:	458c      	cmp	ip, r1
 800686c:	bf38      	it	cc
 800686e:	2200      	movcc	r2, #0
 8006870:	441a      	add	r2, r3
 8006872:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006876:	b17b      	cbz	r3, 8006898 <__mdiff+0x104>
 8006878:	6106      	str	r6, [r0, #16]
 800687a:	e7a5      	b.n	80067c8 <__mdiff+0x34>
 800687c:	f855 8b04 	ldr.w	r8, [r5], #4
 8006880:	fa17 f488 	uxtah	r4, r7, r8
 8006884:	1422      	asrs	r2, r4, #16
 8006886:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800688a:	b2a4      	uxth	r4, r4
 800688c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006890:	f84e 4b04 	str.w	r4, [lr], #4
 8006894:	1417      	asrs	r7, r2, #16
 8006896:	e7e0      	b.n	800685a <__mdiff+0xc6>
 8006898:	3e01      	subs	r6, #1
 800689a:	e7ea      	b.n	8006872 <__mdiff+0xde>
 800689c:	08007e65 	.word	0x08007e65
 80068a0:	08007ef4 	.word	0x08007ef4

080068a4 <__ulp>:
 80068a4:	b082      	sub	sp, #8
 80068a6:	ed8d 0b00 	vstr	d0, [sp]
 80068aa:	9b01      	ldr	r3, [sp, #4]
 80068ac:	4912      	ldr	r1, [pc, #72]	; (80068f8 <__ulp+0x54>)
 80068ae:	4019      	ands	r1, r3
 80068b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80068b4:	2900      	cmp	r1, #0
 80068b6:	dd05      	ble.n	80068c4 <__ulp+0x20>
 80068b8:	2200      	movs	r2, #0
 80068ba:	460b      	mov	r3, r1
 80068bc:	ec43 2b10 	vmov	d0, r2, r3
 80068c0:	b002      	add	sp, #8
 80068c2:	4770      	bx	lr
 80068c4:	4249      	negs	r1, r1
 80068c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80068ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 80068ce:	f04f 0200 	mov.w	r2, #0
 80068d2:	f04f 0300 	mov.w	r3, #0
 80068d6:	da04      	bge.n	80068e2 <__ulp+0x3e>
 80068d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80068dc:	fa41 f300 	asr.w	r3, r1, r0
 80068e0:	e7ec      	b.n	80068bc <__ulp+0x18>
 80068e2:	f1a0 0114 	sub.w	r1, r0, #20
 80068e6:	291e      	cmp	r1, #30
 80068e8:	bfda      	itte	le
 80068ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80068ee:	fa20 f101 	lsrle.w	r1, r0, r1
 80068f2:	2101      	movgt	r1, #1
 80068f4:	460a      	mov	r2, r1
 80068f6:	e7e1      	b.n	80068bc <__ulp+0x18>
 80068f8:	7ff00000 	.word	0x7ff00000

080068fc <__b2d>:
 80068fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fe:	6905      	ldr	r5, [r0, #16]
 8006900:	f100 0714 	add.w	r7, r0, #20
 8006904:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006908:	1f2e      	subs	r6, r5, #4
 800690a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800690e:	4620      	mov	r0, r4
 8006910:	f7ff fd52 	bl	80063b8 <__hi0bits>
 8006914:	f1c0 0320 	rsb	r3, r0, #32
 8006918:	280a      	cmp	r0, #10
 800691a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8006998 <__b2d+0x9c>
 800691e:	600b      	str	r3, [r1, #0]
 8006920:	dc14      	bgt.n	800694c <__b2d+0x50>
 8006922:	f1c0 0e0b 	rsb	lr, r0, #11
 8006926:	fa24 f10e 	lsr.w	r1, r4, lr
 800692a:	42b7      	cmp	r7, r6
 800692c:	ea41 030c 	orr.w	r3, r1, ip
 8006930:	bf34      	ite	cc
 8006932:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006936:	2100      	movcs	r1, #0
 8006938:	3015      	adds	r0, #21
 800693a:	fa04 f000 	lsl.w	r0, r4, r0
 800693e:	fa21 f10e 	lsr.w	r1, r1, lr
 8006942:	ea40 0201 	orr.w	r2, r0, r1
 8006946:	ec43 2b10 	vmov	d0, r2, r3
 800694a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800694c:	42b7      	cmp	r7, r6
 800694e:	bf3a      	itte	cc
 8006950:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006954:	f1a5 0608 	subcc.w	r6, r5, #8
 8006958:	2100      	movcs	r1, #0
 800695a:	380b      	subs	r0, #11
 800695c:	d017      	beq.n	800698e <__b2d+0x92>
 800695e:	f1c0 0c20 	rsb	ip, r0, #32
 8006962:	fa04 f500 	lsl.w	r5, r4, r0
 8006966:	42be      	cmp	r6, r7
 8006968:	fa21 f40c 	lsr.w	r4, r1, ip
 800696c:	ea45 0504 	orr.w	r5, r5, r4
 8006970:	bf8c      	ite	hi
 8006972:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006976:	2400      	movls	r4, #0
 8006978:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800697c:	fa01 f000 	lsl.w	r0, r1, r0
 8006980:	fa24 f40c 	lsr.w	r4, r4, ip
 8006984:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006988:	ea40 0204 	orr.w	r2, r0, r4
 800698c:	e7db      	b.n	8006946 <__b2d+0x4a>
 800698e:	ea44 030c 	orr.w	r3, r4, ip
 8006992:	460a      	mov	r2, r1
 8006994:	e7d7      	b.n	8006946 <__b2d+0x4a>
 8006996:	bf00      	nop
 8006998:	3ff00000 	.word	0x3ff00000

0800699c <__d2b>:
 800699c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069a0:	4689      	mov	r9, r1
 80069a2:	2101      	movs	r1, #1
 80069a4:	ec57 6b10 	vmov	r6, r7, d0
 80069a8:	4690      	mov	r8, r2
 80069aa:	f7ff fc0f 	bl	80061cc <_Balloc>
 80069ae:	4604      	mov	r4, r0
 80069b0:	b930      	cbnz	r0, 80069c0 <__d2b+0x24>
 80069b2:	4602      	mov	r2, r0
 80069b4:	4b25      	ldr	r3, [pc, #148]	; (8006a4c <__d2b+0xb0>)
 80069b6:	4826      	ldr	r0, [pc, #152]	; (8006a50 <__d2b+0xb4>)
 80069b8:	f240 310a 	movw	r1, #778	; 0x30a
 80069bc:	f7ff f84c 	bl	8005a58 <__assert_func>
 80069c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80069c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80069c8:	bb35      	cbnz	r5, 8006a18 <__d2b+0x7c>
 80069ca:	2e00      	cmp	r6, #0
 80069cc:	9301      	str	r3, [sp, #4]
 80069ce:	d028      	beq.n	8006a22 <__d2b+0x86>
 80069d0:	4668      	mov	r0, sp
 80069d2:	9600      	str	r6, [sp, #0]
 80069d4:	f7ff fd10 	bl	80063f8 <__lo0bits>
 80069d8:	9900      	ldr	r1, [sp, #0]
 80069da:	b300      	cbz	r0, 8006a1e <__d2b+0x82>
 80069dc:	9a01      	ldr	r2, [sp, #4]
 80069de:	f1c0 0320 	rsb	r3, r0, #32
 80069e2:	fa02 f303 	lsl.w	r3, r2, r3
 80069e6:	430b      	orrs	r3, r1
 80069e8:	40c2      	lsrs	r2, r0
 80069ea:	6163      	str	r3, [r4, #20]
 80069ec:	9201      	str	r2, [sp, #4]
 80069ee:	9b01      	ldr	r3, [sp, #4]
 80069f0:	61a3      	str	r3, [r4, #24]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	bf14      	ite	ne
 80069f6:	2202      	movne	r2, #2
 80069f8:	2201      	moveq	r2, #1
 80069fa:	6122      	str	r2, [r4, #16]
 80069fc:	b1d5      	cbz	r5, 8006a34 <__d2b+0x98>
 80069fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006a02:	4405      	add	r5, r0
 8006a04:	f8c9 5000 	str.w	r5, [r9]
 8006a08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a0c:	f8c8 0000 	str.w	r0, [r8]
 8006a10:	4620      	mov	r0, r4
 8006a12:	b003      	add	sp, #12
 8006a14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a1c:	e7d5      	b.n	80069ca <__d2b+0x2e>
 8006a1e:	6161      	str	r1, [r4, #20]
 8006a20:	e7e5      	b.n	80069ee <__d2b+0x52>
 8006a22:	a801      	add	r0, sp, #4
 8006a24:	f7ff fce8 	bl	80063f8 <__lo0bits>
 8006a28:	9b01      	ldr	r3, [sp, #4]
 8006a2a:	6163      	str	r3, [r4, #20]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	6122      	str	r2, [r4, #16]
 8006a30:	3020      	adds	r0, #32
 8006a32:	e7e3      	b.n	80069fc <__d2b+0x60>
 8006a34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a3c:	f8c9 0000 	str.w	r0, [r9]
 8006a40:	6918      	ldr	r0, [r3, #16]
 8006a42:	f7ff fcb9 	bl	80063b8 <__hi0bits>
 8006a46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a4a:	e7df      	b.n	8006a0c <__d2b+0x70>
 8006a4c:	08007e65 	.word	0x08007e65
 8006a50:	08007ef4 	.word	0x08007ef4

08006a54 <__ratio>:
 8006a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a58:	4688      	mov	r8, r1
 8006a5a:	4669      	mov	r1, sp
 8006a5c:	4681      	mov	r9, r0
 8006a5e:	f7ff ff4d 	bl	80068fc <__b2d>
 8006a62:	a901      	add	r1, sp, #4
 8006a64:	4640      	mov	r0, r8
 8006a66:	ec55 4b10 	vmov	r4, r5, d0
 8006a6a:	f7ff ff47 	bl	80068fc <__b2d>
 8006a6e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006a72:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006a76:	eba3 0c02 	sub.w	ip, r3, r2
 8006a7a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006a7e:	1a9b      	subs	r3, r3, r2
 8006a80:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006a84:	ec51 0b10 	vmov	r0, r1, d0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	bfd6      	itet	le
 8006a8c:	460a      	movle	r2, r1
 8006a8e:	462a      	movgt	r2, r5
 8006a90:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006a94:	468b      	mov	fp, r1
 8006a96:	462f      	mov	r7, r5
 8006a98:	bfd4      	ite	le
 8006a9a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006a9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	ee10 2a10 	vmov	r2, s0
 8006aa8:	465b      	mov	r3, fp
 8006aaa:	4639      	mov	r1, r7
 8006aac:	f7f9 fece 	bl	800084c <__aeabi_ddiv>
 8006ab0:	ec41 0b10 	vmov	d0, r0, r1
 8006ab4:	b003      	add	sp, #12
 8006ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006aba <__copybits>:
 8006aba:	3901      	subs	r1, #1
 8006abc:	b570      	push	{r4, r5, r6, lr}
 8006abe:	1149      	asrs	r1, r1, #5
 8006ac0:	6914      	ldr	r4, [r2, #16]
 8006ac2:	3101      	adds	r1, #1
 8006ac4:	f102 0314 	add.w	r3, r2, #20
 8006ac8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006acc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ad0:	1f05      	subs	r5, r0, #4
 8006ad2:	42a3      	cmp	r3, r4
 8006ad4:	d30c      	bcc.n	8006af0 <__copybits+0x36>
 8006ad6:	1aa3      	subs	r3, r4, r2
 8006ad8:	3b11      	subs	r3, #17
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	3211      	adds	r2, #17
 8006ae0:	42a2      	cmp	r2, r4
 8006ae2:	bf88      	it	hi
 8006ae4:	2300      	movhi	r3, #0
 8006ae6:	4418      	add	r0, r3
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4288      	cmp	r0, r1
 8006aec:	d305      	bcc.n	8006afa <__copybits+0x40>
 8006aee:	bd70      	pop	{r4, r5, r6, pc}
 8006af0:	f853 6b04 	ldr.w	r6, [r3], #4
 8006af4:	f845 6f04 	str.w	r6, [r5, #4]!
 8006af8:	e7eb      	b.n	8006ad2 <__copybits+0x18>
 8006afa:	f840 3b04 	str.w	r3, [r0], #4
 8006afe:	e7f4      	b.n	8006aea <__copybits+0x30>

08006b00 <__any_on>:
 8006b00:	f100 0214 	add.w	r2, r0, #20
 8006b04:	6900      	ldr	r0, [r0, #16]
 8006b06:	114b      	asrs	r3, r1, #5
 8006b08:	4298      	cmp	r0, r3
 8006b0a:	b510      	push	{r4, lr}
 8006b0c:	db11      	blt.n	8006b32 <__any_on+0x32>
 8006b0e:	dd0a      	ble.n	8006b26 <__any_on+0x26>
 8006b10:	f011 011f 	ands.w	r1, r1, #31
 8006b14:	d007      	beq.n	8006b26 <__any_on+0x26>
 8006b16:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006b1a:	fa24 f001 	lsr.w	r0, r4, r1
 8006b1e:	fa00 f101 	lsl.w	r1, r0, r1
 8006b22:	428c      	cmp	r4, r1
 8006b24:	d10b      	bne.n	8006b3e <__any_on+0x3e>
 8006b26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d803      	bhi.n	8006b36 <__any_on+0x36>
 8006b2e:	2000      	movs	r0, #0
 8006b30:	bd10      	pop	{r4, pc}
 8006b32:	4603      	mov	r3, r0
 8006b34:	e7f7      	b.n	8006b26 <__any_on+0x26>
 8006b36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b3a:	2900      	cmp	r1, #0
 8006b3c:	d0f5      	beq.n	8006b2a <__any_on+0x2a>
 8006b3e:	2001      	movs	r0, #1
 8006b40:	e7f6      	b.n	8006b30 <__any_on+0x30>

08006b42 <_calloc_r>:
 8006b42:	b513      	push	{r0, r1, r4, lr}
 8006b44:	434a      	muls	r2, r1
 8006b46:	4611      	mov	r1, r2
 8006b48:	9201      	str	r2, [sp, #4]
 8006b4a:	f000 f859 	bl	8006c00 <_malloc_r>
 8006b4e:	4604      	mov	r4, r0
 8006b50:	b118      	cbz	r0, 8006b5a <_calloc_r+0x18>
 8006b52:	9a01      	ldr	r2, [sp, #4]
 8006b54:	2100      	movs	r1, #0
 8006b56:	f7fe f839 	bl	8004bcc <memset>
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	b002      	add	sp, #8
 8006b5e:	bd10      	pop	{r4, pc}

08006b60 <_free_r>:
 8006b60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b62:	2900      	cmp	r1, #0
 8006b64:	d048      	beq.n	8006bf8 <_free_r+0x98>
 8006b66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b6a:	9001      	str	r0, [sp, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	f1a1 0404 	sub.w	r4, r1, #4
 8006b72:	bfb8      	it	lt
 8006b74:	18e4      	addlt	r4, r4, r3
 8006b76:	f000 fea9 	bl	80078cc <__malloc_lock>
 8006b7a:	4a20      	ldr	r2, [pc, #128]	; (8006bfc <_free_r+0x9c>)
 8006b7c:	9801      	ldr	r0, [sp, #4]
 8006b7e:	6813      	ldr	r3, [r2, #0]
 8006b80:	4615      	mov	r5, r2
 8006b82:	b933      	cbnz	r3, 8006b92 <_free_r+0x32>
 8006b84:	6063      	str	r3, [r4, #4]
 8006b86:	6014      	str	r4, [r2, #0]
 8006b88:	b003      	add	sp, #12
 8006b8a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b8e:	f000 bea3 	b.w	80078d8 <__malloc_unlock>
 8006b92:	42a3      	cmp	r3, r4
 8006b94:	d90b      	bls.n	8006bae <_free_r+0x4e>
 8006b96:	6821      	ldr	r1, [r4, #0]
 8006b98:	1862      	adds	r2, r4, r1
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	bf04      	itt	eq
 8006b9e:	681a      	ldreq	r2, [r3, #0]
 8006ba0:	685b      	ldreq	r3, [r3, #4]
 8006ba2:	6063      	str	r3, [r4, #4]
 8006ba4:	bf04      	itt	eq
 8006ba6:	1852      	addeq	r2, r2, r1
 8006ba8:	6022      	streq	r2, [r4, #0]
 8006baa:	602c      	str	r4, [r5, #0]
 8006bac:	e7ec      	b.n	8006b88 <_free_r+0x28>
 8006bae:	461a      	mov	r2, r3
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	b10b      	cbz	r3, 8006bb8 <_free_r+0x58>
 8006bb4:	42a3      	cmp	r3, r4
 8006bb6:	d9fa      	bls.n	8006bae <_free_r+0x4e>
 8006bb8:	6811      	ldr	r1, [r2, #0]
 8006bba:	1855      	adds	r5, r2, r1
 8006bbc:	42a5      	cmp	r5, r4
 8006bbe:	d10b      	bne.n	8006bd8 <_free_r+0x78>
 8006bc0:	6824      	ldr	r4, [r4, #0]
 8006bc2:	4421      	add	r1, r4
 8006bc4:	1854      	adds	r4, r2, r1
 8006bc6:	42a3      	cmp	r3, r4
 8006bc8:	6011      	str	r1, [r2, #0]
 8006bca:	d1dd      	bne.n	8006b88 <_free_r+0x28>
 8006bcc:	681c      	ldr	r4, [r3, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	6053      	str	r3, [r2, #4]
 8006bd2:	4421      	add	r1, r4
 8006bd4:	6011      	str	r1, [r2, #0]
 8006bd6:	e7d7      	b.n	8006b88 <_free_r+0x28>
 8006bd8:	d902      	bls.n	8006be0 <_free_r+0x80>
 8006bda:	230c      	movs	r3, #12
 8006bdc:	6003      	str	r3, [r0, #0]
 8006bde:	e7d3      	b.n	8006b88 <_free_r+0x28>
 8006be0:	6825      	ldr	r5, [r4, #0]
 8006be2:	1961      	adds	r1, r4, r5
 8006be4:	428b      	cmp	r3, r1
 8006be6:	bf04      	itt	eq
 8006be8:	6819      	ldreq	r1, [r3, #0]
 8006bea:	685b      	ldreq	r3, [r3, #4]
 8006bec:	6063      	str	r3, [r4, #4]
 8006bee:	bf04      	itt	eq
 8006bf0:	1949      	addeq	r1, r1, r5
 8006bf2:	6021      	streq	r1, [r4, #0]
 8006bf4:	6054      	str	r4, [r2, #4]
 8006bf6:	e7c7      	b.n	8006b88 <_free_r+0x28>
 8006bf8:	b003      	add	sp, #12
 8006bfa:	bd30      	pop	{r4, r5, pc}
 8006bfc:	20000200 	.word	0x20000200

08006c00 <_malloc_r>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	1ccd      	adds	r5, r1, #3
 8006c04:	f025 0503 	bic.w	r5, r5, #3
 8006c08:	3508      	adds	r5, #8
 8006c0a:	2d0c      	cmp	r5, #12
 8006c0c:	bf38      	it	cc
 8006c0e:	250c      	movcc	r5, #12
 8006c10:	2d00      	cmp	r5, #0
 8006c12:	4606      	mov	r6, r0
 8006c14:	db01      	blt.n	8006c1a <_malloc_r+0x1a>
 8006c16:	42a9      	cmp	r1, r5
 8006c18:	d903      	bls.n	8006c22 <_malloc_r+0x22>
 8006c1a:	230c      	movs	r3, #12
 8006c1c:	6033      	str	r3, [r6, #0]
 8006c1e:	2000      	movs	r0, #0
 8006c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c22:	f000 fe53 	bl	80078cc <__malloc_lock>
 8006c26:	4921      	ldr	r1, [pc, #132]	; (8006cac <_malloc_r+0xac>)
 8006c28:	680a      	ldr	r2, [r1, #0]
 8006c2a:	4614      	mov	r4, r2
 8006c2c:	b99c      	cbnz	r4, 8006c56 <_malloc_r+0x56>
 8006c2e:	4f20      	ldr	r7, [pc, #128]	; (8006cb0 <_malloc_r+0xb0>)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	b923      	cbnz	r3, 8006c3e <_malloc_r+0x3e>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4630      	mov	r0, r6
 8006c38:	f000 fb32 	bl	80072a0 <_sbrk_r>
 8006c3c:	6038      	str	r0, [r7, #0]
 8006c3e:	4629      	mov	r1, r5
 8006c40:	4630      	mov	r0, r6
 8006c42:	f000 fb2d 	bl	80072a0 <_sbrk_r>
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	d123      	bne.n	8006c92 <_malloc_r+0x92>
 8006c4a:	230c      	movs	r3, #12
 8006c4c:	6033      	str	r3, [r6, #0]
 8006c4e:	4630      	mov	r0, r6
 8006c50:	f000 fe42 	bl	80078d8 <__malloc_unlock>
 8006c54:	e7e3      	b.n	8006c1e <_malloc_r+0x1e>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	1b5b      	subs	r3, r3, r5
 8006c5a:	d417      	bmi.n	8006c8c <_malloc_r+0x8c>
 8006c5c:	2b0b      	cmp	r3, #11
 8006c5e:	d903      	bls.n	8006c68 <_malloc_r+0x68>
 8006c60:	6023      	str	r3, [r4, #0]
 8006c62:	441c      	add	r4, r3
 8006c64:	6025      	str	r5, [r4, #0]
 8006c66:	e004      	b.n	8006c72 <_malloc_r+0x72>
 8006c68:	6863      	ldr	r3, [r4, #4]
 8006c6a:	42a2      	cmp	r2, r4
 8006c6c:	bf0c      	ite	eq
 8006c6e:	600b      	streq	r3, [r1, #0]
 8006c70:	6053      	strne	r3, [r2, #4]
 8006c72:	4630      	mov	r0, r6
 8006c74:	f000 fe30 	bl	80078d8 <__malloc_unlock>
 8006c78:	f104 000b 	add.w	r0, r4, #11
 8006c7c:	1d23      	adds	r3, r4, #4
 8006c7e:	f020 0007 	bic.w	r0, r0, #7
 8006c82:	1ac2      	subs	r2, r0, r3
 8006c84:	d0cc      	beq.n	8006c20 <_malloc_r+0x20>
 8006c86:	1a1b      	subs	r3, r3, r0
 8006c88:	50a3      	str	r3, [r4, r2]
 8006c8a:	e7c9      	b.n	8006c20 <_malloc_r+0x20>
 8006c8c:	4622      	mov	r2, r4
 8006c8e:	6864      	ldr	r4, [r4, #4]
 8006c90:	e7cc      	b.n	8006c2c <_malloc_r+0x2c>
 8006c92:	1cc4      	adds	r4, r0, #3
 8006c94:	f024 0403 	bic.w	r4, r4, #3
 8006c98:	42a0      	cmp	r0, r4
 8006c9a:	d0e3      	beq.n	8006c64 <_malloc_r+0x64>
 8006c9c:	1a21      	subs	r1, r4, r0
 8006c9e:	4630      	mov	r0, r6
 8006ca0:	f000 fafe 	bl	80072a0 <_sbrk_r>
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d1dd      	bne.n	8006c64 <_malloc_r+0x64>
 8006ca8:	e7cf      	b.n	8006c4a <_malloc_r+0x4a>
 8006caa:	bf00      	nop
 8006cac:	20000200 	.word	0x20000200
 8006cb0:	20000204 	.word	0x20000204

08006cb4 <__sfputc_r>:
 8006cb4:	6893      	ldr	r3, [r2, #8]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	b410      	push	{r4}
 8006cbc:	6093      	str	r3, [r2, #8]
 8006cbe:	da08      	bge.n	8006cd2 <__sfputc_r+0x1e>
 8006cc0:	6994      	ldr	r4, [r2, #24]
 8006cc2:	42a3      	cmp	r3, r4
 8006cc4:	db01      	blt.n	8006cca <__sfputc_r+0x16>
 8006cc6:	290a      	cmp	r1, #10
 8006cc8:	d103      	bne.n	8006cd2 <__sfputc_r+0x1e>
 8006cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cce:	f000 bb09 	b.w	80072e4 <__swbuf_r>
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	1c58      	adds	r0, r3, #1
 8006cd6:	6010      	str	r0, [r2, #0]
 8006cd8:	7019      	strb	r1, [r3, #0]
 8006cda:	4608      	mov	r0, r1
 8006cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <__sfputs_r>:
 8006ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	4614      	mov	r4, r2
 8006cea:	18d5      	adds	r5, r2, r3
 8006cec:	42ac      	cmp	r4, r5
 8006cee:	d101      	bne.n	8006cf4 <__sfputs_r+0x12>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e007      	b.n	8006d04 <__sfputs_r+0x22>
 8006cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f7ff ffda 	bl	8006cb4 <__sfputc_r>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d1f3      	bne.n	8006cec <__sfputs_r+0xa>
 8006d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d08 <_vfiprintf_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	460d      	mov	r5, r1
 8006d0e:	b09d      	sub	sp, #116	; 0x74
 8006d10:	4614      	mov	r4, r2
 8006d12:	4698      	mov	r8, r3
 8006d14:	4606      	mov	r6, r0
 8006d16:	b118      	cbz	r0, 8006d20 <_vfiprintf_r+0x18>
 8006d18:	6983      	ldr	r3, [r0, #24]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <_vfiprintf_r+0x18>
 8006d1c:	f000 fcd2 	bl	80076c4 <__sinit>
 8006d20:	4b89      	ldr	r3, [pc, #548]	; (8006f48 <_vfiprintf_r+0x240>)
 8006d22:	429d      	cmp	r5, r3
 8006d24:	d11b      	bne.n	8006d5e <_vfiprintf_r+0x56>
 8006d26:	6875      	ldr	r5, [r6, #4]
 8006d28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d2a:	07d9      	lsls	r1, r3, #31
 8006d2c:	d405      	bmi.n	8006d3a <_vfiprintf_r+0x32>
 8006d2e:	89ab      	ldrh	r3, [r5, #12]
 8006d30:	059a      	lsls	r2, r3, #22
 8006d32:	d402      	bmi.n	8006d3a <_vfiprintf_r+0x32>
 8006d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d36:	f000 fd63 	bl	8007800 <__retarget_lock_acquire_recursive>
 8006d3a:	89ab      	ldrh	r3, [r5, #12]
 8006d3c:	071b      	lsls	r3, r3, #28
 8006d3e:	d501      	bpl.n	8006d44 <_vfiprintf_r+0x3c>
 8006d40:	692b      	ldr	r3, [r5, #16]
 8006d42:	b9eb      	cbnz	r3, 8006d80 <_vfiprintf_r+0x78>
 8006d44:	4629      	mov	r1, r5
 8006d46:	4630      	mov	r0, r6
 8006d48:	f000 fb2c 	bl	80073a4 <__swsetup_r>
 8006d4c:	b1c0      	cbz	r0, 8006d80 <_vfiprintf_r+0x78>
 8006d4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d50:	07dc      	lsls	r4, r3, #31
 8006d52:	d50e      	bpl.n	8006d72 <_vfiprintf_r+0x6a>
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	b01d      	add	sp, #116	; 0x74
 8006d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5e:	4b7b      	ldr	r3, [pc, #492]	; (8006f4c <_vfiprintf_r+0x244>)
 8006d60:	429d      	cmp	r5, r3
 8006d62:	d101      	bne.n	8006d68 <_vfiprintf_r+0x60>
 8006d64:	68b5      	ldr	r5, [r6, #8]
 8006d66:	e7df      	b.n	8006d28 <_vfiprintf_r+0x20>
 8006d68:	4b79      	ldr	r3, [pc, #484]	; (8006f50 <_vfiprintf_r+0x248>)
 8006d6a:	429d      	cmp	r5, r3
 8006d6c:	bf08      	it	eq
 8006d6e:	68f5      	ldreq	r5, [r6, #12]
 8006d70:	e7da      	b.n	8006d28 <_vfiprintf_r+0x20>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	0598      	lsls	r0, r3, #22
 8006d76:	d4ed      	bmi.n	8006d54 <_vfiprintf_r+0x4c>
 8006d78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d7a:	f000 fd42 	bl	8007802 <__retarget_lock_release_recursive>
 8006d7e:	e7e9      	b.n	8006d54 <_vfiprintf_r+0x4c>
 8006d80:	2300      	movs	r3, #0
 8006d82:	9309      	str	r3, [sp, #36]	; 0x24
 8006d84:	2320      	movs	r3, #32
 8006d86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d8e:	2330      	movs	r3, #48	; 0x30
 8006d90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006f54 <_vfiprintf_r+0x24c>
 8006d94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d98:	f04f 0901 	mov.w	r9, #1
 8006d9c:	4623      	mov	r3, r4
 8006d9e:	469a      	mov	sl, r3
 8006da0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da4:	b10a      	cbz	r2, 8006daa <_vfiprintf_r+0xa2>
 8006da6:	2a25      	cmp	r2, #37	; 0x25
 8006da8:	d1f9      	bne.n	8006d9e <_vfiprintf_r+0x96>
 8006daa:	ebba 0b04 	subs.w	fp, sl, r4
 8006dae:	d00b      	beq.n	8006dc8 <_vfiprintf_r+0xc0>
 8006db0:	465b      	mov	r3, fp
 8006db2:	4622      	mov	r2, r4
 8006db4:	4629      	mov	r1, r5
 8006db6:	4630      	mov	r0, r6
 8006db8:	f7ff ff93 	bl	8006ce2 <__sfputs_r>
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	f000 80aa 	beq.w	8006f16 <_vfiprintf_r+0x20e>
 8006dc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc4:	445a      	add	r2, fp
 8006dc6:	9209      	str	r2, [sp, #36]	; 0x24
 8006dc8:	f89a 3000 	ldrb.w	r3, [sl]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 80a2 	beq.w	8006f16 <_vfiprintf_r+0x20e>
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ddc:	f10a 0a01 	add.w	sl, sl, #1
 8006de0:	9304      	str	r3, [sp, #16]
 8006de2:	9307      	str	r3, [sp, #28]
 8006de4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006de8:	931a      	str	r3, [sp, #104]	; 0x68
 8006dea:	4654      	mov	r4, sl
 8006dec:	2205      	movs	r2, #5
 8006dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006df2:	4858      	ldr	r0, [pc, #352]	; (8006f54 <_vfiprintf_r+0x24c>)
 8006df4:	f7f9 f9f4 	bl	80001e0 <memchr>
 8006df8:	9a04      	ldr	r2, [sp, #16]
 8006dfa:	b9d8      	cbnz	r0, 8006e34 <_vfiprintf_r+0x12c>
 8006dfc:	06d1      	lsls	r1, r2, #27
 8006dfe:	bf44      	itt	mi
 8006e00:	2320      	movmi	r3, #32
 8006e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e06:	0713      	lsls	r3, r2, #28
 8006e08:	bf44      	itt	mi
 8006e0a:	232b      	movmi	r3, #43	; 0x2b
 8006e0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e10:	f89a 3000 	ldrb.w	r3, [sl]
 8006e14:	2b2a      	cmp	r3, #42	; 0x2a
 8006e16:	d015      	beq.n	8006e44 <_vfiprintf_r+0x13c>
 8006e18:	9a07      	ldr	r2, [sp, #28]
 8006e1a:	4654      	mov	r4, sl
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	f04f 0c0a 	mov.w	ip, #10
 8006e22:	4621      	mov	r1, r4
 8006e24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e28:	3b30      	subs	r3, #48	; 0x30
 8006e2a:	2b09      	cmp	r3, #9
 8006e2c:	d94e      	bls.n	8006ecc <_vfiprintf_r+0x1c4>
 8006e2e:	b1b0      	cbz	r0, 8006e5e <_vfiprintf_r+0x156>
 8006e30:	9207      	str	r2, [sp, #28]
 8006e32:	e014      	b.n	8006e5e <_vfiprintf_r+0x156>
 8006e34:	eba0 0308 	sub.w	r3, r0, r8
 8006e38:	fa09 f303 	lsl.w	r3, r9, r3
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	9304      	str	r3, [sp, #16]
 8006e40:	46a2      	mov	sl, r4
 8006e42:	e7d2      	b.n	8006dea <_vfiprintf_r+0xe2>
 8006e44:	9b03      	ldr	r3, [sp, #12]
 8006e46:	1d19      	adds	r1, r3, #4
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	9103      	str	r1, [sp, #12]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bfbb      	ittet	lt
 8006e50:	425b      	neglt	r3, r3
 8006e52:	f042 0202 	orrlt.w	r2, r2, #2
 8006e56:	9307      	strge	r3, [sp, #28]
 8006e58:	9307      	strlt	r3, [sp, #28]
 8006e5a:	bfb8      	it	lt
 8006e5c:	9204      	strlt	r2, [sp, #16]
 8006e5e:	7823      	ldrb	r3, [r4, #0]
 8006e60:	2b2e      	cmp	r3, #46	; 0x2e
 8006e62:	d10c      	bne.n	8006e7e <_vfiprintf_r+0x176>
 8006e64:	7863      	ldrb	r3, [r4, #1]
 8006e66:	2b2a      	cmp	r3, #42	; 0x2a
 8006e68:	d135      	bne.n	8006ed6 <_vfiprintf_r+0x1ce>
 8006e6a:	9b03      	ldr	r3, [sp, #12]
 8006e6c:	1d1a      	adds	r2, r3, #4
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	9203      	str	r2, [sp, #12]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	bfb8      	it	lt
 8006e76:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e7a:	3402      	adds	r4, #2
 8006e7c:	9305      	str	r3, [sp, #20]
 8006e7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006f64 <_vfiprintf_r+0x25c>
 8006e82:	7821      	ldrb	r1, [r4, #0]
 8006e84:	2203      	movs	r2, #3
 8006e86:	4650      	mov	r0, sl
 8006e88:	f7f9 f9aa 	bl	80001e0 <memchr>
 8006e8c:	b140      	cbz	r0, 8006ea0 <_vfiprintf_r+0x198>
 8006e8e:	2340      	movs	r3, #64	; 0x40
 8006e90:	eba0 000a 	sub.w	r0, r0, sl
 8006e94:	fa03 f000 	lsl.w	r0, r3, r0
 8006e98:	9b04      	ldr	r3, [sp, #16]
 8006e9a:	4303      	orrs	r3, r0
 8006e9c:	3401      	adds	r4, #1
 8006e9e:	9304      	str	r3, [sp, #16]
 8006ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ea4:	482c      	ldr	r0, [pc, #176]	; (8006f58 <_vfiprintf_r+0x250>)
 8006ea6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006eaa:	2206      	movs	r2, #6
 8006eac:	f7f9 f998 	bl	80001e0 <memchr>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	d03f      	beq.n	8006f34 <_vfiprintf_r+0x22c>
 8006eb4:	4b29      	ldr	r3, [pc, #164]	; (8006f5c <_vfiprintf_r+0x254>)
 8006eb6:	bb1b      	cbnz	r3, 8006f00 <_vfiprintf_r+0x1f8>
 8006eb8:	9b03      	ldr	r3, [sp, #12]
 8006eba:	3307      	adds	r3, #7
 8006ebc:	f023 0307 	bic.w	r3, r3, #7
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	9303      	str	r3, [sp, #12]
 8006ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec6:	443b      	add	r3, r7
 8006ec8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eca:	e767      	b.n	8006d9c <_vfiprintf_r+0x94>
 8006ecc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	2001      	movs	r0, #1
 8006ed4:	e7a5      	b.n	8006e22 <_vfiprintf_r+0x11a>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	3401      	adds	r4, #1
 8006eda:	9305      	str	r3, [sp, #20]
 8006edc:	4619      	mov	r1, r3
 8006ede:	f04f 0c0a 	mov.w	ip, #10
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ee8:	3a30      	subs	r2, #48	; 0x30
 8006eea:	2a09      	cmp	r2, #9
 8006eec:	d903      	bls.n	8006ef6 <_vfiprintf_r+0x1ee>
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d0c5      	beq.n	8006e7e <_vfiprintf_r+0x176>
 8006ef2:	9105      	str	r1, [sp, #20]
 8006ef4:	e7c3      	b.n	8006e7e <_vfiprintf_r+0x176>
 8006ef6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006efa:	4604      	mov	r4, r0
 8006efc:	2301      	movs	r3, #1
 8006efe:	e7f0      	b.n	8006ee2 <_vfiprintf_r+0x1da>
 8006f00:	ab03      	add	r3, sp, #12
 8006f02:	9300      	str	r3, [sp, #0]
 8006f04:	462a      	mov	r2, r5
 8006f06:	4b16      	ldr	r3, [pc, #88]	; (8006f60 <_vfiprintf_r+0x258>)
 8006f08:	a904      	add	r1, sp, #16
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	f3af 8000 	nop.w
 8006f10:	4607      	mov	r7, r0
 8006f12:	1c78      	adds	r0, r7, #1
 8006f14:	d1d6      	bne.n	8006ec4 <_vfiprintf_r+0x1bc>
 8006f16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f18:	07d9      	lsls	r1, r3, #31
 8006f1a:	d405      	bmi.n	8006f28 <_vfiprintf_r+0x220>
 8006f1c:	89ab      	ldrh	r3, [r5, #12]
 8006f1e:	059a      	lsls	r2, r3, #22
 8006f20:	d402      	bmi.n	8006f28 <_vfiprintf_r+0x220>
 8006f22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f24:	f000 fc6d 	bl	8007802 <__retarget_lock_release_recursive>
 8006f28:	89ab      	ldrh	r3, [r5, #12]
 8006f2a:	065b      	lsls	r3, r3, #25
 8006f2c:	f53f af12 	bmi.w	8006d54 <_vfiprintf_r+0x4c>
 8006f30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f32:	e711      	b.n	8006d58 <_vfiprintf_r+0x50>
 8006f34:	ab03      	add	r3, sp, #12
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	462a      	mov	r2, r5
 8006f3a:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <_vfiprintf_r+0x258>)
 8006f3c:	a904      	add	r1, sp, #16
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f000 f880 	bl	8007044 <_printf_i>
 8006f44:	e7e4      	b.n	8006f10 <_vfiprintf_r+0x208>
 8006f46:	bf00      	nop
 8006f48:	080080a8 	.word	0x080080a8
 8006f4c:	080080c8 	.word	0x080080c8
 8006f50:	08008088 	.word	0x08008088
 8006f54:	08008054 	.word	0x08008054
 8006f58:	0800805e 	.word	0x0800805e
 8006f5c:	00000000 	.word	0x00000000
 8006f60:	08006ce3 	.word	0x08006ce3
 8006f64:	0800805a 	.word	0x0800805a

08006f68 <_printf_common>:
 8006f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	4616      	mov	r6, r2
 8006f6e:	4699      	mov	r9, r3
 8006f70:	688a      	ldr	r2, [r1, #8]
 8006f72:	690b      	ldr	r3, [r1, #16]
 8006f74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	bfb8      	it	lt
 8006f7c:	4613      	movlt	r3, r2
 8006f7e:	6033      	str	r3, [r6, #0]
 8006f80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f84:	4607      	mov	r7, r0
 8006f86:	460c      	mov	r4, r1
 8006f88:	b10a      	cbz	r2, 8006f8e <_printf_common+0x26>
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	6033      	str	r3, [r6, #0]
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	0699      	lsls	r1, r3, #26
 8006f92:	bf42      	ittt	mi
 8006f94:	6833      	ldrmi	r3, [r6, #0]
 8006f96:	3302      	addmi	r3, #2
 8006f98:	6033      	strmi	r3, [r6, #0]
 8006f9a:	6825      	ldr	r5, [r4, #0]
 8006f9c:	f015 0506 	ands.w	r5, r5, #6
 8006fa0:	d106      	bne.n	8006fb0 <_printf_common+0x48>
 8006fa2:	f104 0a19 	add.w	sl, r4, #25
 8006fa6:	68e3      	ldr	r3, [r4, #12]
 8006fa8:	6832      	ldr	r2, [r6, #0]
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	42ab      	cmp	r3, r5
 8006fae:	dc26      	bgt.n	8006ffe <_printf_common+0x96>
 8006fb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fb4:	1e13      	subs	r3, r2, #0
 8006fb6:	6822      	ldr	r2, [r4, #0]
 8006fb8:	bf18      	it	ne
 8006fba:	2301      	movne	r3, #1
 8006fbc:	0692      	lsls	r2, r2, #26
 8006fbe:	d42b      	bmi.n	8007018 <_printf_common+0xb0>
 8006fc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fc4:	4649      	mov	r1, r9
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	47c0      	blx	r8
 8006fca:	3001      	adds	r0, #1
 8006fcc:	d01e      	beq.n	800700c <_printf_common+0xa4>
 8006fce:	6823      	ldr	r3, [r4, #0]
 8006fd0:	68e5      	ldr	r5, [r4, #12]
 8006fd2:	6832      	ldr	r2, [r6, #0]
 8006fd4:	f003 0306 	and.w	r3, r3, #6
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	bf08      	it	eq
 8006fdc:	1aad      	subeq	r5, r5, r2
 8006fde:	68a3      	ldr	r3, [r4, #8]
 8006fe0:	6922      	ldr	r2, [r4, #16]
 8006fe2:	bf0c      	ite	eq
 8006fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fe8:	2500      	movne	r5, #0
 8006fea:	4293      	cmp	r3, r2
 8006fec:	bfc4      	itt	gt
 8006fee:	1a9b      	subgt	r3, r3, r2
 8006ff0:	18ed      	addgt	r5, r5, r3
 8006ff2:	2600      	movs	r6, #0
 8006ff4:	341a      	adds	r4, #26
 8006ff6:	42b5      	cmp	r5, r6
 8006ff8:	d11a      	bne.n	8007030 <_printf_common+0xc8>
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	e008      	b.n	8007010 <_printf_common+0xa8>
 8006ffe:	2301      	movs	r3, #1
 8007000:	4652      	mov	r2, sl
 8007002:	4649      	mov	r1, r9
 8007004:	4638      	mov	r0, r7
 8007006:	47c0      	blx	r8
 8007008:	3001      	adds	r0, #1
 800700a:	d103      	bne.n	8007014 <_printf_common+0xac>
 800700c:	f04f 30ff 	mov.w	r0, #4294967295
 8007010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007014:	3501      	adds	r5, #1
 8007016:	e7c6      	b.n	8006fa6 <_printf_common+0x3e>
 8007018:	18e1      	adds	r1, r4, r3
 800701a:	1c5a      	adds	r2, r3, #1
 800701c:	2030      	movs	r0, #48	; 0x30
 800701e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007022:	4422      	add	r2, r4
 8007024:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007028:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800702c:	3302      	adds	r3, #2
 800702e:	e7c7      	b.n	8006fc0 <_printf_common+0x58>
 8007030:	2301      	movs	r3, #1
 8007032:	4622      	mov	r2, r4
 8007034:	4649      	mov	r1, r9
 8007036:	4638      	mov	r0, r7
 8007038:	47c0      	blx	r8
 800703a:	3001      	adds	r0, #1
 800703c:	d0e6      	beq.n	800700c <_printf_common+0xa4>
 800703e:	3601      	adds	r6, #1
 8007040:	e7d9      	b.n	8006ff6 <_printf_common+0x8e>
	...

08007044 <_printf_i>:
 8007044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	460c      	mov	r4, r1
 800704a:	4691      	mov	r9, r2
 800704c:	7e27      	ldrb	r7, [r4, #24]
 800704e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007050:	2f78      	cmp	r7, #120	; 0x78
 8007052:	4680      	mov	r8, r0
 8007054:	469a      	mov	sl, r3
 8007056:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800705a:	d807      	bhi.n	800706c <_printf_i+0x28>
 800705c:	2f62      	cmp	r7, #98	; 0x62
 800705e:	d80a      	bhi.n	8007076 <_printf_i+0x32>
 8007060:	2f00      	cmp	r7, #0
 8007062:	f000 80d8 	beq.w	8007216 <_printf_i+0x1d2>
 8007066:	2f58      	cmp	r7, #88	; 0x58
 8007068:	f000 80a3 	beq.w	80071b2 <_printf_i+0x16e>
 800706c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007070:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007074:	e03a      	b.n	80070ec <_printf_i+0xa8>
 8007076:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800707a:	2b15      	cmp	r3, #21
 800707c:	d8f6      	bhi.n	800706c <_printf_i+0x28>
 800707e:	a001      	add	r0, pc, #4	; (adr r0, 8007084 <_printf_i+0x40>)
 8007080:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007084:	080070dd 	.word	0x080070dd
 8007088:	080070f1 	.word	0x080070f1
 800708c:	0800706d 	.word	0x0800706d
 8007090:	0800706d 	.word	0x0800706d
 8007094:	0800706d 	.word	0x0800706d
 8007098:	0800706d 	.word	0x0800706d
 800709c:	080070f1 	.word	0x080070f1
 80070a0:	0800706d 	.word	0x0800706d
 80070a4:	0800706d 	.word	0x0800706d
 80070a8:	0800706d 	.word	0x0800706d
 80070ac:	0800706d 	.word	0x0800706d
 80070b0:	080071fd 	.word	0x080071fd
 80070b4:	08007121 	.word	0x08007121
 80070b8:	080071df 	.word	0x080071df
 80070bc:	0800706d 	.word	0x0800706d
 80070c0:	0800706d 	.word	0x0800706d
 80070c4:	0800721f 	.word	0x0800721f
 80070c8:	0800706d 	.word	0x0800706d
 80070cc:	08007121 	.word	0x08007121
 80070d0:	0800706d 	.word	0x0800706d
 80070d4:	0800706d 	.word	0x0800706d
 80070d8:	080071e7 	.word	0x080071e7
 80070dc:	680b      	ldr	r3, [r1, #0]
 80070de:	1d1a      	adds	r2, r3, #4
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	600a      	str	r2, [r1, #0]
 80070e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070ec:	2301      	movs	r3, #1
 80070ee:	e0a3      	b.n	8007238 <_printf_i+0x1f4>
 80070f0:	6825      	ldr	r5, [r4, #0]
 80070f2:	6808      	ldr	r0, [r1, #0]
 80070f4:	062e      	lsls	r6, r5, #24
 80070f6:	f100 0304 	add.w	r3, r0, #4
 80070fa:	d50a      	bpl.n	8007112 <_printf_i+0xce>
 80070fc:	6805      	ldr	r5, [r0, #0]
 80070fe:	600b      	str	r3, [r1, #0]
 8007100:	2d00      	cmp	r5, #0
 8007102:	da03      	bge.n	800710c <_printf_i+0xc8>
 8007104:	232d      	movs	r3, #45	; 0x2d
 8007106:	426d      	negs	r5, r5
 8007108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800710c:	485e      	ldr	r0, [pc, #376]	; (8007288 <_printf_i+0x244>)
 800710e:	230a      	movs	r3, #10
 8007110:	e019      	b.n	8007146 <_printf_i+0x102>
 8007112:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007116:	6805      	ldr	r5, [r0, #0]
 8007118:	600b      	str	r3, [r1, #0]
 800711a:	bf18      	it	ne
 800711c:	b22d      	sxthne	r5, r5
 800711e:	e7ef      	b.n	8007100 <_printf_i+0xbc>
 8007120:	680b      	ldr	r3, [r1, #0]
 8007122:	6825      	ldr	r5, [r4, #0]
 8007124:	1d18      	adds	r0, r3, #4
 8007126:	6008      	str	r0, [r1, #0]
 8007128:	0628      	lsls	r0, r5, #24
 800712a:	d501      	bpl.n	8007130 <_printf_i+0xec>
 800712c:	681d      	ldr	r5, [r3, #0]
 800712e:	e002      	b.n	8007136 <_printf_i+0xf2>
 8007130:	0669      	lsls	r1, r5, #25
 8007132:	d5fb      	bpl.n	800712c <_printf_i+0xe8>
 8007134:	881d      	ldrh	r5, [r3, #0]
 8007136:	4854      	ldr	r0, [pc, #336]	; (8007288 <_printf_i+0x244>)
 8007138:	2f6f      	cmp	r7, #111	; 0x6f
 800713a:	bf0c      	ite	eq
 800713c:	2308      	moveq	r3, #8
 800713e:	230a      	movne	r3, #10
 8007140:	2100      	movs	r1, #0
 8007142:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007146:	6866      	ldr	r6, [r4, #4]
 8007148:	60a6      	str	r6, [r4, #8]
 800714a:	2e00      	cmp	r6, #0
 800714c:	bfa2      	ittt	ge
 800714e:	6821      	ldrge	r1, [r4, #0]
 8007150:	f021 0104 	bicge.w	r1, r1, #4
 8007154:	6021      	strge	r1, [r4, #0]
 8007156:	b90d      	cbnz	r5, 800715c <_printf_i+0x118>
 8007158:	2e00      	cmp	r6, #0
 800715a:	d04d      	beq.n	80071f8 <_printf_i+0x1b4>
 800715c:	4616      	mov	r6, r2
 800715e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007162:	fb03 5711 	mls	r7, r3, r1, r5
 8007166:	5dc7      	ldrb	r7, [r0, r7]
 8007168:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800716c:	462f      	mov	r7, r5
 800716e:	42bb      	cmp	r3, r7
 8007170:	460d      	mov	r5, r1
 8007172:	d9f4      	bls.n	800715e <_printf_i+0x11a>
 8007174:	2b08      	cmp	r3, #8
 8007176:	d10b      	bne.n	8007190 <_printf_i+0x14c>
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	07df      	lsls	r7, r3, #31
 800717c:	d508      	bpl.n	8007190 <_printf_i+0x14c>
 800717e:	6923      	ldr	r3, [r4, #16]
 8007180:	6861      	ldr	r1, [r4, #4]
 8007182:	4299      	cmp	r1, r3
 8007184:	bfde      	ittt	le
 8007186:	2330      	movle	r3, #48	; 0x30
 8007188:	f806 3c01 	strble.w	r3, [r6, #-1]
 800718c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007190:	1b92      	subs	r2, r2, r6
 8007192:	6122      	str	r2, [r4, #16]
 8007194:	f8cd a000 	str.w	sl, [sp]
 8007198:	464b      	mov	r3, r9
 800719a:	aa03      	add	r2, sp, #12
 800719c:	4621      	mov	r1, r4
 800719e:	4640      	mov	r0, r8
 80071a0:	f7ff fee2 	bl	8006f68 <_printf_common>
 80071a4:	3001      	adds	r0, #1
 80071a6:	d14c      	bne.n	8007242 <_printf_i+0x1fe>
 80071a8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ac:	b004      	add	sp, #16
 80071ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b2:	4835      	ldr	r0, [pc, #212]	; (8007288 <_printf_i+0x244>)
 80071b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	680e      	ldr	r6, [r1, #0]
 80071bc:	061f      	lsls	r7, r3, #24
 80071be:	f856 5b04 	ldr.w	r5, [r6], #4
 80071c2:	600e      	str	r6, [r1, #0]
 80071c4:	d514      	bpl.n	80071f0 <_printf_i+0x1ac>
 80071c6:	07d9      	lsls	r1, r3, #31
 80071c8:	bf44      	itt	mi
 80071ca:	f043 0320 	orrmi.w	r3, r3, #32
 80071ce:	6023      	strmi	r3, [r4, #0]
 80071d0:	b91d      	cbnz	r5, 80071da <_printf_i+0x196>
 80071d2:	6823      	ldr	r3, [r4, #0]
 80071d4:	f023 0320 	bic.w	r3, r3, #32
 80071d8:	6023      	str	r3, [r4, #0]
 80071da:	2310      	movs	r3, #16
 80071dc:	e7b0      	b.n	8007140 <_printf_i+0xfc>
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	f043 0320 	orr.w	r3, r3, #32
 80071e4:	6023      	str	r3, [r4, #0]
 80071e6:	2378      	movs	r3, #120	; 0x78
 80071e8:	4828      	ldr	r0, [pc, #160]	; (800728c <_printf_i+0x248>)
 80071ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071ee:	e7e3      	b.n	80071b8 <_printf_i+0x174>
 80071f0:	065e      	lsls	r6, r3, #25
 80071f2:	bf48      	it	mi
 80071f4:	b2ad      	uxthmi	r5, r5
 80071f6:	e7e6      	b.n	80071c6 <_printf_i+0x182>
 80071f8:	4616      	mov	r6, r2
 80071fa:	e7bb      	b.n	8007174 <_printf_i+0x130>
 80071fc:	680b      	ldr	r3, [r1, #0]
 80071fe:	6826      	ldr	r6, [r4, #0]
 8007200:	6960      	ldr	r0, [r4, #20]
 8007202:	1d1d      	adds	r5, r3, #4
 8007204:	600d      	str	r5, [r1, #0]
 8007206:	0635      	lsls	r5, r6, #24
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	d501      	bpl.n	8007210 <_printf_i+0x1cc>
 800720c:	6018      	str	r0, [r3, #0]
 800720e:	e002      	b.n	8007216 <_printf_i+0x1d2>
 8007210:	0671      	lsls	r1, r6, #25
 8007212:	d5fb      	bpl.n	800720c <_printf_i+0x1c8>
 8007214:	8018      	strh	r0, [r3, #0]
 8007216:	2300      	movs	r3, #0
 8007218:	6123      	str	r3, [r4, #16]
 800721a:	4616      	mov	r6, r2
 800721c:	e7ba      	b.n	8007194 <_printf_i+0x150>
 800721e:	680b      	ldr	r3, [r1, #0]
 8007220:	1d1a      	adds	r2, r3, #4
 8007222:	600a      	str	r2, [r1, #0]
 8007224:	681e      	ldr	r6, [r3, #0]
 8007226:	6862      	ldr	r2, [r4, #4]
 8007228:	2100      	movs	r1, #0
 800722a:	4630      	mov	r0, r6
 800722c:	f7f8 ffd8 	bl	80001e0 <memchr>
 8007230:	b108      	cbz	r0, 8007236 <_printf_i+0x1f2>
 8007232:	1b80      	subs	r0, r0, r6
 8007234:	6060      	str	r0, [r4, #4]
 8007236:	6863      	ldr	r3, [r4, #4]
 8007238:	6123      	str	r3, [r4, #16]
 800723a:	2300      	movs	r3, #0
 800723c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007240:	e7a8      	b.n	8007194 <_printf_i+0x150>
 8007242:	6923      	ldr	r3, [r4, #16]
 8007244:	4632      	mov	r2, r6
 8007246:	4649      	mov	r1, r9
 8007248:	4640      	mov	r0, r8
 800724a:	47d0      	blx	sl
 800724c:	3001      	adds	r0, #1
 800724e:	d0ab      	beq.n	80071a8 <_printf_i+0x164>
 8007250:	6823      	ldr	r3, [r4, #0]
 8007252:	079b      	lsls	r3, r3, #30
 8007254:	d413      	bmi.n	800727e <_printf_i+0x23a>
 8007256:	68e0      	ldr	r0, [r4, #12]
 8007258:	9b03      	ldr	r3, [sp, #12]
 800725a:	4298      	cmp	r0, r3
 800725c:	bfb8      	it	lt
 800725e:	4618      	movlt	r0, r3
 8007260:	e7a4      	b.n	80071ac <_printf_i+0x168>
 8007262:	2301      	movs	r3, #1
 8007264:	4632      	mov	r2, r6
 8007266:	4649      	mov	r1, r9
 8007268:	4640      	mov	r0, r8
 800726a:	47d0      	blx	sl
 800726c:	3001      	adds	r0, #1
 800726e:	d09b      	beq.n	80071a8 <_printf_i+0x164>
 8007270:	3501      	adds	r5, #1
 8007272:	68e3      	ldr	r3, [r4, #12]
 8007274:	9903      	ldr	r1, [sp, #12]
 8007276:	1a5b      	subs	r3, r3, r1
 8007278:	42ab      	cmp	r3, r5
 800727a:	dcf2      	bgt.n	8007262 <_printf_i+0x21e>
 800727c:	e7eb      	b.n	8007256 <_printf_i+0x212>
 800727e:	2500      	movs	r5, #0
 8007280:	f104 0619 	add.w	r6, r4, #25
 8007284:	e7f5      	b.n	8007272 <_printf_i+0x22e>
 8007286:	bf00      	nop
 8007288:	08008065 	.word	0x08008065
 800728c:	08008076 	.word	0x08008076

08007290 <nan>:
 8007290:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007298 <nan+0x8>
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	00000000 	.word	0x00000000
 800729c:	7ff80000 	.word	0x7ff80000

080072a0 <_sbrk_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	4d06      	ldr	r5, [pc, #24]	; (80072bc <_sbrk_r+0x1c>)
 80072a4:	2300      	movs	r3, #0
 80072a6:	4604      	mov	r4, r0
 80072a8:	4608      	mov	r0, r1
 80072aa:	602b      	str	r3, [r5, #0]
 80072ac:	f7fa fb00 	bl	80018b0 <_sbrk>
 80072b0:	1c43      	adds	r3, r0, #1
 80072b2:	d102      	bne.n	80072ba <_sbrk_r+0x1a>
 80072b4:	682b      	ldr	r3, [r5, #0]
 80072b6:	b103      	cbz	r3, 80072ba <_sbrk_r+0x1a>
 80072b8:	6023      	str	r3, [r4, #0]
 80072ba:	bd38      	pop	{r3, r4, r5, pc}
 80072bc:	20004370 	.word	0x20004370

080072c0 <strncmp>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	b16a      	cbz	r2, 80072e0 <strncmp+0x20>
 80072c4:	3901      	subs	r1, #1
 80072c6:	1884      	adds	r4, r0, r2
 80072c8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80072cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d103      	bne.n	80072dc <strncmp+0x1c>
 80072d4:	42a0      	cmp	r0, r4
 80072d6:	d001      	beq.n	80072dc <strncmp+0x1c>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1f5      	bne.n	80072c8 <strncmp+0x8>
 80072dc:	1a98      	subs	r0, r3, r2
 80072de:	bd10      	pop	{r4, pc}
 80072e0:	4610      	mov	r0, r2
 80072e2:	e7fc      	b.n	80072de <strncmp+0x1e>

080072e4 <__swbuf_r>:
 80072e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e6:	460e      	mov	r6, r1
 80072e8:	4614      	mov	r4, r2
 80072ea:	4605      	mov	r5, r0
 80072ec:	b118      	cbz	r0, 80072f6 <__swbuf_r+0x12>
 80072ee:	6983      	ldr	r3, [r0, #24]
 80072f0:	b90b      	cbnz	r3, 80072f6 <__swbuf_r+0x12>
 80072f2:	f000 f9e7 	bl	80076c4 <__sinit>
 80072f6:	4b21      	ldr	r3, [pc, #132]	; (800737c <__swbuf_r+0x98>)
 80072f8:	429c      	cmp	r4, r3
 80072fa:	d12b      	bne.n	8007354 <__swbuf_r+0x70>
 80072fc:	686c      	ldr	r4, [r5, #4]
 80072fe:	69a3      	ldr	r3, [r4, #24]
 8007300:	60a3      	str	r3, [r4, #8]
 8007302:	89a3      	ldrh	r3, [r4, #12]
 8007304:	071a      	lsls	r2, r3, #28
 8007306:	d52f      	bpl.n	8007368 <__swbuf_r+0x84>
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	b36b      	cbz	r3, 8007368 <__swbuf_r+0x84>
 800730c:	6923      	ldr	r3, [r4, #16]
 800730e:	6820      	ldr	r0, [r4, #0]
 8007310:	1ac0      	subs	r0, r0, r3
 8007312:	6963      	ldr	r3, [r4, #20]
 8007314:	b2f6      	uxtb	r6, r6
 8007316:	4283      	cmp	r3, r0
 8007318:	4637      	mov	r7, r6
 800731a:	dc04      	bgt.n	8007326 <__swbuf_r+0x42>
 800731c:	4621      	mov	r1, r4
 800731e:	4628      	mov	r0, r5
 8007320:	f000 f93c 	bl	800759c <_fflush_r>
 8007324:	bb30      	cbnz	r0, 8007374 <__swbuf_r+0x90>
 8007326:	68a3      	ldr	r3, [r4, #8]
 8007328:	3b01      	subs	r3, #1
 800732a:	60a3      	str	r3, [r4, #8]
 800732c:	6823      	ldr	r3, [r4, #0]
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	6022      	str	r2, [r4, #0]
 8007332:	701e      	strb	r6, [r3, #0]
 8007334:	6963      	ldr	r3, [r4, #20]
 8007336:	3001      	adds	r0, #1
 8007338:	4283      	cmp	r3, r0
 800733a:	d004      	beq.n	8007346 <__swbuf_r+0x62>
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	07db      	lsls	r3, r3, #31
 8007340:	d506      	bpl.n	8007350 <__swbuf_r+0x6c>
 8007342:	2e0a      	cmp	r6, #10
 8007344:	d104      	bne.n	8007350 <__swbuf_r+0x6c>
 8007346:	4621      	mov	r1, r4
 8007348:	4628      	mov	r0, r5
 800734a:	f000 f927 	bl	800759c <_fflush_r>
 800734e:	b988      	cbnz	r0, 8007374 <__swbuf_r+0x90>
 8007350:	4638      	mov	r0, r7
 8007352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007354:	4b0a      	ldr	r3, [pc, #40]	; (8007380 <__swbuf_r+0x9c>)
 8007356:	429c      	cmp	r4, r3
 8007358:	d101      	bne.n	800735e <__swbuf_r+0x7a>
 800735a:	68ac      	ldr	r4, [r5, #8]
 800735c:	e7cf      	b.n	80072fe <__swbuf_r+0x1a>
 800735e:	4b09      	ldr	r3, [pc, #36]	; (8007384 <__swbuf_r+0xa0>)
 8007360:	429c      	cmp	r4, r3
 8007362:	bf08      	it	eq
 8007364:	68ec      	ldreq	r4, [r5, #12]
 8007366:	e7ca      	b.n	80072fe <__swbuf_r+0x1a>
 8007368:	4621      	mov	r1, r4
 800736a:	4628      	mov	r0, r5
 800736c:	f000 f81a 	bl	80073a4 <__swsetup_r>
 8007370:	2800      	cmp	r0, #0
 8007372:	d0cb      	beq.n	800730c <__swbuf_r+0x28>
 8007374:	f04f 37ff 	mov.w	r7, #4294967295
 8007378:	e7ea      	b.n	8007350 <__swbuf_r+0x6c>
 800737a:	bf00      	nop
 800737c:	080080a8 	.word	0x080080a8
 8007380:	080080c8 	.word	0x080080c8
 8007384:	08008088 	.word	0x08008088

08007388 <__ascii_wctomb>:
 8007388:	b149      	cbz	r1, 800739e <__ascii_wctomb+0x16>
 800738a:	2aff      	cmp	r2, #255	; 0xff
 800738c:	bf85      	ittet	hi
 800738e:	238a      	movhi	r3, #138	; 0x8a
 8007390:	6003      	strhi	r3, [r0, #0]
 8007392:	700a      	strbls	r2, [r1, #0]
 8007394:	f04f 30ff 	movhi.w	r0, #4294967295
 8007398:	bf98      	it	ls
 800739a:	2001      	movls	r0, #1
 800739c:	4770      	bx	lr
 800739e:	4608      	mov	r0, r1
 80073a0:	4770      	bx	lr
	...

080073a4 <__swsetup_r>:
 80073a4:	4b32      	ldr	r3, [pc, #200]	; (8007470 <__swsetup_r+0xcc>)
 80073a6:	b570      	push	{r4, r5, r6, lr}
 80073a8:	681d      	ldr	r5, [r3, #0]
 80073aa:	4606      	mov	r6, r0
 80073ac:	460c      	mov	r4, r1
 80073ae:	b125      	cbz	r5, 80073ba <__swsetup_r+0x16>
 80073b0:	69ab      	ldr	r3, [r5, #24]
 80073b2:	b913      	cbnz	r3, 80073ba <__swsetup_r+0x16>
 80073b4:	4628      	mov	r0, r5
 80073b6:	f000 f985 	bl	80076c4 <__sinit>
 80073ba:	4b2e      	ldr	r3, [pc, #184]	; (8007474 <__swsetup_r+0xd0>)
 80073bc:	429c      	cmp	r4, r3
 80073be:	d10f      	bne.n	80073e0 <__swsetup_r+0x3c>
 80073c0:	686c      	ldr	r4, [r5, #4]
 80073c2:	89a3      	ldrh	r3, [r4, #12]
 80073c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073c8:	0719      	lsls	r1, r3, #28
 80073ca:	d42c      	bmi.n	8007426 <__swsetup_r+0x82>
 80073cc:	06dd      	lsls	r5, r3, #27
 80073ce:	d411      	bmi.n	80073f4 <__swsetup_r+0x50>
 80073d0:	2309      	movs	r3, #9
 80073d2:	6033      	str	r3, [r6, #0]
 80073d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80073d8:	81a3      	strh	r3, [r4, #12]
 80073da:	f04f 30ff 	mov.w	r0, #4294967295
 80073de:	e03e      	b.n	800745e <__swsetup_r+0xba>
 80073e0:	4b25      	ldr	r3, [pc, #148]	; (8007478 <__swsetup_r+0xd4>)
 80073e2:	429c      	cmp	r4, r3
 80073e4:	d101      	bne.n	80073ea <__swsetup_r+0x46>
 80073e6:	68ac      	ldr	r4, [r5, #8]
 80073e8:	e7eb      	b.n	80073c2 <__swsetup_r+0x1e>
 80073ea:	4b24      	ldr	r3, [pc, #144]	; (800747c <__swsetup_r+0xd8>)
 80073ec:	429c      	cmp	r4, r3
 80073ee:	bf08      	it	eq
 80073f0:	68ec      	ldreq	r4, [r5, #12]
 80073f2:	e7e6      	b.n	80073c2 <__swsetup_r+0x1e>
 80073f4:	0758      	lsls	r0, r3, #29
 80073f6:	d512      	bpl.n	800741e <__swsetup_r+0x7a>
 80073f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073fa:	b141      	cbz	r1, 800740e <__swsetup_r+0x6a>
 80073fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007400:	4299      	cmp	r1, r3
 8007402:	d002      	beq.n	800740a <__swsetup_r+0x66>
 8007404:	4630      	mov	r0, r6
 8007406:	f7ff fbab 	bl	8006b60 <_free_r>
 800740a:	2300      	movs	r3, #0
 800740c:	6363      	str	r3, [r4, #52]	; 0x34
 800740e:	89a3      	ldrh	r3, [r4, #12]
 8007410:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007414:	81a3      	strh	r3, [r4, #12]
 8007416:	2300      	movs	r3, #0
 8007418:	6063      	str	r3, [r4, #4]
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	89a3      	ldrh	r3, [r4, #12]
 8007420:	f043 0308 	orr.w	r3, r3, #8
 8007424:	81a3      	strh	r3, [r4, #12]
 8007426:	6923      	ldr	r3, [r4, #16]
 8007428:	b94b      	cbnz	r3, 800743e <__swsetup_r+0x9a>
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007434:	d003      	beq.n	800743e <__swsetup_r+0x9a>
 8007436:	4621      	mov	r1, r4
 8007438:	4630      	mov	r0, r6
 800743a:	f000 fa07 	bl	800784c <__smakebuf_r>
 800743e:	89a0      	ldrh	r0, [r4, #12]
 8007440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007444:	f010 0301 	ands.w	r3, r0, #1
 8007448:	d00a      	beq.n	8007460 <__swsetup_r+0xbc>
 800744a:	2300      	movs	r3, #0
 800744c:	60a3      	str	r3, [r4, #8]
 800744e:	6963      	ldr	r3, [r4, #20]
 8007450:	425b      	negs	r3, r3
 8007452:	61a3      	str	r3, [r4, #24]
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	b943      	cbnz	r3, 800746a <__swsetup_r+0xc6>
 8007458:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800745c:	d1ba      	bne.n	80073d4 <__swsetup_r+0x30>
 800745e:	bd70      	pop	{r4, r5, r6, pc}
 8007460:	0781      	lsls	r1, r0, #30
 8007462:	bf58      	it	pl
 8007464:	6963      	ldrpl	r3, [r4, #20]
 8007466:	60a3      	str	r3, [r4, #8]
 8007468:	e7f4      	b.n	8007454 <__swsetup_r+0xb0>
 800746a:	2000      	movs	r0, #0
 800746c:	e7f7      	b.n	800745e <__swsetup_r+0xba>
 800746e:	bf00      	nop
 8007470:	2000000c 	.word	0x2000000c
 8007474:	080080a8 	.word	0x080080a8
 8007478:	080080c8 	.word	0x080080c8
 800747c:	08008088 	.word	0x08008088

08007480 <abort>:
 8007480:	b508      	push	{r3, lr}
 8007482:	2006      	movs	r0, #6
 8007484:	f000 fa56 	bl	8007934 <raise>
 8007488:	2001      	movs	r0, #1
 800748a:	f7fa f999 	bl	80017c0 <_exit>
	...

08007490 <__sflush_r>:
 8007490:	898a      	ldrh	r2, [r1, #12]
 8007492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007496:	4605      	mov	r5, r0
 8007498:	0710      	lsls	r0, r2, #28
 800749a:	460c      	mov	r4, r1
 800749c:	d458      	bmi.n	8007550 <__sflush_r+0xc0>
 800749e:	684b      	ldr	r3, [r1, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	dc05      	bgt.n	80074b0 <__sflush_r+0x20>
 80074a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	dc02      	bgt.n	80074b0 <__sflush_r+0x20>
 80074aa:	2000      	movs	r0, #0
 80074ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074b2:	2e00      	cmp	r6, #0
 80074b4:	d0f9      	beq.n	80074aa <__sflush_r+0x1a>
 80074b6:	2300      	movs	r3, #0
 80074b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074bc:	682f      	ldr	r7, [r5, #0]
 80074be:	602b      	str	r3, [r5, #0]
 80074c0:	d032      	beq.n	8007528 <__sflush_r+0x98>
 80074c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074c4:	89a3      	ldrh	r3, [r4, #12]
 80074c6:	075a      	lsls	r2, r3, #29
 80074c8:	d505      	bpl.n	80074d6 <__sflush_r+0x46>
 80074ca:	6863      	ldr	r3, [r4, #4]
 80074cc:	1ac0      	subs	r0, r0, r3
 80074ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074d0:	b10b      	cbz	r3, 80074d6 <__sflush_r+0x46>
 80074d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074d4:	1ac0      	subs	r0, r0, r3
 80074d6:	2300      	movs	r3, #0
 80074d8:	4602      	mov	r2, r0
 80074da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074dc:	6a21      	ldr	r1, [r4, #32]
 80074de:	4628      	mov	r0, r5
 80074e0:	47b0      	blx	r6
 80074e2:	1c43      	adds	r3, r0, #1
 80074e4:	89a3      	ldrh	r3, [r4, #12]
 80074e6:	d106      	bne.n	80074f6 <__sflush_r+0x66>
 80074e8:	6829      	ldr	r1, [r5, #0]
 80074ea:	291d      	cmp	r1, #29
 80074ec:	d82c      	bhi.n	8007548 <__sflush_r+0xb8>
 80074ee:	4a2a      	ldr	r2, [pc, #168]	; (8007598 <__sflush_r+0x108>)
 80074f0:	40ca      	lsrs	r2, r1
 80074f2:	07d6      	lsls	r6, r2, #31
 80074f4:	d528      	bpl.n	8007548 <__sflush_r+0xb8>
 80074f6:	2200      	movs	r2, #0
 80074f8:	6062      	str	r2, [r4, #4]
 80074fa:	04d9      	lsls	r1, r3, #19
 80074fc:	6922      	ldr	r2, [r4, #16]
 80074fe:	6022      	str	r2, [r4, #0]
 8007500:	d504      	bpl.n	800750c <__sflush_r+0x7c>
 8007502:	1c42      	adds	r2, r0, #1
 8007504:	d101      	bne.n	800750a <__sflush_r+0x7a>
 8007506:	682b      	ldr	r3, [r5, #0]
 8007508:	b903      	cbnz	r3, 800750c <__sflush_r+0x7c>
 800750a:	6560      	str	r0, [r4, #84]	; 0x54
 800750c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800750e:	602f      	str	r7, [r5, #0]
 8007510:	2900      	cmp	r1, #0
 8007512:	d0ca      	beq.n	80074aa <__sflush_r+0x1a>
 8007514:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007518:	4299      	cmp	r1, r3
 800751a:	d002      	beq.n	8007522 <__sflush_r+0x92>
 800751c:	4628      	mov	r0, r5
 800751e:	f7ff fb1f 	bl	8006b60 <_free_r>
 8007522:	2000      	movs	r0, #0
 8007524:	6360      	str	r0, [r4, #52]	; 0x34
 8007526:	e7c1      	b.n	80074ac <__sflush_r+0x1c>
 8007528:	6a21      	ldr	r1, [r4, #32]
 800752a:	2301      	movs	r3, #1
 800752c:	4628      	mov	r0, r5
 800752e:	47b0      	blx	r6
 8007530:	1c41      	adds	r1, r0, #1
 8007532:	d1c7      	bne.n	80074c4 <__sflush_r+0x34>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d0c4      	beq.n	80074c4 <__sflush_r+0x34>
 800753a:	2b1d      	cmp	r3, #29
 800753c:	d001      	beq.n	8007542 <__sflush_r+0xb2>
 800753e:	2b16      	cmp	r3, #22
 8007540:	d101      	bne.n	8007546 <__sflush_r+0xb6>
 8007542:	602f      	str	r7, [r5, #0]
 8007544:	e7b1      	b.n	80074aa <__sflush_r+0x1a>
 8007546:	89a3      	ldrh	r3, [r4, #12]
 8007548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800754c:	81a3      	strh	r3, [r4, #12]
 800754e:	e7ad      	b.n	80074ac <__sflush_r+0x1c>
 8007550:	690f      	ldr	r7, [r1, #16]
 8007552:	2f00      	cmp	r7, #0
 8007554:	d0a9      	beq.n	80074aa <__sflush_r+0x1a>
 8007556:	0793      	lsls	r3, r2, #30
 8007558:	680e      	ldr	r6, [r1, #0]
 800755a:	bf08      	it	eq
 800755c:	694b      	ldreq	r3, [r1, #20]
 800755e:	600f      	str	r7, [r1, #0]
 8007560:	bf18      	it	ne
 8007562:	2300      	movne	r3, #0
 8007564:	eba6 0807 	sub.w	r8, r6, r7
 8007568:	608b      	str	r3, [r1, #8]
 800756a:	f1b8 0f00 	cmp.w	r8, #0
 800756e:	dd9c      	ble.n	80074aa <__sflush_r+0x1a>
 8007570:	6a21      	ldr	r1, [r4, #32]
 8007572:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007574:	4643      	mov	r3, r8
 8007576:	463a      	mov	r2, r7
 8007578:	4628      	mov	r0, r5
 800757a:	47b0      	blx	r6
 800757c:	2800      	cmp	r0, #0
 800757e:	dc06      	bgt.n	800758e <__sflush_r+0xfe>
 8007580:	89a3      	ldrh	r3, [r4, #12]
 8007582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007586:	81a3      	strh	r3, [r4, #12]
 8007588:	f04f 30ff 	mov.w	r0, #4294967295
 800758c:	e78e      	b.n	80074ac <__sflush_r+0x1c>
 800758e:	4407      	add	r7, r0
 8007590:	eba8 0800 	sub.w	r8, r8, r0
 8007594:	e7e9      	b.n	800756a <__sflush_r+0xda>
 8007596:	bf00      	nop
 8007598:	20400001 	.word	0x20400001

0800759c <_fflush_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	690b      	ldr	r3, [r1, #16]
 80075a0:	4605      	mov	r5, r0
 80075a2:	460c      	mov	r4, r1
 80075a4:	b913      	cbnz	r3, 80075ac <_fflush_r+0x10>
 80075a6:	2500      	movs	r5, #0
 80075a8:	4628      	mov	r0, r5
 80075aa:	bd38      	pop	{r3, r4, r5, pc}
 80075ac:	b118      	cbz	r0, 80075b6 <_fflush_r+0x1a>
 80075ae:	6983      	ldr	r3, [r0, #24]
 80075b0:	b90b      	cbnz	r3, 80075b6 <_fflush_r+0x1a>
 80075b2:	f000 f887 	bl	80076c4 <__sinit>
 80075b6:	4b14      	ldr	r3, [pc, #80]	; (8007608 <_fflush_r+0x6c>)
 80075b8:	429c      	cmp	r4, r3
 80075ba:	d11b      	bne.n	80075f4 <_fflush_r+0x58>
 80075bc:	686c      	ldr	r4, [r5, #4]
 80075be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d0ef      	beq.n	80075a6 <_fflush_r+0xa>
 80075c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075c8:	07d0      	lsls	r0, r2, #31
 80075ca:	d404      	bmi.n	80075d6 <_fflush_r+0x3a>
 80075cc:	0599      	lsls	r1, r3, #22
 80075ce:	d402      	bmi.n	80075d6 <_fflush_r+0x3a>
 80075d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075d2:	f000 f915 	bl	8007800 <__retarget_lock_acquire_recursive>
 80075d6:	4628      	mov	r0, r5
 80075d8:	4621      	mov	r1, r4
 80075da:	f7ff ff59 	bl	8007490 <__sflush_r>
 80075de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075e0:	07da      	lsls	r2, r3, #31
 80075e2:	4605      	mov	r5, r0
 80075e4:	d4e0      	bmi.n	80075a8 <_fflush_r+0xc>
 80075e6:	89a3      	ldrh	r3, [r4, #12]
 80075e8:	059b      	lsls	r3, r3, #22
 80075ea:	d4dd      	bmi.n	80075a8 <_fflush_r+0xc>
 80075ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075ee:	f000 f908 	bl	8007802 <__retarget_lock_release_recursive>
 80075f2:	e7d9      	b.n	80075a8 <_fflush_r+0xc>
 80075f4:	4b05      	ldr	r3, [pc, #20]	; (800760c <_fflush_r+0x70>)
 80075f6:	429c      	cmp	r4, r3
 80075f8:	d101      	bne.n	80075fe <_fflush_r+0x62>
 80075fa:	68ac      	ldr	r4, [r5, #8]
 80075fc:	e7df      	b.n	80075be <_fflush_r+0x22>
 80075fe:	4b04      	ldr	r3, [pc, #16]	; (8007610 <_fflush_r+0x74>)
 8007600:	429c      	cmp	r4, r3
 8007602:	bf08      	it	eq
 8007604:	68ec      	ldreq	r4, [r5, #12]
 8007606:	e7da      	b.n	80075be <_fflush_r+0x22>
 8007608:	080080a8 	.word	0x080080a8
 800760c:	080080c8 	.word	0x080080c8
 8007610:	08008088 	.word	0x08008088

08007614 <std>:
 8007614:	2300      	movs	r3, #0
 8007616:	b510      	push	{r4, lr}
 8007618:	4604      	mov	r4, r0
 800761a:	e9c0 3300 	strd	r3, r3, [r0]
 800761e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007622:	6083      	str	r3, [r0, #8]
 8007624:	8181      	strh	r1, [r0, #12]
 8007626:	6643      	str	r3, [r0, #100]	; 0x64
 8007628:	81c2      	strh	r2, [r0, #14]
 800762a:	6183      	str	r3, [r0, #24]
 800762c:	4619      	mov	r1, r3
 800762e:	2208      	movs	r2, #8
 8007630:	305c      	adds	r0, #92	; 0x5c
 8007632:	f7fd facb 	bl	8004bcc <memset>
 8007636:	4b05      	ldr	r3, [pc, #20]	; (800764c <std+0x38>)
 8007638:	6263      	str	r3, [r4, #36]	; 0x24
 800763a:	4b05      	ldr	r3, [pc, #20]	; (8007650 <std+0x3c>)
 800763c:	62a3      	str	r3, [r4, #40]	; 0x28
 800763e:	4b05      	ldr	r3, [pc, #20]	; (8007654 <std+0x40>)
 8007640:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007642:	4b05      	ldr	r3, [pc, #20]	; (8007658 <std+0x44>)
 8007644:	6224      	str	r4, [r4, #32]
 8007646:	6323      	str	r3, [r4, #48]	; 0x30
 8007648:	bd10      	pop	{r4, pc}
 800764a:	bf00      	nop
 800764c:	0800796d 	.word	0x0800796d
 8007650:	0800798f 	.word	0x0800798f
 8007654:	080079c7 	.word	0x080079c7
 8007658:	080079eb 	.word	0x080079eb

0800765c <_cleanup_r>:
 800765c:	4901      	ldr	r1, [pc, #4]	; (8007664 <_cleanup_r+0x8>)
 800765e:	f000 b8af 	b.w	80077c0 <_fwalk_reent>
 8007662:	bf00      	nop
 8007664:	0800759d 	.word	0x0800759d

08007668 <__sfmoreglue>:
 8007668:	b570      	push	{r4, r5, r6, lr}
 800766a:	1e4a      	subs	r2, r1, #1
 800766c:	2568      	movs	r5, #104	; 0x68
 800766e:	4355      	muls	r5, r2
 8007670:	460e      	mov	r6, r1
 8007672:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007676:	f7ff fac3 	bl	8006c00 <_malloc_r>
 800767a:	4604      	mov	r4, r0
 800767c:	b140      	cbz	r0, 8007690 <__sfmoreglue+0x28>
 800767e:	2100      	movs	r1, #0
 8007680:	e9c0 1600 	strd	r1, r6, [r0]
 8007684:	300c      	adds	r0, #12
 8007686:	60a0      	str	r0, [r4, #8]
 8007688:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800768c:	f7fd fa9e 	bl	8004bcc <memset>
 8007690:	4620      	mov	r0, r4
 8007692:	bd70      	pop	{r4, r5, r6, pc}

08007694 <__sfp_lock_acquire>:
 8007694:	4801      	ldr	r0, [pc, #4]	; (800769c <__sfp_lock_acquire+0x8>)
 8007696:	f000 b8b3 	b.w	8007800 <__retarget_lock_acquire_recursive>
 800769a:	bf00      	nop
 800769c:	2000436c 	.word	0x2000436c

080076a0 <__sfp_lock_release>:
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <__sfp_lock_release+0x8>)
 80076a2:	f000 b8ae 	b.w	8007802 <__retarget_lock_release_recursive>
 80076a6:	bf00      	nop
 80076a8:	2000436c 	.word	0x2000436c

080076ac <__sinit_lock_acquire>:
 80076ac:	4801      	ldr	r0, [pc, #4]	; (80076b4 <__sinit_lock_acquire+0x8>)
 80076ae:	f000 b8a7 	b.w	8007800 <__retarget_lock_acquire_recursive>
 80076b2:	bf00      	nop
 80076b4:	20004367 	.word	0x20004367

080076b8 <__sinit_lock_release>:
 80076b8:	4801      	ldr	r0, [pc, #4]	; (80076c0 <__sinit_lock_release+0x8>)
 80076ba:	f000 b8a2 	b.w	8007802 <__retarget_lock_release_recursive>
 80076be:	bf00      	nop
 80076c0:	20004367 	.word	0x20004367

080076c4 <__sinit>:
 80076c4:	b510      	push	{r4, lr}
 80076c6:	4604      	mov	r4, r0
 80076c8:	f7ff fff0 	bl	80076ac <__sinit_lock_acquire>
 80076cc:	69a3      	ldr	r3, [r4, #24]
 80076ce:	b11b      	cbz	r3, 80076d8 <__sinit+0x14>
 80076d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d4:	f7ff bff0 	b.w	80076b8 <__sinit_lock_release>
 80076d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80076dc:	6523      	str	r3, [r4, #80]	; 0x50
 80076de:	4b13      	ldr	r3, [pc, #76]	; (800772c <__sinit+0x68>)
 80076e0:	4a13      	ldr	r2, [pc, #76]	; (8007730 <__sinit+0x6c>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80076e6:	42a3      	cmp	r3, r4
 80076e8:	bf04      	itt	eq
 80076ea:	2301      	moveq	r3, #1
 80076ec:	61a3      	streq	r3, [r4, #24]
 80076ee:	4620      	mov	r0, r4
 80076f0:	f000 f820 	bl	8007734 <__sfp>
 80076f4:	6060      	str	r0, [r4, #4]
 80076f6:	4620      	mov	r0, r4
 80076f8:	f000 f81c 	bl	8007734 <__sfp>
 80076fc:	60a0      	str	r0, [r4, #8]
 80076fe:	4620      	mov	r0, r4
 8007700:	f000 f818 	bl	8007734 <__sfp>
 8007704:	2200      	movs	r2, #0
 8007706:	60e0      	str	r0, [r4, #12]
 8007708:	2104      	movs	r1, #4
 800770a:	6860      	ldr	r0, [r4, #4]
 800770c:	f7ff ff82 	bl	8007614 <std>
 8007710:	68a0      	ldr	r0, [r4, #8]
 8007712:	2201      	movs	r2, #1
 8007714:	2109      	movs	r1, #9
 8007716:	f7ff ff7d 	bl	8007614 <std>
 800771a:	68e0      	ldr	r0, [r4, #12]
 800771c:	2202      	movs	r2, #2
 800771e:	2112      	movs	r1, #18
 8007720:	f7ff ff78 	bl	8007614 <std>
 8007724:	2301      	movs	r3, #1
 8007726:	61a3      	str	r3, [r4, #24]
 8007728:	e7d2      	b.n	80076d0 <__sinit+0xc>
 800772a:	bf00      	nop
 800772c:	08007c50 	.word	0x08007c50
 8007730:	0800765d 	.word	0x0800765d

08007734 <__sfp>:
 8007734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007736:	4607      	mov	r7, r0
 8007738:	f7ff ffac 	bl	8007694 <__sfp_lock_acquire>
 800773c:	4b1e      	ldr	r3, [pc, #120]	; (80077b8 <__sfp+0x84>)
 800773e:	681e      	ldr	r6, [r3, #0]
 8007740:	69b3      	ldr	r3, [r6, #24]
 8007742:	b913      	cbnz	r3, 800774a <__sfp+0x16>
 8007744:	4630      	mov	r0, r6
 8007746:	f7ff ffbd 	bl	80076c4 <__sinit>
 800774a:	3648      	adds	r6, #72	; 0x48
 800774c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007750:	3b01      	subs	r3, #1
 8007752:	d503      	bpl.n	800775c <__sfp+0x28>
 8007754:	6833      	ldr	r3, [r6, #0]
 8007756:	b30b      	cbz	r3, 800779c <__sfp+0x68>
 8007758:	6836      	ldr	r6, [r6, #0]
 800775a:	e7f7      	b.n	800774c <__sfp+0x18>
 800775c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007760:	b9d5      	cbnz	r5, 8007798 <__sfp+0x64>
 8007762:	4b16      	ldr	r3, [pc, #88]	; (80077bc <__sfp+0x88>)
 8007764:	60e3      	str	r3, [r4, #12]
 8007766:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800776a:	6665      	str	r5, [r4, #100]	; 0x64
 800776c:	f000 f847 	bl	80077fe <__retarget_lock_init_recursive>
 8007770:	f7ff ff96 	bl	80076a0 <__sfp_lock_release>
 8007774:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007778:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800777c:	6025      	str	r5, [r4, #0]
 800777e:	61a5      	str	r5, [r4, #24]
 8007780:	2208      	movs	r2, #8
 8007782:	4629      	mov	r1, r5
 8007784:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007788:	f7fd fa20 	bl	8004bcc <memset>
 800778c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007790:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007794:	4620      	mov	r0, r4
 8007796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007798:	3468      	adds	r4, #104	; 0x68
 800779a:	e7d9      	b.n	8007750 <__sfp+0x1c>
 800779c:	2104      	movs	r1, #4
 800779e:	4638      	mov	r0, r7
 80077a0:	f7ff ff62 	bl	8007668 <__sfmoreglue>
 80077a4:	4604      	mov	r4, r0
 80077a6:	6030      	str	r0, [r6, #0]
 80077a8:	2800      	cmp	r0, #0
 80077aa:	d1d5      	bne.n	8007758 <__sfp+0x24>
 80077ac:	f7ff ff78 	bl	80076a0 <__sfp_lock_release>
 80077b0:	230c      	movs	r3, #12
 80077b2:	603b      	str	r3, [r7, #0]
 80077b4:	e7ee      	b.n	8007794 <__sfp+0x60>
 80077b6:	bf00      	nop
 80077b8:	08007c50 	.word	0x08007c50
 80077bc:	ffff0001 	.word	0xffff0001

080077c0 <_fwalk_reent>:
 80077c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077c4:	4606      	mov	r6, r0
 80077c6:	4688      	mov	r8, r1
 80077c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80077cc:	2700      	movs	r7, #0
 80077ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077d2:	f1b9 0901 	subs.w	r9, r9, #1
 80077d6:	d505      	bpl.n	80077e4 <_fwalk_reent+0x24>
 80077d8:	6824      	ldr	r4, [r4, #0]
 80077da:	2c00      	cmp	r4, #0
 80077dc:	d1f7      	bne.n	80077ce <_fwalk_reent+0xe>
 80077de:	4638      	mov	r0, r7
 80077e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077e4:	89ab      	ldrh	r3, [r5, #12]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d907      	bls.n	80077fa <_fwalk_reent+0x3a>
 80077ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077ee:	3301      	adds	r3, #1
 80077f0:	d003      	beq.n	80077fa <_fwalk_reent+0x3a>
 80077f2:	4629      	mov	r1, r5
 80077f4:	4630      	mov	r0, r6
 80077f6:	47c0      	blx	r8
 80077f8:	4307      	orrs	r7, r0
 80077fa:	3568      	adds	r5, #104	; 0x68
 80077fc:	e7e9      	b.n	80077d2 <_fwalk_reent+0x12>

080077fe <__retarget_lock_init_recursive>:
 80077fe:	4770      	bx	lr

08007800 <__retarget_lock_acquire_recursive>:
 8007800:	4770      	bx	lr

08007802 <__retarget_lock_release_recursive>:
 8007802:	4770      	bx	lr

08007804 <__swhatbuf_r>:
 8007804:	b570      	push	{r4, r5, r6, lr}
 8007806:	460e      	mov	r6, r1
 8007808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800780c:	2900      	cmp	r1, #0
 800780e:	b096      	sub	sp, #88	; 0x58
 8007810:	4614      	mov	r4, r2
 8007812:	461d      	mov	r5, r3
 8007814:	da07      	bge.n	8007826 <__swhatbuf_r+0x22>
 8007816:	2300      	movs	r3, #0
 8007818:	602b      	str	r3, [r5, #0]
 800781a:	89b3      	ldrh	r3, [r6, #12]
 800781c:	061a      	lsls	r2, r3, #24
 800781e:	d410      	bmi.n	8007842 <__swhatbuf_r+0x3e>
 8007820:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007824:	e00e      	b.n	8007844 <__swhatbuf_r+0x40>
 8007826:	466a      	mov	r2, sp
 8007828:	f000 f906 	bl	8007a38 <_fstat_r>
 800782c:	2800      	cmp	r0, #0
 800782e:	dbf2      	blt.n	8007816 <__swhatbuf_r+0x12>
 8007830:	9a01      	ldr	r2, [sp, #4]
 8007832:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007836:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800783a:	425a      	negs	r2, r3
 800783c:	415a      	adcs	r2, r3
 800783e:	602a      	str	r2, [r5, #0]
 8007840:	e7ee      	b.n	8007820 <__swhatbuf_r+0x1c>
 8007842:	2340      	movs	r3, #64	; 0x40
 8007844:	2000      	movs	r0, #0
 8007846:	6023      	str	r3, [r4, #0]
 8007848:	b016      	add	sp, #88	; 0x58
 800784a:	bd70      	pop	{r4, r5, r6, pc}

0800784c <__smakebuf_r>:
 800784c:	898b      	ldrh	r3, [r1, #12]
 800784e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007850:	079d      	lsls	r5, r3, #30
 8007852:	4606      	mov	r6, r0
 8007854:	460c      	mov	r4, r1
 8007856:	d507      	bpl.n	8007868 <__smakebuf_r+0x1c>
 8007858:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800785c:	6023      	str	r3, [r4, #0]
 800785e:	6123      	str	r3, [r4, #16]
 8007860:	2301      	movs	r3, #1
 8007862:	6163      	str	r3, [r4, #20]
 8007864:	b002      	add	sp, #8
 8007866:	bd70      	pop	{r4, r5, r6, pc}
 8007868:	ab01      	add	r3, sp, #4
 800786a:	466a      	mov	r2, sp
 800786c:	f7ff ffca 	bl	8007804 <__swhatbuf_r>
 8007870:	9900      	ldr	r1, [sp, #0]
 8007872:	4605      	mov	r5, r0
 8007874:	4630      	mov	r0, r6
 8007876:	f7ff f9c3 	bl	8006c00 <_malloc_r>
 800787a:	b948      	cbnz	r0, 8007890 <__smakebuf_r+0x44>
 800787c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007880:	059a      	lsls	r2, r3, #22
 8007882:	d4ef      	bmi.n	8007864 <__smakebuf_r+0x18>
 8007884:	f023 0303 	bic.w	r3, r3, #3
 8007888:	f043 0302 	orr.w	r3, r3, #2
 800788c:	81a3      	strh	r3, [r4, #12]
 800788e:	e7e3      	b.n	8007858 <__smakebuf_r+0xc>
 8007890:	4b0d      	ldr	r3, [pc, #52]	; (80078c8 <__smakebuf_r+0x7c>)
 8007892:	62b3      	str	r3, [r6, #40]	; 0x28
 8007894:	89a3      	ldrh	r3, [r4, #12]
 8007896:	6020      	str	r0, [r4, #0]
 8007898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800789c:	81a3      	strh	r3, [r4, #12]
 800789e:	9b00      	ldr	r3, [sp, #0]
 80078a0:	6163      	str	r3, [r4, #20]
 80078a2:	9b01      	ldr	r3, [sp, #4]
 80078a4:	6120      	str	r0, [r4, #16]
 80078a6:	b15b      	cbz	r3, 80078c0 <__smakebuf_r+0x74>
 80078a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078ac:	4630      	mov	r0, r6
 80078ae:	f000 f8d5 	bl	8007a5c <_isatty_r>
 80078b2:	b128      	cbz	r0, 80078c0 <__smakebuf_r+0x74>
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	f023 0303 	bic.w	r3, r3, #3
 80078ba:	f043 0301 	orr.w	r3, r3, #1
 80078be:	81a3      	strh	r3, [r4, #12]
 80078c0:	89a0      	ldrh	r0, [r4, #12]
 80078c2:	4305      	orrs	r5, r0
 80078c4:	81a5      	strh	r5, [r4, #12]
 80078c6:	e7cd      	b.n	8007864 <__smakebuf_r+0x18>
 80078c8:	0800765d 	.word	0x0800765d

080078cc <__malloc_lock>:
 80078cc:	4801      	ldr	r0, [pc, #4]	; (80078d4 <__malloc_lock+0x8>)
 80078ce:	f7ff bf97 	b.w	8007800 <__retarget_lock_acquire_recursive>
 80078d2:	bf00      	nop
 80078d4:	20004368 	.word	0x20004368

080078d8 <__malloc_unlock>:
 80078d8:	4801      	ldr	r0, [pc, #4]	; (80078e0 <__malloc_unlock+0x8>)
 80078da:	f7ff bf92 	b.w	8007802 <__retarget_lock_release_recursive>
 80078de:	bf00      	nop
 80078e0:	20004368 	.word	0x20004368

080078e4 <_raise_r>:
 80078e4:	291f      	cmp	r1, #31
 80078e6:	b538      	push	{r3, r4, r5, lr}
 80078e8:	4604      	mov	r4, r0
 80078ea:	460d      	mov	r5, r1
 80078ec:	d904      	bls.n	80078f8 <_raise_r+0x14>
 80078ee:	2316      	movs	r3, #22
 80078f0:	6003      	str	r3, [r0, #0]
 80078f2:	f04f 30ff 	mov.w	r0, #4294967295
 80078f6:	bd38      	pop	{r3, r4, r5, pc}
 80078f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80078fa:	b112      	cbz	r2, 8007902 <_raise_r+0x1e>
 80078fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007900:	b94b      	cbnz	r3, 8007916 <_raise_r+0x32>
 8007902:	4620      	mov	r0, r4
 8007904:	f000 f830 	bl	8007968 <_getpid_r>
 8007908:	462a      	mov	r2, r5
 800790a:	4601      	mov	r1, r0
 800790c:	4620      	mov	r0, r4
 800790e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007912:	f000 b817 	b.w	8007944 <_kill_r>
 8007916:	2b01      	cmp	r3, #1
 8007918:	d00a      	beq.n	8007930 <_raise_r+0x4c>
 800791a:	1c59      	adds	r1, r3, #1
 800791c:	d103      	bne.n	8007926 <_raise_r+0x42>
 800791e:	2316      	movs	r3, #22
 8007920:	6003      	str	r3, [r0, #0]
 8007922:	2001      	movs	r0, #1
 8007924:	e7e7      	b.n	80078f6 <_raise_r+0x12>
 8007926:	2400      	movs	r4, #0
 8007928:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800792c:	4628      	mov	r0, r5
 800792e:	4798      	blx	r3
 8007930:	2000      	movs	r0, #0
 8007932:	e7e0      	b.n	80078f6 <_raise_r+0x12>

08007934 <raise>:
 8007934:	4b02      	ldr	r3, [pc, #8]	; (8007940 <raise+0xc>)
 8007936:	4601      	mov	r1, r0
 8007938:	6818      	ldr	r0, [r3, #0]
 800793a:	f7ff bfd3 	b.w	80078e4 <_raise_r>
 800793e:	bf00      	nop
 8007940:	2000000c 	.word	0x2000000c

08007944 <_kill_r>:
 8007944:	b538      	push	{r3, r4, r5, lr}
 8007946:	4d07      	ldr	r5, [pc, #28]	; (8007964 <_kill_r+0x20>)
 8007948:	2300      	movs	r3, #0
 800794a:	4604      	mov	r4, r0
 800794c:	4608      	mov	r0, r1
 800794e:	4611      	mov	r1, r2
 8007950:	602b      	str	r3, [r5, #0]
 8007952:	f7f9 ff25 	bl	80017a0 <_kill>
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	d102      	bne.n	8007960 <_kill_r+0x1c>
 800795a:	682b      	ldr	r3, [r5, #0]
 800795c:	b103      	cbz	r3, 8007960 <_kill_r+0x1c>
 800795e:	6023      	str	r3, [r4, #0]
 8007960:	bd38      	pop	{r3, r4, r5, pc}
 8007962:	bf00      	nop
 8007964:	20004370 	.word	0x20004370

08007968 <_getpid_r>:
 8007968:	f7f9 bf12 	b.w	8001790 <_getpid>

0800796c <__sread>:
 800796c:	b510      	push	{r4, lr}
 800796e:	460c      	mov	r4, r1
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	f000 f894 	bl	8007aa0 <_read_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	bfab      	itete	ge
 800797c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800797e:	89a3      	ldrhlt	r3, [r4, #12]
 8007980:	181b      	addge	r3, r3, r0
 8007982:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007986:	bfac      	ite	ge
 8007988:	6563      	strge	r3, [r4, #84]	; 0x54
 800798a:	81a3      	strhlt	r3, [r4, #12]
 800798c:	bd10      	pop	{r4, pc}

0800798e <__swrite>:
 800798e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007992:	461f      	mov	r7, r3
 8007994:	898b      	ldrh	r3, [r1, #12]
 8007996:	05db      	lsls	r3, r3, #23
 8007998:	4605      	mov	r5, r0
 800799a:	460c      	mov	r4, r1
 800799c:	4616      	mov	r6, r2
 800799e:	d505      	bpl.n	80079ac <__swrite+0x1e>
 80079a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079a4:	2302      	movs	r3, #2
 80079a6:	2200      	movs	r2, #0
 80079a8:	f000 f868 	bl	8007a7c <_lseek_r>
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079b6:	81a3      	strh	r3, [r4, #12]
 80079b8:	4632      	mov	r2, r6
 80079ba:	463b      	mov	r3, r7
 80079bc:	4628      	mov	r0, r5
 80079be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079c2:	f000 b817 	b.w	80079f4 <_write_r>

080079c6 <__sseek>:
 80079c6:	b510      	push	{r4, lr}
 80079c8:	460c      	mov	r4, r1
 80079ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ce:	f000 f855 	bl	8007a7c <_lseek_r>
 80079d2:	1c43      	adds	r3, r0, #1
 80079d4:	89a3      	ldrh	r3, [r4, #12]
 80079d6:	bf15      	itete	ne
 80079d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80079da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079e2:	81a3      	strheq	r3, [r4, #12]
 80079e4:	bf18      	it	ne
 80079e6:	81a3      	strhne	r3, [r4, #12]
 80079e8:	bd10      	pop	{r4, pc}

080079ea <__sclose>:
 80079ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ee:	f000 b813 	b.w	8007a18 <_close_r>
	...

080079f4 <_write_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d07      	ldr	r5, [pc, #28]	; (8007a14 <_write_r+0x20>)
 80079f8:	4604      	mov	r4, r0
 80079fa:	4608      	mov	r0, r1
 80079fc:	4611      	mov	r1, r2
 80079fe:	2200      	movs	r2, #0
 8007a00:	602a      	str	r2, [r5, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	f7f9 ff03 	bl	800180e <_write>
 8007a08:	1c43      	adds	r3, r0, #1
 8007a0a:	d102      	bne.n	8007a12 <_write_r+0x1e>
 8007a0c:	682b      	ldr	r3, [r5, #0]
 8007a0e:	b103      	cbz	r3, 8007a12 <_write_r+0x1e>
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	bd38      	pop	{r3, r4, r5, pc}
 8007a14:	20004370 	.word	0x20004370

08007a18 <_close_r>:
 8007a18:	b538      	push	{r3, r4, r5, lr}
 8007a1a:	4d06      	ldr	r5, [pc, #24]	; (8007a34 <_close_r+0x1c>)
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	4604      	mov	r4, r0
 8007a20:	4608      	mov	r0, r1
 8007a22:	602b      	str	r3, [r5, #0]
 8007a24:	f7f9 ff0f 	bl	8001846 <_close>
 8007a28:	1c43      	adds	r3, r0, #1
 8007a2a:	d102      	bne.n	8007a32 <_close_r+0x1a>
 8007a2c:	682b      	ldr	r3, [r5, #0]
 8007a2e:	b103      	cbz	r3, 8007a32 <_close_r+0x1a>
 8007a30:	6023      	str	r3, [r4, #0]
 8007a32:	bd38      	pop	{r3, r4, r5, pc}
 8007a34:	20004370 	.word	0x20004370

08007a38 <_fstat_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	4d07      	ldr	r5, [pc, #28]	; (8007a58 <_fstat_r+0x20>)
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4604      	mov	r4, r0
 8007a40:	4608      	mov	r0, r1
 8007a42:	4611      	mov	r1, r2
 8007a44:	602b      	str	r3, [r5, #0]
 8007a46:	f7f9 ff0a 	bl	800185e <_fstat>
 8007a4a:	1c43      	adds	r3, r0, #1
 8007a4c:	d102      	bne.n	8007a54 <_fstat_r+0x1c>
 8007a4e:	682b      	ldr	r3, [r5, #0]
 8007a50:	b103      	cbz	r3, 8007a54 <_fstat_r+0x1c>
 8007a52:	6023      	str	r3, [r4, #0]
 8007a54:	bd38      	pop	{r3, r4, r5, pc}
 8007a56:	bf00      	nop
 8007a58:	20004370 	.word	0x20004370

08007a5c <_isatty_r>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	4d06      	ldr	r5, [pc, #24]	; (8007a78 <_isatty_r+0x1c>)
 8007a60:	2300      	movs	r3, #0
 8007a62:	4604      	mov	r4, r0
 8007a64:	4608      	mov	r0, r1
 8007a66:	602b      	str	r3, [r5, #0]
 8007a68:	f7f9 ff09 	bl	800187e <_isatty>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	d102      	bne.n	8007a76 <_isatty_r+0x1a>
 8007a70:	682b      	ldr	r3, [r5, #0]
 8007a72:	b103      	cbz	r3, 8007a76 <_isatty_r+0x1a>
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	bd38      	pop	{r3, r4, r5, pc}
 8007a78:	20004370 	.word	0x20004370

08007a7c <_lseek_r>:
 8007a7c:	b538      	push	{r3, r4, r5, lr}
 8007a7e:	4d07      	ldr	r5, [pc, #28]	; (8007a9c <_lseek_r+0x20>)
 8007a80:	4604      	mov	r4, r0
 8007a82:	4608      	mov	r0, r1
 8007a84:	4611      	mov	r1, r2
 8007a86:	2200      	movs	r2, #0
 8007a88:	602a      	str	r2, [r5, #0]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	f7f9 ff02 	bl	8001894 <_lseek>
 8007a90:	1c43      	adds	r3, r0, #1
 8007a92:	d102      	bne.n	8007a9a <_lseek_r+0x1e>
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	b103      	cbz	r3, 8007a9a <_lseek_r+0x1e>
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	bd38      	pop	{r3, r4, r5, pc}
 8007a9c:	20004370 	.word	0x20004370

08007aa0 <_read_r>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	4d07      	ldr	r5, [pc, #28]	; (8007ac0 <_read_r+0x20>)
 8007aa4:	4604      	mov	r4, r0
 8007aa6:	4608      	mov	r0, r1
 8007aa8:	4611      	mov	r1, r2
 8007aaa:	2200      	movs	r2, #0
 8007aac:	602a      	str	r2, [r5, #0]
 8007aae:	461a      	mov	r2, r3
 8007ab0:	f7f9 fe90 	bl	80017d4 <_read>
 8007ab4:	1c43      	adds	r3, r0, #1
 8007ab6:	d102      	bne.n	8007abe <_read_r+0x1e>
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	b103      	cbz	r3, 8007abe <_read_r+0x1e>
 8007abc:	6023      	str	r3, [r4, #0]
 8007abe:	bd38      	pop	{r3, r4, r5, pc}
 8007ac0:	20004370 	.word	0x20004370

08007ac4 <_init>:
 8007ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ac6:	bf00      	nop
 8007ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aca:	bc08      	pop	{r3}
 8007acc:	469e      	mov	lr, r3
 8007ace:	4770      	bx	lr

08007ad0 <_fini>:
 8007ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad2:	bf00      	nop
 8007ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ad6:	bc08      	pop	{r3}
 8007ad8:	469e      	mov	lr, r3
 8007ada:	4770      	bx	lr
