
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
76       D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36)

*******************************************************************
Modules that may have changed as a result of file changes: 72
MID:  lib.cell.view
0        work.CSI2RAW8.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
1        work.DDR3_Memory_Interface_Top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
2        work.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
76       work.DVI_TX_Top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
3        work.I2C_Interface.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
5        work.OV5647_Controller.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
6        work.OV5647_Registers.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
82       work.TMDS8b10b.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
77       work.TMDS_PLL.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
7        work.\DDR3_Memory_Interface_Top/gw3mc_top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
8        work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
9        work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
10       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
11       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
12       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
13       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
14       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
15       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
16       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
17       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
18       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
19       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
20       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
21       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
22       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
23       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
24       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
25       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_cmd0.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
26       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_rd_data0.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
27       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
28       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0/wr_fifo.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
29       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_bank_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
30       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_rank_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
31       work.\DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_timing_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
32       work.\~Aligner.DPHY_RX_TOP__2s_1s_1s.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
33       work.\~DPHY_RX.DPHY_RX_TOP_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
36       work.\~IO_Ctrl_RX.DPHY_RX_TOP_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
37       work.\~fifo.fifo16b_8b_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
38       work.\~fifo.fifo_dma_read_128_16_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
39       work.\~fifo.fifo_dma_write_16_128_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
41       work.\~idesx4.DPHY_RX_TOP_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
42       work.\~lane_align_FIFO.DPHY_RX_TOP_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
43       work.\~lane_align_FIFO.DPHY_RX_TOP__1.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
44       work.\~lane_aligner.DPHY_RX_TOP__2s.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
45       work.\~word_aligner.DPHY_RX_TOP_.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
46       work.\~word_aligner.DPHY_RX_TOP__1.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
48       work.bayer_rgb.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
49       work.control_capture_lane2.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
71       work.dma_16b_32b.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
72       work.dma_24b_32b.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
73       work.dma_32b_16b.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
74       work.dma_32b_24b.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
50       work.dma_bus_arbiter.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
51       work.dma_frame_buffer.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
52       work.dma_frame_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
53       work.dma_read_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
54       work.dma_write_ctrl.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
55       work.fifo16b_8b.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
56       work.fifo_dma_read_128_16.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
57       work.fifo_dma_write_16_128.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
59       work.key_debounceN.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
60       work.pix_pll.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
61       work.pll_8bit_2lane.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
62       work.ram_line.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
63       work.raw8_lane2.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
83       work.rgb2dvi.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
64       work.shift_line.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
65       work.syn_gen.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
67       work.vfb_top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
75       work.vfb_wrapper.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
68       work.video_format_detect.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (may instantiate this module)
69       work.video_top.verilog may have changed because the following files changed:
                        D:\proj\dk_video_csi_720\src\video_top.v (2020-08-11 11:00:53, 2020-08-11 11:03:36) <-- (module definition)

*******************************************************************
Unmodified files: 33
FID:  path (timestamp)
42       D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\generic\gw2a.v (2020-05-12 03:01:26)
43       D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\hypermods.v (2020-05-12 03:02:52)
44       D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\scemi_objects.v (2020-05-12 03:02:52)
45       D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-05-12 03:02:52)
46       D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\umr_capim.v (2020-05-12 03:02:52)
79       D:\proj\dk_video_csi_720\src\TMDS_PLL\TMDS_PLL.v (2020-08-11 09:58:25)
48       D:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v (2020-03-10 12:03:26)
49       D:\proj\dk_video_csi_720\src\bayer_to_rgb\ram_line.v (2019-03-24 19:12:12)
50       D:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v (2019-03-24 19:13:07)
51       D:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v (2020-03-06 15:37:56)
52       D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v (2020-02-17 11:53:11)
81       D:\proj\dk_video_csi_720\src\dvi_tx_top\dvi_tx_defines.v (2020-08-01 10:32:13)
80       D:\proj\dk_video_csi_720\src\dvi_tx_top\dvi_tx_top.v (2020-08-11 09:34:42)
82       D:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v (2020-08-11 09:32:26)
58       D:\proj\dk_video_csi_720\src\frame_buffer\fifo\fifo_dma_read_128_16.v (2020-02-12 16:25:35)
59       D:\proj\dk_video_csi_720\src\frame_buffer\fifo\fifo_dma_write_16_128.v (2020-02-12 16:26:47)
60       D:\proj\dk_video_csi_720\src\frame_buffer\vfb_defines.v (2020-01-14 17:24:48)
61       D:\proj\dk_video_csi_720\src\frame_buffer\vfb_top.v (2020-06-15 08:52:17)
78       D:\proj\dk_video_csi_720\src\frame_buffer\vfb_wrapper.vp (2020-06-15 08:59:48)
62       D:\proj\dk_video_csi_720\src\gowin_pll\pix_pll.v (2020-03-16 09:52:19)
63       D:\proj\dk_video_csi_720\src\i2c_master\i2c_master.v (2019-11-27 10:19:30)
64       D:\proj\dk_video_csi_720\src\key_debounceN.v (2020-01-04 14:05:00)
65       D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v (2020-03-20 09:33:05)
66       D:\proj\dk_video_csi_720\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v (2020-03-11 16:59:55)
67       D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v (2020-03-11 16:47:10)
68       D:\proj\dk_video_csi_720\src\mipi_csi\fifo_top\fifo16b_8b.v (2020-02-12 17:50:50)
69       D:\proj\dk_video_csi_720\src\mipi_csi\pll_8bit_2lane.v (2020-03-20 09:29:26)
70       D:\proj\dk_video_csi_720\src\mipi_csi\raw8_lane2.v (2020-03-06 10:57:41)
71       D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v (2020-01-19 14:28:11)
72       D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v (2020-01-21 15:39:05)
73       D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v (2020-03-19 16:24:25)
74       D:\proj\dk_video_csi_720\src\syn_code\syn_gen.v (2019-07-17 15:01:06)
75       D:\proj\dk_video_csi_720\src\testpattern.v (2020-01-04 12:56:31)

*******************************************************************
Unchanged modules: 5
MID:  lib.cell.view
4        work.I2C_MASTER_Top.verilog
34       work.\~I2C_Master_Bit_Ctrl.I2C_MASTER_Top_.verilog
35       work.\~I2C_Master_Byte_Ctrl.I2C_MASTER_Top_.verilog
40       work.\~i2c_master.I2C_MASTER_Top_.verilog
66       work.testpattern.verilog
