{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686150951909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686150951914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 23:15:51 2023 " "Processing started: Wed Jun 07 23:15:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686150951914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150951914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150951914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686150952124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686150952124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt16-asy16 " "Found design unit 1: Cnt16-asy16" {  } { { "Cnt16.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt16 " "Found entity 1: Cnt16" {  } { { "Cnt16.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt4-asy4 " "Found design unit 1: Cnt4-asy4" {  } { { "Cnt4.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt4 " "Found entity 1: Cnt4" {  } { { "Cnt4.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dtrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DTrigger-dataflow " "Found design unit 1: DTrigger-dataflow" {  } { { "DTrigger.vhd" "" { Text "D:/GitHub/VHDL2023/counter/DTrigger.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956665 ""} { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Found entity 1: DTrigger" {  } { { "DTrigger.vhd" "" { Text "D:/GitHub/VHDL2023/counter/DTrigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt64-asy64 " "Found design unit 1: Cnt64-asy64" {  } { { "Cnt64.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt64 " "Found entity 1: Cnt64" {  } { { "Cnt64.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-d " "Found design unit 1: digit-d" {  } { { "Digit.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Digit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "Digit.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Digit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Count " "Found design unit 1: Counter-Count" {  } { { "Counter.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686150956667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686150956684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt64 Cnt64:cnt " "Elaborating entity \"Cnt64\" for hierarchy \"Cnt64:cnt\"" {  } { { "Counter.vhd" "cnt" { Text "D:/GitHub/VHDL2023/counter/Counter.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686150956692 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 2 Cnt64.vhd(38) " "VHDL expression error at Cnt64.vhd(38): expression has 4 elements, but must have 2 elements" {  } { { "Cnt64.vhd" "" { Text "D:/GitHub/VHDL2023/counter/Cnt64.vhd" 38 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1686150956692 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Cnt64:cnt " "Can't elaborate user hierarchy \"Cnt64:cnt\"" {  } { { "Counter.vhd" "cnt" { Text "D:/GitHub/VHDL2023/counter/Counter.vhd" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686150956692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686150956735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 07 23:15:56 2023 " "Processing ended: Wed Jun 07 23:15:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686150956735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686150956735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686150956735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150956735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686150957289 ""}
