;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 20
	SUB #21, 6
	SLT 210, 60
	SUB @0, -10
	ADD #270, <1
	SUB <0, @2
	CMP -207, <-120
	SUB -207, <-120
	SUB @0, @2
	SUB #72, @202
	ADD 10, 20
	ADD 12, @10
	DJN -39, 26
	ADD #670, <1
	CMP -207, <-120
	SUB -207, <-120
	JMP -1, @-20
	SUB @0, @1
	ADD -207, <-120
	SUB #72, @202
	ADD @121, 103
	ADD -39, 26
	SPL @72, #202
	ADD @0, @1
	SUB @121, 103
	SUB #72, @202
	ADD @0, @1
	SUB @-127, 100
	ADD @0, @1
	SUB #72, @202
	SUB #72, @202
	SUB #72, @202
	ADD 12, @10
	ADD 12, @10
	SUB #72, @202
	ADD 12, @10
	ADD -39, 26
	DJN -1, @-20
	ADD -39, 26
	ADD 10, 20
	ADD -39, 26
	SPL 0, <402
	SUB @121, 106
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
