#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_00000296c9c20840 .scope module, "tb_r2r" "tb_r2r" 2 3;
 .timescale -9 -12;
v00000296c9c939f0_0 .net "X", 9 0, L_00000296c9ca7f20;  1 drivers
v00000296c9c94e90_0 .net "Y", 8 0, L_00000296c9ca7a20;  1 drivers
v00000296c9c95110_0 .var "clk", 0 0;
v00000296c9c95750_0 .net "finish", 0 0, v00000296c9c91840_0;  1 drivers
v00000296c9c95430_0 .net "line_finish", 0 0, v00000296c9c90440_0;  1 drivers
v00000296c9c94490_0 .var "line_start", 0 0;
v00000296c9c938b0_0 .var "ram_read_addr", 7 0;
v00000296c9c94df0_0 .net "ram_read_data1", 31 0, L_00000296c9bf1470;  1 drivers
v00000296c9c93a90_0 .net "ram_read_data2", 31 0, L_00000296c9bf0c20;  1 drivers
v00000296c9c940d0_0 .net "ram_read_data3", 31 0, L_00000296c9bf1320;  1 drivers
v00000296c9c95070_0 .net "ram_read_data4", 31 0, L_00000296c9bf17f0;  1 drivers
v00000296c9c951b0_0 .var "reset", 0 0;
v00000296c9c93bd0_0 .var "start", 0 0;
v00000296c9c93c70_0 .net "stat", 0 0, L_00000296c9ca7ac0;  1 drivers
v00000296c9c954d0_0 .var "vid_buff_we", 0 0;
v00000296c9c95570_0 .var "x1", 31 0;
v00000296c9c94f30_0 .var "x2", 31 0;
v00000296c9c93db0_0 .var "y1", 31 0;
v00000296c9c945d0_0 .var "y2", 31 0;
E_00000296c9c30a20 .event anyedge, v00000296c9c35c20_0, v00000296c9c364e0_0, v00000296c9c35b80_0, v00000296c9c359a0_0;
S_00000296c9c209d0 .scope module, "circ3" "ROM2RAM" 2 12, 3 1 0, S_00000296c9c20840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
    .port_info 4 /INPUT 8 "ram_read_addr";
    .port_info 5 /OUTPUT 32 "ram_read_data1";
    .port_info 6 /OUTPUT 32 "ram_read_data2";
    .port_info 7 /OUTPUT 32 "ram_read_data3";
    .port_info 8 /OUTPUT 32 "ram_read_data4";
P_00000296c9c20b60 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_00000296c9c20b98 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000100000>;
P_00000296c9c20bd0 .param/l "rom_theke_ram" 1 3 10, C4<01>;
P_00000296c9c20c08 .param/l "sesh" 1 3 11, C4<10>;
P_00000296c9c20c40 .param/l "suru" 1 3 9, C4<00>;
P_00000296c9c20c78 .param/l "vul" 1 3 12, C4<11>;
L_00000296c9d60238 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000296c9c36a80_0 .net/2u *"_ivl_0", 1 0, L_00000296c9d60238;  1 drivers
v00000296c9c36800_0 .net *"_ivl_10", 0 0, L_00000296c9c948f0;  1 drivers
L_00000296c9d60310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000296c9c37200_0 .net/2u *"_ivl_12", 0 0, L_00000296c9d60310;  1 drivers
L_00000296c9d60358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000296c9c373e0_0 .net/2u *"_ivl_14", 0 0, L_00000296c9d60358;  1 drivers
L_00000296c9d603a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000296c9c37160_0 .net/2u *"_ivl_18", 1 0, L_00000296c9d603a0;  1 drivers
v00000296c9c368a0_0 .net *"_ivl_2", 0 0, L_00000296c9c947b0;  1 drivers
v00000296c9c36bc0_0 .net *"_ivl_20", 0 0, L_00000296c9c94ad0;  1 drivers
L_00000296c9d603e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c36c60_0 .net/2u *"_ivl_22", 7 0, L_00000296c9d603e8;  1 drivers
L_00000296c9d60430 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000296c9c36f80_0 .net/2u *"_ivl_26", 1 0, L_00000296c9d60430;  1 drivers
v00000296c9c36e40_0 .net *"_ivl_28", 0 0, L_00000296c9c94cb0;  1 drivers
L_00000296c9d60478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c37480_0 .net/2u *"_ivl_30", 31 0, L_00000296c9d60478;  1 drivers
L_00000296c9d604c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000296c9c27bd0_0 .net/2u *"_ivl_34", 1 0, L_00000296c9d604c0;  1 drivers
v00000296c9c90ee0_0 .net *"_ivl_36", 0 0, L_00000296c9ca8e20;  1 drivers
L_00000296c9d60508 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c910c0_0 .net/2u *"_ivl_38", 7 0, L_00000296c9d60508;  1 drivers
L_00000296c9d60280 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c91700_0 .net/2u *"_ivl_4", 7 0, L_00000296c9d60280;  1 drivers
L_00000296c9d602c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000296c9c917a0_0 .net/2u *"_ivl_8", 1 0, L_00000296c9d602c8;  1 drivers
v00000296c9c91ac0_0 .var "addr_counter_next", 7 0;
v00000296c9c91b60_0 .var "addr_counter_reg", 7 0;
v00000296c9c90c60_0 .net "clk", 0 0, v00000296c9c95110_0;  1 drivers
v00000296c9c91840_0 .var "finish", 0 0;
v00000296c9c90620_0 .net "local_ram_read_addr", 7 0, L_00000296c9c94850;  1 drivers
v00000296c9c918e0_0 .net "ram_read_addr", 7 0, v00000296c9c938b0_0;  1 drivers
v00000296c9c91160_0 .net "ram_read_data1", 31 0, L_00000296c9bf1470;  alias, 1 drivers
v00000296c9c91520_0 .net "ram_read_data2", 31 0, L_00000296c9bf0c20;  alias, 1 drivers
v00000296c9c90da0_0 .net "ram_read_data3", 31 0, L_00000296c9bf1320;  alias, 1 drivers
v00000296c9c90120_0 .net "ram_read_data4", 31 0, L_00000296c9bf17f0;  alias, 1 drivers
v00000296c9c91de0_0 .net "ram_we", 0 0, L_00000296c9c94990;  1 drivers
v00000296c9c91200_0 .net "ram_wr_addr", 7 0, L_00000296c9c94b70;  1 drivers
v00000296c9c91660_0 .net "ram_write_data", 31 0, L_00000296c9ca8d80;  1 drivers
v00000296c9c91c00_0 .net "reset", 0 0, v00000296c9c951b0_0;  1 drivers
v00000296c9c91ca0_0 .net "rom_data", 31 0, v00000296c9c35cc0_0;  1 drivers
v00000296c9c913e0_0 .net "rom_read_addr", 7 0, L_00000296c9ca8740;  1 drivers
v00000296c9c909e0_0 .net "start", 0 0, v00000296c9c93bd0_0;  1 drivers
v00000296c9c90e40_0 .var "state_next", 1 0;
v00000296c9c90580_0 .var "state_reg", 1 0;
E_00000296c9c30f60 .event anyedge, v00000296c9c90580_0, v00000296c9c91b60_0, v00000296c9c909e0_0;
E_00000296c9c31420/0 .event anyedge, v00000296c9c91c00_0;
E_00000296c9c31420/1 .event posedge, v00000296c9c36080_0;
E_00000296c9c31420 .event/or E_00000296c9c31420/0, E_00000296c9c31420/1;
L_00000296c9c947b0 .cmp/eq 2, v00000296c9c90580_0, L_00000296c9d60238;
L_00000296c9c94850 .functor MUXZ 8, L_00000296c9d60280, v00000296c9c938b0_0, L_00000296c9c947b0, C4<>;
L_00000296c9c948f0 .cmp/eq 2, v00000296c9c90580_0, L_00000296c9d602c8;
L_00000296c9c94990 .functor MUXZ 1, L_00000296c9d60358, L_00000296c9d60310, L_00000296c9c948f0, C4<>;
L_00000296c9c94ad0 .cmp/eq 2, v00000296c9c90580_0, L_00000296c9d603a0;
L_00000296c9c94b70 .functor MUXZ 8, L_00000296c9d603e8, v00000296c9c91b60_0, L_00000296c9c94ad0, C4<>;
L_00000296c9c94cb0 .cmp/eq 2, v00000296c9c90580_0, L_00000296c9d60430;
L_00000296c9ca8d80 .functor MUXZ 32, L_00000296c9d60478, v00000296c9c35cc0_0, L_00000296c9c94cb0, C4<>;
L_00000296c9ca8e20 .cmp/eq 2, v00000296c9c90580_0, L_00000296c9d604c0;
L_00000296c9ca8740 .functor MUXZ 8, L_00000296c9d60508, v00000296c9c91b60_0, L_00000296c9ca8e20, C4<>;
S_00000296c9c39c30 .scope module, "circ1" "RAM" 3 21, 4 1 0, S_00000296c9c209d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /OUTPUT 32 "read_data3";
    .port_info 8 /OUTPUT 32 "read_data4";
P_00000296c9d58ec0 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_00000296c9d58ef8 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
L_00000296c9bf1470 .functor BUFZ 32, L_00000296c9c93d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000296c9bf0c20 .functor BUFZ 32, L_00000296c9c93e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000296c9bf1320 .functor BUFZ 32, L_00000296c9c93f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000296c9bf17f0 .functor BUFZ 32, L_00000296c9c943f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296c9c37520_0 .net *"_ivl_0", 31 0, L_00000296c9c93d10;  1 drivers
L_00000296c9d600d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000296c9c35e00_0 .net/2u *"_ivl_10", 31 0, L_00000296c9d600d0;  1 drivers
v00000296c9c36ee0_0 .net *"_ivl_12", 31 0, L_00000296c9c93ef0;  1 drivers
v00000296c9c375c0_0 .net *"_ivl_16", 31 0, L_00000296c9c93f90;  1 drivers
v00000296c9c36d00_0 .net *"_ivl_18", 31 0, L_00000296c9c94030;  1 drivers
L_00000296c9d60118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c35f40_0 .net *"_ivl_21", 23 0, L_00000296c9d60118;  1 drivers
L_00000296c9d60160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000296c9c36620_0 .net/2u *"_ivl_22", 31 0, L_00000296c9d60160;  1 drivers
v00000296c9c35900_0 .net *"_ivl_24", 31 0, L_00000296c9c94a30;  1 drivers
v00000296c9c36120_0 .net *"_ivl_28", 31 0, L_00000296c9c943f0;  1 drivers
v00000296c9c366c0_0 .net *"_ivl_30", 31 0, L_00000296c9c94530;  1 drivers
L_00000296c9d601a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c369e0_0 .net *"_ivl_33", 23 0, L_00000296c9d601a8;  1 drivers
L_00000296c9d601f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000296c9c35860_0 .net/2u *"_ivl_34", 31 0, L_00000296c9d601f0;  1 drivers
v00000296c9c36260_0 .net *"_ivl_36", 31 0, L_00000296c9c94710;  1 drivers
v00000296c9c37660_0 .net *"_ivl_4", 31 0, L_00000296c9c93e50;  1 drivers
v00000296c9c36300_0 .net *"_ivl_6", 31 0, L_00000296c9c94210;  1 drivers
L_00000296c9d60088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c37700_0 .net *"_ivl_9", 23 0, L_00000296c9d60088;  1 drivers
v00000296c9c36080_0 .net "clk", 0 0, v00000296c9c95110_0;  alias, 1 drivers
v00000296c9c36440 .array "ram", 0 15, 31 0;
v00000296c9c35ae0_0 .net "read_addr", 7 0, L_00000296c9c94850;  alias, 1 drivers
v00000296c9c35c20_0 .net "read_data1", 31 0, L_00000296c9bf1470;  alias, 1 drivers
v00000296c9c364e0_0 .net "read_data2", 31 0, L_00000296c9bf0c20;  alias, 1 drivers
v00000296c9c35b80_0 .net "read_data3", 31 0, L_00000296c9bf1320;  alias, 1 drivers
v00000296c9c359a0_0 .net "read_data4", 31 0, L_00000296c9bf17f0;  alias, 1 drivers
v00000296c9c35ea0_0 .net "we", 0 0, L_00000296c9c94990;  alias, 1 drivers
v00000296c9c36940_0 .net "wr_addr", 7 0, L_00000296c9c94b70;  alias, 1 drivers
v00000296c9c36760_0 .net "wr_data", 31 0, L_00000296c9ca8d80;  alias, 1 drivers
E_00000296c9c30c20 .event posedge, v00000296c9c36080_0;
L_00000296c9c93d10 .array/port v00000296c9c36440, L_00000296c9c94850;
L_00000296c9c93e50 .array/port v00000296c9c36440, L_00000296c9c93ef0;
L_00000296c9c94210 .concat [ 8 24 0 0], L_00000296c9c94850, L_00000296c9d60088;
L_00000296c9c93ef0 .arith/sum 32, L_00000296c9c94210, L_00000296c9d600d0;
L_00000296c9c93f90 .array/port v00000296c9c36440, L_00000296c9c94a30;
L_00000296c9c94030 .concat [ 8 24 0 0], L_00000296c9c94850, L_00000296c9d60118;
L_00000296c9c94a30 .arith/sum 32, L_00000296c9c94030, L_00000296c9d60160;
L_00000296c9c943f0 .array/port v00000296c9c36440, L_00000296c9c94710;
L_00000296c9c94530 .concat [ 8 24 0 0], L_00000296c9c94850, L_00000296c9d601a8;
L_00000296c9c94710 .arith/sum 32, L_00000296c9c94530, L_00000296c9d601f0;
S_00000296c9bfa010 .scope module, "circ2" "ROM" 3 35, 5 1 0, S_00000296c9c209d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_00000296c9d589c0 .param/l "addr_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_00000296c9d589f8 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000100000>;
v00000296c9c35cc0_0 .var "data", 31 0;
v00000296c9c372a0_0 .net "read_addr", 7 0, L_00000296c9ca8740;  alias, 1 drivers
v00000296c9c35fe0_0 .net "read_data", 31 0, v00000296c9c35cc0_0;  alias, 1 drivers
E_00000296c9c30aa0 .event anyedge, v00000296c9c372a0_0;
S_00000296c9bfa1a0 .scope module, "circ4" "B_Line" 2 28, 6 1 0, S_00000296c9c20840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "x1";
    .port_info 3 /INPUT 32 "y1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 32 "y2";
    .port_info 6 /OUTPUT 10 "X";
    .port_info 7 /OUTPUT 9 "Y";
    .port_info 8 /OUTPUT 1 "finish";
v00000296c9c91980_0 .net "X", 9 0, L_00000296c9ca7f20;  alias, 1 drivers
v00000296c9c90a80_0 .var/s "X1", 31 0;
v00000296c9c90300_0 .var/s "X2", 31 0;
v00000296c9c90bc0_0 .net "Y", 8 0, L_00000296c9ca7a20;  alias, 1 drivers
v00000296c9c90080_0 .var/s "Y1", 31 0;
v00000296c9c90260_0 .var/s "Y2", 31 0;
v00000296c9c91e80_0 .net "clk", 0 0, v00000296c9c95110_0;  alias, 1 drivers
v00000296c9c901c0_0 .var/s "d", 31 0;
v00000296c9c91340_0 .var/s "d_next", 31 0;
v00000296c9c90760_0 .var/s "ds", 31 0;
v00000296c9c915c0_0 .var/s "dt", 31 0;
v00000296c9c91d40_0 .var/s "dx", 31 0;
v00000296c9c903a0_0 .var/s "dy", 31 0;
v00000296c9c90440_0 .var "finish", 0 0;
v00000296c9c90f80_0 .net "start", 0 0, v00000296c9c94490_0;  1 drivers
v00000296c9c91f20_0 .var "state_next", 2 0;
v00000296c9c912a0_0 .var "state_reg", 2 0;
v00000296c9c91480_0 .var/s "x", 31 0;
v00000296c9c904e0_0 .net "x1", 31 0, v00000296c9c95570_0;  1 drivers
v00000296c9c91a20_0 .net "x2", 31 0, v00000296c9c94f30_0;  1 drivers
v00000296c9c91020_0 .var/s "x_next", 31 0;
v00000296c9c90800_0 .var/s "y", 31 0;
v00000296c9c908a0_0 .net "y1", 31 0, v00000296c9c93db0_0;  1 drivers
v00000296c9c90940_0 .net "y2", 31 0, v00000296c9c945d0_0;  1 drivers
v00000296c9c90b20_0 .var/s "y_next", 31 0;
E_00000296c9c30c60/0 .event anyedge, v00000296c9c912a0_0, v00000296c9c91480_0, v00000296c9c90800_0, v00000296c9c901c0_0;
E_00000296c9c30c60/1 .event anyedge, v00000296c9c90a80_0, v00000296c9c90080_0, v00000296c9c90300_0, v00000296c9c90260_0;
E_00000296c9c30c60/2 .event anyedge, v00000296c9c91d40_0, v00000296c9c903a0_0, v00000296c9c90760_0, v00000296c9c915c0_0;
E_00000296c9c30c60 .event/or E_00000296c9c30c60/0, E_00000296c9c30c60/1, E_00000296c9c30c60/2;
E_00000296c9c31120 .event anyedge, v00000296c9c904e0_0, v00000296c9c908a0_0, v00000296c9c91a20_0, v00000296c9c90940_0;
L_00000296c9ca7f20 .part v00000296c9c91480_0, 0, 10;
L_00000296c9ca7a20 .part v00000296c9c90800_0, 0, 9;
S_00000296c9d5ca10 .scope module, "circ5" "video_buffer" 2 43, 7 1 0, S_00000296c9c20840;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "x";
    .port_info 1 /INPUT 9 "y";
    .port_info 2 /INPUT 1 "vid_we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "stat";
v00000296c9c90d00_0 .net *"_ivl_10", 0 0, L_00000296c9ca95a0;  1 drivers
L_00000296c9d605e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000296c9c95250_0 .net/2s *"_ivl_12", 1 0, L_00000296c9d605e0;  1 drivers
L_00000296c9d60628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000296c9c95610_0 .net/2s *"_ivl_14", 1 0, L_00000296c9d60628;  1 drivers
v00000296c9c93950_0 .net *"_ivl_16", 1 0, L_00000296c9ca93c0;  1 drivers
v00000296c9c956b0_0 .net *"_ivl_2", 0 0, L_00000296c9ca9000;  1 drivers
v00000296c9c93b30_0 .net *"_ivl_4", 31 0, L_00000296c9ca7980;  1 drivers
L_00000296c9d60550 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296c9c94fd0_0 .net *"_ivl_7", 30 0, L_00000296c9d60550;  1 drivers
L_00000296c9d60598 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000296c9c95390_0 .net/2u *"_ivl_8", 31 0, L_00000296c9d60598;  1 drivers
v00000296c9c94c10_0 .net "address", 18 0, L_00000296c9ca8ce0;  1 drivers
v00000296c9c94350_0 .net "clk", 0 0, v00000296c9c95110_0;  alias, 1 drivers
v00000296c9c94670_0 .net "stat", 0 0, L_00000296c9ca7ac0;  alias, 1 drivers
v00000296c9c94d50 .array "vid_buff", 0 18, 0 0;
v00000296c9c942b0_0 .net "vid_we", 0 0, v00000296c9c954d0_0;  1 drivers
v00000296c9c952f0_0 .net "x", 9 0, L_00000296c9ca7f20;  alias, 1 drivers
v00000296c9c94170_0 .net "y", 8 0, L_00000296c9ca7a20;  alias, 1 drivers
L_00000296c9ca8ce0 .concat [ 9 10 0 0], L_00000296c9ca7a20, L_00000296c9ca7f20;
L_00000296c9ca9000 .array/port v00000296c9c94d50, L_00000296c9ca8ce0;
L_00000296c9ca7980 .concat [ 1 31 0 0], L_00000296c9ca9000, L_00000296c9d60550;
L_00000296c9ca95a0 .cmp/eq 32, L_00000296c9ca7980, L_00000296c9d60598;
L_00000296c9ca93c0 .functor MUXZ 2, L_00000296c9d60628, L_00000296c9d605e0, L_00000296c9ca95a0, C4<>;
L_00000296c9ca7ac0 .part L_00000296c9ca93c0, 0, 1;
    .scope S_00000296c9c39c30;
T_0 ;
    %wait E_00000296c9c30c20;
    %load/vec4 v00000296c9c35ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000296c9c36760_0;
    %ix/getv 4, v00000296c9c36940_0;
    %store/vec4a v00000296c9c36440, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000296c9bfa010;
T_1 ;
    %wait E_00000296c9c30aa0;
    %load/vec4 v00000296c9c372a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000296c9c35cc0_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000296c9c209d0;
T_2 ;
    %wait E_00000296c9c31420;
    %load/vec4 v00000296c9c91c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000296c9c90580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000296c9c91b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000296c9c90e40_0;
    %assign/vec4 v00000296c9c90580_0, 0;
T_2.1 ;
    %load/vec4 v00000296c9c91ac0_0;
    %assign/vec4 v00000296c9c91b60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000296c9c209d0;
T_3 ;
    %wait E_00000296c9c30f60;
    %load/vec4 v00000296c9c90580_0;
    %store/vec4 v00000296c9c90e40_0, 0, 2;
    %load/vec4 v00000296c9c91b60_0;
    %store/vec4 v00000296c9c91ac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c91840_0, 0, 1;
    %load/vec4 v00000296c9c90580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v00000296c9c909e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000296c9c90e40_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000296c9c91ac0_0, 0, 8;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v00000296c9c91b60_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v00000296c9c91b60_0;
    %addi 1, 0, 8;
    %store/vec4 v00000296c9c91ac0_0, 0, 8;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000296c9c90e40_0, 0, 2;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296c9c91840_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000296c9bfa1a0;
T_4 ;
    %wait E_00000296c9c31120;
    %load/vec4 v00000296c9c904e0_0;
    %assign/vec4 v00000296c9c90a80_0, 0;
    %load/vec4 v00000296c9c908a0_0;
    %assign/vec4 v00000296c9c90080_0, 0;
    %load/vec4 v00000296c9c91a20_0;
    %assign/vec4 v00000296c9c90300_0, 0;
    %load/vec4 v00000296c9c90940_0;
    %assign/vec4 v00000296c9c90260_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000296c9bfa1a0;
T_5 ;
    %wait E_00000296c9c30c20;
    %load/vec4 v00000296c9c90f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000296c9c912a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000296c9c91f20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000296c9c91f20_0;
    %store/vec4 v00000296c9c912a0_0, 0, 3;
    %load/vec4 v00000296c9c91020_0;
    %store/vec4 v00000296c9c91480_0, 0, 32;
    %load/vec4 v00000296c9c90b20_0;
    %store/vec4 v00000296c9c90800_0, 0, 32;
    %load/vec4 v00000296c9c91340_0;
    %store/vec4 v00000296c9c901c0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000296c9bfa1a0;
T_6 ;
    %wait E_00000296c9c30c60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c90440_0, 0, 1;
    %load/vec4 v00000296c9c912a0_0;
    %store/vec4 v00000296c9c91f20_0, 0, 3;
    %load/vec4 v00000296c9c91480_0;
    %store/vec4 v00000296c9c91020_0, 0, 32;
    %load/vec4 v00000296c9c90800_0;
    %store/vec4 v00000296c9c90b20_0, 0, 32;
    %load/vec4 v00000296c9c901c0_0;
    %store/vec4 v00000296c9c91340_0, 0, 32;
    %load/vec4 v00000296c9c912a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v00000296c9c90a80_0;
    %store/vec4 v00000296c9c91020_0, 0, 32;
    %load/vec4 v00000296c9c90080_0;
    %store/vec4 v00000296c9c90b20_0, 0, 32;
    %load/vec4 v00000296c9c90300_0;
    %load/vec4 v00000296c9c90a80_0;
    %sub;
    %store/vec4 v00000296c9c91d40_0, 0, 32;
    %load/vec4 v00000296c9c90260_0;
    %load/vec4 v00000296c9c90080_0;
    %sub;
    %store/vec4 v00000296c9c903a0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000296c9c91f20_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v00000296c9c903a0_0;
    %load/vec4 v00000296c9c91d40_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v00000296c9c903a0_0;
    %load/vec4 v00000296c9c91d40_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v00000296c9c915c0_0, 0, 32;
    %load/vec4 v00000296c9c903a0_0;
    %muli 2, 0, 32;
    %store/vec4 v00000296c9c90760_0, 0, 32;
    %load/vec4 v00000296c9c903a0_0;
    %muli 2, 0, 32;
    %load/vec4 v00000296c9c91d40_0;
    %sub;
    %store/vec4 v00000296c9c91340_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000296c9c91f20_0, 0, 3;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000296c9c91d40_0;
    %load/vec4 v00000296c9c903a0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v00000296c9c915c0_0, 0, 32;
    %load/vec4 v00000296c9c91d40_0;
    %muli 2, 0, 32;
    %store/vec4 v00000296c9c90760_0, 0, 32;
    %load/vec4 v00000296c9c91d40_0;
    %muli 2, 0, 32;
    %load/vec4 v00000296c9c903a0_0;
    %sub;
    %store/vec4 v00000296c9c91340_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000296c9c91f20_0, 0, 3;
T_6.7 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v00000296c9c91480_0;
    %load/vec4 v00000296c9c90300_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v00000296c9c91480_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296c9c91020_0, 0, 32;
    %load/vec4 v00000296c9c901c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.10, 5;
    %load/vec4 v00000296c9c901c0_0;
    %load/vec4 v00000296c9c90760_0;
    %add;
    %store/vec4 v00000296c9c91340_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v00000296c9c90800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296c9c90b20_0, 0, 32;
    %load/vec4 v00000296c9c901c0_0;
    %load/vec4 v00000296c9c915c0_0;
    %add;
    %store/vec4 v00000296c9c91340_0, 0, 32;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000296c9c91f20_0, 0, 3;
T_6.9 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000296c9c90800_0;
    %load/vec4 v00000296c9c90260_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v00000296c9c90800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296c9c90b20_0, 0, 32;
    %load/vec4 v00000296c9c901c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v00000296c9c901c0_0;
    %load/vec4 v00000296c9c90760_0;
    %add;
    %store/vec4 v00000296c9c91340_0, 0, 32;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v00000296c9c91480_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296c9c91020_0, 0, 32;
    %load/vec4 v00000296c9c901c0_0;
    %load/vec4 v00000296c9c915c0_0;
    %add;
    %store/vec4 v00000296c9c91340_0, 0, 32;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000296c9c91f20_0, 0, 3;
T_6.13 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296c9c90440_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000296c9d5ca10;
T_7 ;
    %wait E_00000296c9c30c20;
    %load/vec4 v00000296c9c942b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v00000296c9c94c10_0;
    %store/vec4a v00000296c9c94d50, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000296c9c20840;
T_8 ;
    %load/vec4 v00000296c9c95110_0;
    %inv;
    %store/vec4 v00000296c9c95110_0, 0, 1;
    %delay 10000, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000296c9c20840;
T_9 ;
    %wait E_00000296c9c30a20;
    %load/vec4 v00000296c9c94df0_0;
    %assign/vec4 v00000296c9c95570_0, 0;
    %load/vec4 v00000296c9c93a90_0;
    %assign/vec4 v00000296c9c93db0_0, 0;
    %load/vec4 v00000296c9c940d0_0;
    %assign/vec4 v00000296c9c94f30_0, 0;
    %load/vec4 v00000296c9c95070_0;
    %assign/vec4 v00000296c9c945d0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000296c9c20840;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c95110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296c9c951b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296c9c93bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c954d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c951b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c93bd0_0, 0, 1;
    %delay 140000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000296c9c938b0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296c9c954d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296c9c94490_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296c9c94490_0, 0, 1;
    %delay 40000000, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000296c9c20840;
T_11 ;
    %vpi_call 2 84 "$monitor", "x=%d | y=%d", v00000296c9c939f0_0, v00000296c9c94e90_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "master_circ.v";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
    "LINE_MODULE.v";
    "video_buffer.v";
