@misc{ara_paper,
  doi = {10.48550/ARXIV.1906.00478},
  url = {https://arxiv.org/abs/1906.00478},
  author = {Cavalcante, Matheus and Schuiki, Fabian and Zaruba, Florian and Schaffner, Michael and Benini, Luca},
  keywords = {Hardware Architecture (cs.AR), FOS: Computer and information sciences, FOS: Computer and information sciences},
  title = {Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI},
  publisher = {arXiv},
  year = {2019},
  copyright = {arXiv.org perpetual, non-exclusive license}
}


@INPROCEEDINGS{timeloop,  
  author={Parashar, Angshuman and Raina, Priyanka and Shao, Yakun Sophia and Chen, Yu-Hsin and Ying, Victor A. and Mukkara, Anurag and Venkatesan, Rangharajan and Khailany, Brucek and Keckler, Stephen W. and Emer, Joel},  
  booktitle={2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},   
  title={Timeloop: A Systematic Approach to DNN Accelerator Evaluation},   
  year={2019},  
  volume={},  
  number={},  
  pages={304-315},  
  doi={10.1109/ISPASS.2019.00042}
}

@phdthesis{bougenot_2020, 
  title={Ara: Update PULP's Vector Processor}, 
  author={Bougenot, Basile}, 
  year={2020}
} 