<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="Cell microprocessor,Cell (microprocessor),1080i,128-bit,2001,2004,2005,2006,AIX operating system,ATI,Aerospace" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>Cell microprocessor - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "Cell_microprocessor";
			var wgTitle = "Cell microprocessor";
			var wgArticleId = 803950;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">Cell microprocessor</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub">(Redirected from <a  title="Cell processor">Cell processor</a>)</div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<p><b>Cell</b> is a <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessor</a> architecture jointly developed by a <a href="/wiki/Sony.html" title="Sony">Sony</a>, <a href="/wiki/Toshiba.html" title="Toshiba">Toshiba</a>, and <a href="/wiki/IBM.html" title="IBM">IBM</a> alliance known as STI. The architectural design and first implementation were carried out at the <a  class="new" title="STI Design Center">STI Design Center</a> over a four-year period beginning March 2001 on a budget reported by IBM as approaching <a href="/wiki/USD.html" title="USD">$</a>400 million.</p>
<p>Cell is a shorthand for <b>Cell Broadband Engine Architecture</b>, commonly abbreviated <i>CBEA</i> in full or <i>Cell BE</i> in part. Cell combines a general-purpose <a href="/wiki/IBM_POWER.html" title="IBM POWER">POWER-architecture</a> <a href="/wiki/Multi-core_%28computing%29.html" title="Multi-core (computing)">core</a> of modest performance with streamlined <a href="/wiki/Coprocessor.html" title="Coprocessor">coprocessing</a> elements which greatly accelerate <a href="/wiki/Multimedia.html" title="Multimedia">multimedia</a> and <a href="/wiki/Vector_processing.html" title="Vector processing">vector processing</a> applications, as well as many other forms of dedicated computation.</p>
<p>The major commercial application of Cell is in Sony's upcoming <a href="/wiki/PlayStation_3.html" title="PlayStation 3">PlayStation 3</a> <a href="/wiki/Video_game_console.html" title="Video game console">game console</a> which is slated to launch in <a href="/wiki/November_17.html" title="November 17">November 17</a>, <a href="/wiki/2006.html" title="2006">2006</a> (in the US). <a href="/wiki/Mercury_Computer_Systems.html" title="Mercury Computer Systems">Mercury Computer Systems</a> has a dual Cell server, a dual Cell <a href="/wiki/Blade_server.html" title="Blade server">blade</a> configuration, a rugged computer and a PCI Express accelerator board available in different stages of production. Toshiba has announced plans to incorporate Cell in <a href="/wiki/High_definition.html" title="High definition">high definition</a> television sets. Exotic features such as the <a href="/wiki/XDR_DRAM.html" title="XDR DRAM">XDR</a> memory subsystem and coherent <a  title="">EIB</a> interconnect <a  class="external autonumber" title="http://hpc.pnl.gov/people/fabrizio/papers/ieeemicro-cell.pdf">[1]</a> appear to position Cell for future applications in the <a href="/wiki/Supercomputing.html" title="Supercomputing">supercomputing</a> space to exploit the Cell processor's prowess in <a href="/wiki/Floating_point.html" title="Floating point">floating point</a> kernels.</p>
<p>The Cell architecture breaks ground in combining a light-weight general-purpose <a href="/wiki/Processor.html" title="Processor">processor</a> with multiple <a href="/wiki/GPU.html" title="GPU">GPU</a>-like coprocessors into a coordinated whole, a feat which involves a novel <a href="/wiki/Memory_coherence.html" title="Memory coherence">memory coherence</a> architecture for which IBM received many <a href="/wiki/Patent.html" title="Patent">patents</a>.</p>
<p>The architecture emphasizes efficiency/watt, prioritizes <a href="/wiki/Bandwidth.html" title="Bandwidth">bandwidth</a> over <a href="/wiki/Latency.html" title="Latency">latency</a>, and favors peak computational <a href="/wiki/Throughput.html" title="Throughput">throughput</a> over simplicity of <a href="/wiki/Code_%28computer_programming%29.html" title="Code (computer programming)">program code</a>. For these reasons, Cell is widely regarded as a challenging environment for <a href="/wiki/Software_engineering.html" title="Software engineering">software development</a>. IBM provides a comprehensive <a href="/wiki/Linux.html" title="Linux">Linux</a>-based Cell development platform to assist developers in confronting these challenges. Software adoption remains a key issue in whether Cell ultimately delivers on its performance potential.</p>
<p>Despite those challenges, the latest research in this field showed that Cell is capable of performing any type of precision scientific calculations 3 to 12 times faster than any desktop processor at a similar clock speed, including <a href="/wiki/Itanium_2.html" title="Itanium 2">Itanium 2</a> 1.4 and <a href="/wiki/Opteron.html" title="Opteron">Opteron</a> 248 <a  class="external autonumber" title="http://www.cs.berkeley.edu/~samw/projects/cell/CF06.pdf">[2]</a>.</p>
<div class="thumb tright">
<div style="width:302px;"><a  class="internal" title="Very high detail shot of the IBM Cell core"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/8/83/CeLL_die_large.jpg/300px-CeLL_die_large.jpg" alt="Very high detail shot of the IBM Cell core" width="300" height="466" longdesc="/wiki/Image:CeLL_die_large.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Very high detail shot of the IBM Cell core</div>
</div>
</div>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">1.1</span> <span class="toctext">Commercialization</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">Influence and contrast</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">3.1</span> <span class="toctext">Power Processor Element</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.2</span> <span class="toctext">Synergistic Processing Elements (SPE)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.3</span> <span class="toctext">Element Interconnect Bus (EIB)</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">3.3.1</span> <span class="toctext">Bandwidth assessment</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">3.3.2</span> <span class="toctext">Optical Interconnet</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a ><span class="tocnumber">3.4</span> <span class="toctext">Memory controller and I/O</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.5</span> <span class="toctext">Broadband engine</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Possible applications</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">4.1</span> <span class="toctext">Blade server</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.2</span> <span class="toctext">Console videogames</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.3</span> <span class="toctext">Home cinema</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.4</span> <span class="toctext">Super computing</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">Software engineering</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">5.1</span> <span class="toctext">Job queue</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">5.2</span> <span class="toctext">Self-multitasking of SPEs</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">5.3</span> <span class="toctext">Stream processing</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">5.4</span> <span class="toctext">Open source software development</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">Acronyms</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">7</span> <span class="toctext">Trivia</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">8</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">10</span> <span class="toctext">External links</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">10.1</span> <span class="toctext">News</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.2</span> <span class="toctext">Articles</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.3</span> <span class="toctext">Technical documentation</span></a></li>
</ul>
</li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<table cellpadding="2em" style="float: right; border: 1px solid #8888a0; background: #eff4f9; padding: 0.2em; font-size: 95%; margin: 0 15px 0 15px;">
<tr>
<th style="font-size: 108%; background: #ccdffe;"><strong class="selflink">Cell BE</strong></th>
</tr>
<tr>
<td style="text-align: center;"><a href="/wiki/Cell_architecture.html" title="Cell architecture">architecture</a></td>
</tr>
<tr>
<td style="text-align: center;"><a href="/wiki/Cell_software_development.html" title="Cell software development">software<br />
development</a></td>
</tr>
<tr>
<td style="text-align: center;"><a href="/wiki/Cell_in_silicon.html" title="Cell in silicon">fabrication</a></td>
</tr>
</table>
<p>In 2000, <a href="/wiki/Sony_Computer_Entertainment.html" title="Sony Computer Entertainment">Sony Computer Entertainment</a>, <a href="/wiki/Toshiba_Corporation.html" title="Toshiba Corporation">Toshiba Corporation</a>, and <a href="/wiki/IBM.html" title="IBM">IBM</a> formed an alliance ("STI") to design and manufacture the processor.</p>
<p>The STI Design Center in <a href="/wiki/Austin%2C_Texas.html" title="Austin, Texas">Austin, Texas</a> opened in March 2001.<span class="reference"><sup id="ref_kahle" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_kahle">[3]</a></sup></span>&#160; The Cell was designed over a period of four years, using enhanced versions of the design tools for the <a href="/wiki/POWER4.html" title="POWER4">POWER4</a> processor. Over 400 engineers from the three companies worked together in Austin, with critical support from eleven of IBM's design centers.<span class="reference"><sup id="ref_kahle" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_kahle">[4]</a></sup></span>&#160;</p>
<p>During this period, IBM filed many <a href="/wiki/Patents.html" title="Patents">patents</a> pertaining to the Cell architecture, manufacturing process, and software environment.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Commercialization">edit</a>]</div>
<p><a name="Commercialization" id="Commercialization"></a></p>
<h3>Commercialization</h3>
<p>On <a href="/wiki/May_17.html" title="May 17">May 17</a>, <a href="/wiki/2005.html" title="2005">2005</a>, Sony Computer Entertainment confirmed some specifications of the Cell processor that would be shipping in the forthcoming <a href="/wiki/PlayStation_3.html" title="PlayStation 3">PlayStation 3</a> console.</p>
<p>This Cell configuration will have one POWER processing element (PPE) on the core, with eight physical <a  title="">SPEs</a> in silicon: one SPE is locked-out during the manufacturing test process—a practice which helps to improve yields—leaving seven SPEs operational in PS3 software. Sony has stated that one functional SPE will be reserved by the PS3 for the operating system and security functions, leaving six available for application code.</p>
<ul>
<li><small>Note that the relationship between <a href="/wiki/Multi-core_%28computing%29.html" title="Multi-core (computing)">cores</a> and <a href="/wiki/Thread_%28computer_science%29.html" title="Thread (computer science)">threads</a> is a common source of confusion. The PPE core is <a href="/wiki/Simultaneous_multithreading.html" title="Simultaneous multithreading">dual threaded</a> and manifests in software as two independent threads of execution while each active SPE manifests as a single thread. In the PlayStation 3 configuration as described by Sony, the Cell processor provides <b>nine</b> independent threads of execution.</small></li>
</ul>
<p>The target clock-frequency at introduction is 3.2&#160;<a href="/wiki/GHz.html" title="GHz">GHz</a>. The introductory design is fabricated using a 90-<a href="/wiki/Nanometre.html" title="Nanometre">nanometre</a> <a href="/wiki/Silicon_on_insulator.html" title="Silicon on insulator">SOI</a> process, with initial volume production slated for IBM's facility in <a href="/wiki/East_Fishkill.html" title="East Fishkill">East Fishkill</a>, <a href="/wiki/New_York.html" title="New York">New York</a>.</p>
<p>On <a href="/wiki/June_28.html" title="June 28">June 28</a>, <a href="/wiki/2005.html" title="2005">2005</a>, IBM and <a href="/wiki/Mercury_Computer_Systems.html" title="Mercury Computer Systems">Mercury Computer Systems</a> announced a partnership agreement to build Cell-based computer systems for <a href="/wiki/Embedded_system.html" title="Embedded system">embedded</a> applications such as <a href="/wiki/Medical_imaging.html" title="Medical imaging">medical imaging</a>, <a  class="new" title="Industrial inspection">industrial inspection</a>, <a href="/wiki/Aerospace.html" title="Aerospace">aerospace</a> and <a href="/wiki/Defense_%28military%29.html" title="Defense (military)">defense</a>, <a href="/wiki/Reflection_seismology.html" title="Reflection seismology">seismic processing</a>, and <a href="/wiki/Telecommunications.html" title="Telecommunications">telecommunications</a>. In this Cell configuration all eight SPEs are functional.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Overview">edit</a>]</div>
<p><a name="Overview" id="Overview"></a></p>
<h2>Overview</h2>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="Cell package format"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/f7/Cell_package.jpg/180px-Cell_package.jpg" alt="Cell package format" width="180" height="357" longdesc="/wiki/Image:Cell_package.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Cell package format</div>
</div>
</div>
<p>The <b>Cell Broadband Engine</b>—or <i>Cell</i> as it is more commonly known—is a microprocessor designed to bridge the gap between conventional desktop processors (such as the well known <a href="/wiki/Pentium.html" title="Pentium">Pentium</a>/<a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> families) and more specialised high-performance processors, such as <a href="/wiki/NVIDIA.html" title="NVIDIA">nVIDIA</a> and <a href="/wiki/ATI.html" title="ATI">ATI</a> graphics-processors (<a href="/wiki/Graphics_processing_unit.html" title="Graphics processing unit">GPUs</a>). The name belies its intended use, namely as a component in current and future <a href="/wiki/Digital_distribution.html" title="Digital distribution">digital distribution</a> systems; as such it may be utilised in high-definition displays and recording equipment, as well as computer entertainment systems for the <a href="/wiki/High-definition_television.html" title="High-definition television">HDTV</a> era. Additionally the processor should be well suited to <a href="/wiki/Digital_imaging.html" title="Digital imaging">digital imaging</a> systems (medical, scientific, etc.) as well as <a href="/wiki/Physical_simulation.html" title="Physical simulation">physical simulation</a> (e.g. scientific and <a href="/wiki/Structural_engineering.html" title="Structural engineering">structural engineering</a> modelling).</p>
<p>In a simple analysis the Cell processor can be split into four components: external input and output structures, the main processor called the <i>Power Processing Element</i> (PPE) (a two-way <a href="/wiki/Simultaneous_multithreading.html" title="Simultaneous multithreading">SMT</a> multithreaded Power 970 architecture compliant core), eight fully-functional co-processors called the <i>Synergystic Processing Elements</i> or SPEs and a specialised high-bandwidth <a  class="new" title="Circular data bus">circular data bus</a> connecting the PPE, input/output elements and the SPEs, called the <i>Element Interconnect Bus</i> or EIB.</p>
<p>To achieve the high performance needed for mathematically intensive tasks such as decoding/encoding <a href="/wiki/MPEG.html" title="MPEG">MPEG</a> streams, generating or transforming three dimensional data or undertaking <a href="/wiki/Fourier_analysis.html" title="Fourier analysis">Fourier analysis</a> of data the Cell processor simply marries the SPEs and the PPE via the EIB to give both access to main memory or other external data storage. The PPE which is capable of running a conventional operating system has control over the SPEs and can start, stop, interrupt and schedule processes running on the SPEs. To this end the PPE has additional instructions relating to control of the SPEs. Despite having <a href="/wiki/Turing_complete.html" title="Turing complete">Turing complete</a> architectures the SPEs are not fully autonomous and require the PPE to initiate them before they can do any useful work. Most of the "horsepower" of the system comes from the synergistic processing elements.</p>
<p>The PPE and bus architecture includes various modes of operation giving different levels of <a href="/wiki/Memory_protection.html" title="Memory protection">protection</a>, allowing areas of memory to be protected from access by specific processes running on the SPEs or PPE.</p>
<p>Both the PPE and SPE are RISC architectures with a fixed-width 32-bit instruction format. The PPE contains a 64-bit <a href="/wiki/General_purpose_register.html" title="General purpose register">general purpose register</a> set (GPR), a 64-bit floating point register set (FPR), and a 128-bit VMX register set. The SPE contains 128-bit registers only. These can be used for scalar data types ranging from 8-bits to 128-bits in size or for <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> computations on a variety of integer and floating point formats. System memory addresses for both the PPE and SPE are expressed as 64-bit values for a theoretic address range of 2<sup>64</sup> bytes. In practice, not all of these bits are implemented in hardware; the address space is extremely large nevertheless. Local store addresses internal to the SPU processor are expressed as a 32-bit word. In documentation relating to Cell a word is always taken to mean 32 bits, a doubleword means 64 bits, and a quadword means 128 bits.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Influence and contrast">edit</a>]</div>
<p><a name="Influence_and_contrast" id="Influence_and_contrast"></a></p>
<h3>Influence and contrast</h3>
<p>In some ways the Cell system resembles early <a href="/wiki/Seymour_Cray.html" title="Seymour Cray">Seymour Cray</a> designs in reverse. The famed <a href="/wiki/CDC_6600.html" title="CDC 6600">CDC 6600</a> used a single very fast processor to handle the mathematical calculations, while a series of ten slower systems were given smaller programs to keep the <a href="/wiki/Main_memory.html" title="Main memory">main memory</a> fed with data. In the Cell the problem has been reversed: reading the data is no longer the difficult problem due to the complex encodings used in industry; today the problem is efficiently decoding that data into an ever-less-compressed version as quickly as possible.</p>
<p>Modern <a href="/wiki/Graphics_card.html" title="Graphics card">graphics cards</a> have multiple elements very similar to the SPE's, known as shader units, with an attached high speed memory. Programs, known as <i><a href="/wiki/Shaders.html" title="Shaders">shaders</a></i>, are loaded onto the units to process the input data streams fed from the previous stages (possibly the <a href="/wiki/Central_processing_unit.html" title="Central processing unit">CPU</a>), according to the required operations.</p>
<p>The main differences are that the Cell's SPEs are much more general purpose than shader units, and the ability to chain the SPEs under program control offers considerably more flexibility, allowing the Cell to handle graphics, sound, or anything else.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Architecture">edit</a>]</div>
<p><a name="Architecture" id="Architecture"></a></p>
<h2>Architecture</h2>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="Cell die shot with description overlay"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/1/1d/CeLL_die_large_overlay.jpg/180px-CeLL_die_large_overlay.jpg" alt="Cell die shot with description overlay" width="180" height="248" longdesc="/wiki/Image:CeLL_die_large_overlay.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Cell die shot with description overlay</div>
</div>
</div>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="First revision of the Cell core - simpler PPE unit"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/0/0c/Cell_first_revision.jpg/180px-Cell_first_revision.jpg" alt="First revision of the Cell core - simpler PPE unit" width="180" height="267" longdesc="/wiki/Image:Cell_first_revision.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
First revision of the Cell core - simpler PPE unit</div>
</div>
</div>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="Thermal image of the core"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/c/c7/Cell_thermal_image.jpg/180px-Cell_thermal_image.jpg" alt="Thermal image of the core" width="180" height="248" longdesc="/wiki/Image:Cell_thermal_image.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Thermal image of the core</div>
</div>
</div>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/Cell_architecture.html" title="Cell architecture">Cell architecture</a></i></div>
</dd>
</dl>
<p>While the Cell chip can have a number of different configurations, the basic configuration is composed of one "Power Processor Element" ("PPE") (sometimes called "Processing Element", or "PE"), and multiple "Synergistic Processing Elements" ("SPE") <span class="reference"><sup id="ref_cellbriefing" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_cellbriefing">[5]</a></sup></span>. The PPE and SPEs are linked together by an internal high speed bus dubbed "Element Interconnect Bus" ("EIB"). Due to the nature of its applications, Cell is optimized towards <a href="/wiki/Single_precision.html" title="Single precision">single precision</a> <a href="/wiki/Floating_point.html" title="Floating point">floating point</a> computation. The SPEs are capable of performing <a href="/wiki/Double_precision.html" title="Double precision">double precision</a> calculations, albeit with an order of magnitude performance penalty. More general purpose computing tasks can be done on the PPE.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Power Processor Element">edit</a>]</div>
<p><a name="Power_Processor_Element" id="Power_Processor_Element"></a></p>
<h3>Power Processor Element</h3>
<p>The PPE is based on the POWER Architecture, which is the basis of IBM's line of POWER and <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> offerings. The PPE is not intended to perform all primary processing for the system, but rather to act as a controller for the other eight SPEs, which handle most of the computational workload. The PPE will work with conventional operating systems due to its similarity to other 64-bit PowerPC processors, while the SPEs are designed for vectorized floating point code execution. The PPE contains a 32&#160;<a href="/wiki/KiB.html" title="KiB">KiB</a> instruction and a 32&#160;<a href="/wiki/KiB.html" title="KiB">KiB</a> data Level 1 <a href="/wiki/Cache.html" title="Cache">cache</a> and a 512&#160;KiB Level 2 cache. Additionally, IBM has included a VMX128 (<a href="/wiki/AltiVec.html" title="AltiVec">AltiVec</a>) unit in the Cell PPE. <span class="reference"><sup id="ref_seminar" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_seminar">[6]</a></sup></span></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Synergistic Processing Elements (SPE)">edit</a>]</div>
<p><a name="Synergistic_Processing_Elements_.28SPE.29" id="Synergistic_Processing_Elements_.28SPE.29"></a></p>
<h3>Synergistic Processing Elements (SPE)</h3>
<p>Each SPE is composed of a "Synergistic Processing Unit" ("SPU"), and an SMF unit (<a href="/wiki/DMA.html" title="DMA">DMA</a>, <a href="/wiki/Memory_management_unit.html" title="Memory management unit">MMU</a>, and bus interface). <span class="reference"><sup id="ref_ibmresearch" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_ibmresearch">[7]</a></sup></span> An SPE is a <a href="/wiki/RISC.html" title="RISC">RISC</a> processor with <a href="/wiki/128-bit.html" title="128-bit">128-bit</a> <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> organization <span class="reference"><sup id="ref_seminar" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_seminar">[8]</a></sup></span> for single and double precision instructions. With the current generation of the Cell, each SPE contains a 256&#160;KiB instruction and data local memory area (called "local store") which is visible to the PPE and can be addressed directly by software. Each SPE can support up to 4 GB of local store memory. The local store does not operate like a conventional CPU <a href="/wiki/Cache.html" title="Cache">cache</a> since it is neither transparent to software nor does it contain hardware structures that predict which data to load. The SPEs contain a 128 × 128 <a href="/wiki/Register_file.html" title="Register file">register file</a> and measure 14.5&#160;mm² on a 90&#160;nm process. An SPE can operate on 16 8-bit integers, 8 16-bit integers, 4 32-bit integers, or 4 single precision floating-point numbers in a single clock cycle. Note that the SPU processor can not directly access system memory; the 64-bit memory addresses formed by the SPU must be passed from the SPU processor to the SPE memory flow controller (MFC) to set up a DMA operation within the system address space.</p>
<p>In one typical usage scenario, the system will load the SPEs with small programs (similar to <a href="/wiki/Thread_%28computer_science%29.html" title="Thread (computer science)">threads</a>), chaining the SPEs together to handle each step in a complex operation. For instance, a <a href="/wiki/Set-top_box.html" title="Set-top box">set-top box</a> might load programs for reading a DVD, video and audio decoding, and display, and the data would be passed off from SPE to SPE until finally ending up on the TV. Another possibility is to partition the input data set and have several SPEs performing the same kind of operation in parallel. At 3.2 GHz, each SPU gives a theoretical 25.6 <a href="/wiki/GFLOPS.html" title="GFLOPS">GFLOPS</a> of single precision performance. The PPE's VMX128 (AltiVec) unit is fully pipelined for double precision floating point and each SPU can complete two double precision operations per clock cycle, which translates to 6.4&#160;GFLOPS at 3.2 GHz; or eight single precision operations per clock cycle, which translates to 25.6&#160;GFLOPS at 3.2 GHz<span class="reference"><sup id="ref_pacellperf" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_pacellperf">[9]</a></sup></span>.</p>
<p>Compared to a modern <a href="/wiki/Personal_computer.html" title="Personal computer">personal computer</a>, the relatively high overall floating point performance of a Cell processor seemingly dwarfs the abilities of the SIMD unit in desktop CPUs like the <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> and the <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a>. But, comparing only floating point abilities of a system is a one-dimensional and application-specific metric. Unlike a Cell processor, such desktop CPUs are more suited to the general purpose software usually run on personal computers.</p>
<p>For double-precision, as used in personal computers, Cell performance drops by an order of magnitude, but still reaches 14 GFLOPS. According to the latest research Lawrence Berkeley National Laboratory Cell's double precision performance is at least three times as powerful as the best desktop processors, including Itanium and Opteron <a  class="external autonumber" title="http://www.cs.berkeley.edu/~samw/projects/cell/CF06.pdf">[10]</a>.</p>
<p>The research also showed that Cell is overall 3 to 12 times faster on every type of high performance computation tasks. Authors concluded, "Overall results demonstrate the tremendous potential of the Cell architecture for scientific computations in terms of both raw performance and power efficiency. We also conclude that Cell's heterogeneous multi-core implementation is inherently better suited to the HPC environment than homogeneous commodity multi-core processors."</p>
<p>Recent tests by IBM <a  class="external autonumber" title="http://www-128.ibm.com/developerworks/power/library/pa-cellperf/?ca=drs-">[11]</a> show that the SPEs can reach 98% of their theoretical peak performance using optimized parallel Matrix Multiplication.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Element Interconnect Bus (EIB)">edit</a>]</div>
<p><a name="Element_Interconnect_Bus_.28EIB.29" id="Element_Interconnect_Bus_.28EIB.29"></a></p>
<h3>Element Interconnect Bus (EIB)</h3>
<p>The EIB is a communication bus internal to the Cell processor which connects the various on-chip system elements: the PPE processor, the memory controller (MIC), the eight SPE coprocessors, and two off-chip I/O interfaces, for a total of 12 participants. The EIB also includes an arbitration unit which functions as a set of traffic lights. In some documents IBM refers to EIB bus participants as 'units'.</p>
<p>The EIB is presently implemented as a circular ring comprised of four 16B-wide unidirectional channels which counter-rotate in pairs. When traffic patterns permit, each channel can convey up to three transactions concurrently. As the EIB runs at half the system clock rate the effective channel rate is 16 bytes every two system clocks. At maximum concurrency, with three active transactions on each of the four rings, the peak <i>instantaneous</i> EIB bandwidth is 96B per clock (12 concurrent transactions * 16 bytes wide / 2 system clocks per transfer). While this figure is often quoted in IBM literature it is unrealistic to simply scale this number by processor clock speed. The arbitration unit imposes additional constraints which are discussed in the <b>Bandwidth Assessment</b> section below.</p>
<p>IBM Senior Engineer <a  class="new" title="David Krolak">David Krolak</a>, EIB lead designer, explains the concurrency model:</p>
<dl>
<dd><i>A ring can start a new op every three cycles. Each transfer always takes eight beats. That was one of the simplifications we made, it's optimized for streaming a lot of data. If you do small ops, it doesn't work quite as well. If you think of eight-car trains running around this track, as long as the trains aren't running into each other, they can coexist on the track.</i></dd>
</dl>
<p>Each participant on the EIB has one 16B read port and one 16B write port. The limit for a single participant is to read and write at a rate of 16B per EIB clock (for simplicity often regarded 8B per system clock). Note that each SPU processor contains a dedicated DMA management queue capable of scheduling long sequences of transactions to various endpoints without interfering with the SPU's ongoing computations; these DMA queues can be managed locally or remotely as well, providing additional flexibility in the control model.</p>
<p>Data flows on an EIB channel stepwise around the ring. Since there are twelve participants, the total number of steps around the channel back to the point of origin is twelve. Six steps is the longest distance between any pair of participants. An EIB channel is not permitted to convey data requiring more than six steps; such data must take the shorter route around the circle in the other direction. The number of steps involved in sending the packet has very little impact on transfer latency: the clock speed driving the steps is very fast relative to other considerations. However, longer communication distances <i><b>are</b></i> detrimental to the overall performance of the EIB as they reduce available concurrency.</p>
<p>Despite IBM's original desire to implement the EIB as a more powerful cross-bar, the circular configuration they adopted to spare resources rarely represents a limiting factor on the performance of the Cell chip as a whole. In the worst case, the programmer must take extra care to schedule communication patterns where the EIB is able to function at high concurrency levels.</p>
<p>David Krolak explains:</p>
<dl>
<dd><i>Well, in the beginning, early in the development process, several people were pushing for a crossbar switch, and the way the bus is architected, you could actually pull out the EIB and put in a crossbar switch if you were willing to devote more silicon space on the chip to wiring. We had to find a balance between connectivity and area, and there just wasn't enough room to put a full crossbar switch in. So we came up with this ring structure which we think is very interesting. It fits within the area constraints and still has very impressive bandwidth.</i></dd>
</dl>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Bandwidth assessment">edit</a>]</div>
<p><a name="Bandwidth_assessment" id="Bandwidth_assessment"></a></p>
<h4>Bandwidth assessment</h4>
<div class="thumb tright">
<div style="width:202px;"><a  class="internal" title="IBM Cell Bandwidth Diagram"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/d/d4/Cell_bandwidth.gif/200px-Cell_bandwidth.gif" alt="IBM Cell Bandwidth Diagram" width="200" height="155" longdesc="/wiki/Image:Cell_bandwidth.gif" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
IBM Cell Bandwidth Diagram</div>
</div>
</div>
<p>For the sake of quoting performance numbers, we will assume a Cell processor running at 3.2 GHz, the clock speed most often cited.</p>
<p>At this clock frequency each channel flows at a rate of 25.6 GB/s. Viewing the EIB in isolation from the system elements it connects, achieving twelve concurrent transactions at this flow rate works out to an abstract EIB bandwidth of 307.2 GB/s. Based on this view many IBM publications depict available EIB bandwidth as "greater than 300 GB/s". This number reflects the peak <i>instantaneous</i> EIB bandwidth blithely scaled by processor frequency <a  class="external autonumber" title="http://hpc.pnl.gov/people/fabrizio/papers/ieeemicro-cell.pdf">[12]</a>.</p>
<p>However, other technical restrictions are involved in the arbitration mechanism for packets accepted onto the bus. The IBM Systems Performance group explains:</p>
<dl>
<dd><i>Each unit on the EIB can simultaneously send and receive 16B of data every bus cycle. The maximum data bandwidth of the entire EIB is limited by the maximum rate at which addresses are snooped across all units in the system, which is one per bus cycle. Since each snooped address request can potentially transfer up to 128B, the theoretical peak data bandwidth on the EIB at 3.2 GHz is 128Bx1.6 GHz = 204.8 GB/s.</i></dd>
</dl>
<p>This quote apparently represents the full extent of IBM's public disclosure of this mechanism and its impact. The EIB arbitration unit, the snooping mechanism, and interrupt generation on segment or page translation faults are not well described in the documentation set as yet made public by IBM.</p>
<p>In practice effective EIB bandwidth can also be limited by the ring participants involved. While each of the nine processing cores can sustain 25.6 GB/s read and write concurrently, the memory interface controller (MIC) is tied to a pair of XDR memory channels permitting a maximum flow of 25.6 GB/s for reads and writes <b>combined</b> and the two IO controllers are documented as supporting a peak combined input speed of 25.6 GB/s and a peak combined output speed of 35 GB/s.</p>
<p>To add further to the confusion, some older publications cite EIB bandwidth assuming a 4 GHz system clock. This reference frame results in an instantaneous EIB bandwidth figure of 384 GB/s and an arbitration-limited bandwidth figure of 256 GB/s.</p>
<p>All things considered the theoretic 204.8 GB/s number most often cited is the best one to bear in mind. The <i>IBM Systems Performance</i> group has demonstrated SPU-centric data flows achieving 197 GB/s on a Cell processor running at 3.2 GHz so this number is a fair reflection on practice as well.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Optical Interconnet">edit</a>]</div>
<p><a name="Optical_Interconnet" id="Optical_Interconnet"></a></p>
<h4>Optical Interconnet</h4>
<p>Sony Corp. is currently working on the development of an optical interconnection technology for use in the device-to-device or internal interface of various types of cell-based digital consumer electronics and game systems.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Memory controller and I/O">edit</a>]</div>
<p><a name="Memory_controller_and_I.2FO" id="Memory_controller_and_I.2FO"></a></p>
<h3>Memory controller and I/O</h3>
<p>Cell contains a dual channel next-generation <a href="/wiki/Rambus.html" title="Rambus">Rambus</a> XIO macro which interfaces to Rambus XDR memory. The memory interface controller (MIC) is separate from the XIO macro and is designed by IBM. The XIO-XDR link runs at 3.2 Gbit/s per pin. Two 32 bit channels can provide a theoretical maximum of 25.6&#160;GB/s.</p>
<p>The system interface used in Cell, also a Rambus design, is known as FlexIO. The FlexIO interface is organized into 12 "lanes," each lane being a unidirectional 8-bit wide point-to-point path. Five 8-bit wide point-to-point path are inbound lanes to Cell, while the remaining seven are outbound. This provides a theoretical peak bandwidth of 62.4&#160;GB/s (36.4&#160;GB/s outbound, 26&#160;GB/s inbound) at 2.6&#160;GHz. The FlexIO interface can be clocked independently, typ. at 3.2&#160;GHz. 4 inbound + 4 outbound lanes are supporting memory coherency.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Broadband engine">edit</a>]</div>
<p><a name="Broadband_engine" id="Broadband_engine"></a></p>
<h3>Broadband engine</h3>
<p>Much less information is available about the 'broadband engine', most coming from patent applications. It is believed that Cell allows for multiple processing cores to be put onto one die, and the <a  class="external text" title="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;u=/netahtml/search-adv.htm&amp;r=1&amp;f=G&amp;l=50&amp;d=PTXT&amp;p=1&amp;p=1&amp;S1=">patent</a> shows four cores on one die. Sony, Toshiba, and IBM have claimed that they intend to scale the processor for various uses, both low-end and high-end, by varying the number of cores on the chip, the number of units in a single core, and by linking multiple chips to each other via network or memory bus.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Possible applications">edit</a>]</div>
<p><a name="Possible_applications" id="Possible_applications"></a></p>
<h2>Possible applications</h2>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/Cell_in_silicon.html" title="Cell in silicon">Cell in silicon</a></i></div>
</dd>
</dl>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Blade server">edit</a>]</div>
<p><a name="Blade_server" id="Blade_server"></a></p>
<h3>Blade server</h3>
<p>IBM has presented a <a href="/wiki/Blade_server.html" title="Blade server">blade server</a> <a href="/wiki/Prototyping.html" title="Prototyping">prototype</a> based on two Cell processors, originally running the 2.6.11 <a href="/wiki/Linux_kernel.html" title="Linux kernel">Linux kernel</a>.<span class="reference"><sup id="ref_techon2" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_techon2">[13]</a></sup></span> The processors ran at 2.4GHz. Current systems run at 3.2&#160;GHz, providing 200&#160;<a href="/wiki/GFLOPS.html" title="GFLOPS">GFLOPS</a> single-precision floating point performance per CPU (or 400&#160;<a href="/wiki/GFLOPS.html" title="GFLOPS">GFLOPS</a> per board). IBM also expects to arrange seven blades in a single rackmount chassis (similar to their BladeCenter product line) for a total performance of 2.8&#160;<a href="/wiki/TFLOPS.html" title="TFLOPS">TFLOPS</a> (or 284&#160;GFLOPS in double precision) per chassis. However, the performance numbers released by IBM are still theoretical, and the real-world performance may fall significantly short of theoretical expectations.</p>
<p>IBM's H-series Blade servers was to incorporate the Cell processor as of March 2006.<sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup><a href="/wiki/Mercury_Computer_Systems.html" title="Mercury Computer Systems">Mercury Computer Systems</a>, Inc. has released preproduction blades with Cell microprocessors that are currently shipping.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Console videogames">edit</a>]</div>
<p><a name="Console_videogames" id="Console_videogames"></a></p>
<h3>Console videogames</h3>
<p>Sony's PlayStation 3 <a href="/wiki/Video_game_console.html" title="Video game console">video game console</a> will contain the first production application of the Cell processor, clocked at 3.2&#160;<a href="/wiki/GHz.html" title="GHz">GHz</a> and containing seven out of eight operational SPEs, in order to allow Sony to increase the <a href="/wiki/Fabrication_%28semiconductor%29.html" title="Fabrication (semiconductor)">yield</a> on the processor manufacture. Another of the SPEs is locked down as it handles security and operation of the PS3's OS. Sony expects to reduce this overhead in time.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Home cinema">edit</a>]</div>
<p><a name="Home_cinema" id="Home_cinema"></a></p>
<h3>Home cinema</h3>
<p>Reportedly, Toshiba is considering producing <a href="/wiki/High-definition_television.html" title="High-definition television">HDTVs</a> using Cell. They have already presented a system to decode 48 <a href="/wiki/MPEG-2.html" title="MPEG-2">MPEG-2</a> streams simultaneously on a <a href="/wiki/1080i.html" title="1080i">1920×1080</a> screen.<span class="reference"><sup id="ref_techon" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_techon">[14]</a></sup></span><span class="reference"><sup id="ref_IEEE_Spectrum" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_IEEE_Spectrum">[15]</a></sup></span> This can enable a viewer to choose a channel based on dozens of thumbnail videos displayed simultaneously on the screen.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Super computing">edit</a>]</div>
<p><a name="Super_computing" id="Super_computing"></a></p>
<h3>Super computing</h3>
<p>IBM's new planned supercomputer, codenamed <a href="/wiki/Roadrunner_%28supercomputer%29.html" title="Roadrunner (supercomputer)">Roadrunner</a> will be a hybrid of typical as well as Cell processors. It is reported that this combination will produce the first computer to run at <a href="/wiki/Petaflop.html" title="Petaflop">petaflop</a> speeds.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Software engineering">edit</a>]</div>
<p><a name="Software_engineering" id="Software_engineering"></a></p>
<h2>Software engineering</h2>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/Cell_software_development.html" title="Cell software development">Cell software development</a></i></div>
</dd>
</dl>
<p>Due to the flexible nature of the Cell, there are several possibilities for the utilization of its resources: <span class="reference"><sup id="ref_scei" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_scei">[16]</a></sup></span></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Job queue">edit</a>]</div>
<p><a name="Job_queue" id="Job_queue"></a></p>
<h3>Job queue</h3>
<p>The PPE maintains a job queue, schedules jobs in SPEs, and monitors progress. Each SPE runs a "mini kernel" whose role is to fetch a job, execute it, and synchronize with the PPE.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Self-multitasking of SPEs">edit</a>]</div>
<p><a name="Self-multitasking_of_SPEs" id="Self-multitasking_of_SPEs"></a></p>
<h3>Self-multitasking of SPEs</h3>
<p>The kernel and scheduling is distributed across the SPEs. Tasks are synchronized using <a href="/wiki/Mutual_exclusion.html" title="Mutual exclusion">mutexes</a> or <a href="/wiki/Semaphore_%28programming%29.html" title="Semaphore (programming)">semaphores</a> as in a conventional <a href="/wiki/Operating_system.html" title="Operating system">operating system</a>. Ready-to-run tasks wait in a queue for a SPE to execute them. The SPEs use shared memory for all tasks in this configuration.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Stream processing">edit</a>]</div>
<p><a name="Stream_processing" id="Stream_processing"></a></p>
<h3>Stream processing</h3>
<p>Each SPE runs a distinct program. Data comes from an input stream, and is sent to SPEs. When an SPE has terminated the processing, the output data is sent to output stream.</p>
<p>This actually provides a very flexible, yet powerful architecture for <a href="/wiki/Stream_processing.html" title="Stream processing">stream processing</a>, allowing to explicitly schedule each SPE separately. Other processors are also able to perform this kind of processing but this comes often with limitations on the possible kernels to be loaded.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Open source software development">edit</a>]</div>
<p><a name="Open_source_software_development" id="Open_source_software_development"></a></p>
<h3>Open source software development</h3>
<p><a href="/wiki/As_of_2005.html" title="As of 2005">As of June 2005</a>, patches enabling Cell support in the Linux kernel were submitted for inclusion by IBM developers<a  class="external autonumber" title="http://lkml.org/lkml/2005/6/21/390">[17]</a>. Arnd Bergmann (one of the developers of the aforementioned patches) also described the Linux-based Cell architecture at <a href="/wiki/LinuxTag.html" title="LinuxTag">LinuxTag</a> 2005. <span class="reference"><sup id="ref_linuxtag" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_linuxtag">[18]</a></sup></span></p>
<p>Both PPE and SPEs are programmable in C/C++ using a common API provided by libraries. According to Sony, a compiler, debugger, IDE, performance analyzer, and Cell emulator should be made available soon<span class="reference"><sup id="ref_scei" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_scei">[19]</a></sup></span>. IBM has developed a pseudo-filesystem for Linux coined "Spufs" that simplifies access to and use of the SPE resources.</p>
<p>IBM is currently maintaining the Linux <a href="/wiki/Kernel_%28computer_science%29.html" title="Kernel (computer science)">kernel</a> and <a href="/wiki/GDB.html" title="GDB">GDB</a> ports, while Sony maintains the <a href="/wiki/GNU_toolchain.html" title="GNU toolchain">GNU toolchain</a> (<a href="/wiki/GNU_Compiler_Collection.html" title="GNU Compiler Collection">GCC</a>, <a href="/wiki/GNU_Binutils.html" title="GNU Binutils">binutils</a>)<span class="reference"><sup id="ref_bergmann" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_bergmann">[20]</a></sup></span>.</p>
<p>In November 2005, IBM released a "Cell Broadband Engine (CBE) Software Development Kit Version 1.0", consisting of a simulator and assorted tools, to its web site. Development versions of the latest kernel and tools for <a href="/wiki/Fedora_Core.html" title="Fedora Core">Fedora Core</a> 4 are maintained at the <a href="/wiki/Barcelona_Supercomputing_Center.html" title="Barcelona Supercomputing Center">Barcelona Supercomputing Center</a> website<a  class="external autonumber" title="http://www.bsc.es/projects/deepcomputing/linuxoncell/">[21]</a>.</p>
<p>With the release of kernel version 2.6.16 on <a href="/wiki/March_20.html" title="March 20">20 March</a> <a href="/wiki/2006.html" title="2006">2006</a>, the Linux kernel officially supports the Cell processor.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Acronyms">edit</a>]</div>
<p><a name="Acronyms" id="Acronyms"></a></p>
<h2>Acronyms</h2>
<dl>
<dt>EIB</dt>
<dd><a href="/wiki/Cell_%28microprocessor%29#Element_Interconnect_Bus.html" title="Cell (microprocessor)">Element Interconnect Bus</a> <span class="reference"><sup id="ref_isscc" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_isscc">[22]</a></sup></span></dd>
<dt>LS</dt>
<dd>Local Storage (SPE's local memory) <span class="reference"><sup id="ref_rwt1" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_rwt1">[23]</a></sup></span></dd>
<dt>MIC</dt>
<dd>Memory Interface Controller <span class="reference"><sup id="ref_isscc" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_isscc">[24]</a></sup></span></dd>
<dt>PPE</dt>
<dd><a href="/wiki/Cell_%28microprocessor%29#Power_Processor_Element.html" title="Cell (microprocessor)">Power Processor Element</a> <span class="reference"><sup id="ref_isscc" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_isscc">[25]</a></sup></span></dd>
<dt>SMF</dt>
<dd>Synergistic Memory Flow Controller</dd>
<dt>SPE</dt>
<dd><a href="/wiki/Cell_%28microprocessor%29#Synergistic_Processing_Elements.html" title="Cell (microprocessor)">Synergistic Processing Element</a> <span class="reference"><sup id="ref_isscc" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_isscc">[26]</a></sup></span></dd>
<dt>SPU</dt>
<dd>Streaming Processor Unit <span class="reference"><sup id="ref_isscc2" class="plainlinksneverexpand"><a  class="external autonumber" title="http://en.wikipedia.org/wiki/Cell_microprocessor#endnote_isscc2">[27]</a></sup></span></dd>
<dt>STI</dt>
<dd>Sony Computer Entertainment Inc., Toshiba Corp., IBM</dd>
</dl>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Trivia">edit</a>]</div>
<p><a name="Trivia" id="Trivia"></a></p>
<h2>Trivia</h2>
<ul>
<li>According to the <a href="/wiki/Metal_Gear_Solid_4.html" title="Metal Gear Solid 4">Metal Gear Solid 4</a> Trailers, the remote control robot Metal Gear Mk. II runs on a <strong class="selflink">cell processor</strong>.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/IBM_POWER.html" title="IBM POWER">IBM POWER</a></li>
<li>Other <a href="/wiki/MIMD.html" title="MIMD">MIMD</a>-on-a-chip processors include
<ul>
<li><a href="/wiki/Texas_Instruments_TMS320.html" title="Texas Instruments TMS320">TMS320C80 MVP</a> (multimedia video processor)</li>
<li><a href="/wiki/Kilocore.html" title="Kilocore">Kilocore</a></li>
<li><a href="/wiki/Emotion_Engine.html" title="Emotion Engine">Emotion Engine</a><sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup></li>
<li><a href="/wiki/Graphics_processing_unit.html" title="Graphics processing unit">graphics processing unit</a></li>
<li>sometimes multiple CPUs are placed on a single <a href="/wiki/FPGA#FPGA_with_Central_Processing_Unit_Core.html" title="FPGA">FPGA</a></li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: References">edit</a>]</div>
<p><a name="References" id="References"></a></p>
<h2>References</h2>
<ol>
<li><cite id="endnote_kahle" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://researchweb.watson.ibm.com/journal/rd/494/kahle.html">Introduction to the Cell multiprocessor</a>", <i>IBM Journal of Research and Development</i>, <a href="/wiki/September_7.html" title="September 7">September 7</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_edesign" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.elecdesign.com/Articles/Index.cfm?ArticleID=9748&amp;AD=1">CELL Processor Gets Ready To Entertain The Masses</a>", <i>Electronic Design</i>, <a href="/wiki/February_8.html" title="February 8">February 8</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_bergmann" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www-128.ibm.com/developerworks/power/library/pa-expert4/">Arnd Bergmann on Cell</a>", <i>IBM developerWorks</i>, <a href="/wiki/June_25.html" title="June 25">June 25</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_spufs" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www-128.ibm.com/developerworks/power/library/pa-cell/">Spufs: The Cell Synergistic Processing Unit as a virtual file system</a>", <i>IBM developerWorks</i>, <a href="/wiki/June_25.html" title="June 25">June 25</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_prolinux" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://babelfish.altavista.com/babelfish/trurl_pagecontent?lp=de_en&amp;trurl=http%3a%2f%2fwww.pro-linux.de%2fnews%2f2005%2f8313.html">Cell-CPU auf dem LinuxTag (at the LinuxTag)</a>", <i>pro-linux</i>, <a href="/wiki/June_25.html" title="June 25">June 25</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_IEEE_Spectrum" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.spectrum.ieee.org/jan06/2609">Winner: Multimedia Monster</a>", <i>IEEE Spectrum</i>, <a href="/wiki/January_1.html" title="January 1">1 January</a> <a href="/wiki/2006.html" title="2006">2006</a>.</li>
<li><cite id="endnote_itmanager" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.itmanagersjournal.com/article.pl?sid=05/06/08/2046215">Open sourcing of Cell coming to fruition</a>", <i>IT Manager's Journal</i>, <a href="/wiki/June_10.html" title="June 10">June 10</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_power.org" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.power.org/news/events/barcelona">Unleashing the power: A programming example of large FFTs on Cell (broadcast replay)</a>", <i>power.org</i>, <a href="/wiki/June_9.html" title="June 9">June 9</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_techon2" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://techon.nikkeibp.co.jp/english/NEWS_EN/20050525/105050/?ST=english">IBM Discloses Cell Based Blade Server Board Prototype</a>", <i>Tech-On!</i>, <a href="/wiki/May_25.html" title="May 25">May 25</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_eetimes" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=163106213">IBM will unlock door to Cell</a>", <i>EETimes.com</i>, <a href="/wiki/May_23.html" title="May 23">May 23</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_techon" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://techon.nikkeibp.co.jp/english/NEWS_EN/20050425/104149/?ST=english">Toshiba Demonstrates Cell Microprocessor Simultaneously Decoding 48 MPEG-2 Streams</a>", <i>Tech-On!</i>, <a href="/wiki/April_25.html" title="April 25">April 25</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_scei" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.research.scea.com/research/html/CellGDC05/">CELL: A New Platform for Digital Entertainment</a>", <i>Sony Computer Entertainment Inc.</i>, <a href="/wiki/March_9.html" title="March 9">March 9</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_rwt2" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.realworldtech.com/page.cfm?ArticleID=RWT022805234129">CELL Microprocessor Revisited</a>", <i>Real World Technologies</i>, <a href="/wiki/February_28.html" title="February 28">28 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_seminar" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.cerc.utexas.edu/vlsi-seminar/spring05/slides/2005.02.16.hph.pdf">Power Efficient Processor Design and the Cell Processor</a>", <i>IBM</i>, <a href="/wiki/February_16.html" title="February 16">16 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_slashdot20050211" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://slashdot.org/article.pl?sid=05/02/11/1352224">Prospects For the CELL Microprocessor Beyond Games</a>", <i>Slashdot</i>, <a href="/wiki/February_11.html" title="February 11">11 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_rwt1" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.realworldtech.com/page.cfm?ArticleID=RWT021005084318">ISSCC 2005: The CELL Microprocessor</a>", <i>Real World Technologies</i>, <a href="/wiki/February_10.html" title="February 10">10 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_isscc2" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.ibm.com/chips/techlib/techlib.nsf/techdocs/372E2BE9229AC34987256FC00074A13A/$file/ISSCC-26.7-Cell_SRAM.PDF">A 4.8 GHz Fully Pipelined Embedded SRAM in the Streaming Processor of a CELL Processor</a>", <i>Sony Computer Entertainment Inc., Toshiba Corp., IBM</i>, <a href="/wiki/February_9.html" title="February 9">9 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_isscc" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.ibm.com/chips/techlib/techlib.nsf/techdocs/7FB9EC5D5BBF51ED87256FC000742186/$file/ISSCC-10.2-Cell_Design.PDF">The Design and Implementation of a First-Generation CELL Processor</a>", <i>Sony Computer Entertainment Inc., Toshiba Corp., IBM</i>, <a href="/wiki/February_8.html" title="February 8">8 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_macworld" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www.macworld.com/news/2005/02/07/celldetails/index.php?lsrc=mcrss-0205">IBM, Sony, Toshiba unveil nine-core Cell processor</a>", <i>Macworld</i>, <a href="/wiki/February_7.html" title="February 7">7 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_cellbriefing" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://pc.watch.impress.co.jp/docs/2005/0208/kaigai153.htm">Cell Microprocessor Briefing</a>", <i>IBM, Sony Computer Entertainment Inc., Toshiba Corp.</i>, <a href="/wiki/February_7.html" title="February 7">7 February</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_linuxtag" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www.linuxtag.org/typo3site/freecongress-details.html?talkid=156">The Cell Processor Programming Model</a>. <i>LinuxTag 2005</i>. Retrieved on <a href="/wiki/June_11.html" title="June 11">11 June</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_ibmresearch" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www.research.ibm.com/cell/">IBM Research - Cell</a>. <i>IBM</i>. Retrieved on <a href="/wiki/June_11.html" title="June 11">11 June</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_anandtech" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www.anandtech.com/printarticle.aspx?i=2379">Understanding the Cell Microprocessor</a>. <i>Anand Lal Shimpi</i>. Retrieved on <a href="/wiki/March_17.html" title="March 17">17 March</a> <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_celldma" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; "<a  class="external text" title="http://www-128.ibm.com/developerworks/power/library/pa-celldmas/">Cell DMA Engines</a>", <i>IBM developerWorks</i>, <a href="/wiki/December_6.html" title="December 6">December 6</a>, <a href="/wiki/2005.html" title="2005">2005</a>.</li>
<li><cite id="endnote_90nmsoi" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www.iele.polsl.gliwice.pl/~izi/cell1.pdf">The Microarchitecture of the Synergistic Processor for a Cell Processor</a>. IEEE Journal of Solid-State Circuits, Vol.41, No.1 (<a href="/wiki/January_1.html" title="January 1">January 1</a>, <a href="/wiki/2006.html" title="2006">2006</a>). Retrieved on <a href="/wiki/April_4.html" title="April 4">4 April</a> <a href="/wiki/2006.html" title="2006">2006</a>.</li>
<li><cite id="endnote_costshrink" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www.cdrinfo.com/Sections/News/Details.aspx?NewsId=16543">IBM Showcases Cell Processors in Action at CeBIT</a>. CDRInf (<a href="/wiki/Mar_13.html" title="Mar 13">Mar 13</a>, <a href="/wiki/2006.html" title="2006">2006</a>). Retrieved on <a href="/wiki/April_4.html" title="April 4">4 April</a> <a href="/wiki/2006.html" title="2006">2006</a>.</li>
<li><cite id="endnote_sti32nm" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www.networkworld.com/news/2006/011206-ibm-sony-semiconductors.html?fsrc=rss-ibm">IBM, Sony, Toshiba extend chip development work</a>. IDG News Service (<a href="/wiki/January_12.html" title="January 12">January 12</a>, <a href="/wiki/2006.html" title="2006">2006</a>). Retrieved on <a href="/wiki/April_4.html" title="April 4">4 April</a> <a href="/wiki/2006.html" title="2006">2006</a>.</li>
<li><cite id="endnote_pacellperf" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www-128.ibm.com/developerworks/power/library/pa-cellperf/">Cell Broadband Engine Architecture and its first implementation</a>. IBM developerWorks (<a href="/wiki/Nov_29.html" title="Nov 29">Nov 29</a>, <a href="/wiki/2005.html" title="2005">2005</a>). Retrieved on <a href="/wiki/April_6.html" title="April 6">6 April</a> <a href="/wiki/2006.html" title="2006">2006</a>.</li>
<li><cite id="endnote_opticalic" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://techon.nikkeibp.co.jp/english/NEWS_EN/20060901/120699/">Cell Optical Interconnection Technology</a>. Retrieved on <a href="/wiki/September_3.html" title="September 3">September 3</a>, <a href="/wiki/2006.html" title="2006">2006</a>].</li>
<li><cite id="endnote_vmxrefman" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a  class="external text" title="http://www-306.ibm.com/chips/techlib/techlib.nsf/techdocs/C40E4C6133B31EE8872570B500791108">PowerPC Microprocessor Family Vector/SIMD Multimedia Extension Technology Programming Environments Manual</a>. IBM (<a href="/wiki/Sep_30.html" title="Sep 30">Sep 30</a>, <a href="/wiki/2005.html" title="2005">2005</a>). Retrieved on <a href="/wiki/April_8.html" title="April 8">8 April</a> <a href="/wiki/2006.html" title="2006">2006</a>.</li>
</ol>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.ibm.com/developerworks/power/library/pa-cellsecurity/?ca=dgr-wikiaCellSecurity">The Cell BE Processor Security Architecture</a></li>
<li><a  class="external text" title="http://www.ibm.com/developerworks/power/library/pa-nl28-downloads/?S_TACT=105AGX59&amp;S_CMP=GR&amp;ca=dgr-wikiaUpgradeCell">Upgrade your Cell BE SDK Components</a></li>
<li><a  class="external text" title="http://cell.scei.co.jp/">Sony Computer Entertainment International's CELL resource page</a></li>
<li><a  class="external text" title="http://www.research.ibm.com/cell/">IBM Research Labs</a></li>
<li><a  class="external text" title="http://www.power.org">Power.org Community</a></li>
<li><a  class="external text" title="http://www.cell-processor.net">Site offering news and info on the Cell processor</a></li>
<li><a  class="external text" title="http://www.freepatentsonline.com/6526491.html">Patent #6,526,491 (related to the Cell processor)</a></li>
<li><a  class="external text" title="http://www-128.ibm.com/developerworks/power/cell/">Cell Broadband Engine resource center</a></li>
<li><a  class="external text" title="http://research.scea.com/research/html/CellGDC05/index.html">60 page Cell intro presentation</a> from Sony Computer Entertainment US Research and Development</li>
<li><a  class="external text" title="http://www.casesconference.org/cases2005/pdf/Cell-tutorial.pdf">Hardware and Software Architectures for the CELL BROADBAND ENGINE processor</a></li>
<li><a  class="external text" title="http://www.bsc.es/projects/deepcomputing/linuxoncell/">Barcelona Supercomputing Center - Linux/Cell SDK + Source</a></li>
<li><a  class="external text" title="http://www.cellperformance.com/articles/">Cell Performance - Cell development tips</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: News">edit</a>]</div>
<p><a name="News" id="News"></a></p>
<h3>News</h3>
<ul>
<li><a  class="external text" title="http://www-306.ibm.com/chips/news/2001/0312_sony-toshiba.html">Sony, IBM, and Toshiba announces Cell development</a> (<a href="/wiki/2001.html" title="2001">2001</a>-<a href="/wiki/March_12.html" title="March 12">03-12</a>)</li>
<li><a  class="external text" title="http://www.scei.co.jp/corporate/release/pdf/041129ae.pdf">Sony/Toshiba Press Release on Cell Production</a> (<a href="/wiki/2004.html" title="2004">2004</a>-<a href="/wiki/November_29.html" title="November 29">11-29</a>)</li>
<li><a  class="external text" title="http://www.scei.co.jp/corporate/release/pdf/041129be.pdf">Sony PR on one-rack 16 TFLOP workstation</a> (<a href="/wiki/2004.html" title="2004">2004</a>-<a href="/wiki/November_29.html" title="November 29">11-29</a>)</li>
<li><a  class="external text" title="http://www-1.ibm.com/press/PressServletForm.wss?MenuChoice=pressreleases&amp;TemplateName=ShowPressReleaseTemplate&amp;SelectString=t1.docunid=7502&amp;TableName=DataheadApplicationClass&amp;SESSIONKEY=any&amp;WindowTitle=Press+Release&amp;STATUS=publish">IBM/Sony/Toshiba PR on key details of the Cell Chip</a> (<a href="/wiki/2005.html" title="2005">2005</a>-<a href="/wiki/February_7.html" title="February 7">02-07</a>)</li>
<li><a  class="external text" title="http://www-1.ibm.com/press/PressServletForm.wss?MenuChoice=pressreleases&amp;TemplateName=ShowPressReleaseTemplate&amp;SelectString=t1.docunid=7964&amp;TableName=DataheadApplicationClass&amp;SESSIONKEY=any&amp;WindowTitle=Press+Release&amp;STATUS=publish">IBM/Sony/Toshiba PR on the release of the Cell SDK</a> (<a href="/wiki/2005.html" title="2005">2005</a>-<a href="/wiki/November_9.html" title="November 9">11-09</a>)</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Articles">edit</a>]</div>
<p><a name="Articles" id="Articles"></a></p>
<h3>Articles</h3>
<ul>
<li><a  class="external text" title="http://www.spectrum.ieee.org/jan06/2609">Winner: Multimedia Monster</a></li>
<li><a  class="external text" title="http://www.cotsjournalonline.com/home/article.php?id=100412">Military to Begin Using Cell Processor Technology</a></li>
<li>"<a  class="external text" title="http://news.com.com/PlayStation+3+chip+has+split+personality/2100-1043_3-5566340.html?tag=nl">PlayStation 3 chip has split personality"</a> — By David Becker, CNET News.com, <a href="/wiki/February_7.html" title="February 7">7 February</a> <a href="/wiki/2005.html" title="2005">2005</a></li>
<li>"<a  class="external text" title="http://www.pbs.org/cringely/pulpit/pulpit20050217.html">It's the Software, Stupid!</a>" — <a href="/wiki/Robert_X._Cringely.html" title="Robert X. Cringely">Robert X. Cringely</a> piece about why software is key to the Cell success.</li>
<li>"<a  class="external text" title="http://techon.nikkeibp.co.jp/english/NEWS_EN/20050407/103542">Because It's an Once in a Lifetime Challenge</a>" — <a href="/wiki/Ken_Kutaragi.html" title="Ken Kutaragi">Ken Kutaragi</a></li>
<li>"Introducing the IBM/Sony/Toshiba Cell Processor" — Jon "Hannibal" Stokes
<ul>
<li><a  class="external text" title="http://arstechnica.com/articles/paedia/cpu/cell-1.ars">Part I: the SIMD processing units</a></li>
<li><a  class="external text" title="http://arstechnica.com/articles/paedia/cpu/cell-2.ars">Part II: The Cell Architecture</a></li>
</ul>
</li>
<li><a  class="external text" title="http://www.eet.com/semi/news/showArticle.jhtml?articleId=54200580">EE Times article on ISSCC paper presentation</a></li>
<li><a  class="external text" title="http://pcweb.mycom.co.jp/news/2004/11/29/011bl.jpg">Link to image of ISSCC presentation abstract for 90nm process</a></li>
<li><a  class="external text" title="http://www.blachford.info/computer/Cell/Cell0_v2.html">Cell Architecture Explained</a></li>
<li>"<a  class="external text" title="http://www.gamezero.com/team-0/articles/interviews/dr_h_peter_hofstee/">The Soul of Cell</a>" Interview with Dr. H. Peter Hofstee, Cell Chief Scientist and Cell Synergistic Processor Chief Architect, with the IBM Systems and Technology Group</li>
<li>"<a  class="external text" title="http://ozymandias.com/archive/2006/07/18/Playstation-3-CPU-Speed-Downgrade-Rumor---Redux.aspx">Playstation 3 CPU Speed Downgrade Rumor"</a> — An Article from a blog written by 'Ozymandias'</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Technical documentation">edit</a>]</div>
<p><a name="Technical_documentation" id="Technical_documentation"></a></p>
<h3>Technical documentation</h3>
<ul>
<li><a  class="external text" title="http://www.alpha_works.ibm.com/topics/cell?open&amp;S_TACT=105AGX59&amp;S_CMP=GR&amp;ca=dgr-wikiaCellAW">Cell SDK</a> <a  class="external text" title="http://204.146.213.73/topics/cell?open&amp;S_TACT=105AGX59&amp;S_CMP=GR&amp;ca=dgr-wikiaCellAW">2</a></li>
<li><a  class="external text" title="http://www.ibm.com/developerworks/power/cell/downloads_doc.html?S_TACT=105AGX59&amp;S_CMP=GR&amp;ca=dgr-wikiaCellResource">Standards and documentation</a></li>
</ul>
<div style="clear:both;" class="NavFrame">
<div class="NavHead" style="background-color:#CCCCFF;"><b><a href="/wiki/IBM.html" title="IBM">IBM</a></b></div>
<div class="NavContent" style="font-size:90%;">
<p><b>Hardware Products</b>: <strong class="selflink">Cell microprocessor</strong> | <a href="/wiki/Apache_Derby.html" title="Apache Derby">Cloudscape</a> | <a href="/wiki/IBM_mainframe.html" title="IBM mainframe">Mainframe</a> | <a href="/wiki/IBM_PC.html" title="IBM PC">PC</a> | <a href="/wiki/IBM_POWER.html" title="IBM POWER">POWER</a><br />
<b>Software Products</b>: <a href="/wiki/AIX_operating_system.html" title="AIX operating system">AIX</a> | <a href="/wiki/IBM_DB2.html" title="IBM DB2">DB2</a> | <a href="/wiki/Lotus_Notes.html" title="Lotus Notes">Lotus Notes</a> | <a href="/wiki/OS/2.html" title="OS/2">OS/2</a> | <a href="/wiki/WebSphere.html" title="WebSphere">WebSphere</a> | <a href="/wiki/IBM_Workplace.html" title="IBM Workplace">Workplace</a><br />
<b>See also</b>: <a href="/wiki/IBM_India.html" title="IBM India">IBM India</a> | <a href="/wiki/IBM_PC_compatible.html" title="IBM PC compatible">IBM PC compatible</a> | <a href="/wiki/IBM_Public_License.html" title="IBM Public License">IBM Public License</a> | <a href="/wiki/List_of_IBM_acquisitions_and_spinoffs.html" title="List of IBM acquisitions and spinoffs">List of IBM acquisitions and spinoffs</a> | <a href="/wiki/List_of_IBM_products.html" title="List of IBM products">List of IBM products</a></p>
<p><b>Annual Revenue</b>: <a  class="image" title=""><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/5/50/Green_Arrow_Up.svg/10px-Green_Arrow_Up.svg.png" alt="" width="10" height="10" longdesc="/wiki/Image:Green_Arrow_Up.svg" /></a>$91.1 billion <a href="/wiki/USD.html" title="USD">USD</a> (<a href="/wiki/Fiscal_year.html" title="Fiscal year">FY</a> 2005) | <b>Employees</b>: 329,373 (2005) | <b>Stock Symbol</b>: <a href="/wiki/New_York_Stock_Exchange.html" title="New York Stock Exchange">NYSE</a>: <a  class="external text" title="http://www.nyse.com/about/listed/lcddata.html?ticker=IBM">IBM</a> | <b>Website</b>: <a  class="external text" title="http://www.ibm.com">www.ibm.com</a></p>
</div>
</div>

<!-- 
Pre-expand include size: 94960 bytes
Post-expand include size: 29090 bytes
Template argument size: 19553 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:803950-0!1!0!default!!en!2 and timestamp 20060910160721 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Articles with unsourced statements">Articles with unsourced statements</a></span> | <span dir='ltr'><a  title="Category:Microprocessors">Microprocessors</a></span> | <span dir='ltr'><a  title="Category:PowerPC microprocessors">PowerPC microprocessors</a></span> | <span dir='ltr'><a  title="Category:Cell BE architecture">Cell BE architecture</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Cell_microprocessor.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ca"><a >Català</a></li>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-eo"><a >Esperanto</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
				<li class="interwiki-sv"><a >Svenska</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 08:29, 10 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv88 in 0.088 secs. --></body></html>
