nv_vlibs:
  incdirs: [
    ../../rtl/includes,
  ]
  files: [
    rtl/vlibs/AN2D4PO4.v,
    rtl/vlibs/CKLNQD12.v,
    rtl/vlibs/CKLNQD12PO4.v,
    rtl/vlibs/HLS_cdp_icvt.v,
    rtl/vlibs/HLS_cdp_ocvt.v,
    rtl/vlibs/HLS_fp16_to_fp17.v,
    rtl/vlibs/HLS_fp16_to_fp32.v,
    rtl/vlibs/HLS_fp17_add.v,
    rtl/vlibs/HLS_fp17_mul.v,
    rtl/vlibs/HLS_fp17_sub.v,
    rtl/vlibs/HLS_fp17_to_fp16.v,
    rtl/vlibs/HLS_fp17_to_fp32.v,
    rtl/vlibs/HLS_fp32_add.v,
    rtl/vlibs/HLS_fp32_mul.v,
    rtl/vlibs/HLS_fp32_sub.v,
    rtl/vlibs/HLS_fp32_to_fp16.v,
    rtl/vlibs/HLS_fp32_to_fp17.v,
    rtl/vlibs/HLS_uint16_to_fp17.v,
    rtl/vlibs/LNQD1PO4.v,
    rtl/vlibs/MUX2D4.v,
    rtl/vlibs/MUX2HDD2.v,
    rtl/vlibs/NV_BLKBOX_BUFFER.v,
    rtl/vlibs/NV_BLKBOX_SINK.v,
    rtl/vlibs/NV_BLKBOX_SRC0.v,
    rtl/vlibs/NV_BLKBOX_SRC0_X.v,
    rtl/vlibs/NV_CLK_gate_power.v,
    rtl/vlibs/NV_DW02_tree.v,
    rtl/vlibs/NV_DW_lsd.v,
    rtl/vlibs/NV_DW_minmax.v,
    rtl/vlibs/OR2D1.v,
    rtl/vlibs/PGAOPV_AN2D2PO4.v,
    rtl/vlibs/PGAOPV_DFCNQD2PO4.v,
    rtl/vlibs/PGAOPV_INVD2PO4.v,
    rtl/vlibs/RANDFUNC.vlib,
    rtl/vlibs/SDFCNQD1.v,
    rtl/vlibs/SDFQD1.v,
    rtl/vlibs/SDFSNQD1.v,
    rtl/vlibs/ScanShareSel_JTAG_reg_ext_cg.v,
    rtl/vlibs/no_lib_cells.vlib,
    rtl/vlibs/nv_assert_always.vlib,
    rtl/vlibs/nv_assert_at_time_interval.vlib,
    rtl/vlibs/nv_assert_fifo.vlib,
    rtl/vlibs/nv_assert_hold_throughout_event_interval.vlib,
    rtl/vlibs/nv_assert_never.vlib,
    rtl/vlibs/nv_assert_no_x.vlib,
    rtl/vlibs/nv_assert_one_hot.vlib,
    rtl/vlibs/nv_assert_vld_credit_max.vlib,
    rtl/vlibs/nv_assert_zero_one_hot.vlib,
    rtl/vlibs/oneHotClk_async_read_clock.v,
    rtl/vlibs/oneHotClk_async_write_clock.v,
    rtl/vlibs/p_SDFCNQD1PO4.v,
    rtl/vlibs/p_SSYNC2DO_C_PP.v,
    rtl/vlibs/p_SSYNC3DO.v,
    rtl/vlibs/p_SSYNC3DO_C_PPP.v,
    rtl/vlibs/p_SSYNC3DO_S_PPP.v,
    rtl/vlibs/p_STRICTSYNC3DOTM_C_PPP.v,
    rtl/vlibs/sync2d_c_pp.v,
    rtl/vlibs/sync3d.v,
    rtl/vlibs/sync3d_c_ppp.v,
    rtl/vlibs/sync3d_s_ppp.v,
    rtl/vlibs/sync_reset.v
  ]

nv_rams_model:
  incdirs: [
    ../../rtl/includes,
  ]
  files: [
    rtl/rams/model/RAMDP_128X11_GL_M2_E2.v,
    rtl/rams/model/RAMDP_128X6_GL_M2_E2.v,
    rtl/rams/model/RAMDP_16X256_GL_M1_E2.v,
    rtl/rams/model/RAMDP_20X288_GL_M1_E2.v,
    rtl/rams/model/RAMDP_20X80_GL_M1_E2.v,
    rtl/rams/model/RAMDP_256X4_GL_M2_E2.v,
    rtl/rams/model/RAMDP_256X7_GL_M2_E2.v,
    rtl/rams/model/RAMDP_256X8_GL_M2_E2.v,
    rtl/rams/model/RAMDP_32X16_GL_M1_E2.v,
    rtl/rams/model/RAMDP_32X32_GL_M1_E2.v,
    rtl/rams/model/RAMDP_64X10_GL_M2_E2.v,
    rtl/rams/model/RAMDP_80X14_GL_M2_E2.v,
    rtl/rams/model/RAMDP_80X15_GL_M2_E2.v,
    rtl/rams/model/RAMPDP_160X144_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_160X16_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_160X82_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_248X144_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_248X82_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_256X11_GL_M4_D2.v,
    rtl/rams/model/RAMPDP_256X144_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_256X80_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_32X192_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_32X224_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_32X256_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_32X288_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_60X168_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_64X116_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_64X226_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_64X288_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_80X16_GL_M2_D2.v,
    rtl/rams/model/RAMPDP_80X226_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_80X256_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_80X288_GL_M1_D2.v,
    rtl/rams/model/RAMPDP_80X72_GL_M1_D2.v
  ]

nv_rams_synth:
  incdirs: [
    ../../rtl/includes,
  ]
  files: [
    rtl/rams/synth/nv_ram_rws_16x256.v,
    rtl/rams/synth/nv_ram_rws_16x256_logic.v,
    rtl/rams/synth/nv_ram_rws_256x3.v,
    rtl/rams/synth/nv_ram_rws_256x3_logic.v,
    rtl/rams/synth/nv_ram_rws_256x512.v,
    rtl/rams/synth/nv_ram_rws_256x512_logic.v,
    rtl/rams/synth/nv_ram_rws_256x7.v,
    rtl/rams/synth/nv_ram_rws_256x7_logic.v,
    rtl/rams/synth/nv_ram_rws_32x16.v,
    rtl/rams/synth/nv_ram_rws_32x16_logic.v,
    rtl/rams/synth/nv_ram_rws_32x512.v,
    rtl/rams/synth/nv_ram_rws_32x512_logic.v,
    rtl/rams/synth/nv_ram_rws_32x544.v,
    rtl/rams/synth/nv_ram_rws_32x544_logic.v,
    rtl/rams/synth/nv_ram_rws_32x768.v,
    rtl/rams/synth/nv_ram_rws_32x768_logic.v,
    rtl/rams/synth/nv_ram_rws_64x10.v,
    rtl/rams/synth/nv_ram_rws_64x10_logic.v,
    rtl/rams/synth/nv_ram_rws_64x116.v,
    rtl/rams/synth/nv_ram_rws_64x116_logic.v,
    rtl/rams/synth/nv_ram_rwsp_128x11.v,
    rtl/rams/synth/nv_ram_rwsp_128x11_logic.v,
    rtl/rams/synth/nv_ram_rwsp_128x6.v,
    rtl/rams/synth/nv_ram_rwsp_128x6_logic.v,
    rtl/rams/synth/nv_ram_rwsp_160x16.v,
    rtl/rams/synth/nv_ram_rwsp_160x16_logic.v,
    rtl/rams/synth/nv_ram_rwsp_160x514.v,
    rtl/rams/synth/nv_ram_rwsp_160x514_logic.v,
    rtl/rams/synth/nv_ram_rwsp_20x289.v,
    rtl/rams/synth/nv_ram_rwsp_20x289_logic.v,
    rtl/rams/synth/nv_ram_rwsp_245x514.v,
    rtl/rams/synth/nv_ram_rwsp_245x514_logic.v,
    rtl/rams/synth/nv_ram_rwsp_256x11.v,
    rtl/rams/synth/nv_ram_rwsp_256x11_logic.v,
    rtl/rams/synth/nv_ram_rwsp_32x32.v,
    rtl/rams/synth/nv_ram_rwsp_32x32_logic.v,
    rtl/rams/synth/nv_ram_rwsp_61x514.v,
    rtl/rams/synth/nv_ram_rwsp_61x514_logic.v,
    rtl/rams/synth/nv_ram_rwsp_80x14.v,
    rtl/rams/synth/nv_ram_rwsp_80x14_logic.v,
    rtl/rams/synth/nv_ram_rwsp_80x16.v,
    rtl/rams/synth/nv_ram_rwsp_80x16_logic.v,
    rtl/rams/synth/nv_ram_rwsp_80x256.v,
    rtl/rams/synth/nv_ram_rwsp_80x256_logic.v,
    rtl/rams/synth/nv_ram_rwsp_80x514.v,
    rtl/rams/synth/nv_ram_rwsp_80x514_logic.v,
    rtl/rams/synth/nv_ram_rwst_256x8.v,
    rtl/rams/synth/nv_ram_rwst_256x8_logic.v,
    rtl/rams/synth/nv_ram_rwsthp_19x80.v,
    rtl/rams/synth/nv_ram_rwsthp_19x80_logic.v,
    rtl/rams/synth/nv_ram_rwsthp_60x168.v,
    rtl/rams/synth/nv_ram_rwsthp_60x168_logic.v,
    rtl/rams/synth/nv_ram_rwsthp_80x15.v,
    rtl/rams/synth/nv_ram_rwsthp_80x15_logic.v,
    rtl/rams/synth/nv_ram_rwsthp_80x72.v,
    rtl/rams/synth/nv_ram_rwsthp_80x72_logic.v
  ]

nvdla_car:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/car/NV_NVDLA_core_reset.v,
    rtl/nvdla/car/NV_NVDLA_reset.v,
    rtl/nvdla/car/NV_NVDLA_ssync3d.v,
    rtl/nvdla/car/NV_NVDLA_ssync3d_c.v,
    rtl/nvdla/car/NV_NVDLA_sync3d.v,
    rtl/nvdla/car/NV_NVDLA_sync3d_c.v,
    rtl/nvdla/car/NV_NVDLA_sync3d_s.v
  ]

nvdla_cbuf:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/cbuf/NV_NVDLA_cbuf.v
  ]

nvdla_apb2csb:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/apb2csb/NV_NVDLA_apb2csb.v
  ]

nvdla_bdma:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/bdma/NV_NVDLA_BDMA_cq.v,
    rtl/nvdla/bdma/NV_NVDLA_BDMA_csb.v,
    rtl/nvdla/bdma/NV_NVDLA_BDMA_gate.v,
    rtl/nvdla/bdma/NV_NVDLA_BDMA_load.v,
    rtl/nvdla/bdma/NV_NVDLA_BDMA_reg.v,
    rtl/nvdla/bdma/NV_NVDLA_BDMA_store.v,
    rtl/nvdla/bdma/NV_NVDLA_bdma.v
  ]

nvdla_cacc:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/cacc/NV_NVDLA_CACC_CALC_fp_48b.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_CALC_int16.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_calculator.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_regfile.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_single_reg.v,
    rtl/nvdla/cacc/NV_NVDLA_CACC_slcg.v,
    rtl/nvdla/cacc/NV_NVDLA_cacc.v
  ]

nvdla_cdma:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_WG_fifo.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_WT_sp_arb.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_WT_wgs_fifo.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_WT_wrr_arb.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_cvt.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_dc.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_img.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_regfile.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_slcg.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_status.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_wg.v,
    rtl/nvdla/cdma/NV_NVDLA_CDMA_wt.v,
    rtl/nvdla/cdma/NV_NVDLA_cdma.v
  ]

nvdla_cdp:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_REG_single.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_dp.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_rdma.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_reg.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_slcg.v,
    rtl/nvdla/cdp/NV_NVDLA_CDP_wdma.v,
    rtl/nvdla/cdp/NV_NVDLA_cdp.v,
    rtl/nvdla/cdp/fp_format_cvt.v,
    rtl/nvdla/cdp/fp_sum_block.v,
    rtl/nvdla/cdp/int_sum_block.v 
  ]

nvdla_cmac:
  incdirs: [
    ../../rtl/includes,
    rtl/include
  ]
  files: [
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_MAC_exp.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_MAC_mul.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_MAC_nan.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_core.v,
    rtl/nvdla/cmac/NV_NVDLA_CMAC_reg.v,
    rtl/nvdla/cmac/NV_NVDLA_cmac.v
  ]