 
****************************************
Report : qor
Design : cpu
Version: L-2016.03-SP1
Date   : Sat Sep 14 15:07:01 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:         95.00
  Critical Path Slack:           0.20
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         14
  Hierarchical Port Count:       1201
  Leaf Cell Count:               4505
  Buf/Inv Cell Count:             458
  Buf Cell Count:                  30
  Inv Cell Count:                 458
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3480
  Sequential Cell Count:         1025
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7054.000000
  Noncombinational Area: 10149.000000
  Buf/Inv Area:            458.000000
  Total Buffer Area:            30.00
  Total Inverter Area:         458.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             17203.000000
  Design Area:           17203.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:          5724
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: DellUbuntu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.90
  Logic Optimization:                  0.71
  Mapping Optimization:                3.26
  -----------------------------------------
  Overall Compile Time:                6.41
  Overall Compile Wall Clock Time:     2.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
