
---------- Begin Simulation Statistics ----------
final_tick                               2598432547000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703172                       # Number of bytes of host memory used
host_op_rate                                    57376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45438.49                       # Real time elapsed on the host
host_tick_rate                               57185715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599468246                       # Number of instructions simulated
sim_ops                                    2607077173                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.598433                       # Number of seconds simulated
sim_ticks                                2598432547000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.415599                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              319581647                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           374149043                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24909907                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        498164996                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          49313499                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       49660975                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          347476                       # Number of indirect misses.
system.cpu0.branchPred.lookups              635967483                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032362                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16061300                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581798901                       # Number of branches committed
system.cpu0.commit.bw_lim_events             82810100                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      235736842                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379510408                       # Number of instructions committed
system.cpu0.commit.committedOps            2383317565                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4232351504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563119                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.390215                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3144426759     74.30%     74.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    630419940     14.90%     89.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    160801336      3.80%     92.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    131573020      3.11%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     54204681      1.28%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16655000      0.39%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6223307      0.15%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5237361      0.12%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     82810100      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4232351504                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48959428                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306447342                       # Number of committed integer instructions.
system.cpu0.commit.loads                    726020557                       # Number of loads committed
system.cpu0.commit.membars                    7608891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608897      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330067427     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729822418     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290550398     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383317565                       # Class of committed instruction
system.cpu0.commit.refs                    1020372844                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379510408                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383317565                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.181654                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.181654                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            854860127                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8858432                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           314831665                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2649221673                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1538559526                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1847591859                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16089519                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25454718                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16223968                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  635967483                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                476054014                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2704722296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11222786                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2696810256                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1416                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49876662                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122507                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1543662516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         368895146                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519490                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4273324999                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2323622917     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1458738484     34.14%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               308473327      7.22%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               137974592      3.23%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21042606      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17818056      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1842013      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3807541      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5463      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4273324999                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       83                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      36                       # number of floating regfile writes
system.cpu0.idleCycles                      917942575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16278846                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               609951456                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.499265                       # Inst execution rate
system.cpu0.iew.exec_refs                  1151791874                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 335281539                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              652847219                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            814363637                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810987                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6637094                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           341356139                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2619020424                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            816510335                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11939218                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2591818707                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2949982                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             29188819                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16089519                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             37165141                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1272309                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        55538548                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18037                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        30398                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15342169                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     88343080                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     47003841                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         30398                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1541355                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14737491                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1125795234                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2567633075                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842963                       # average fanout of values written-back
system.cpu0.iew.wb_producers                949003485                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.494606                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2567800690                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3194922748                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1644514325                       # number of integer regfile writes
system.cpu0.ipc                              0.458368                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.458368                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611993      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1416626191     54.41%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19387064      0.74%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900201      0.23%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             13      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           822077550     31.57%     87.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          332154863     12.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2603757926                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     68                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                132                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           64                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                78                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    9550994                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003668                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1632075     17.09%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5760      0.06%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1736034     18.18%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5372124     56.25%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               804997      8.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2605696859                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9491023827                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2567633011                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2854752352                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2607599970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2603757926                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420454                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      235702774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           632115                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           958                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     53869813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4273324999                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609305                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843911                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2412291732     56.45%     56.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1292179783     30.24%     86.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          455975031     10.67%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74924706      1.75%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           24922887      0.58%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5026401      0.12%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6423236      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1158790      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             422433      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4273324999                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.501565                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         43549397                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18967940                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           814363637                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          341356139                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2906                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5191267574                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8358159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              718498104                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525834897                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28367081                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1556449828                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              46616168                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               107696                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3260297439                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2640704792                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1698666204                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1844066801                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              62118665                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16089519                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            137981811                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               172831239                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               83                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3260297356                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        238936                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 63124389                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8895                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6768558631                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5279135554                       # The number of ROB writes
system.cpu0.timesIdled                       48559392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.505740                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27005749                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            33967043                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2537925                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40772891                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3036567                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3050448                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13881                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49581093                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112320                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801587                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1705336                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41145796                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9923863                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22970699                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219957838                       # Number of instructions committed
system.cpu1.commit.committedOps             223759608                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    862621613                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259395                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.079433                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    780419477     90.47%     90.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38645736      4.48%     94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14535569      1.69%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8205600      0.95%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5252988      0.61%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3423484      0.40%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1598614      0.19%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       616282      0.07%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9923863      1.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    862621613                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482142                       # Number of function calls committed.
system.cpu1.commit.int_insts                213867813                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55665495                       # Number of loads committed
system.cpu1.commit.membars                    7603304                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603304      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132573646     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59467082     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21556052      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223759608                       # Class of committed instruction
system.cpu1.commit.refs                      81023146                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219957838                       # Number of Instructions Simulated
system.cpu1.committedOps                    223759608                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.970560                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.970560                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            704823216                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               844197                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25426753                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             255203638                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39324023                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                111086595                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1706637                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2157912                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9755567                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49581093                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36557873                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    819036631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               598275                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     261452255                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5078452                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056771                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45120180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30042316                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299365                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         866696038                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.761273                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               697820919     80.52%     80.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110103832     12.70%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37439944      4.32%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12260583      1.41%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3498867      0.40%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3938372      0.45%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633271      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     233      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           866696038                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6659814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1837537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44136839                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274031                       # Inst execution rate
system.cpu1.iew.exec_refs                    85735341                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26103249                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              577168599                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60240193                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802273                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1330989                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27027104                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          246716432                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59632092                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1582224                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239326874                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2418499                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10681248                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1706637                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17752710                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         3024748                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26809                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1705                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1377                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4574698                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1669453                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1705                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       391436                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1446101                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138487292                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237787978                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813583                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112670934                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.272269                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237876435                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               304287736                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166574135                       # number of integer regfile writes
system.cpu1.ipc                              0.251854                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251854                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603403      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144411163     59.94%     63.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855381      0.36%     63.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704678      0.71%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63939515     26.54%     90.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22394946      9.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240909098                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7235982                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030036                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 972837     13.44%     13.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 17071      0.24%     13.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1563467     21.61%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4104260     56.72%     92.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               578343      7.99%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             240541661                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1356156614                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237787966                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        269674751                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 235310752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240909098                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405680                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22956823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           406426                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           227                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11294730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    866696038                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.277963                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761483                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          717548561     82.79%     82.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97707532     11.27%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31096168      3.59%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7791488      0.90%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8589465      0.99%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1628993      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1432983      0.17%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             672741      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             228107      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      866696038                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.275843                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26025747                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4628533                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60240193                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27027104                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       873355852                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4323492360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              623245388                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156125637                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27199241                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43872030                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8955442                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                88096                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            322835382                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             252207332                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          176760108                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114439657                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              46341944                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1706637                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             83414429                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20634471                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       322835370                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17897                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               655                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52919355                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           655                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1099427888                       # The number of ROB reads
system.cpu1.rob.rob_writes                  497557448                       # The number of ROB writes
system.cpu1.timesIdled                         389109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9489861                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                46076                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10247622                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              27197638                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26419867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52662574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4301952                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       479870                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    135765655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24917941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    271519194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25397811                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19907138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7819962                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18422660                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6511635                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6511632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19907143                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           539                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79081344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79081344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2191278848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2191278848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26419952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26419952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26419952                       # Request fanout histogram
system.membus.respLayer1.occupancy       139187262812                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         91076713041                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1393027000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   593092458.634613                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    730593500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1874726500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2594253466000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4179081000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    417643097                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       417643097                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    417643097                       # number of overall hits
system.cpu0.icache.overall_hits::total      417643097                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58410916                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58410916                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58410916                       # number of overall misses
system.cpu0.icache.overall_misses::total     58410916                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1178301008498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1178301008498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1178301008498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1178301008498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    476054013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    476054013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    476054013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    476054013                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122698                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122698                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122698                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122698                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20172.616511                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20172.616511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20172.616511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20172.616511                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2461                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.361702                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52566089                       # number of writebacks
system.cpu0.icache.writebacks::total         52566089                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5844794                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5844794                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5844794                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5844794                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52566122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52566122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52566122                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52566122                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1035774004498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1035774004498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1035774004498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1035774004498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110420                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110420                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110420                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110420                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19704.211859                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19704.211859                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19704.211859                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19704.211859                       # average overall mshr miss latency
system.cpu0.icache.replacements              52566089                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    417643097                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      417643097                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58410916                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58410916                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1178301008498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1178301008498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    476054013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    476054013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122698                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122698                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20172.616511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20172.616511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5844794                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5844794                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52566122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52566122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1035774004498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1035774004498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110420                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110420                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19704.211859                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19704.211859                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          470209086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52566089                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.945103                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1004674147                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1004674147                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    895844558                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       895844558                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    895844558                       # number of overall hits
system.cpu0.dcache.overall_hits::total      895844558                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    137772763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     137772763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    137772763                       # number of overall misses
system.cpu0.dcache.overall_misses::total    137772763                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3978749340979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3978749340979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3978749340979                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3978749340979                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1033617321                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1033617321                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1033617321                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1033617321                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133292                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133292                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28879.070539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28879.070539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28879.070539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28879.070539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     42821454                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       140860                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2502673                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2535                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.110287                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.566075                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     77751504                       # number of writebacks
system.cpu0.dcache.writebacks::total         77751504                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     61486285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     61486285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     61486285                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     61486285                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     76286478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     76286478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     76286478                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     76286478                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1635726126000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1635726126000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1635726126000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1635726126000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073805                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073805                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073805                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073805                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21441.888115                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21441.888115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21441.888115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21441.888115                       # average overall mshr miss latency
system.cpu0.dcache.replacements              77751504                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    658449366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      658449366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     84623408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     84623408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2277681131500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2277681131500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    743072774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    743072774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113883                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113883                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26915.497559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26915.497559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     27424988                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     27424988                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     57198420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     57198420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1176087645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1176087645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20561.540773                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20561.540773                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    237395192                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     237395192                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     53149355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     53149355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1701068209479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1701068209479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290544547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290544547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.182930                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.182930                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32005.434675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32005.434675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     34061297                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     34061297                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19088058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19088058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 459638481000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 459638481000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065698                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065698                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24079.897546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24079.897546                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     15964500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15964500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5724.094658                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5724.094658                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       757000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       757000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4821.656051                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4821.656051                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       600000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       600000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026751                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026751                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3821.656051                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3821.656051                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130985182500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130985182500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387106                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387106                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89001.065755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89001.065755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129513456500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129513456500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387106                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387106                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88001.065755                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88001.065755                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996739                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          975942055                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         77757898                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.551034                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996739                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2152619910                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2152619910                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            46817412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            67689402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              421934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              985006                       # number of demand (read+write) hits
system.l2.demand_hits::total                115913754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           46817412                       # number of overall hits
system.l2.overall_hits::.cpu0.data           67689402                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             421934                       # number of overall hits
system.l2.overall_hits::.cpu1.data             985006                       # number of overall hits
system.l2.overall_hits::total               115913754                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5748710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10061154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3998669                       # number of demand (read+write) misses
system.l2.demand_misses::total               19838130                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5748710                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10061154                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29597                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3998669                       # number of overall misses
system.l2.overall_misses::total              19838130                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 454815086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 891785887971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2585647000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 417807455990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1766994076961                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 454815086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 891785887971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2585647000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 417807455990                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1766994076961                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52566122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        77750556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          451531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4983675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            135751884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52566122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       77750556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         451531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4983675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           135751884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.129403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.065548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.802353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146135                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.129403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.065548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.802353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146135                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79116.025334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88636.540895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87361.793425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104486.631924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89070.596723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79116.025334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88636.540895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87361.793425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104486.631924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89070.596723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              15789                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       306                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      51.598039                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5543035                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7819962                       # number of writebacks
system.l2.writebacks::total                   7819962                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         270190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44521                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              314788                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        270190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44521                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             314788                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5748673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9790964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3954148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19523342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5748673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9790964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3954148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7090529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26613871                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 397326404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 776188854480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2287890500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 374767898495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1550571047975                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 397326404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 776188854480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2287890500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 374767898495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 548577752400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2099148800375                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.125928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.065460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.793420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.125928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.065460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.793420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69116.195077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79276.040079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77406.045945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94778.419648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79421.394553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69116.195077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79276.040079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77406.045945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94778.419648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77367.676290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78874.238189                       # average overall mshr miss latency
system.l2.replacements                       51089730                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24574982                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24574982                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24574982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24574982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    110591899                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        110591899                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    110591899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    110591899                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7090529                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7090529                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 548577752400                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 548577752400                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77367.676290                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77367.676290                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       667500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       728500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.938144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8240.740741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8005.494505                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1637000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       201500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1838500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20209.876543                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20203.296703                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        69500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        69500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 23166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6318.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       205000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16431565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           411530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16843095                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4133727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2530216                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6663943                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 375892328978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 264049261996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  639941590974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20565292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2941746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23507038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.201005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.860107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90933.031857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104358.387583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96030.471895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       131286                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25257                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           156543                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4002441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2504959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6507400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 325981597983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 236446858997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 562428456980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.194621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.851521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81445.697259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94391.508602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86429.058761                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      46817412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        421934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47239346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5748710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5778307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 454815086000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2585647000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 457400733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52566122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       451531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53017653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.065548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79116.025334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87361.793425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79158.260889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5748673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29557                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5778230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 397326404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2287890500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 399614295000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109361                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.065460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.108987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69116.195077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77406.045945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69158.599606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     51257837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       573476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          51831313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5927427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1468453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7395880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 515893558993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 153758193994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 669651752987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     57185264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2041929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59227193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.103653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.719150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87034.991573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104707.603167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90543.891057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       138904                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       158168                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5788523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1449189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7237712                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 450207256497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 138321039498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 588528295995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.101224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.709716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.122203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77775.843077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95447.204953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81314.135737                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                64                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          701                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             775                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16691500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1531500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18223000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          759                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           80                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           839                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.923584                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.925000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.923719                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23810.984308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20695.945946                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23513.548387                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          222                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          243                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          479                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          532                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9488993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1017500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10506493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.631094                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.662500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.634088                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19810.006263                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19198.113208                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19749.046992                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   277499512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  51090030                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.431579                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.403822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.831742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.913216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.456250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.363208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.302550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2218447814                       # Number of tag accesses
system.l2.tags.data_accesses               2218447814                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     367915008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     626883840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1891648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     253099968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    441011072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1690801536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    367915008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1891648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     369806656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    500477568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       500477568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5748672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9795060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3954687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6890798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26418774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7819962                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7819962                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        141591133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        241254614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           727996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97404864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    169721963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             650700569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    141591133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       727996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        142319129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192607489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192607489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192607489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       141591133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       241254614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          727996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97404864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    169721963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            843308058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7063568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5748672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8953658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3854796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6785033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016555964500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       430350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       430351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            53281693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6650878                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26418776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7819962                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26418776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7819962                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1047060                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                756394                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            849029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            841426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            874353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            939150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3536194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3600709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1825023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            962482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            941735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            888492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           884065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1413678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1490578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2507325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           878879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2938597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            401551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            397185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            421801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            414223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            441068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            462755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            457544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            453691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            429606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           420261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           530309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           568092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           422410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           428978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           407778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 609956264671                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               126858575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1085675920921                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24040.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42790.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17730327                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4285250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26418776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7819962                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13232881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4615143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2231244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1852540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1409332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  702063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  391199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  292559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  211376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  143888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  96134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  73535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  30831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  18838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  11377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  55408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  63828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 192921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 343500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 407200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 433513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 442701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 445696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 448143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 450717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 458129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 480998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 457735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 456427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 446669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 436166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 433310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 433708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10419668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.224528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.103135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.077382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5761436     55.29%     55.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1910377     18.33%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1014355      9.74%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       633033      6.08%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       357491      3.43%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       152916      1.47%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        94530      0.91%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        75490      0.72%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       420040      4.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10419668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       430351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.955864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.679390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       430350    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        430351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       430350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.385147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           357503     83.07%     83.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8591      2.00%     85.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            38450      8.93%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15954      3.71%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6387      1.48%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2303      0.54%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              785      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              272      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               68      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        430350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1623789760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                67011840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               452066624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1690801664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            500477568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       624.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    650.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2598432534002                       # Total gap between requests
system.mem_ctrls.avgGap                      75891.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    367915008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    573034112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1891648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    246706944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    434242048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    452066624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 141591132.863838791847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 220530685.955882161856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 727995.807389338501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 94944525.030997470021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 167116921.507679998875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173976663.170237004757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5748672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9795060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3954687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6890800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7819962                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 161193512576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 380244864665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1047037292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 211672369320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 331518137068                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 62882708980007                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28040.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38820.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35424.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53524.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48110.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8041306.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          33933049920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18035817195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         85275511860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19111041180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205117660800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1129554911310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46593962400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1537621954665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.749806                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110749217478                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86767200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2400916129522                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          40463458140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          21506822865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         95878533240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17760611520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205117660800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1142427692700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35753725440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1558908504705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.941879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81994086834                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86767200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2429671260166                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25132426290.697674                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   118841744110.728394                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     93.02%     93.02% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.33%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 919892265500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   437043886000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2161388661000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36098179                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36098179                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36098179                       # number of overall hits
system.cpu1.icache.overall_hits::total       36098179                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       459694                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        459694                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       459694                       # number of overall misses
system.cpu1.icache.overall_misses::total       459694                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8595243000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8595243000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8595243000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8595243000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36557873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36557873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36557873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36557873                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012574                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012574                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012574                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012574                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18697.748937                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18697.748937                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18697.748937                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18697.748937                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       451499                       # number of writebacks
system.cpu1.icache.writebacks::total           451499                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8163                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8163                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8163                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8163                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       451531                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       451531                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       451531                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       451531                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7977084500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7977084500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7977084500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7977084500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012351                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012351                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012351                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012351                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17666.748241                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17666.748241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17666.748241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17666.748241                       # average overall mshr miss latency
system.cpu1.icache.replacements                451499                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36098179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36098179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       459694                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       459694                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8595243000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8595243000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36557873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36557873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012574                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012574                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18697.748937                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18697.748937                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8163                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8163                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       451531                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       451531                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7977084500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7977084500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012351                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012351                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17666.748241                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17666.748241                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982758                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36389777                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           451499                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.597691                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        366301500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982758                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999461                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999461                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73567277                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73567277                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62241179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62241179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62241179                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62241179                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     15611758                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      15611758                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     15611758                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15611758                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1484383531310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1484383531310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1484383531310                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1484383531310                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77852937                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77852937                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77852937                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77852937                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95081.126117                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95081.126117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95081.126117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95081.126117                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6281953                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       417480                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            92110                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4683                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.200554                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.147982                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4983557                       # number of writebacks
system.cpu1.dcache.writebacks::total          4983557                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11984779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11984779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11984779                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11984779                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3626979                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3626979                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3626979                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3626979                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 319798181242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 319798181242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 319798181242                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 319798181242                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046588                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046588                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046588                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046588                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88172.052069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88172.052069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88172.052069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88172.052069                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4983557                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47584269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47584269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8713067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8713067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 677649519000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 677649519000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56297336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56297336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77773.936434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77773.936434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6670824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6670824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2042243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2042243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 164336706500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 164336706500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80468.732908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80468.732908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14656910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14656910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6898691                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6898691                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 806734012310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 806734012310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21555601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21555601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.320042                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.320042                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116940.157533                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116940.157533                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5313955                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5313955                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1584736                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1584736                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 155461474742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 155461474742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98099.288930                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98099.288930                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6530000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6530000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41069.182390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41069.182390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        70500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        70500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total          inf                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.244060                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.244060                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6176.991150                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6176.991150                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244060                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244060                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5176.991150                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5176.991150                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438218                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438218                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363369                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363369                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120589517500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120589517500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88449.654862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88449.654862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363369                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363369                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119226148500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119226148500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358632                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358632                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87449.654862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87449.654862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.662831                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69667767                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4990229                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.960836                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        366313000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.662831                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168301190                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168301190                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2598432547000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112245608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32394944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    111177659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        43269768                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11939782                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             177                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             371                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23519396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23519393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53017653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59227956                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          839                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157698332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    233261366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1354561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14957872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             407272131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6728461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9952137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57793920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    637907904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17376300672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63043342                       # Total snoops (count)
system.tol2bus.snoopTraffic                 501328640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        198796036                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              169083378     85.05%     85.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29232788     14.70%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 479870      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          198796036                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       271512272460                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      116643166842                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79760346515                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7489840105                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         677602387                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           265708                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4571964966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110131                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759880                       # Number of bytes of host memory used
host_op_rate                                   110745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31211.34                       # Real time elapsed on the host
host_tick_rate                               63231270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437339156                       # Number of instructions simulated
sim_ops                                    3456492972                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.973532                       # Number of seconds simulated
sim_ticks                                1973532419000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.565244                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54523862                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58273628                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8955570                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120848211                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1496174                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1845423                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          349249                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131137875                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       190832                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        295880                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7879271                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  70293341                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25748672                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12588651                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      204457512                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           413137467                       # Number of instructions committed
system.cpu0.commit.committedOps             419172276                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2818821283                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.148705                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.896464                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2692133827     95.51%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     53528504      1.90%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12348364      0.44%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21609210      0.77%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5190434      0.18%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2266888      0.08%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3933826      0.14%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2061558      0.07%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25748672      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2818821283                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     28062                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2621167                       # Number of function calls committed.
system.cpu0.commit.int_insts                405677717                       # Number of committed integer instructions.
system.cpu0.commit.loads                    143484049                       # Number of loads committed
system.cpu0.commit.membars                    9158166                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9164610      2.19%      2.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       235809587     56.26%     58.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5761630      1.37%     59.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2889193      0.69%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4296      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         12889      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2148      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2182      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      143775579     34.30%     94.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21743615      5.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4350      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2181      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        419172276                       # Class of committed instruction
system.cpu0.commit.refs                     165525725                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  413137467                       # Number of Instructions Simulated
system.cpu0.committedOps                    419172276                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.114984                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.114984                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2474671411                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1086695                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43362827                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             672434223                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               153297580                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                190674309                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7929574                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2713083                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24108570                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131137875                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36666166                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2671360238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1437851                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        16059                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     816535988                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4687                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        15043                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18016476                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039115                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         170277179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56020036                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.243553                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2850681444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.289799                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.845552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2403647903     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               272550319      9.56%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59128905      2.07%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51202189      1.80%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53154253      1.86%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5962868      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  442583      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  116494      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4475930      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2850681444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    23903                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   17344                       # number of floating regfile writes
system.cpu0.idleCycles                      501922449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8341709                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83129537                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174015                       # Inst execution rate
system.cpu0.iew.exec_refs                   268872193                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22985968                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               63076562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            226488278                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4731716                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1555007                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24792027                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617887357                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            245886225                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5157804                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            583403992                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                626211                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            764081063                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7929574                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            763614239                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10870822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          521738                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5912                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4347                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          603                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     83004229                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2750362                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4347                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3830878                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4510831                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                463158014                       # num instructions consuming a value
system.cpu0.iew.wb_count                    524551201                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765119                       # average fanout of values written-back
system.cpu0.iew.wb_producers                354371072                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.156461                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     526402042                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               760798329                       # number of integer regfile reads
system.cpu0.int_regfile_writes              416295870                       # number of integer regfile writes
system.cpu0.ipc                              0.123229                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123229                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9214449      1.57%      1.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            295925949     50.28%     51.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8184905      1.39%     53.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2889815      0.49%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 28      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4296      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              12889      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             28      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2148      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2182      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           249514551     42.39%     96.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22803899      3.87%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4420      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2236      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             588561795                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  28233                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              56460                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        28158                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             28436                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7952042                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013511                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2161749     27.18%     27.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8726      0.11%     27.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    416      0.01%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5388558     67.76%     95.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               392587      4.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             587271155                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4037459214                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    524523043                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        816577964                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 601527436                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                588561795                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16359921                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198715165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1758597                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3771270                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    120135076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2850681444                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.206464                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.719110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2540056099     89.10%     89.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          163665536      5.74%     94.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76333739      2.68%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32955238      1.16%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23593837      0.83%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7769125      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4721261      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             878344      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             708265      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2850681444                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.175554                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14611371                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1707974                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           226488278                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24792027                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  79370                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 21531                       # number of misc regfile writes
system.cpu0.numCycles                      3352603893                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   594461668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              846979626                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            322493775                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12902975                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               169240124                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             617493325                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               976504                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            848166194                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             634570432                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          503338477                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                196565749                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17664442                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7929574                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            643725262                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               180844770                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            23946                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       848142248                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     986241109                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4453576                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                131123109                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4541860                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3416289571                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1279132570                       # The number of ROB writes
system.cpu0.timesIdled                        5303746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                47053                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.076824                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55263089                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60018457                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          8978293                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        120748241                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2178999                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2605997                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          426998                       # Number of indirect misses.
system.cpu1.branchPred.lookups              131879447                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       323186                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        263898                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          7976036                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72682081                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25555976                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11540696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      201654385                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           424733443                       # Number of instructions committed
system.cpu1.commit.committedOps             430243523                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2723731188                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.157961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.913499                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2589568199     95.07%     95.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57776514      2.12%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14642497      0.54%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22184760      0.81%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5683864      0.21%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2481888      0.09%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3827399      0.14%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2010091      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25555976      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2723731188                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    136262                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3828099                       # Number of function calls committed.
system.cpu1.commit.int_insts                417732881                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144060087                       # Number of loads committed
system.cpu1.commit.membars                    8346756                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8378190      1.95%      1.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       245113318     56.97%     58.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5648918      1.31%     60.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2714178      0.63%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20956      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         62868      0.01%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10478      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10478      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      144302997     33.54%     94.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23949660      5.57%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20988      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10494      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        430243523                       # Class of committed instruction
system.cpu1.commit.refs                     168284139                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  424733443                       # Number of Instructions Simulated
system.cpu1.committedOps                    430243523                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.114460                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.114460                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2330905555                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1013105                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44424162                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             679938024                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               190974897                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                201804955                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8060440                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2272425                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23624533                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  131879447                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39026843                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2536164128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1627391                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        27575                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     820567063                       # Number of instructions fetch has processed
system.cpu1.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.MiscStallCycles                3957                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        15016                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18130120                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        90                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.branchRate                 0.038265                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         210094554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57442088                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238088                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2755370380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301010                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857152                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2303677439     83.61%     83.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               277224961     10.06%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60007383      2.18%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50751911      1.84%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                52817768      1.92%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5707584      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  589192      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  198740      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4395402      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2755370380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   115356                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   83888                       # number of floating regfile writes
system.cpu1.idleCycles                      691112220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8418969                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                85292508                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171834                       # Inst execution rate
system.cpu1.iew.exec_refs                   270493379                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25150767                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               62197333                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226081608                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4414045                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1694454                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26886476                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          626224046                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            245342612                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5342074                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            592221513                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                630638                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            752160779                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8060440                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            751705796                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10729056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          963968                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6934                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6598                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          660                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82021521                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2662424                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6598                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3950306                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4468663                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                458323653                       # num instructions consuming a value
system.cpu1.iew.wb_count                    533797793                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768559                       # average fanout of values written-back
system.cpu1.iew.wb_producers                352248730                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154882                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     535678686                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               772087007                       # number of integer regfile reads
system.cpu1.int_regfile_writes              422280115                       # number of integer regfile writes
system.cpu1.ipc                              0.123237                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123237                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8461584      1.42%      1.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            304210150     50.91%     52.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8034389      1.34%     53.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2717047      0.45%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20956      0.00%     54.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              62868      0.01%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             18      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10478      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10478      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           248995889     41.67%     95.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25008157      4.19%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          21042      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10528      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             597563587                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 136371                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             272742                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       136323                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            136490                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8146076                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013632                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2218179     27.23%     27.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11152      0.14%     27.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   2083      0.03%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5486924     67.36%     94.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               427738      5.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             597111708                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3960115926                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    533661470                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        822072568                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 611167140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                597563587                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15056906                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      195980523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1745038                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3516210                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119047416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2755370380                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216872                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2438935655     88.52%     88.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          168748003      6.12%     94.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76122940      2.76%     97.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33170490      1.20%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           23837282      0.87%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8079002      0.29%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4781362      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             939244      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             756402      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2755370380                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.173384                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13587581                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1740797                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226081608                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26886476                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 237910                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                104780                       # number of misc regfile writes
system.cpu1.numCycles                      3446482600                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   500489132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              833670542                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            330080563                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12902012                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               206568461                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             602922502                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               943973                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            858821071                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             643136880                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          508999193                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207604616                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15714541                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8060440                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            626778189                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178918630                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           115378                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       858705693                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     872688132                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4134387                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                126823119                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4215223                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3329303013                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1295444595                       # The number of ROB writes
system.cpu1.timesIdled                        6982837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30439484                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               621241                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            35035967                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             162755101                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     91545312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     179797820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5866972                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3328464                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77577074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     63039660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155227635                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       66368124                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           84404614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17328072                       # Transaction distribution
system.membus.trans_dist::WritebackClean          156                       # Transaction distribution
system.membus.trans_dist::CleanEvict         70954348                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           187190                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         105645                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6793900                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6789296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      84404609                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    270991728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              270991728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6945416832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6945416832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225161                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          91515242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                91515242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            91515242                       # Request fanout histogram
system.membus.respLayer1.occupancy       482227827015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        270105346014                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              30914                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15457                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19230029.274762                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   94564183.634004                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15457    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5094909000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15457                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1676293856500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 297238562500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31566686                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31566686                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31566686                       # number of overall hits
system.cpu0.icache.overall_hits::total       31566686                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5099462                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5099462                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5099462                       # number of overall misses
system.cpu0.icache.overall_misses::total      5099462                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 375853016025                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 375853016025                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 375853016025                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 375853016025                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36666148                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36666148                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36666148                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36666148                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139078                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139078                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139078                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139078                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73704.444905                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73704.444905                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73704.444905                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73704.444905                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       295585                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             5163                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.250629                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4710365                       # number of writebacks
system.cpu0.icache.writebacks::total          4710365                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       387909                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       387909                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       387909                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       387909                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4711553                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4711553                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4711553                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4711553                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 346611065040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 346611065040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 346611065040                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 346611065040                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128499                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128499                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128499                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128499                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73566.203127                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73566.203127                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73566.203127                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73566.203127                       # average overall mshr miss latency
system.cpu0.icache.replacements               4710365                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31566686                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31566686                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5099462                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5099462                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 375853016025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 375853016025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36666148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36666148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73704.444905                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73704.444905                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       387909                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       387909                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4711553                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4711553                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 346611065040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 346611065040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128499                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128499                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73566.203127                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73566.203127                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995924                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36278371                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4711585                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.699823                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995924                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999873                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         78043849                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        78043849                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144549830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144549830                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144549830                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144549830                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72014541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72014541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72014541                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72014541                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6527252282236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6527252282236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6527252282236                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6527252282236                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    216564371                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    216564371                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    216564371                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    216564371                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.332532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.332532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332532                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 90637.976603                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90637.976603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 90637.976603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90637.976603                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    797854761                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       241466                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12081726                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3529                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.038144                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.423349                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33369552                       # number of writebacks
system.cpu0.dcache.writebacks::total         33369552                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38494808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38494808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38494808                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38494808                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33519733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33519733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33519733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33519733                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3361990174643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3361990174643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3361990174643                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3361990174643                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154780                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154780                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154780                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154780                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100298.835156                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100298.835156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100298.835156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100298.835156                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33369462                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    134105701                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      134105701                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63793981                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63793981                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5826342240000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5826342240000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197899682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197899682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.322355                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322355                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 91330.594966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91330.594966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34236451                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34236451                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29557530                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29557530                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2981646852500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2981646852500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149356                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149356                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100876.049267                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100876.049267                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10444129                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10444129                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8220560                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8220560                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 700910042236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 700910042236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18664689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18664689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.440434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.440434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85263.052911                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85263.052911                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4258357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4258357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3962203                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3962203                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 380343322143                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 380343322143                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.212283                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.212283                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95992.891364                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95992.891364                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      3024938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      3024938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       109056                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       109056                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5059666500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5059666500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3133994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3133994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46395.122689                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46395.122689                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        65541                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        65541                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        43515                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        43515                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1361494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1361494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013885                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013885                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 31287.923704                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31287.923704                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      3026099                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      3026099                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        54209                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        54209                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    563758999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    563758999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3080308                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3080308                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.017599                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017599                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10399.730654                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10399.730654                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        53860                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        53860                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    509966999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    509966999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017485                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017485                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9468.380969                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9468.380969                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1874000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1874000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1806000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1806000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       181921                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         181921                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       113959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       113959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3880921981                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3880921981                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       295880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       295880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385153                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385153                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34055.423275                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34055.423275                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       113953                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       113953                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3766921981                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3766921981                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33056.803954                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33056.803954                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.877777                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          184551629                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33565433                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.498265                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.877777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996181                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996181                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        479714507                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       479714507                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1125901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3529750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1301794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3770663                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9728108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1125901                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3529750                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1301794                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3770663                       # number of overall hits
system.l2.overall_hits::total                 9728108                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3585407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29804689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           5080757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28947088                       # number of demand (read+write) misses
system.l2.demand_misses::total               67417941                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3585407                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29804689                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          5080757                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28947088                       # number of overall misses
system.l2.overall_misses::total              67417941                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 326574073430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3264542265052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 445256611429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3176504487063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7212877436974                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 326574073430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3264542265052                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 445256611429                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3176504487063                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7212877436974                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4711308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33334439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6382551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32717751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77146049                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4711308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33334439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6382551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32717751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77146049                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.761022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.796039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873900                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.761022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.796039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873900                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91084.240487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109531.163538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87635.880131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109734.854403                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106987.507034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91084.240487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109531.163538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87635.880131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109734.854403                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106987.507034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             571535                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14545                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.294259                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  23702254                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17328022                       # number of writebacks
system.l2.writebacks::total                  17328022                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          15070                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         513670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          13589                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         480321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1022650                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         15070                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        513670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         13589                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        480321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1022650                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3570337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29291019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      5067168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28466767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          66395291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3570337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29291019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      5067168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28466767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25084917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         91480208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 289855116051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2937717867919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 393676075031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2860155169312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6481404228313                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 289855116051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2937717867919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 393676075031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2860155169312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2226348803477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8707753031790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.757823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.878701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.793910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.870071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.757823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.878701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.793910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.870071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.185805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81184.245647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100294.150501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77691.537962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100473.480860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97618.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81184.245647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100294.150501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77691.537962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100473.480860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88752.488337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95187.289384                       # average overall mshr miss latency
system.l2.replacements                      153645547                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19037505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19037505                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           50                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             50                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19037555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19037555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           50                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           50                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53455606                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53455606                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          156                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            156                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53455762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53455762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          156                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          156                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25084917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25084917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2226348803477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2226348803477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88752.488337                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88752.488337                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1970                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11294                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         31430                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         18468                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              49898                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    136673000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    118419500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    255092500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        40754                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            61192                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.771213                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.903611                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.815433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4348.488705                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6412.145332                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5112.279049                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          142                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           92                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             234                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        31288                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        18376                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         49664                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    641270495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    375701992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1016972487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.767728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.899110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.811609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20495.733029                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20445.254245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20477.055553                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5376                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1495                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6871                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        10010                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        11131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            21141                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     46726000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29436500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     76162500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        15386                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          28012                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.650591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.881594                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.754712                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4667.932068                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2644.551253                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3602.596850                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          163                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           94                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           257                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9847                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        11037                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        20884                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    205273443                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    224874965                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    430148408                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.639997                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.874149                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.745538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20846.292576                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20374.645737                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20597.031603                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           283628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           320257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                603885                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3633489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3437588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7071077                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 372636989401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 350119238909                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  722756228310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3917117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3757845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7674962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.927593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102556.245361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101850.262134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102213.033221                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       152143                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       138460                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           290603                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3481346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3299128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6780474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 326669583969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 306937509951                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 633607093920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.888752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.877931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93834.276733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93035.950697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93445.840795                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1125901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1301794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2427695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3585407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      5080757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8666164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 326574073430                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 445256611429                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 771830684859                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4711308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6382551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11093859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.761022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.796039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.781168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91084.240487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87635.880131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89062.552343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        15070                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        13589                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         28659                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3570337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      5067168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8637505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 289855116051                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 393676075031                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 683531191082                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.757823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.793910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.778584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81184.245647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77691.537962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79135.258513                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3246122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3450406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6696528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26171200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25509500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51680700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2891905275651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2826385248154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5718290523805                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29417322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     28959906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58377228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.889653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.880856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110499.529087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110797.359735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110646.537756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       361527                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       341861                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       703388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25809673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25167639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50977312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2611048283950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2553217659361                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5164265943311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.877363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.869051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101165.492641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101448.437788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101305.183438                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         5285                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1909                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              7194                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        13500                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        11459                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24959                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42720495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     32283999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     75004494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        18785                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        13368                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         32153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.718659                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857196                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.776257                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3164.481111                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2817.348722                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3005.108137                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          628                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          465                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1093                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12872                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        10994                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        23866                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    249564974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    214526491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    464091465                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.685228                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.822412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.742264                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19388.204941                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19513.051756                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19445.716291                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998974                       # Cycle average of tags in use
system.l2.tags.total_refs                   173451835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 153653870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128848                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.279017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.166162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.956438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.629604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.676838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.290915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.504360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.041088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.119951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.176421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1351741502                       # Number of tag accesses
system.l2.tags.data_accesses               1351741502                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     228501632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1876038080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     324298752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1823243968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1584327552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5836409984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    228501632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    324298752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     552800384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1108996608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1108996608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3570338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29313095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        5067168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28488187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24755118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            91193906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17328072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17328072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        115783065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        950599069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        164324005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        923847995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    802787700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2957341834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    115783065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    164324005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        280107070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      561934832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            561934832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      561934832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       115783065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       950599069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       164324005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       923847995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    802787700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3519276666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16954331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3570293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28740778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   5067135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27948899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24652387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360903750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1051678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1051677                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           150806891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15962648                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    91193904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17328228                       # Number of write requests accepted
system.mem_ctrls.readBursts                  91193904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17328228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1214412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                373897                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2976758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3585893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4776255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3691015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4343234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8586725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7331726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8175153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6147290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6423468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6382799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8079301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5246035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3998845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6561870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3673126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            625631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1026483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1022030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            701956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1081431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            940493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1066498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1304395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            894954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1149471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1346781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1382827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1348336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           775934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1596397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           690709                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3481542932494                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               449897465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5168658426244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38692.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57442.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 47933828                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9140395                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              91193904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17328228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14949238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14743042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13517703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11679667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9299527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6985332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5204128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3894131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2861857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2109128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1569657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1243629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 776356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 490576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 311638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 186810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 100015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  48116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  43473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 456810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 790868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 978504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1067331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1103745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1116942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1123151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1128365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1139939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1168522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1128550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1120163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1108996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1098617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1089411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1088599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  78247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49859597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.260754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.240801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.186210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     34147878     68.49%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8868903     17.79%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2791578      5.60%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1537028      3.08%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       769080      1.54%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       503662      1.01%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       292185      0.59%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       203321      0.41%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       745962      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49859597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1051677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.558000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.689505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.439970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          90224      8.58%      8.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        349233     33.21%     41.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        273216     25.98%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       160401     15.25%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        82309      7.83%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        43148      4.10%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        24046      2.29%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        13276      1.26%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         7252      0.69%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3875      0.37%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2098      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1163      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          656      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          340      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          186      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           92      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           75      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           29      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           24      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1051677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1051678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.121222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.112717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.552897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           993621     94.48%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            14240      1.35%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25536      2.43%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12746      1.21%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4182      0.40%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1006      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              269      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1051678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5758687552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                77722368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1085076864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5836409856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1109006592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2917.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       549.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2957.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    561.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1973532355498                       # Total gap between requests
system.mem_ctrls.avgGap                      18185.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    228498752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1839409792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    324296640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1788729536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1577752832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1085076864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 115781605.511087372899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 932039308.952441334724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 164322935.300106644630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 906359337.591403365135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 799456252.560298085213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 549814562.737112045288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3570338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29313095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      5067168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28488187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24755116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17328228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 141633324193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1722083058617                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 183655168383                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1678693107831                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1442593767220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49336198829013                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39669.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58747.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36244.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58925.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58274.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2847157.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         188607384000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100247220975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        332100920760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        47947866300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155789112960.009766                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     890149800690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8236616640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1723078922325.078857                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        873.093802                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14081258038                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65900640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1893550520962                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         167390131440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          88969949640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        310352659260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        40553746740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155789112960.009766                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     892334715570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6396688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1661787003930.078857                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        842.036841                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9229054422                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65900640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1898402724578                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43042                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21522                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11630049.693337                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   112702085.680411                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21522    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6732394000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21522                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1723230489500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 250301929500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32227250                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32227250                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32227250                       # number of overall hits
system.cpu1.icache.overall_hits::total       32227250                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6799585                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6799585                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6799585                       # number of overall misses
system.cpu1.icache.overall_misses::total      6799585                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 503701259015                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 503701259015                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 503701259015                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 503701259015                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39026835                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39026835                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39026835                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39026835                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.174228                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.174228                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.174228                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.174228                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74078.235512                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74078.235512                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74078.235512                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74078.235512                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       787094                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8531                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    92.262806                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6381835                       # number of writebacks
system.cpu1.icache.writebacks::total          6381835                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       416871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       416871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       416871                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       416871                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6382714                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6382714                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6382714                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6382714                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 470035599029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 470035599029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 470035599029                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 470035599029                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.163547                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.163547                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.163547                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.163547                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73641.964692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73641.964692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73641.964692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73641.964692                       # average overall mshr miss latency
system.cpu1.icache.replacements               6381835                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32227250                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32227250                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6799585                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6799585                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 503701259015                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 503701259015                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39026835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39026835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.174228                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.174228                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74078.235512                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74078.235512                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       416871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       416871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6382714                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6382714                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 470035599029                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 470035599029                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.163547                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.163547                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73641.964692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73641.964692                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992476                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38769897                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6382746                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.074172                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992476                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999765                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         84436384                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        84436384                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147470510                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147470510                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147470510                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147470510                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     71172748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      71172748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     71172748                       # number of overall misses
system.cpu1.dcache.overall_misses::total     71172748                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6376351827903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6376351827903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6376351827903                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6376351827903                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218643258                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218643258                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218643258                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218643258                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.325520                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.325520                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.325520                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.325520                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89589.793946                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89589.793946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89589.793946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89589.793946                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    784898649                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       247971                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11900055                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3519                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.957565                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.466326                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32800627                       # number of writebacks
system.cpu1.dcache.writebacks::total         32800627                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     38277247                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     38277247                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     38277247                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     38277247                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     32895501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     32895501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     32895501                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     32895501                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3272813845513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3272813845513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3272813845513                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3272813845513                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150453                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150453                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150453                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150453                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99491.229683                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99491.229683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99491.229683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99491.229683                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32800625                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134533389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134533389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     62967601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     62967601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5704099715000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5704099715000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    197500990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    197500990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.318822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.318822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90587.851918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90587.851918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33881599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33881599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29086002                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29086002                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2914077352500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2914077352500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100188.308881                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100188.308881                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12937121                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12937121                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8205147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8205147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 672252112903                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 672252112903                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21142268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21142268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.388092                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.388092                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81930.538588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81930.538588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4395648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4395648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3809499                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3809499                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 358736493013                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 358736493013                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.180184                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.180184                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94168.942691                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94168.942691                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2746130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2746130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       136774                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       136774                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7471776500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7471776500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2882904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2882904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54628.631904                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54628.631904                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        52108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        52108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        84666                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        84666                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5070599000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5070599000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029368                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029368                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 59889.436137                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59889.436137                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2756497                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2756497                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59063                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59063                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    572544000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    572544000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2815560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2815560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020977                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020977                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9693.784603                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9693.784603                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59020                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59020                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    513746000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    513746000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020962                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020962                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8704.608607                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8704.608607                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2821500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2821500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2599500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2599500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       166374                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         166374                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        97524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        97524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3243789984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3243789984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       263898                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       263898                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369552                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369552                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33261.453427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33261.453427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          414                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          414                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        97110                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        97110                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3131136485                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3131136485                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367983                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367983                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32243.193132                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32243.193132                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.888372                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          186309359                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         32992303                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.647055                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.888372                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996512                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996512                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        482203514                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       482203514                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1973532419000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69865782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36365577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58224785                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       136317546                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43332770                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          197170                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        112590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         309760                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7753810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7753813                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11094266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58771515                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        32153                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        32153                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14133226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100510053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19147100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     98701199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232491578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    602987136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4269056256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    816920704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4193175232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9882139328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       197672760                       # Total snoops (count)
system.tol2bus.snoopTraffic                1139320832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        274941886                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.275928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473320                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              202409116     73.62%     73.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1               69202057     25.17%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3329910      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    803      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          274941886                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154878347619                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50438350778                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7077832441                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49572140101                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9583855875                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            51038                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
