#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feffd5b3aa0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7feffd5a8d90 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7feffd5a8dd0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7feffd5e55b0 .functor BUFZ 8, L_0x7feffd5e5370, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feffd5e58a0 .functor BUFZ 8, L_0x7feffd5e5660, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7feffd566cc0_0 .net *"_s0", 7 0, L_0x7feffd5e5370;  1 drivers
v0x7feffd5d41c0_0 .net *"_s10", 7 0, L_0x7feffd5e5740;  1 drivers
L_0x101f76050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d4260_0 .net *"_s13", 1 0, L_0x101f76050;  1 drivers
v0x7feffd5d4310_0 .net *"_s2", 7 0, L_0x7feffd5e5450;  1 drivers
L_0x101f76008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d43c0_0 .net *"_s5", 1 0, L_0x101f76008;  1 drivers
v0x7feffd5d44b0_0 .net *"_s8", 7 0, L_0x7feffd5e5660;  1 drivers
o0x101f45128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7feffd5d4560_0 .net "addr_a", 5 0, o0x101f45128;  0 drivers
o0x101f45158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7feffd5d4610_0 .net "addr_b", 5 0, o0x101f45158;  0 drivers
o0x101f45188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feffd5d46c0_0 .net "clk", 0 0, o0x101f45188;  0 drivers
o0x101f451b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7feffd5d47d0_0 .net "din_a", 7 0, o0x101f451b8;  0 drivers
v0x7feffd5d4870_0 .net "dout_a", 7 0, L_0x7feffd5e55b0;  1 drivers
v0x7feffd5d4920_0 .net "dout_b", 7 0, L_0x7feffd5e58a0;  1 drivers
v0x7feffd5d49d0_0 .var "q_addr_a", 5 0;
v0x7feffd5d4a80_0 .var "q_addr_b", 5 0;
v0x7feffd5d4b30 .array "ram", 0 63, 7 0;
o0x101f452a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feffd5d4bd0_0 .net "we", 0 0, o0x101f452a8;  0 drivers
E_0x7feffd567ab0 .event posedge, v0x7feffd5d46c0_0;
L_0x7feffd5e5370 .array/port v0x7feffd5d4b30, L_0x7feffd5e5450;
L_0x7feffd5e5450 .concat [ 6 2 0 0], v0x7feffd5d49d0_0, L_0x101f76008;
L_0x7feffd5e5660 .array/port v0x7feffd5d4b30, L_0x7feffd5e5740;
L_0x7feffd5e5740 .concat [ 6 2 0 0], v0x7feffd5d4a80_0, L_0x101f76050;
S_0x7feffd5a8ac0 .scope module, "testbench" "testbench" 3 8;
 .timescale -9 -12;
v0x7feffd5e5220_0 .var "clk", 0 0;
v0x7feffd5e52e0_0 .var "rst", 0 0;
S_0x7feffd5d4ce0 .scope module, "top" "riscv_top" 3 13, 4 8 0, S_0x7feffd5a8ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7feffd5d4ea0 .param/l "RAM_ADDR_WIDTH" 1 4 22, +C4<00000000000000000000000000010001>;
P_0x7feffd5d4ee0 .param/l "SIM" 0 4 10, +C4<00000000000000000000000000000001>;
P_0x7feffd5d4f20 .param/l "SYS_CLK_FREQ" 1 4 20, +C4<00000101111101011110000100000000>;
P_0x7feffd5d4f60 .param/l "UART_BAUD_RATE" 1 4 21, +C4<00000000000000011100001000000000>;
L_0x7feffd5e5950 .functor BUFZ 1, v0x7feffd5e5220_0, C4<0>, C4<0>, C4<0>;
L_0x7feffd5e6090 .functor NOT 1, L_0x7feffd5ee160, C4<0>, C4<0>, C4<0>;
L_0x7feffd5ed860 .functor BUFZ 1, L_0x7feffd5ee160, C4<0>, C4<0>, C4<0>;
L_0x7feffd5ed950 .functor BUFZ 8, L_0x7feffd5ee200, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x101f76a70 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7feffd5edb70 .functor AND 32, L_0x7feffd5eda00, L_0x101f76a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7feffd5edd00 .functor BUFZ 1, L_0x7feffd5edc20, C4<0>, C4<0>, C4<0>;
L_0x7feffd5ee070 .functor BUFZ 8, L_0x7feffd5e5f70, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7feffd5e2f10_0 .net "EXCLK", 0 0, v0x7feffd5e5220_0;  1 drivers
o0x101f463b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feffd5e2fa0_0 .net "Rx", 0 0, o0x101f463b8;  0 drivers
v0x7feffd5e3030_0 .net "Tx", 0 0, L_0x7feffd5e94e0;  1 drivers
L_0x101f761b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e30c0_0 .net/2u *"_s10", 0 0, L_0x101f761b8;  1 drivers
L_0x101f76200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e3150_0 .net/2u *"_s12", 0 0, L_0x101f76200;  1 drivers
v0x7feffd5e3220_0 .net *"_s21", 1 0, L_0x7feffd5ed480;  1 drivers
L_0x101f76950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e32b0_0 .net/2u *"_s22", 1 0, L_0x101f76950;  1 drivers
v0x7feffd5e3340_0 .net *"_s24", 0 0, L_0x7feffd5ed5a0;  1 drivers
L_0x101f76998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e33d0_0 .net/2u *"_s26", 0 0, L_0x101f76998;  1 drivers
L_0x101f769e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e34e0_0 .net/2u *"_s28", 0 0, L_0x101f769e0;  1 drivers
v0x7feffd5e3570_0 .net *"_s36", 31 0, L_0x7feffd5eda00;  1 drivers
L_0x101f76a28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e3600_0 .net *"_s39", 30 0, L_0x101f76a28;  1 drivers
v0x7feffd5e3690_0 .net/2u *"_s40", 31 0, L_0x101f76a70;  1 drivers
v0x7feffd5e3740_0 .net *"_s42", 31 0, L_0x7feffd5edb70;  1 drivers
L_0x101f76ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e37f0_0 .net/2u *"_s48", 0 0, L_0x101f76ab8;  1 drivers
v0x7feffd5e38a0_0 .net *"_s5", 1 0, L_0x7feffd5e6140;  1 drivers
L_0x101f76b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e3950_0 .net/2u *"_s50", 0 0, L_0x101f76b00;  1 drivers
v0x7feffd5e3ae0_0 .net *"_s54", 31 0, L_0x7feffd5edef0;  1 drivers
L_0x101f76b48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e3b70_0 .net *"_s57", 14 0, L_0x101f76b48;  1 drivers
L_0x101f76170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7feffd5e3c20_0 .net/2u *"_s6", 1 0, L_0x101f76170;  1 drivers
v0x7feffd5e3cd0_0 .net *"_s8", 0 0, L_0x7feffd5e61e0;  1 drivers
v0x7feffd5e3d70_0 .net "btnC", 0 0, v0x7feffd5e52e0_0;  1 drivers
v0x7feffd5e3e10_0 .net "clk", 0 0, L_0x7feffd5e5950;  1 drivers
o0x101f47ee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feffd5e3ea0_0 .net "cpu_dbgreg_dout", 31 0, o0x101f47ee8;  0 drivers
v0x7feffd5e3f60_0 .net "cpu_ram_a", 31 0, v0x7feffd5db5a0_0;  1 drivers
v0x7feffd5e4040_0 .net "cpu_ram_din", 7 0, L_0x7feffd5ee3a0;  1 drivers
v0x7feffd5e40d0_0 .net "cpu_ram_dout", 7 0, v0x7feffd5dc4f0_0;  1 drivers
v0x7feffd5e41a0_0 .net "cpu_ram_wr", 0 0, v0x7feffd5dc630_0;  1 drivers
v0x7feffd5e4270_0 .net "cpu_rdy", 0 0, L_0x7feffd5eddb0;  1 drivers
v0x7feffd5e4300_0 .net "cpumc_a", 31 0, L_0x7feffd5edfd0;  1 drivers
v0x7feffd5e4390_0 .net "cpumc_din", 7 0, L_0x7feffd5ee200;  1 drivers
v0x7feffd5e4460_0 .net "cpumc_wr", 0 0, L_0x7feffd5ee160;  1 drivers
v0x7feffd5e44f0_0 .net "hci_active", 0 0, L_0x7feffd5edc20;  1 drivers
v0x7feffd5e39e0_0 .net "hci_active_out", 0 0, L_0x7feffd5e8c00;  1 drivers
v0x7feffd5e4780_0 .net "hci_io_din", 7 0, L_0x7feffd5ed950;  1 drivers
v0x7feffd5e4810_0 .net "hci_io_dout", 7 0, v0x7feffd672c40_0;  1 drivers
v0x7feffd5e48a0_0 .net "hci_io_en", 0 0, L_0x7feffd5ed6c0;  1 drivers
v0x7feffd5e4930_0 .net "hci_io_sel", 2 0, L_0x7feffd5ed3a0;  1 drivers
v0x7feffd5e49e0_0 .net "hci_io_wr", 0 0, L_0x7feffd5ed860;  1 drivers
v0x7feffd5e4a90_0 .net "hci_ram_a", 16 0, v0x7feffd673370_0;  1 drivers
v0x7feffd5e4b50_0 .net "hci_ram_din", 7 0, L_0x7feffd5ee070;  1 drivers
v0x7feffd5e4c10_0 .net "hci_ram_dout", 7 0, L_0x7feffd5ed1c0;  1 drivers
v0x7feffd5e4cd0_0 .net "hci_ram_wr", 0 0, v0x7feffd673d50_0;  1 drivers
v0x7feffd5e4d80_0 .net "led", 0 0, L_0x7feffd5edd00;  1 drivers
v0x7feffd5e4e20_0 .net "ram_a", 16 0, L_0x7feffd5e64c0;  1 drivers
v0x7feffd5e4f00_0 .net "ram_dout", 7 0, L_0x7feffd5e5f70;  1 drivers
v0x7feffd5e4fc0_0 .net "ram_en", 0 0, L_0x7feffd5e6300;  1 drivers
v0x7feffd5e5070_0 .var "rst", 0 0;
v0x7feffd5e5100_0 .var "rst_delay", 0 0;
E_0x7feffd5d5190 .event posedge, v0x7feffd5e3d70_0, v0x7feffd5d75f0_0;
L_0x7feffd5e6140 .part L_0x7feffd5edfd0, 16, 2;
L_0x7feffd5e61e0 .cmp/eq 2, L_0x7feffd5e6140, L_0x101f76170;
L_0x7feffd5e6300 .functor MUXZ 1, L_0x101f76200, L_0x101f761b8, L_0x7feffd5e61e0, C4<>;
L_0x7feffd5e64c0 .part L_0x7feffd5edfd0, 0, 17;
L_0x7feffd5ed3a0 .part L_0x7feffd5edfd0, 0, 3;
L_0x7feffd5ed480 .part L_0x7feffd5edfd0, 16, 2;
L_0x7feffd5ed5a0 .cmp/eq 2, L_0x7feffd5ed480, L_0x101f76950;
L_0x7feffd5ed6c0 .functor MUXZ 1, L_0x101f769e0, L_0x101f76998, L_0x7feffd5ed5a0, C4<>;
L_0x7feffd5eda00 .concat [ 1 31 0 0], L_0x7feffd5e8c00, L_0x101f76a28;
L_0x7feffd5edc20 .part L_0x7feffd5edb70, 0, 1;
L_0x7feffd5eddb0 .functor MUXZ 1, L_0x101f76b00, L_0x101f76ab8, L_0x7feffd5edc20, C4<>;
L_0x7feffd5edef0 .concat [ 17 15 0 0], v0x7feffd673370_0, L_0x101f76b48;
L_0x7feffd5edfd0 .functor MUXZ 32, v0x7feffd5db5a0_0, L_0x7feffd5edef0, L_0x7feffd5edc20, C4<>;
L_0x7feffd5ee160 .functor MUXZ 1, v0x7feffd5dc630_0, v0x7feffd673d50_0, L_0x7feffd5edc20, C4<>;
L_0x7feffd5ee200 .functor MUXZ 8, v0x7feffd5dc4f0_0, L_0x7feffd5ed1c0, L_0x7feffd5edc20, C4<>;
L_0x7feffd5ee3a0 .functor MUXZ 8, L_0x7feffd5e5f70, v0x7feffd672c40_0, L_0x7feffd5ed6c0, C4<>;
S_0x7feffd5d51e0 .scope module, "hci0" "hci" 4 122, 5 33 0, S_0x7feffd5d4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /INPUT 32 "cpu_dbgreg_din"
P_0x7fefff000000 .param/l "BAUD_RATE" 0 5 37, +C4<00000000000000011100001000000000>;
P_0x7fefff000040 .param/l "DBG_UART_PARITY_ERR" 1 5 72, +C4<00000000000000000000000000000000>;
P_0x7fefff000080 .param/l "DBG_UNKNOWN_OPCODE" 1 5 73, +C4<00000000000000000000000000000001>;
P_0x7fefff0000c0 .param/l "IO_IN_BUF_WIDTH" 1 5 109, +C4<00000000000000000000000000001010>;
P_0x7fefff000100 .param/l "OP_CPU_REG_RD" 1 5 60, C4<00000001>;
P_0x7fefff000140 .param/l "OP_CPU_REG_WR" 1 5 61, C4<00000010>;
P_0x7fefff000180 .param/l "OP_DBG_BRK" 1 5 62, C4<00000011>;
P_0x7fefff0001c0 .param/l "OP_DBG_RUN" 1 5 63, C4<00000100>;
P_0x7fefff000200 .param/l "OP_DISABLE" 1 5 69, C4<00001011>;
P_0x7fefff000240 .param/l "OP_ECHO" 1 5 59, C4<00000000>;
P_0x7fefff000280 .param/l "OP_IO_IN" 1 5 64, C4<00000101>;
P_0x7fefff0002c0 .param/l "OP_MEM_RD" 1 5 67, C4<00001001>;
P_0x7fefff000300 .param/l "OP_MEM_WR" 1 5 68, C4<00001010>;
P_0x7fefff000340 .param/l "OP_QUERY_DBG_BRK" 1 5 65, C4<00000111>;
P_0x7fefff000380 .param/l "OP_QUERY_ERR_CODE" 1 5 66, C4<00001000>;
P_0x7fefff0003c0 .param/l "RAM_ADDR_WIDTH" 0 5 36, +C4<00000000000000000000000000010001>;
P_0x7fefff000400 .param/l "SYS_CLK_FREQ" 0 5 35, +C4<00000101111101011110000100000000>;
P_0x7fefff000440 .param/l "S_CPU_REG_RD_STG0" 1 5 82, C4<00110>;
P_0x7fefff000480 .param/l "S_CPU_REG_RD_STG1" 1 5 83, C4<00111>;
P_0x7fefff0004c0 .param/l "S_DECODE" 1 5 77, C4<00001>;
P_0x7fefff000500 .param/l "S_DISABLE" 1 5 89, C4<10000>;
P_0x7fefff000540 .param/l "S_DISABLED" 1 5 76, C4<00000>;
P_0x7fefff000580 .param/l "S_ECHO_STG_0" 1 5 78, C4<00010>;
P_0x7fefff0005c0 .param/l "S_ECHO_STG_1" 1 5 79, C4<00011>;
P_0x7fefff000600 .param/l "S_IO_IN_STG_0" 1 5 80, C4<00100>;
P_0x7fefff000640 .param/l "S_IO_IN_STG_1" 1 5 81, C4<00101>;
P_0x7fefff000680 .param/l "S_MEM_RD_STG_0" 1 5 85, C4<01001>;
P_0x7fefff0006c0 .param/l "S_MEM_RD_STG_1" 1 5 86, C4<01010>;
P_0x7fefff000700 .param/l "S_MEM_WR_STG_0" 1 5 87, C4<01011>;
P_0x7fefff000740 .param/l "S_MEM_WR_STG_1" 1 5 88, C4<01100>;
P_0x7fefff000780 .param/l "S_QUERY_ERR_CODE" 1 5 84, C4<01000>;
L_0x7feffd5ed1c0 .functor BUFZ 8, L_0x7feffd5eae00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x101f763b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd6722b0_0 .net/2u *"_s12", 31 0, L_0x101f763b0;  1 drivers
v0x7feffd672340_0 .net *"_s14", 31 0, L_0x7feffd5e8540;  1 drivers
L_0x101f76908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7feffd6723d0_0 .net/2u *"_s18", 4 0, L_0x101f76908;  1 drivers
v0x7feffd672460_0 .net "active", 0 0, L_0x7feffd5e8c00;  alias, 1 drivers
v0x7feffd6724f0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd672580_0 .net "cpu_dbgreg_din", 31 0, o0x101f47ee8;  alias, 0 drivers
v0x7feffd672610 .array "cpu_dbgreg_seg", 0 3;
v0x7feffd672610_0 .net v0x7feffd672610 0, 7 0, L_0x7feffd5e8480; 1 drivers
v0x7feffd672610_1 .net v0x7feffd672610 1, 7 0, L_0x7feffd5e8360; 1 drivers
v0x7feffd672610_2 .net v0x7feffd672610 2, 7 0, L_0x7feffd5e82c0; 1 drivers
v0x7feffd672610_3 .net v0x7feffd672610 3, 7 0, L_0x7feffd5e81e0; 1 drivers
v0x7feffd6726a0_0 .var "d_addr", 16 0;
v0x7feffd672730_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7feffd5e86c0;  1 drivers
v0x7feffd6727c0_0 .var "d_decode_cnt", 2 0;
v0x7feffd672850_0 .var "d_err_code", 1 0;
v0x7feffd6728e0_0 .var "d_execute_cnt", 16 0;
v0x7feffd672970_0 .var "d_io_dout", 7 0;
v0x7feffd672a00_0 .var "d_io_in_wr_data", 7 0;
v0x7feffd672a90_0 .var "d_io_in_wr_en", 0 0;
v0x7feffd672b20_0 .var "d_state", 4 0;
v0x7feffd672bb0_0 .var "d_tx_data", 7 0;
v0x7feffd672d40_0 .var "d_wr_en", 0 0;
v0x7feffd672dd0_0 .net "io_din", 7 0, L_0x7feffd5ed950;  alias, 1 drivers
v0x7feffd672e60_0 .net "io_dout", 7 0, v0x7feffd672c40_0;  alias, 1 drivers
v0x7feffd672ef0_0 .net "io_en", 0 0, L_0x7feffd5ed6c0;  alias, 1 drivers
v0x7feffd672f80_0 .net "io_in_empty", 0 0, L_0x7feffd5e80d0;  1 drivers
v0x7feffd673010_0 .net "io_in_full", 0 0, L_0x7feffd5e8060;  1 drivers
v0x7feffd6730a0_0 .net "io_in_rd_data", 7 0, L_0x7feffd5e7bd0;  1 drivers
v0x7feffd673130_0 .var "io_in_rd_en", 0 0;
v0x7feffd6731c0_0 .net "io_sel", 2 0, L_0x7feffd5ed3a0;  alias, 1 drivers
v0x7feffd673250_0 .net "io_wr", 0 0, L_0x7feffd5ed860;  alias, 1 drivers
v0x7feffd6732e0_0 .net "parity_err", 0 0, L_0x7feffd5e8820;  1 drivers
v0x7feffd673370_0 .var "q_addr", 16 0;
v0x7feffd673400_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7feffd673490_0 .var "q_decode_cnt", 2 0;
v0x7feffd673520_0 .var "q_err_code", 1 0;
v0x7feffd6735b0_0 .var "q_execute_cnt", 16 0;
v0x7feffd672c40_0 .var "q_io_dout", 7 0;
v0x7feffd673840_0 .var "q_io_en", 0 0;
v0x7feffd6738d0_0 .var "q_io_in_wr_data", 7 0;
v0x7feffd673960_0 .var "q_io_in_wr_en", 0 0;
v0x7feffd6739f0_0 .var "q_state", 4 0;
v0x7feffd673a80_0 .var "q_tx_data", 7 0;
v0x7feffd673b10_0 .var "q_wr_en", 0 0;
v0x7feffd673ba0_0 .net "ram_a", 16 0, v0x7feffd673370_0;  alias, 1 drivers
v0x7feffd673c30_0 .net "ram_din", 7 0, L_0x7feffd5ee070;  alias, 1 drivers
v0x7feffd673cc0_0 .net "ram_dout", 7 0, L_0x7feffd5ed1c0;  alias, 1 drivers
v0x7feffd673d50_0 .var "ram_wr", 0 0;
v0x7feffd673de0_0 .net "rd_data", 7 0, L_0x7feffd5eae00;  1 drivers
v0x7feffd673e70_0 .var "rd_en", 0 0;
v0x7feffd673f00_0 .net "rst", 0 0, v0x7feffd5e5070_0;  1 drivers
v0x7feffd673f90_0 .net "rx", 0 0, o0x101f463b8;  alias, 0 drivers
v0x7feffd674020_0 .net "rx_empty", 0 0, L_0x7feffd5eb300;  1 drivers
v0x7feffd6740b0_0 .net "tx", 0 0, L_0x7feffd5e94e0;  alias, 1 drivers
v0x7feffd674140_0 .net "tx_full", 0 0, L_0x7feffd5ece10;  1 drivers
E_0x7feffd5d5fc0/0 .event edge, v0x7feffd6739f0_0, v0x7feffd673490_0, v0x7feffd6735b0_0, v0x7feffd673370_0;
E_0x7feffd5d5fc0/1 .event edge, v0x7feffd673520_0, v0x7feffd6592a0_0, v0x7feffd673840_0, v0x7feffd672ef0_0;
E_0x7feffd5d5fc0/2 .event edge, v0x7feffd673250_0, v0x7feffd6731c0_0, v0x7feffd602770_0, v0x7feffd672dd0_0;
E_0x7feffd5d5fc0/3 .event edge, v0x7feffd5d79e0_0, v0x7feffd6463c0_0, v0x7feffd5d7a80_0, v0x7feffd65b1c0_0;
E_0x7feffd5d5fc0/4 .event edge, v0x7feffd6728e0_0, v0x7feffd672610_0, v0x7feffd672610_1, v0x7feffd672610_2;
E_0x7feffd5d5fc0/5 .event edge, v0x7feffd672610_3, v0x7feffd673c30_0;
E_0x7feffd5d5fc0 .event/or E_0x7feffd5d5fc0/0, E_0x7feffd5d5fc0/1, E_0x7feffd5d5fc0/2, E_0x7feffd5d5fc0/3, E_0x7feffd5d5fc0/4, E_0x7feffd5d5fc0/5;
E_0x7feffd5d60b0/0 .event edge, v0x7feffd672ef0_0, v0x7feffd673250_0, v0x7feffd6731c0_0, v0x7feffd5d7f70_0;
E_0x7feffd5d60b0/1 .event edge, v0x7feffd673400_0;
E_0x7feffd5d60b0 .event/or E_0x7feffd5d60b0/0, E_0x7feffd5d60b0/1;
L_0x7feffd5e81e0 .part o0x101f47ee8, 24, 8;
L_0x7feffd5e82c0 .part o0x101f47ee8, 16, 8;
L_0x7feffd5e8360 .part o0x101f47ee8, 8, 8;
L_0x7feffd5e8480 .part o0x101f47ee8, 0, 8;
L_0x7feffd5e8540 .arith/sum 32, v0x7feffd673400_0, L_0x101f763b0;
L_0x7feffd5e86c0 .functor MUXZ 32, L_0x7feffd5e8540, v0x7feffd673400_0, L_0x7feffd5e8c00, C4<>;
L_0x7feffd5e8c00 .cmp/ne 5, v0x7feffd6739f0_0, L_0x101f76908;
S_0x7feffd5d6110 .scope module, "io_in_fifo" "fifo" 5 121, 6 27 0, S_0x7feffd5d51e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7feffd5d62d0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x7feffd5d6310 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7feffd5e6640 .functor AND 1, v0x7feffd673130_0, L_0x7feffd5e65a0, C4<1>, C4<1>;
L_0x7feffd5e67f0 .functor AND 1, v0x7feffd673960_0, L_0x7feffd5e6730, C4<1>, C4<1>;
L_0x7feffd5e72e0 .functor AND 1, v0x7feffd5d7bc0_0, L_0x7feffd5e71c0, C4<1>, C4<1>;
L_0x7feffd5e75b0 .functor AND 1, L_0x7feffd5e7510, L_0x7feffd5e6640, C4<1>, C4<1>;
L_0x7feffd5e7660 .functor OR 1, L_0x7feffd5e72e0, L_0x7feffd5e75b0, C4<0>, C4<0>;
L_0x7feffd5e7900 .functor AND 1, v0x7feffd5d7120_0, L_0x7feffd5e7770, C4<1>, C4<1>;
L_0x7feffd5e7890 .functor AND 1, L_0x7feffd5e7b30, L_0x7feffd5e67f0, C4<1>, C4<1>;
L_0x7feffd5e7c90 .functor OR 1, L_0x7feffd5e7900, L_0x7feffd5e7890, C4<0>, C4<0>;
L_0x7feffd5e7bd0 .functor BUFZ 8, L_0x7feffd5e7d80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feffd5e8060 .functor BUFZ 1, v0x7feffd5d7120_0, C4<0>, C4<0>, C4<0>;
L_0x7feffd5e80d0 .functor BUFZ 1, v0x7feffd5d7bc0_0, C4<0>, C4<0>, C4<0>;
v0x7feffd5d65c0_0 .net *"_s1", 0 0, L_0x7feffd5e65a0;  1 drivers
v0x7feffd5d6670_0 .net *"_s10", 9 0, L_0x7feffd5e69a0;  1 drivers
v0x7feffd5d6710_0 .net *"_s14", 7 0, L_0x7feffd5e6c00;  1 drivers
v0x7feffd5d67a0_0 .net *"_s16", 11 0, L_0x7feffd5e6cd0;  1 drivers
L_0x101f76290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d6830_0 .net *"_s19", 1 0, L_0x101f76290;  1 drivers
L_0x101f762d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d6900_0 .net/2u *"_s22", 9 0, L_0x101f762d8;  1 drivers
v0x7feffd5d69b0_0 .net *"_s24", 9 0, L_0x7feffd5e6f50;  1 drivers
v0x7feffd5d6a60_0 .net *"_s31", 0 0, L_0x7feffd5e71c0;  1 drivers
v0x7feffd5d6b00_0 .net *"_s32", 0 0, L_0x7feffd5e72e0;  1 drivers
v0x7feffd5d6c10_0 .net *"_s34", 9 0, L_0x7feffd5e7390;  1 drivers
v0x7feffd5d6cb0_0 .net *"_s36", 0 0, L_0x7feffd5e7510;  1 drivers
v0x7feffd5d6d50_0 .net *"_s38", 0 0, L_0x7feffd5e75b0;  1 drivers
v0x7feffd5d6df0_0 .net *"_s43", 0 0, L_0x7feffd5e7770;  1 drivers
v0x7feffd5d6e90_0 .net *"_s44", 0 0, L_0x7feffd5e7900;  1 drivers
v0x7feffd5d6f30_0 .net *"_s46", 9 0, L_0x7feffd5e79b0;  1 drivers
v0x7feffd5d6fe0_0 .net *"_s48", 0 0, L_0x7feffd5e7b30;  1 drivers
v0x7feffd5d7080_0 .net *"_s5", 0 0, L_0x7feffd5e6730;  1 drivers
v0x7feffd5d7210_0 .net *"_s50", 0 0, L_0x7feffd5e7890;  1 drivers
v0x7feffd5d72a0_0 .net *"_s54", 7 0, L_0x7feffd5e7d80;  1 drivers
v0x7feffd5d7330_0 .net *"_s56", 11 0, L_0x7feffd5e7e20;  1 drivers
L_0x101f76368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d73e0_0 .net *"_s59", 1 0, L_0x101f76368;  1 drivers
L_0x101f76248 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d7490_0 .net/2u *"_s8", 9 0, L_0x101f76248;  1 drivers
L_0x101f76320 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d7540_0 .net "addr_bits_wide_1", 9 0, L_0x101f76320;  1 drivers
v0x7feffd5d75f0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5d7690_0 .net "d_data", 7 0, L_0x7feffd5e6df0;  1 drivers
v0x7feffd5d7740_0 .net "d_empty", 0 0, L_0x7feffd5e7660;  1 drivers
v0x7feffd5d77e0_0 .net "d_full", 0 0, L_0x7feffd5e7c90;  1 drivers
v0x7feffd5d7880_0 .net "d_rd_ptr", 9 0, L_0x7feffd5e7050;  1 drivers
v0x7feffd5d7930_0 .net "d_wr_ptr", 9 0, L_0x7feffd5e6aa0;  1 drivers
v0x7feffd5d79e0_0 .net "empty", 0 0, L_0x7feffd5e80d0;  alias, 1 drivers
v0x7feffd5d7a80_0 .net "full", 0 0, L_0x7feffd5e8060;  alias, 1 drivers
v0x7feffd5d7b20 .array "q_data_array", 0 1023, 7 0;
v0x7feffd5d7bc0_0 .var "q_empty", 0 0;
v0x7feffd5d7120_0 .var "q_full", 0 0;
v0x7feffd5d7e50_0 .var "q_rd_ptr", 9 0;
v0x7feffd5d7ee0_0 .var "q_wr_ptr", 9 0;
v0x7feffd5d7f70_0 .net "rd_data", 7 0, L_0x7feffd5e7bd0;  alias, 1 drivers
v0x7feffd5d8010_0 .net "rd_en", 0 0, v0x7feffd673130_0;  1 drivers
v0x7feffd5d80b0_0 .net "rd_en_prot", 0 0, L_0x7feffd5e6640;  1 drivers
v0x7feffd5d8150_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5d81f0_0 .net "wr_data", 7 0, v0x7feffd6738d0_0;  1 drivers
v0x7feffd5d82a0_0 .net "wr_en", 0 0, v0x7feffd673960_0;  1 drivers
v0x7feffd5d8340_0 .net "wr_en_prot", 0 0, L_0x7feffd5e67f0;  1 drivers
E_0x7feffd5d6570 .event posedge, v0x7feffd5d75f0_0;
L_0x7feffd5e65a0 .reduce/nor v0x7feffd5d7bc0_0;
L_0x7feffd5e6730 .reduce/nor v0x7feffd5d7120_0;
L_0x7feffd5e69a0 .arith/sum 10, v0x7feffd5d7ee0_0, L_0x101f76248;
L_0x7feffd5e6aa0 .functor MUXZ 10, v0x7feffd5d7ee0_0, L_0x7feffd5e69a0, L_0x7feffd5e67f0, C4<>;
L_0x7feffd5e6c00 .array/port v0x7feffd5d7b20, L_0x7feffd5e6cd0;
L_0x7feffd5e6cd0 .concat [ 10 2 0 0], v0x7feffd5d7ee0_0, L_0x101f76290;
L_0x7feffd5e6df0 .functor MUXZ 8, L_0x7feffd5e6c00, v0x7feffd6738d0_0, L_0x7feffd5e67f0, C4<>;
L_0x7feffd5e6f50 .arith/sum 10, v0x7feffd5d7e50_0, L_0x101f762d8;
L_0x7feffd5e7050 .functor MUXZ 10, v0x7feffd5d7e50_0, L_0x7feffd5e6f50, L_0x7feffd5e6640, C4<>;
L_0x7feffd5e71c0 .reduce/nor L_0x7feffd5e67f0;
L_0x7feffd5e7390 .arith/sub 10, v0x7feffd5d7ee0_0, v0x7feffd5d7e50_0;
L_0x7feffd5e7510 .cmp/eq 10, L_0x7feffd5e7390, L_0x101f76320;
L_0x7feffd5e7770 .reduce/nor L_0x7feffd5e6640;
L_0x7feffd5e79b0 .arith/sub 10, v0x7feffd5d7e50_0, v0x7feffd5d7ee0_0;
L_0x7feffd5e7b30 .cmp/eq 10, L_0x7feffd5e79b0, L_0x101f76320;
L_0x7feffd5e7d80 .array/port v0x7feffd5d7b20, L_0x7feffd5e7e20;
L_0x7feffd5e7e20 .concat [ 10 2 0 0], v0x7feffd5d7e50_0, L_0x101f76368;
S_0x7feffd5d84a0 .scope module, "uart_blk" "uart" 5 186, 7 32 0, S_0x7feffd5d51e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7feffd5d8600 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 7 54, +C4<00000000000000000000000000010000>;
P_0x7feffd5d8640 .param/l "BAUD_RATE" 0 7 35, +C4<00000000000000011100001000000000>;
P_0x7feffd5d8680 .param/l "DATA_BITS" 0 7 36, +C4<00000000000000000000000000001000>;
P_0x7feffd5d86c0 .param/l "PARITY_MODE" 0 7 38, +C4<00000000000000000000000000000001>;
P_0x7feffd5d8700 .param/l "STOP_BITS" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x7feffd5d8740 .param/l "SYS_CLK_FREQ" 0 7 34, +C4<00000101111101011110000100000000>;
L_0x7feffd5e8820 .functor BUFZ 1, v0x7feffd659330_0, C4<0>, C4<0>, C4<0>;
L_0x7feffd5e8890 .functor OR 1, v0x7feffd659330_0, v0x7feffd643430_0, C4<0>, C4<0>;
L_0x7feffd5e9640 .functor NOT 1, L_0x7feffd5ece80, C4<0>, C4<0>, C4<0>;
v0x7feffd65b680_0 .net "baud_clk_tick", 0 0, L_0x7feffd5e9170;  1 drivers
v0x7feffd63dab0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd63db40_0 .net "d_rx_parity_err", 0 0, L_0x7feffd5e8890;  1 drivers
v0x7feffd6592a0_0 .net "parity_err", 0 0, L_0x7feffd5e8820;  alias, 1 drivers
v0x7feffd659330_0 .var "q_rx_parity_err", 0 0;
v0x7feffd651510_0 .net "rd_en", 0 0, v0x7feffd673e70_0;  1 drivers
v0x7feffd6515a0_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd6422e0_0 .net "rx", 0 0, o0x101f463b8;  alias, 0 drivers
v0x7feffd642370_0 .net "rx_data", 7 0, L_0x7feffd5eae00;  alias, 1 drivers
v0x7feffd642000_0 .net "rx_done_tick", 0 0, v0x7feffd6476e0_0;  1 drivers
v0x7feffd63a4b0_0 .net "rx_empty", 0 0, L_0x7feffd5eb300;  alias, 1 drivers
v0x7feffd63a540_0 .net "rx_fifo_wr_data", 7 0, v0x7feffd65ab70_0;  1 drivers
v0x7feffd601150_0 .net "rx_parity_err", 0 0, v0x7feffd643430_0;  1 drivers
v0x7feffd6011e0_0 .net "tx", 0 0, L_0x7feffd5e94e0;  alias, 1 drivers
v0x7feffd601db0_0 .net "tx_data", 7 0, v0x7feffd673a80_0;  1 drivers
v0x7feffd601e40_0 .net "tx_done_tick", 0 0, v0x7feffd6073a0_0;  1 drivers
v0x7feffd671f70_0 .net "tx_fifo_empty", 0 0, L_0x7feffd5ece80;  1 drivers
v0x7feffd672100_0 .net "tx_fifo_rd_data", 7 0, L_0x7feffd5ec980;  1 drivers
v0x7feffd672190_0 .net "tx_full", 0 0, L_0x7feffd5ece10;  alias, 1 drivers
v0x7feffd672220_0 .net "wr_en", 0 0, v0x7feffd673b10_0;  1 drivers
S_0x7feffd5d8b50 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 7 84, 8 29 0, S_0x7feffd5d84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7feffd5d8d00 .param/l "BAUD" 0 8 32, +C4<00000000000000011100001000000000>;
P_0x7feffd5d8d40 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x7feffd5d8d80 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 8 41, C4<0000000000110110>;
P_0x7feffd5d8dc0 .param/l "SYS_CLK_FREQ" 0 8 31, +C4<00000101111101011110000100000000>;
v0x7feffd5d9030_0 .net *"_s0", 31 0, L_0x7feffd5e8980;  1 drivers
L_0x101f764d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d90f0_0 .net/2u *"_s10", 15 0, L_0x101f764d0;  1 drivers
v0x7feffd5d9190_0 .net *"_s12", 15 0, L_0x7feffd5e8d00;  1 drivers
v0x7feffd5d9220_0 .net *"_s16", 31 0, L_0x7feffd5e8f40;  1 drivers
L_0x101f76518 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d92b0_0 .net *"_s19", 15 0, L_0x101f76518;  1 drivers
L_0x101f76560 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d9380_0 .net/2u *"_s20", 31 0, L_0x101f76560;  1 drivers
v0x7feffd5d9430_0 .net *"_s22", 0 0, L_0x7feffd5e9050;  1 drivers
L_0x101f765a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d94d0_0 .net/2u *"_s24", 0 0, L_0x101f765a8;  1 drivers
L_0x101f765f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d9580_0 .net/2u *"_s26", 0 0, L_0x101f765f0;  1 drivers
L_0x101f763f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d9690_0 .net *"_s3", 15 0, L_0x101f763f8;  1 drivers
L_0x101f76440 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d9740_0 .net/2u *"_s4", 31 0, L_0x101f76440;  1 drivers
v0x7feffd5d97f0_0 .net *"_s6", 0 0, L_0x7feffd5e8ac0;  1 drivers
L_0x101f76488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feffd5d9890_0 .net/2u *"_s8", 15 0, L_0x101f76488;  1 drivers
v0x7feffd5d9940_0 .net "baud_clk_tick", 0 0, L_0x7feffd5e9170;  alias, 1 drivers
v0x7feffd5d99e0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5d9a90_0 .net "d_cnt", 15 0, L_0x7feffd5e8de0;  1 drivers
v0x7feffd5d9b20_0 .var "q_cnt", 15 0;
v0x7feffd5d9cb0_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
E_0x7feffd5d8fe0 .event posedge, v0x7feffd5d8150_0, v0x7feffd5d75f0_0;
L_0x7feffd5e8980 .concat [ 16 16 0 0], v0x7feffd5d9b20_0, L_0x101f763f8;
L_0x7feffd5e8ac0 .cmp/eq 32, L_0x7feffd5e8980, L_0x101f76440;
L_0x7feffd5e8d00 .arith/sum 16, v0x7feffd5d9b20_0, L_0x101f764d0;
L_0x7feffd5e8de0 .functor MUXZ 16, L_0x7feffd5e8d00, L_0x101f76488, L_0x7feffd5e8ac0, C4<>;
L_0x7feffd5e8f40 .concat [ 16 16 0 0], v0x7feffd5d9b20_0, L_0x101f76518;
L_0x7feffd5e9050 .cmp/eq 32, L_0x7feffd5e8f40, L_0x101f76560;
L_0x7feffd5e9170 .functor MUXZ 1, L_0x101f765f0, L_0x101f765a8, L_0x7feffd5e9050, C4<>;
S_0x7feffd5d9d60 .scope module, "uart_rx_blk" "uart_rx" 7 95, 9 28 0, S_0x7feffd5d84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7feffd5d9ed0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 9 33, +C4<00000000000000000000000000010000>;
P_0x7feffd5d9f10 .param/l "DATA_BITS" 0 9 30, +C4<00000000000000000000000000001000>;
P_0x7feffd5d9f50 .param/l "PARITY_MODE" 0 9 32, +C4<00000000000000000000000000000001>;
P_0x7feffd5d9f90 .param/l "STOP_BITS" 0 9 31, +C4<00000000000000000000000000000001>;
P_0x7feffd5d9fd0 .param/l "STOP_OVERSAMPLE_TICKS" 1 9 45, C4<010000>;
P_0x7feffd5da010 .param/l "S_DATA" 1 9 50, C4<00100>;
P_0x7feffd5da050 .param/l "S_IDLE" 1 9 48, C4<00001>;
P_0x7feffd5da090 .param/l "S_PARITY" 1 9 51, C4<01000>;
P_0x7feffd5da0d0 .param/l "S_START" 1 9 49, C4<00010>;
P_0x7feffd5da110 .param/l "S_STOP" 1 9 52, C4<10000>;
v0x7feffd61fcd0_0 .net "baud_clk_tick", 0 0, L_0x7feffd5e9170;  alias, 1 drivers
v0x7feffd633890_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd6115b0_0 .var "d_data", 7 0;
v0x7feffd614db0_0 .var "d_data_bit_idx", 2 0;
v0x7feffd613ed0_0 .var "d_done_tick", 0 0;
v0x7feffd6230a0_0 .var "d_oversample_tick_cnt", 3 0;
v0x7feffd62e060_0 .var "d_parity_err", 0 0;
v0x7feffd603b40_0 .var "d_state", 4 0;
v0x7feffd65d6f0_0 .net "parity_err", 0 0, v0x7feffd643430_0;  alias, 1 drivers
v0x7feffd65ab70_0 .var "q_data", 7 0;
v0x7feffd65a590_0 .var "q_data_bit_idx", 2 0;
v0x7feffd6476e0_0 .var "q_done_tick", 0 0;
v0x7feffd6527d0_0 .var "q_oversample_tick_cnt", 3 0;
v0x7feffd643430_0 .var "q_parity_err", 0 0;
v0x7feffd66fb70_0 .var "q_rx", 0 0;
v0x7feffd66bcb0_0 .var "q_state", 4 0;
v0x7feffd63bef0_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd63d600_0 .net "rx", 0 0, o0x101f463b8;  alias, 0 drivers
v0x7feffd63d690_0 .net "rx_data", 7 0, v0x7feffd65ab70_0;  alias, 1 drivers
v0x7feffd655860_0 .net "rx_done_tick", 0 0, v0x7feffd6476e0_0;  alias, 1 drivers
E_0x7feffd647690/0 .event edge, v0x7feffd66bcb0_0, v0x7feffd65ab70_0, v0x7feffd65a590_0, v0x7feffd5d9940_0;
E_0x7feffd647690/1 .event edge, v0x7feffd6527d0_0, v0x7feffd66fb70_0;
E_0x7feffd647690 .event/or E_0x7feffd647690/0, E_0x7feffd647690/1;
S_0x7feffd66ed00 .scope module, "uart_rx_fifo" "fifo" 7 123, 6 27 0, S_0x7feffd5d84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7feffd63bf80 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000000011>;
P_0x7feffd63bfc0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7feffd5e9810 .functor AND 1, v0x7feffd673e70_0, L_0x7feffd5e9730, C4<1>, C4<1>;
L_0x7feffd5e99c0 .functor AND 1, v0x7feffd6476e0_0, L_0x7feffd5e9900, C4<1>, C4<1>;
L_0x7feffd5ea4e0 .functor AND 1, v0x7feffd634660_0, L_0x7feffd5ea3c0, C4<1>, C4<1>;
L_0x7feffd5ea810 .functor AND 1, L_0x7feffd5ea730, L_0x7feffd5e9810, C4<1>, C4<1>;
L_0x7feffd5ea8c0 .functor OR 1, L_0x7feffd5ea4e0, L_0x7feffd5ea810, C4<0>, C4<0>;
L_0x7feffd5eab70 .functor AND 1, v0x7feffd6007b0_0, L_0x7feffd5ea9e0, C4<1>, C4<1>;
L_0x7feffd5eab00 .functor AND 1, L_0x7feffd5ead60, L_0x7feffd5e99c0, C4<1>, C4<1>;
L_0x7feffd5eaec0 .functor OR 1, L_0x7feffd5eab70, L_0x7feffd5eab00, C4<0>, C4<0>;
L_0x7feffd5eae00 .functor BUFZ 8, L_0x7feffd5eafb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feffd5eb290 .functor BUFZ 1, v0x7feffd6007b0_0, C4<0>, C4<0>, C4<0>;
L_0x7feffd5eb300 .functor BUFZ 1, v0x7feffd634660_0, C4<0>, C4<0>, C4<0>;
v0x7feffd65aaa0_0 .net *"_s1", 0 0, L_0x7feffd5e9730;  1 drivers
v0x7feffd6558f0_0 .net *"_s10", 2 0, L_0x7feffd5e9b30;  1 drivers
v0x7feffd64db10_0 .net *"_s14", 7 0, L_0x7feffd5e9dd0;  1 drivers
v0x7feffd64dba0_0 .net *"_s16", 4 0, L_0x7feffd5e9ea0;  1 drivers
L_0x101f76680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd64c2a0_0 .net *"_s19", 1 0, L_0x101f76680;  1 drivers
L_0x101f766c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7feffd64c330_0 .net/2u *"_s22", 2 0, L_0x101f766c8;  1 drivers
v0x7feffd63fa60_0 .net *"_s24", 2 0, L_0x7feffd5ea160;  1 drivers
v0x7feffd63faf0_0 .net *"_s31", 0 0, L_0x7feffd5ea3c0;  1 drivers
v0x7feffd636a70_0 .net *"_s32", 0 0, L_0x7feffd5ea4e0;  1 drivers
v0x7feffd636b00_0 .net *"_s34", 2 0, L_0x7feffd5ea5b0;  1 drivers
v0x7feffd6351c0_0 .net *"_s36", 0 0, L_0x7feffd5ea730;  1 drivers
v0x7feffd635250_0 .net *"_s38", 0 0, L_0x7feffd5ea810;  1 drivers
v0x7feffd670340_0 .net *"_s43", 0 0, L_0x7feffd5ea9e0;  1 drivers
v0x7feffd6703d0_0 .net *"_s44", 0 0, L_0x7feffd5eab70;  1 drivers
v0x7feffd66ff50_0 .net *"_s46", 2 0, L_0x7feffd5eabe0;  1 drivers
v0x7feffd66ffe0_0 .net *"_s48", 0 0, L_0x7feffd5ead60;  1 drivers
v0x7feffd6060c0_0 .net *"_s5", 0 0, L_0x7feffd5e9900;  1 drivers
v0x7feffd606150_0 .net *"_s50", 0 0, L_0x7feffd5eab00;  1 drivers
v0x7feffd63ccd0_0 .net *"_s54", 7 0, L_0x7feffd5eafb0;  1 drivers
v0x7feffd63cd60_0 .net *"_s56", 4 0, L_0x7feffd5eb050;  1 drivers
L_0x101f76758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd64acc0_0 .net *"_s59", 1 0, L_0x101f76758;  1 drivers
L_0x101f76638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7feffd64ad50_0 .net/2u *"_s8", 2 0, L_0x101f76638;  1 drivers
L_0x101f76710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7feffd63dd80_0 .net "addr_bits_wide_1", 2 0, L_0x101f76710;  1 drivers
v0x7feffd63de10_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd655ba0_0 .net "d_data", 7 0, L_0x7feffd5e9fc0;  1 drivers
v0x7feffd655c30_0 .net "d_empty", 0 0, L_0x7feffd5ea8c0;  1 drivers
v0x7feffd652d20_0 .net "d_full", 0 0, L_0x7feffd5eaec0;  1 drivers
v0x7feffd652db0_0 .net "d_rd_ptr", 2 0, L_0x7feffd5ea2a0;  1 drivers
v0x7feffd646330_0 .net "d_wr_ptr", 2 0, L_0x7feffd5e9cb0;  1 drivers
v0x7feffd6463c0_0 .net "empty", 0 0, L_0x7feffd5eb300;  alias, 1 drivers
v0x7feffd64b060_0 .net "full", 0 0, L_0x7feffd5eb290;  1 drivers
v0x7feffd64b0f0 .array "q_data_array", 0 7, 7 0;
v0x7feffd634660_0 .var "q_empty", 0 0;
v0x7feffd6007b0_0 .var "q_full", 0 0;
v0x7feffd6346f0_0 .var "q_rd_ptr", 2 0;
v0x7feffd65b130_0 .var "q_wr_ptr", 2 0;
v0x7feffd65b1c0_0 .net "rd_data", 7 0, L_0x7feffd5eae00;  alias, 1 drivers
v0x7feffd636db0_0 .net "rd_en", 0 0, v0x7feffd673e70_0;  alias, 1 drivers
v0x7feffd636e40_0 .net "rd_en_prot", 0 0, L_0x7feffd5e9810;  1 drivers
v0x7feffd634020_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd6340b0_0 .net "wr_data", 7 0, v0x7feffd65ab70_0;  alias, 1 drivers
v0x7feffd6533e0_0 .net "wr_en", 0 0, v0x7feffd6476e0_0;  alias, 1 drivers
v0x7feffd653470_0 .net "wr_en_prot", 0 0, L_0x7feffd5e99c0;  1 drivers
L_0x7feffd5e9730 .reduce/nor v0x7feffd634660_0;
L_0x7feffd5e9900 .reduce/nor v0x7feffd6007b0_0;
L_0x7feffd5e9b30 .arith/sum 3, v0x7feffd65b130_0, L_0x101f76638;
L_0x7feffd5e9cb0 .functor MUXZ 3, v0x7feffd65b130_0, L_0x7feffd5e9b30, L_0x7feffd5e99c0, C4<>;
L_0x7feffd5e9dd0 .array/port v0x7feffd64b0f0, L_0x7feffd5e9ea0;
L_0x7feffd5e9ea0 .concat [ 3 2 0 0], v0x7feffd65b130_0, L_0x101f76680;
L_0x7feffd5e9fc0 .functor MUXZ 8, L_0x7feffd5e9dd0, v0x7feffd65ab70_0, L_0x7feffd5e99c0, C4<>;
L_0x7feffd5ea160 .arith/sum 3, v0x7feffd6346f0_0, L_0x101f766c8;
L_0x7feffd5ea2a0 .functor MUXZ 3, v0x7feffd6346f0_0, L_0x7feffd5ea160, L_0x7feffd5e9810, C4<>;
L_0x7feffd5ea3c0 .reduce/nor L_0x7feffd5e99c0;
L_0x7feffd5ea5b0 .arith/sub 3, v0x7feffd65b130_0, v0x7feffd6346f0_0;
L_0x7feffd5ea730 .cmp/eq 3, L_0x7feffd5ea5b0, L_0x101f76710;
L_0x7feffd5ea9e0 .reduce/nor L_0x7feffd5e9810;
L_0x7feffd5eabe0 .arith/sub 3, v0x7feffd6346f0_0, v0x7feffd65b130_0;
L_0x7feffd5ead60 .cmp/eq 3, L_0x7feffd5eabe0, L_0x101f76710;
L_0x7feffd5eafb0 .array/port v0x7feffd64b0f0, L_0x7feffd5eb050;
L_0x7feffd5eb050 .concat [ 3 2 0 0], v0x7feffd6346f0_0, L_0x101f76758;
S_0x7feffd66c9f0 .scope module, "uart_tx_blk" "uart_tx" 7 110, 10 28 0, S_0x7feffd5d84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7feffd671af0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 10 33, +C4<00000000000000000000000000010000>;
P_0x7feffd671b30 .param/l "DATA_BITS" 0 10 30, +C4<00000000000000000000000000001000>;
P_0x7feffd671b70 .param/l "PARITY_MODE" 0 10 32, +C4<00000000000000000000000000000001>;
P_0x7feffd671bb0 .param/l "STOP_BITS" 0 10 31, +C4<00000000000000000000000000000001>;
P_0x7feffd671bf0 .param/l "STOP_OVERSAMPLE_TICKS" 1 10 45, C4<010000>;
P_0x7feffd671c30 .param/l "S_DATA" 1 10 50, C4<00100>;
P_0x7feffd671c70 .param/l "S_IDLE" 1 10 48, C4<00001>;
P_0x7feffd671cb0 .param/l "S_PARITY" 1 10 51, C4<01000>;
P_0x7feffd671cf0 .param/l "S_START" 1 10 49, C4<00010>;
P_0x7feffd671d30 .param/l "S_STOP" 1 10 52, C4<10000>;
L_0x7feffd5e94e0 .functor BUFZ 1, v0x7feffd638390_0, C4<0>, C4<0>, C4<0>;
v0x7feffd6586b0_0 .net "baud_clk_tick", 0 0, L_0x7feffd5e9170;  alias, 1 drivers
v0x7feffd6570f0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd657180_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7feffd64b710_0 .var "d_data", 7 0;
v0x7feffd64b7a0_0 .var "d_data_bit_idx", 2 0;
v0x7feffd650870_0 .var "d_parity_bit", 0 0;
v0x7feffd650900_0 .var "d_state", 4 0;
v0x7feffd64f360_0 .var "d_tx", 0 0;
v0x7feffd64f3f0_0 .var "d_tx_done_tick", 0 0;
v0x7feffd64de20_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7feffd64deb0_0 .var "q_data", 7 0;
v0x7feffd639810_0 .var "q_data_bit_idx", 2 0;
v0x7feffd6398a0_0 .var "q_parity_bit", 0 0;
v0x7feffd638300_0 .var "q_state", 4 0;
v0x7feffd638390_0 .var "q_tx", 0 0;
v0x7feffd6073a0_0 .var "q_tx_done_tick", 0 0;
v0x7feffd607430_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd605560_0 .net "tx", 0 0, L_0x7feffd5e94e0;  alias, 1 drivers
v0x7feffd6055f0_0 .net "tx_data", 7 0, L_0x7feffd5ec980;  alias, 1 drivers
v0x7feffd654c60_0 .net "tx_done_tick", 0 0, v0x7feffd6073a0_0;  alias, 1 drivers
v0x7feffd654cf0_0 .net "tx_start", 0 0, L_0x7feffd5e9640;  1 drivers
E_0x7feffd653500/0 .event edge, v0x7feffd638300_0, v0x7feffd64deb0_0, v0x7feffd639810_0, v0x7feffd6398a0_0;
E_0x7feffd653500/1 .event edge, v0x7feffd5d9940_0, v0x7feffd64de20_0, v0x7feffd654cf0_0, v0x7feffd6073a0_0;
E_0x7feffd653500/2 .event edge, v0x7feffd6055f0_0;
E_0x7feffd653500 .event/or E_0x7feffd653500/0, E_0x7feffd653500/1, E_0x7feffd653500/2;
S_0x7feffd64cf50 .scope module, "uart_tx_fifo" "fifo" 7 137, 6 27 0, S_0x7feffd5d84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7feffd641170 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x7feffd6411b0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7feffd5eb470 .functor AND 1, v0x7feffd6073a0_0, L_0x7feffd5eb3d0, C4<1>, C4<1>;
L_0x7feffd5eb660 .functor AND 1, v0x7feffd673b10_0, L_0x7feffd5eb5c0, C4<1>, C4<1>;
L_0x7feffd5ec060 .functor AND 1, v0x7feffd603450_0, L_0x7feffd5ebf40, C4<1>, C4<1>;
L_0x7feffd5ec390 .functor AND 1, L_0x7feffd5ec2b0, L_0x7feffd5eb470, C4<1>, C4<1>;
L_0x7feffd5ec440 .functor OR 1, L_0x7feffd5ec060, L_0x7feffd5ec390, C4<0>, C4<0>;
L_0x7feffd5ec6f0 .functor AND 1, v0x7feffd651b50_0, L_0x7feffd5ec560, C4<1>, C4<1>;
L_0x7feffd5ec680 .functor AND 1, L_0x7feffd5ec8e0, L_0x7feffd5eb660, C4<1>, C4<1>;
L_0x7feffd5eca40 .functor OR 1, L_0x7feffd5ec6f0, L_0x7feffd5ec680, C4<0>, C4<0>;
L_0x7feffd5ec980 .functor BUFZ 8, L_0x7feffd5ecb30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feffd5ece10 .functor BUFZ 1, v0x7feffd651b50_0, C4<0>, C4<0>, C4<0>;
L_0x7feffd5ece80 .functor BUFZ 1, v0x7feffd603450_0, C4<0>, C4<0>, C4<0>;
v0x7feffd635f30_0 .net *"_s1", 0 0, L_0x7feffd5eb3d0;  1 drivers
v0x7feffd670750_0 .net *"_s10", 9 0, L_0x7feffd5eb730;  1 drivers
v0x7feffd6411f0_0 .net *"_s14", 7 0, L_0x7feffd5eb9d0;  1 drivers
v0x7feffd6707e0_0 .net *"_s16", 11 0, L_0x7feffd5ebaa0;  1 drivers
L_0x101f767e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd66e490_0 .net *"_s19", 1 0, L_0x101f767e8;  1 drivers
L_0x101f76830 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd66e520_0 .net/2u *"_s22", 9 0, L_0x101f76830;  1 drivers
v0x7feffd66d130_0 .net *"_s24", 9 0, L_0x7feffd5ebce0;  1 drivers
v0x7feffd66d1c0_0 .net *"_s31", 0 0, L_0x7feffd5ebf40;  1 drivers
v0x7feffd66ce40_0 .net *"_s32", 0 0, L_0x7feffd5ec060;  1 drivers
v0x7feffd65b920_0 .net *"_s34", 9 0, L_0x7feffd5ec130;  1 drivers
v0x7feffd65b9b0_0 .net *"_s36", 0 0, L_0x7feffd5ec2b0;  1 drivers
v0x7feffd6598e0_0 .net *"_s38", 0 0, L_0x7feffd5ec390;  1 drivers
v0x7feffd659970_0 .net *"_s43", 0 0, L_0x7feffd5ec560;  1 drivers
v0x7feffd6595d0_0 .net *"_s44", 0 0, L_0x7feffd5ec6f0;  1 drivers
v0x7feffd659660_0 .net *"_s46", 9 0, L_0x7feffd5ec760;  1 drivers
v0x7feffd6465f0_0 .net *"_s48", 0 0, L_0x7feffd5ec8e0;  1 drivers
v0x7feffd646680_0 .net *"_s5", 0 0, L_0x7feffd5eb5c0;  1 drivers
v0x7feffd651840_0 .net *"_s50", 0 0, L_0x7feffd5ec680;  1 drivers
v0x7feffd6518d0_0 .net *"_s54", 7 0, L_0x7feffd5ecb30;  1 drivers
v0x7feffd641c40_0 .net *"_s56", 11 0, L_0x7feffd5ecbd0;  1 drivers
L_0x101f768c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd641cd0_0 .net *"_s59", 1 0, L_0x101f768c0;  1 drivers
L_0x101f767a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd63aaf0_0 .net/2u *"_s8", 9 0, L_0x101f767a0;  1 drivers
L_0x101f76878 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feffd63ab80_0 .net "addr_bits_wide_1", 9 0, L_0x101f76878;  1 drivers
v0x7feffd63a7e0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd63a870_0 .net "d_data", 7 0, L_0x7feffd5ebbc0;  1 drivers
v0x7feffd607860_0 .net "d_empty", 0 0, L_0x7feffd5ec440;  1 drivers
v0x7feffd6078f0_0 .net "d_full", 0 0, L_0x7feffd5eca40;  1 drivers
v0x7feffd66e160_0 .net "d_rd_ptr", 9 0, L_0x7feffd5ebe20;  1 drivers
v0x7feffd66e1f0_0 .net "d_wr_ptr", 9 0, L_0x7feffd5eb8b0;  1 drivers
v0x7feffd6026e0_0 .net "empty", 0 0, L_0x7feffd5ece80;  alias, 1 drivers
v0x7feffd602770_0 .net "full", 0 0, L_0x7feffd5ece10;  alias, 1 drivers
v0x7feffd6033c0 .array "q_data_array", 0 1023, 7 0;
v0x7feffd603450_0 .var "q_empty", 0 0;
v0x7feffd651b50_0 .var "q_full", 0 0;
v0x7feffd651be0_0 .var "q_rd_ptr", 9 0;
v0x7feffd63c7d0_0 .var "q_wr_ptr", 9 0;
v0x7feffd63c860_0 .net "rd_data", 7 0, L_0x7feffd5ec980;  alias, 1 drivers
v0x7feffd66ced0_0 .net "rd_en", 0 0, v0x7feffd6073a0_0;  alias, 1 drivers
v0x7feffd63c320_0 .net "rd_en_prot", 0 0, L_0x7feffd5eb470;  1 drivers
v0x7feffd63c3b0_0 .net "reset", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd65bc60_0 .net "wr_data", 7 0, v0x7feffd673a80_0;  alias, 1 drivers
v0x7feffd65bcf0_0 .net "wr_en", 0 0, v0x7feffd673b10_0;  alias, 1 drivers
v0x7feffd65b5f0_0 .net "wr_en_prot", 0 0, L_0x7feffd5eb660;  1 drivers
L_0x7feffd5eb3d0 .reduce/nor v0x7feffd603450_0;
L_0x7feffd5eb5c0 .reduce/nor v0x7feffd651b50_0;
L_0x7feffd5eb730 .arith/sum 10, v0x7feffd63c7d0_0, L_0x101f767a0;
L_0x7feffd5eb8b0 .functor MUXZ 10, v0x7feffd63c7d0_0, L_0x7feffd5eb730, L_0x7feffd5eb660, C4<>;
L_0x7feffd5eb9d0 .array/port v0x7feffd6033c0, L_0x7feffd5ebaa0;
L_0x7feffd5ebaa0 .concat [ 10 2 0 0], v0x7feffd63c7d0_0, L_0x101f767e8;
L_0x7feffd5ebbc0 .functor MUXZ 8, L_0x7feffd5eb9d0, v0x7feffd673a80_0, L_0x7feffd5eb660, C4<>;
L_0x7feffd5ebce0 .arith/sum 10, v0x7feffd651be0_0, L_0x101f76830;
L_0x7feffd5ebe20 .functor MUXZ 10, v0x7feffd651be0_0, L_0x7feffd5ebce0, L_0x7feffd5eb470, C4<>;
L_0x7feffd5ebf40 .reduce/nor L_0x7feffd5eb660;
L_0x7feffd5ec130 .arith/sub 10, v0x7feffd63c7d0_0, v0x7feffd651be0_0;
L_0x7feffd5ec2b0 .cmp/eq 10, L_0x7feffd5ec130, L_0x101f76878;
L_0x7feffd5ec560 .reduce/nor L_0x7feffd5eb470;
L_0x7feffd5ec760 .arith/sub 10, v0x7feffd651be0_0, v0x7feffd63c7d0_0;
L_0x7feffd5ec8e0 .cmp/eq 10, L_0x7feffd5ec760, L_0x101f76878;
L_0x7feffd5ecb30 .array/port v0x7feffd6033c0, L_0x7feffd5ecbd0;
L_0x7feffd5ecbd0 .concat [ 10 2 0 0], v0x7feffd651be0_0, L_0x101f768c0;
S_0x7feffd6741d0 .scope module, "ram0" "ram" 4 60, 11 5 0, S_0x7feffd5d4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7feffd670870 .param/l "ADDR_WIDTH" 0 11 7, +C4<00000000000000000000000000010001>;
L_0x7feffd5e5cd0 .functor NOT 1, L_0x7feffd5e6090, C4<0>, C4<0>, C4<0>;
v0x7feffd674cd0_0 .net *"_s0", 0 0, L_0x7feffd5e5cd0;  1 drivers
L_0x101f760e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feffd674d60_0 .net/2u *"_s2", 0 0, L_0x101f760e0;  1 drivers
L_0x101f76128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7feffd674df0_0 .net/2u *"_s6", 7 0, L_0x101f76128;  1 drivers
v0x7feffd674e80_0 .net "a_in", 16 0, L_0x7feffd5e64c0;  alias, 1 drivers
v0x7feffd674f10_0 .net "clk_in", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd674fa0_0 .net "d_in", 7 0, L_0x7feffd5ee200;  alias, 1 drivers
v0x7feffd675030_0 .net "d_out", 7 0, L_0x7feffd5e5f70;  alias, 1 drivers
v0x7feffd6750c0_0 .net "en_in", 0 0, L_0x7feffd5e6300;  alias, 1 drivers
v0x7feffd675150_0 .net "r_nw_in", 0 0, L_0x7feffd5e6090;  1 drivers
v0x7feffd675260_0 .net "ram_bram_dout", 7 0, L_0x7feffd5e5be0;  1 drivers
v0x7feffd6752f0_0 .net "ram_bram_we", 0 0, L_0x7feffd5e5d80;  1 drivers
L_0x7feffd5e5d80 .functor MUXZ 1, L_0x101f760e0, L_0x7feffd5e5cd0, L_0x7feffd5e6300, C4<>;
L_0x7feffd5e5f70 .functor MUXZ 8, L_0x101f76128, L_0x7feffd5e5be0, L_0x7feffd5e6300, C4<>;
S_0x7feffd6743c0 .scope module, "ram_bram" "single_port_ram_sync" 11 22, 2 62 0, S_0x7feffd6741d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7feffd642090 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7feffd6420d0 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7feffd5e5be0 .functor BUFZ 8, L_0x7feffd5e5a00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7feffd6745a0_0 .net *"_s0", 7 0, L_0x7feffd5e5a00;  1 drivers
v0x7feffd674630_0 .net *"_s2", 18 0, L_0x7feffd5e5aa0;  1 drivers
L_0x101f76098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feffd6746c0_0 .net *"_s5", 1 0, L_0x101f76098;  1 drivers
v0x7feffd674750_0 .net "addr_a", 16 0, L_0x7feffd5e64c0;  alias, 1 drivers
v0x7feffd6747e0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd674970_0 .net "din_a", 7 0, L_0x7feffd5ee200;  alias, 1 drivers
v0x7feffd674a00_0 .net "dout_a", 7 0, L_0x7feffd5e5be0;  alias, 1 drivers
v0x7feffd674a90_0 .var/i "i", 31 0;
v0x7feffd674b20_0 .var "q_addr_a", 16 0;
v0x7feffd674bb0 .array "ram", 0 131071, 7 0;
v0x7feffd674c40_0 .net "we", 0 0, L_0x7feffd5e5d80;  alias, 1 drivers
L_0x7feffd5e5a00 .array/port v0x7feffd674bb0, L_0x7feffd5e5aa0;
L_0x7feffd5e5aa0 .concat [ 17 2 0 0], v0x7feffd674b20_0, L_0x101f76098;
S_0x7feffd675380 .scope module, "risc0" "risc" 4 97, 12 13 0, S_0x7feffd5d4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "rom_rn"
    .port_info 3 /OUTPUT 8 "rom_wn"
    .port_info 4 /OUTPUT 32 "rom_a"
    .port_info 5 /OUTPUT 1 "rom_wr"
v0x7feffd5dfb50_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5dfbf0_0 .net "ex_ex_if_pc", 31 0, v0x7feffd6759e0_0;  1 drivers
v0x7feffd5dfc90_0 .net "ex_ex_if_pce", 0 0, v0x7feffd675a70_0;  1 drivers
v0x7feffd5dfd60_0 .net "ex_if_inv", 0 0, v0x7feffd675c20_0;  1 drivers
v0x7feffd5dfe30_0 .net "ex_if_rec", 0 0, v0x7feffd5da660_0;  1 drivers
v0x7feffd5dff40_0 .net "ex_mem_e", 4 0, v0x7feffd675b00_0;  1 drivers
v0x7feffd5e0010_0 .net "ex_mem_n", 31 0, v0x7feffd675b90_0;  1 drivers
v0x7feffd5e00e0_0 .net "ex_n1", 31 0, v0x7feffd679920_0;  1 drivers
v0x7feffd5e01b0_0 .net "ex_n2", 31 0, v0x7feffd677c00_0;  1 drivers
v0x7feffd5e02c0_0 .net "ex_nn", 31 0, v0x7feffd6799f0_0;  1 drivers
v0x7feffd5e0390_0 .net "ex_npc", 31 0, v0x7feffd679aa0_0;  1 drivers
v0x7feffd5e0470_0 .net "ex_sst", 0 0, v0x7feffd679b70_0;  1 drivers
v0x7feffd5e0540_0 .net "ex_st", 2 0, v0x7feffd679c20_0;  1 drivers
v0x7feffd5e0620_0 .net "ex_t", 6 0, v0x7feffd679cd0_0;  1 drivers
v0x7feffd5e0700_0 .net "ex_wa", 4 0, v0x7feffd679d80_0;  1 drivers
v0x7feffd5e07e0_0 .net "ex_wa_o", 4 0, v0x7feffd6765f0_0;  1 drivers
v0x7feffd5e0880_0 .net "ex_we", 0 0, v0x7feffd679eb0_0;  1 drivers
v0x7feffd5e0a50_0 .net "ex_we_o", 0 0, v0x7feffd676710_0;  1 drivers
v0x7feffd5e0ae0_0 .net "ex_wn_o", 31 0, v0x7feffd676090_0;  1 drivers
v0x7feffd5e0b80_0 .net "id_is", 31 0, v0x7feffd5dac30_0;  1 drivers
v0x7feffd5e0c60_0 .net "id_n1", 31 0, v0x7feffd6786e0_0;  1 drivers
v0x7feffd5e0cf0_0 .net "id_n2", 31 0, v0x7feffd678790_0;  1 drivers
v0x7feffd5e0dc0_0 .net "id_nn", 31 0, v0x7feffd678840_0;  1 drivers
v0x7feffd5e0e90_0 .net "id_npc", 31 0, v0x7feffd6785d0_0;  1 drivers
v0x7feffd5e0f60_0 .net "id_pc", 31 0, v0x7feffd5dad00_0;  1 drivers
v0x7feffd5e1040_0 .net "id_sst", 0 0, v0x7feffd678ef0_0;  1 drivers
v0x7feffd5e1110_0 .net "id_st", 2 0, v0x7feffd678f90_0;  1 drivers
v0x7feffd5e11e0_0 .net "id_t", 6 0, v0x7feffd679040_0;  1 drivers
v0x7feffd5e12b0_0 .net "id_wa", 4 0, v0x7feffd6790f0_0;  1 drivers
v0x7feffd5e1390_0 .net "id_we", 0 0, v0x7feffd6791a0_0;  1 drivers
v0x7feffd5e1460_0 .net "if_ex_if_pc", 31 0, v0x7feffd676da0_0;  1 drivers
v0x7feffd5e1540_0 .net "if_ex_if_pce", 0 0, v0x7feffd676f00_0;  1 drivers
v0x7feffd5e1610_0 .net "if_is", 31 0, v0x7feffd5da420_0;  1 drivers
v0x7feffd5e0960_0 .net "if_mct_rn", 31 0, v0x7feffd5dbb40_0;  1 drivers
v0x7feffd5e18e0_0 .net "if_ok", 0 0, v0x7feffd5dbc50_0;  1 drivers
v0x7feffd5e19b0_0 .net "if_pc", 31 0, v0x7feffd5da5d0_0;  1 drivers
v0x7feffd5e1a40_0 .net "mm_a", 31 0, v0x7feffd5dcef0_0;  1 drivers
v0x7feffd5e1b10_0 .net "mm_cu", 1 0, v0x7feffd5dcf90_0;  1 drivers
v0x7feffd5e1be0_0 .net "mm_e", 0 0, v0x7feffd5dd020_0;  1 drivers
v0x7feffd5e1cb0_0 .net "mm_mem_e", 4 0, v0x7feffd677390_0;  1 drivers
v0x7feffd5e1d80_0 .net "mm_mem_n", 31 0, v0x7feffd677420_0;  1 drivers
v0x7feffd5e1e50_0 .net "mm_n_i", 31 0, v0x7feffd5dd0b0_0;  1 drivers
v0x7feffd5e1f20_0 .net "mm_n_o", 31 0, v0x7feffd5dc250_0;  1 drivers
v0x7feffd5e1ff0_0 .net "mm_ok", 0 0, v0x7feffd5dc300_0;  1 drivers
v0x7feffd5e20c0_0 .net "mm_wa", 4 0, v0x7feffd6774b0_0;  1 drivers
v0x7feffd5e2190_0 .net "mm_wa_o", 4 0, v0x7feffd5dd7a0_0;  1 drivers
v0x7feffd5e2220_0 .net "mm_we", 0 0, v0x7feffd677560_0;  1 drivers
v0x7feffd5e22f0_0 .net "mm_we_o", 0 0, v0x7feffd5dd8e0_0;  1 drivers
v0x7feffd5e2380_0 .net "mm_wn", 31 0, v0x7feffd677600_0;  1 drivers
v0x7feffd5e2450_0 .net "mm_wn_o", 31 0, v0x7feffd5ddb20_0;  1 drivers
v0x7feffd5e24e0_0 .net "mm_wr", 0 0, v0x7feffd5dd2e0_0;  1 drivers
v0x7feffd5e25b0_0 .net "not_ok", 0 0, v0x7feffd5da4b0_0;  1 drivers
v0x7feffd5e2680_0 .net "ra1", 4 0, v0x7feffd6789a0_0;  1 drivers
v0x7feffd5e2750_0 .net "ra2", 4 0, v0x7feffd678a50_0;  1 drivers
v0x7feffd5e2820_0 .net "re1", 0 0, v0x7feffd678b00_0;  1 drivers
v0x7feffd5e28f0_0 .net "re2", 0 0, v0x7feffd678ba0_0;  1 drivers
v0x7feffd5e29c0_0 .net "rn1", 31 0, v0x7feffd5df5f0_0;  1 drivers
v0x7feffd5e2a50_0 .net "rn2", 31 0, v0x7feffd5df6b0_0;  1 drivers
v0x7feffd5e2b20_0 .net "rom_a", 31 0, v0x7feffd5db5a0_0;  alias, 1 drivers
v0x7feffd5e2bb0_0 .net "rom_rn", 7 0, L_0x7feffd5ee3a0;  alias, 1 drivers
v0x7feffd5e2c40_0 .net "rom_wn", 7 0, v0x7feffd5dc4f0_0;  alias, 1 drivers
v0x7feffd5e2cd0_0 .net "rom_wr", 0 0, v0x7feffd5dc630_0;  alias, 1 drivers
v0x7feffd5e2d60_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5e2df0_0 .net "stl_mm", 0 0, v0x7feffd5dd600_0;  1 drivers
v0x7feffd5e2e80_0 .net "wb_wa", 4 0, v0x7feffd5de650_0;  1 drivers
v0x7feffd5e16e0_0 .net "wb_we", 0 0, v0x7feffd5de6e0_0;  1 drivers
v0x7feffd5e17b0_0 .net "wb_wn", 31 0, v0x7feffd5de770_0;  1 drivers
S_0x7feffd675570 .scope module, "ex0" "ex" 12 188, 13 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 7 "t"
    .port_info 3 /INPUT 3 "st"
    .port_info 4 /INPUT 1 "sst"
    .port_info 5 /INPUT 32 "n1"
    .port_info 6 /INPUT 32 "n2"
    .port_info 7 /INPUT 5 "wa"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /OUTPUT 5 "wa_o"
    .port_info 10 /OUTPUT 1 "we_o"
    .port_info 11 /OUTPUT 32 "res"
    .port_info 12 /INPUT 32 "nn"
    .port_info 13 /INPUT 32 "npc"
    .port_info 14 /OUTPUT 32 "ex_if_pc"
    .port_info 15 /OUTPUT 1 "ex_if_pce"
    .port_info 16 /OUTPUT 5 "ex_mem_e"
    .port_info 17 /OUTPUT 32 "ex_mem_n"
    .port_info 18 /OUTPUT 1 "inv_o"
    .port_info 19 /INPUT 1 "rec_i"
v0x7feffd675950_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd6759e0_0 .var "ex_if_pc", 31 0;
v0x7feffd675a70_0 .var "ex_if_pce", 0 0;
v0x7feffd675b00_0 .var "ex_mem_e", 4 0;
v0x7feffd675b90_0 .var "ex_mem_n", 31 0;
v0x7feffd675c20_0 .var "inv_o", 0 0;
v0x7feffd675cb0_0 .net "n1", 31 0, v0x7feffd679920_0;  alias, 1 drivers
v0x7feffd675d40_0 .net "n2", 31 0, v0x7feffd677c00_0;  alias, 1 drivers
v0x7feffd675dd0_0 .var "next_invalid", 0 0;
v0x7feffd675ee0_0 .net "nn", 31 0, v0x7feffd6799f0_0;  alias, 1 drivers
v0x7feffd675f70_0 .net "npc", 31 0, v0x7feffd679aa0_0;  alias, 1 drivers
v0x7feffd676000_0 .net "rec_i", 0 0, v0x7feffd5da660_0;  alias, 1 drivers
v0x7feffd676090_0 .var "res", 31 0;
v0x7feffd676120_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd6762b0_0 .net "sst", 0 0, v0x7feffd679b70_0;  alias, 1 drivers
v0x7feffd676340_0 .net "st", 2 0, v0x7feffd679c20_0;  alias, 1 drivers
v0x7feffd6763d0_0 .net "t", 6 0, v0x7feffd679cd0_0;  alias, 1 drivers
v0x7feffd676560_0 .net "wa", 4 0, v0x7feffd679d80_0;  alias, 1 drivers
v0x7feffd6765f0_0 .var "wa_o", 4 0;
v0x7feffd676680_0 .net "we", 0 0, v0x7feffd679eb0_0;  alias, 1 drivers
v0x7feffd676710_0 .var "we_o", 0 0;
E_0x7feffd63c440/0 .event edge, v0x7feffd5d8150_0, v0x7feffd6763d0_0, v0x7feffd675dd0_0, v0x7feffd676560_0;
E_0x7feffd63c440/1 .event edge, v0x7feffd676680_0, v0x7feffd675d40_0, v0x7feffd676340_0, v0x7feffd675cb0_0;
E_0x7feffd63c440/2 .event edge, v0x7feffd6762b0_0, v0x7feffd675f70_0, v0x7feffd675ee0_0;
E_0x7feffd63c440 .event/or E_0x7feffd63c440/0, E_0x7feffd63c440/1, E_0x7feffd63c440/2;
E_0x7feffd63c470 .event edge, v0x7feffd676000_0;
S_0x7feffd676930 .scope module, "ex_mm0" "ex_mm" 12 208, 14 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wa"
    .port_info 3 /INPUT 1 "ex_we"
    .port_info 4 /INPUT 32 "ex_wn"
    .port_info 5 /OUTPUT 5 "mm_wa"
    .port_info 6 /OUTPUT 1 "mm_we"
    .port_info 7 /OUTPUT 32 "mm_wn"
    .port_info 8 /INPUT 5 "ex_mem_e"
    .port_info 9 /INPUT 32 "ex_mem_n"
    .port_info 10 /OUTPUT 5 "mm_mem_e"
    .port_info 11 /OUTPUT 32 "mm_mem_n"
    .port_info 12 /INPUT 32 "ex_if_pc_i"
    .port_info 13 /INPUT 1 "ex_if_pce_i"
    .port_info 14 /OUTPUT 32 "ex_if_pc_o"
    .port_info 15 /OUTPUT 1 "ex_if_pce_o"
    .port_info 16 /INPUT 1 "stl_mm"
v0x7feffd676c60_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd676cf0_0 .net "ex_if_pc_i", 31 0, v0x7feffd6759e0_0;  alias, 1 drivers
v0x7feffd676da0_0 .var "ex_if_pc_o", 31 0;
v0x7feffd676e50_0 .net "ex_if_pce_i", 0 0, v0x7feffd675a70_0;  alias, 1 drivers
v0x7feffd676f00_0 .var "ex_if_pce_o", 0 0;
v0x7feffd676fd0_0 .net "ex_mem_e", 4 0, v0x7feffd675b00_0;  alias, 1 drivers
v0x7feffd677070_0 .net "ex_mem_n", 31 0, v0x7feffd675b90_0;  alias, 1 drivers
v0x7feffd677120_0 .net "ex_wa", 4 0, v0x7feffd6765f0_0;  alias, 1 drivers
v0x7feffd6771d0_0 .net "ex_we", 0 0, v0x7feffd676710_0;  alias, 1 drivers
v0x7feffd677300_0 .net "ex_wn", 31 0, v0x7feffd676090_0;  alias, 1 drivers
v0x7feffd677390_0 .var "mm_mem_e", 4 0;
v0x7feffd677420_0 .var "mm_mem_n", 31 0;
v0x7feffd6774b0_0 .var "mm_wa", 4 0;
v0x7feffd677560_0 .var "mm_we", 0 0;
v0x7feffd677600_0 .var "mm_wn", 31 0;
v0x7feffd6776b0_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd677740_0 .net "stl_mm", 0 0, v0x7feffd5dd600_0;  alias, 1 drivers
E_0x7feffd676c30 .event negedge, v0x7feffd5d75f0_0;
S_0x7feffd677a80 .scope module, "id0" "id" 12 145, 15 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "rn1"
    .port_info 4 /INPUT 32 "rn2"
    .port_info 5 /OUTPUT 1 "re1"
    .port_info 6 /OUTPUT 1 "re2"
    .port_info 7 /OUTPUT 5 "ra1"
    .port_info 8 /OUTPUT 5 "ra2"
    .port_info 9 /OUTPUT 7 "t"
    .port_info 10 /OUTPUT 3 "st"
    .port_info 11 /OUTPUT 1 "sst"
    .port_info 12 /OUTPUT 32 "out1"
    .port_info 13 /OUTPUT 32 "out2"
    .port_info 14 /OUTPUT 5 "wa"
    .port_info 15 /OUTPUT 1 "we"
    .port_info 16 /OUTPUT 32 "outn"
    .port_info 17 /INPUT 5 "ex_wa"
    .port_info 18 /INPUT 32 "ex_wn"
    .port_info 19 /INPUT 1 "ex_we"
    .port_info 20 /INPUT 5 "mm_wa"
    .port_info 21 /INPUT 32 "mm_wn"
    .port_info 22 /INPUT 1 "mm_we"
    .port_info 23 /OUTPUT 32 "npc"
v0x7feffd678000_0 .net "ex_wa", 4 0, v0x7feffd6765f0_0;  alias, 1 drivers
v0x7feffd6780d0_0 .net "ex_we", 0 0, v0x7feffd676710_0;  alias, 1 drivers
v0x7feffd6781b0_0 .net "ex_wn", 31 0, v0x7feffd676090_0;  alias, 1 drivers
v0x7feffd678280_0 .var "imm", 31 0;
v0x7feffd678310_0 .net "is", 31 0, v0x7feffd5dac30_0;  alias, 1 drivers
v0x7feffd6783e0_0 .net "mm_wa", 4 0, v0x7feffd5dd7a0_0;  alias, 1 drivers
v0x7feffd678480_0 .net "mm_we", 0 0, v0x7feffd5dd8e0_0;  alias, 1 drivers
v0x7feffd678520_0 .net "mm_wn", 31 0, v0x7feffd5ddb20_0;  alias, 1 drivers
v0x7feffd6785d0_0 .var "npc", 31 0;
v0x7feffd6786e0_0 .var "out1", 31 0;
v0x7feffd678790_0 .var "out2", 31 0;
v0x7feffd678840_0 .var "outn", 31 0;
v0x7feffd6788f0_0 .net "pc", 31 0, v0x7feffd5dad00_0;  alias, 1 drivers
v0x7feffd6789a0_0 .var "ra1", 4 0;
v0x7feffd678a50_0 .var "ra2", 4 0;
v0x7feffd678b00_0 .var "re1", 0 0;
v0x7feffd678ba0_0 .var "re2", 0 0;
v0x7feffd678d30_0 .net "rn1", 31 0, v0x7feffd5df5f0_0;  alias, 1 drivers
v0x7feffd678dc0_0 .net "rn2", 31 0, v0x7feffd5df6b0_0;  alias, 1 drivers
v0x7feffd678e60_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd678ef0_0 .var "sst", 0 0;
v0x7feffd678f90_0 .var "st", 2 0;
v0x7feffd679040_0 .var "t", 6 0;
v0x7feffd6790f0_0 .var "wa", 4 0;
v0x7feffd6791a0_0 .var "we", 0 0;
E_0x7feffd6756d0/0 .event edge, v0x7feffd5d8150_0, v0x7feffd678310_0, v0x7feffd678ba0_0, v0x7feffd6765f0_0;
E_0x7feffd6756d0/1 .event edge, v0x7feffd678a50_0, v0x7feffd676710_0, v0x7feffd676090_0, v0x7feffd6783e0_0;
E_0x7feffd6756d0/2 .event edge, v0x7feffd678480_0, v0x7feffd678520_0, v0x7feffd679040_0, v0x7feffd6788f0_0;
E_0x7feffd6756d0/3 .event edge, v0x7feffd678dc0_0, v0x7feffd678280_0;
E_0x7feffd6756d0 .event/or E_0x7feffd6756d0/0, E_0x7feffd6756d0/1, E_0x7feffd6756d0/2, E_0x7feffd6756d0/3;
E_0x7feffd675700/0 .event edge, v0x7feffd5d8150_0, v0x7feffd678310_0, v0x7feffd678b00_0, v0x7feffd6765f0_0;
E_0x7feffd675700/1 .event edge, v0x7feffd6789a0_0, v0x7feffd676090_0, v0x7feffd6783e0_0, v0x7feffd678480_0;
E_0x7feffd675700/2 .event edge, v0x7feffd678520_0, v0x7feffd678d30_0, v0x7feffd678280_0;
E_0x7feffd675700 .event/or E_0x7feffd675700/0, E_0x7feffd675700/1, E_0x7feffd675700/2;
E_0x7feffd675730/0 .event edge, v0x7feffd5d8150_0, v0x7feffd678310_0, v0x7feffd679040_0, v0x7feffd6788f0_0;
E_0x7feffd675730/1 .event edge, v0x7feffd678f90_0;
E_0x7feffd675730 .event/or E_0x7feffd675730/0, E_0x7feffd675730/1;
S_0x7feffd679480 .scope module, "id_ex0" "id_ex" 12 171, 16 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 7 "id_t"
    .port_info 3 /INPUT 3 "id_st"
    .port_info 4 /INPUT 1 "id_sst"
    .port_info 5 /INPUT 32 "id_n1"
    .port_info 6 /INPUT 32 "id_n2"
    .port_info 7 /INPUT 5 "id_wa"
    .port_info 8 /INPUT 1 "id_we"
    .port_info 9 /INPUT 32 "id_nn"
    .port_info 10 /OUTPUT 7 "ex_t"
    .port_info 11 /OUTPUT 3 "ex_st"
    .port_info 12 /OUTPUT 1 "ex_sst"
    .port_info 13 /OUTPUT 32 "ex_n1"
    .port_info 14 /OUTPUT 32 "ex_n2"
    .port_info 15 /OUTPUT 5 "ex_wa"
    .port_info 16 /OUTPUT 1 "ex_we"
    .port_info 17 /OUTPUT 32 "ex_nn"
    .port_info 18 /INPUT 32 "id_npc"
    .port_info 19 /OUTPUT 32 "ex_npc"
    .port_info 20 /INPUT 1 "stl_mm"
v0x7feffd679890_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd679920_0 .var "ex_n1", 31 0;
v0x7feffd677c00_0 .var "ex_n2", 31 0;
v0x7feffd6799f0_0 .var "ex_nn", 31 0;
v0x7feffd679aa0_0 .var "ex_npc", 31 0;
v0x7feffd679b70_0 .var "ex_sst", 0 0;
v0x7feffd679c20_0 .var "ex_st", 2 0;
v0x7feffd679cd0_0 .var "ex_t", 6 0;
v0x7feffd679d80_0 .var "ex_wa", 4 0;
v0x7feffd679eb0_0 .var "ex_we", 0 0;
v0x7feffd679f40_0 .net "id_n1", 31 0, v0x7feffd6786e0_0;  alias, 1 drivers
v0x7feffd679fd0_0 .net "id_n2", 31 0, v0x7feffd678790_0;  alias, 1 drivers
v0x7feffd67a080_0 .net "id_nn", 31 0, v0x7feffd678840_0;  alias, 1 drivers
v0x7feffd67a130_0 .net "id_npc", 31 0, v0x7feffd6785d0_0;  alias, 1 drivers
v0x7feffd67a1e0_0 .net "id_sst", 0 0, v0x7feffd678ef0_0;  alias, 1 drivers
v0x7feffd67a290_0 .net "id_st", 2 0, v0x7feffd678f90_0;  alias, 1 drivers
v0x7feffd67a340_0 .net "id_t", 6 0, v0x7feffd679040_0;  alias, 1 drivers
v0x7feffd67a4f0_0 .net "id_wa", 4 0, v0x7feffd6790f0_0;  alias, 1 drivers
v0x7feffd67a580_0 .net "id_we", 0 0, v0x7feffd6791a0_0;  alias, 1 drivers
v0x7feffd67a610_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd67a6a0_0 .net "stl_mm", 0 0, v0x7feffd5dd600_0;  alias, 1 drivers
S_0x7feffd67a880 .scope module, "if0" "inf" 12 121, 17 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ok"
    .port_info 3 /INPUT 32 "dt"
    .port_info 4 /OUTPUT 32 "pc"
    .port_info 5 /OUTPUT 32 "is"
    .port_info 6 /INPUT 32 "ex_if_pc"
    .port_info 7 /INPUT 1 "ex_if_pce"
    .port_info 8 /OUTPUT 1 "not_ok"
    .port_info 9 /INPUT 1 "inv"
    .port_info 10 /OUTPUT 1 "rec"
    .port_info 11 /INPUT 1 "stl"
v0x7feffd67ac00_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd67aca0_0 .net "dt", 31 0, v0x7feffd5dbb40_0;  alias, 1 drivers
v0x7feffd67ad40_0 .net "ex_if_pc", 31 0, v0x7feffd676da0_0;  alias, 1 drivers
v0x7feffd67ae10_0 .net "ex_if_pce", 0 0, v0x7feffd676f00_0;  alias, 1 drivers
v0x7feffd67aec0_0 .net "inv", 0 0, v0x7feffd675c20_0;  alias, 1 drivers
v0x7feffd5da390_0 .var "invalid", 0 0;
v0x7feffd5da420_0 .var "is", 31 0;
v0x7feffd5da4b0_0 .var "not_ok", 0 0;
v0x7feffd5da540_0 .net "ok", 0 0, v0x7feffd5dbc50_0;  alias, 1 drivers
v0x7feffd5da5d0_0 .var "pc", 31 0;
v0x7feffd5da660_0 .var "rec", 0 0;
v0x7feffd5da6f0_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5da780_0 .net "stl", 0 0, v0x7feffd5dd600_0;  alias, 1 drivers
E_0x7feffd679640/0 .event edge, v0x7feffd5d8150_0, v0x7feffd5da540_0, v0x7feffd5da390_0, v0x7feffd67aca0_0;
E_0x7feffd679640/1 .event edge, v0x7feffd676f00_0, v0x7feffd676da0_0, v0x7feffd5da5d0_0;
E_0x7feffd679640 .event/or E_0x7feffd679640/0, E_0x7feffd679640/1;
E_0x7feffd67abd0 .event edge, v0x7feffd675c20_0;
S_0x7feffd5da830 .scope module, "if_id0" "if_id" 12 135, 18 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_pc"
    .port_info 1 /INPUT 32 "if_is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_is"
    .port_info 6 /INPUT 1 "stl_mm"
    .port_info 7 /INPUT 1 "not_ok"
v0x7feffd5daae0_0 .var "_nok", 0 0;
v0x7feffd5dab90_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5dac30_0 .var "id_is", 31 0;
v0x7feffd5dad00_0 .var "id_pc", 31 0;
v0x7feffd5dadb0_0 .net "if_is", 31 0, v0x7feffd5da420_0;  alias, 1 drivers
v0x7feffd5dae90_0 .net "if_pc", 31 0, v0x7feffd5da5d0_0;  alias, 1 drivers
v0x7feffd5daf40_0 .net "not_ok", 0 0, v0x7feffd5da4b0_0;  alias, 1 drivers
v0x7feffd5daff0_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5db080_0 .net "stl_mm", 0 0, v0x7feffd5dd600_0;  alias, 1 drivers
S_0x7feffd5db1f0 .scope module, "mct0" "mct" 12 103, 19 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "if_a"
    .port_info 3 /INPUT 1 "mm_e"
    .port_info 4 /INPUT 32 "mm_a"
    .port_info 5 /INPUT 32 "mm_n_i"
    .port_info 6 /INPUT 1 "mm_wr"
    .port_info 7 /INPUT 8 "in"
    .port_info 8 /OUTPUT 32 "mm_n_o"
    .port_info 9 /OUTPUT 1 "if_ok"
    .port_info 10 /OUTPUT 1 "mm_ok"
    .port_info 11 /OUTPUT 8 "out"
    .port_info 12 /OUTPUT 32 "if_n"
    .port_info 13 /OUTPUT 32 "ad"
    .port_info 14 /OUTPUT 1 "wr"
    .port_info 15 /INPUT 2 "mm_cu"
v0x7feffd5db5a0_0 .var "ad", 31 0;
v0x7feffd5db660_0 .var "ca", 31 0;
v0x7feffd5db700_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5db790_0 .var "cu", 1 0;
v0x7feffd5db820_0 .var "cur_mode", 0 0;
v0x7feffd5db900_0 .var "done", 31 0;
v0x7feffd5db9b0_0 .var "es", 1 0;
v0x7feffd5dba60_0 .net "if_a", 31 0, v0x7feffd5da5d0_0;  alias, 1 drivers
v0x7feffd5dbb40_0 .var "if_n", 31 0;
v0x7feffd5dbc50_0 .var "if_ok", 0 0;
v0x7feffd5dbd00_0 .net "in", 7 0, L_0x7feffd5ee3a0;  alias, 1 drivers
v0x7feffd5dbd90_0 .var "ls_if_a", 31 0;
v0x7feffd5dbe20_0 .var "ls_mm_e", 0 0;
v0x7feffd5dbeb0_0 .net "mm_a", 31 0, v0x7feffd5dcef0_0;  alias, 1 drivers
v0x7feffd5dbf50_0 .net "mm_cu", 1 0, v0x7feffd5dcf90_0;  alias, 1 drivers
v0x7feffd5dc000_0 .net "mm_e", 0 0, v0x7feffd5dd020_0;  alias, 1 drivers
v0x7feffd5dc0a0_0 .net "mm_n_i", 31 0, v0x7feffd5dd0b0_0;  alias, 1 drivers
v0x7feffd5dc250_0 .var "mm_n_o", 31 0;
v0x7feffd5dc300_0 .var "mm_ok", 0 0;
v0x7feffd5dc3a0_0 .net "mm_wr", 0 0, v0x7feffd5dd2e0_0;  alias, 1 drivers
v0x7feffd5dc440_0 .var "nready", 1 0;
v0x7feffd5dc4f0_0 .var "out", 7 0;
v0x7feffd5dc5a0_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5dc630_0 .var "wr", 0 0;
S_0x7feffd5dc7d0 .scope module, "mm0" "mm" 12 228, 20 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "wa"
    .port_info 4 /INPUT 32 "wn"
    .port_info 5 /OUTPUT 1 "we_o"
    .port_info 6 /OUTPUT 5 "wa_o"
    .port_info 7 /OUTPUT 32 "wn_o"
    .port_info 8 /INPUT 32 "mm_mem_n"
    .port_info 9 /INPUT 5 "mm_mem_e"
    .port_info 10 /OUTPUT 32 "mm_mct_a"
    .port_info 11 /OUTPUT 32 "mm_mct_n_i"
    .port_info 12 /INPUT 32 "mm_mct_n_o"
    .port_info 13 /OUTPUT 1 "mm_mct_wr"
    .port_info 14 /INPUT 1 "mm_mct_ok"
    .port_info 15 /OUTPUT 1 "mm_mct_e"
    .port_info 16 /OUTPUT 2 "mm_mct_cu"
    .port_info 17 /OUTPUT 1 "stl"
v0x7feffd5dcc50_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5dcef0_0 .var "mm_mct_a", 31 0;
v0x7feffd5dcf90_0 .var "mm_mct_cu", 1 0;
v0x7feffd5dd020_0 .var "mm_mct_e", 0 0;
v0x7feffd5dd0b0_0 .var "mm_mct_n_i", 31 0;
v0x7feffd5dd180_0 .net "mm_mct_n_o", 31 0, v0x7feffd5dc250_0;  alias, 1 drivers
v0x7feffd5dd230_0 .net "mm_mct_ok", 0 0, v0x7feffd5dc300_0;  alias, 1 drivers
v0x7feffd5dd2e0_0 .var "mm_mct_wr", 0 0;
v0x7feffd5dd390_0 .net "mm_mem_e", 4 0, v0x7feffd677390_0;  alias, 1 drivers
v0x7feffd5dd4c0_0 .net "mm_mem_n", 31 0, v0x7feffd677420_0;  alias, 1 drivers
v0x7feffd5dd570_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5dd600_0 .var "stl", 0 0;
v0x7feffd5dd710_0 .net "wa", 4 0, v0x7feffd6774b0_0;  alias, 1 drivers
v0x7feffd5dd7a0_0 .var "wa_o", 4 0;
v0x7feffd5dd830_0 .net "we", 0 0, v0x7feffd677560_0;  alias, 1 drivers
v0x7feffd5dd8e0_0 .var "we_o", 0 0;
v0x7feffd5dd990_0 .net "wn", 31 0, v0x7feffd677600_0;  alias, 1 drivers
v0x7feffd5ddb20_0 .var "wn_o", 31 0;
E_0x7feffd5dcbc0/0 .event edge, v0x7feffd5d8150_0, v0x7feffd677560_0, v0x7feffd6774b0_0, v0x7feffd677390_0;
E_0x7feffd5dcbc0/1 .event edge, v0x7feffd5dc300_0, v0x7feffd5dbf50_0, v0x7feffd5dc250_0, v0x7feffd677600_0;
E_0x7feffd5dcbc0/2 .event edge, v0x7feffd677420_0;
E_0x7feffd5dcbc0 .event/or E_0x7feffd5dcbc0/0, E_0x7feffd5dcbc0/1, E_0x7feffd5dcbc0/2;
S_0x7feffd5ddd70 .scope module, "mm_wb0" "mm_wb" 12 248, 21 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "mm_we"
    .port_info 3 /INPUT 5 "mm_wa"
    .port_info 4 /INPUT 32 "mm_wn"
    .port_info 5 /OUTPUT 1 "wb_we"
    .port_info 6 /OUTPUT 5 "wb_wa"
    .port_info 7 /OUTPUT 32 "wb_wn"
    .port_info 8 /INPUT 1 "stl_mm"
v0x7feffd5dc980_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5de080_0 .net "mm_wa", 4 0, v0x7feffd5dd7a0_0;  alias, 1 drivers
v0x7feffd5de150_0 .net "mm_we", 0 0, v0x7feffd5dd8e0_0;  alias, 1 drivers
v0x7feffd5de220_0 .net "mm_wn", 31 0, v0x7feffd5ddb20_0;  alias, 1 drivers
v0x7feffd5de2f0_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5de5c0_0 .net "stl_mm", 0 0, v0x7feffd5dd600_0;  alias, 1 drivers
v0x7feffd5de650_0 .var "wb_wa", 4 0;
v0x7feffd5de6e0_0 .var "wb_we", 0 0;
v0x7feffd5de770_0 .var "wb_wn", 31 0;
S_0x7feffd5de940 .scope module, "regfile0" "regfile" 12 163, 22 1 0, S_0x7feffd675380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "wa"
    .port_info 3 /INPUT 32 "wn"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "ra1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rn1"
    .port_info 8 /INPUT 5 "ra2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rn2"
v0x7feffd5deea0_0 .net "clk", 0 0, L_0x7feffd5e5950;  alias, 1 drivers
v0x7feffd5def40 .array "r", 0 31, 31 0;
v0x7feffd5df2e0_0 .net "ra1", 4 0, v0x7feffd6789a0_0;  alias, 1 drivers
v0x7feffd5df3b0_0 .net "ra2", 4 0, v0x7feffd678a50_0;  alias, 1 drivers
v0x7feffd5df470_0 .net "re1", 0 0, v0x7feffd678b00_0;  alias, 1 drivers
v0x7feffd5df540_0 .net "re2", 0 0, v0x7feffd678ba0_0;  alias, 1 drivers
v0x7feffd5df5f0_0 .var "rn1", 31 0;
v0x7feffd5df6b0_0 .var "rn2", 31 0;
v0x7feffd5df770_0 .net "rst", 0 0, v0x7feffd5e5070_0;  alias, 1 drivers
v0x7feffd5df880_0 .net "wa", 4 0, v0x7feffd5de650_0;  alias, 1 drivers
v0x7feffd5df940_0 .net "we", 0 0, v0x7feffd5de6e0_0;  alias, 1 drivers
v0x7feffd5df9d0_0 .net "wn", 31 0, v0x7feffd5de770_0;  alias, 1 drivers
E_0x7feffd5de380/0 .event edge, v0x7feffd5d8150_0, v0x7feffd678ba0_0, v0x7feffd678a50_0, v0x7feffd5de650_0;
v0x7feffd5def40_0 .array/port v0x7feffd5def40, 0;
v0x7feffd5def40_1 .array/port v0x7feffd5def40, 1;
v0x7feffd5def40_2 .array/port v0x7feffd5def40, 2;
E_0x7feffd5de380/1 .event edge, v0x7feffd5de770_0, v0x7feffd5def40_0, v0x7feffd5def40_1, v0x7feffd5def40_2;
v0x7feffd5def40_3 .array/port v0x7feffd5def40, 3;
v0x7feffd5def40_4 .array/port v0x7feffd5def40, 4;
v0x7feffd5def40_5 .array/port v0x7feffd5def40, 5;
v0x7feffd5def40_6 .array/port v0x7feffd5def40, 6;
E_0x7feffd5de380/2 .event edge, v0x7feffd5def40_3, v0x7feffd5def40_4, v0x7feffd5def40_5, v0x7feffd5def40_6;
v0x7feffd5def40_7 .array/port v0x7feffd5def40, 7;
v0x7feffd5def40_8 .array/port v0x7feffd5def40, 8;
v0x7feffd5def40_9 .array/port v0x7feffd5def40, 9;
v0x7feffd5def40_10 .array/port v0x7feffd5def40, 10;
E_0x7feffd5de380/3 .event edge, v0x7feffd5def40_7, v0x7feffd5def40_8, v0x7feffd5def40_9, v0x7feffd5def40_10;
v0x7feffd5def40_11 .array/port v0x7feffd5def40, 11;
v0x7feffd5def40_12 .array/port v0x7feffd5def40, 12;
v0x7feffd5def40_13 .array/port v0x7feffd5def40, 13;
v0x7feffd5def40_14 .array/port v0x7feffd5def40, 14;
E_0x7feffd5de380/4 .event edge, v0x7feffd5def40_11, v0x7feffd5def40_12, v0x7feffd5def40_13, v0x7feffd5def40_14;
v0x7feffd5def40_15 .array/port v0x7feffd5def40, 15;
v0x7feffd5def40_16 .array/port v0x7feffd5def40, 16;
v0x7feffd5def40_17 .array/port v0x7feffd5def40, 17;
v0x7feffd5def40_18 .array/port v0x7feffd5def40, 18;
E_0x7feffd5de380/5 .event edge, v0x7feffd5def40_15, v0x7feffd5def40_16, v0x7feffd5def40_17, v0x7feffd5def40_18;
v0x7feffd5def40_19 .array/port v0x7feffd5def40, 19;
v0x7feffd5def40_20 .array/port v0x7feffd5def40, 20;
v0x7feffd5def40_21 .array/port v0x7feffd5def40, 21;
v0x7feffd5def40_22 .array/port v0x7feffd5def40, 22;
E_0x7feffd5de380/6 .event edge, v0x7feffd5def40_19, v0x7feffd5def40_20, v0x7feffd5def40_21, v0x7feffd5def40_22;
v0x7feffd5def40_23 .array/port v0x7feffd5def40, 23;
v0x7feffd5def40_24 .array/port v0x7feffd5def40, 24;
v0x7feffd5def40_25 .array/port v0x7feffd5def40, 25;
v0x7feffd5def40_26 .array/port v0x7feffd5def40, 26;
E_0x7feffd5de380/7 .event edge, v0x7feffd5def40_23, v0x7feffd5def40_24, v0x7feffd5def40_25, v0x7feffd5def40_26;
v0x7feffd5def40_27 .array/port v0x7feffd5def40, 27;
v0x7feffd5def40_28 .array/port v0x7feffd5def40, 28;
v0x7feffd5def40_29 .array/port v0x7feffd5def40, 29;
v0x7feffd5def40_30 .array/port v0x7feffd5def40, 30;
E_0x7feffd5de380/8 .event edge, v0x7feffd5def40_27, v0x7feffd5def40_28, v0x7feffd5def40_29, v0x7feffd5def40_30;
v0x7feffd5def40_31 .array/port v0x7feffd5def40, 31;
E_0x7feffd5de380/9 .event edge, v0x7feffd5def40_31;
E_0x7feffd5de380 .event/or E_0x7feffd5de380/0, E_0x7feffd5de380/1, E_0x7feffd5de380/2, E_0x7feffd5de380/3, E_0x7feffd5de380/4, E_0x7feffd5de380/5, E_0x7feffd5de380/6, E_0x7feffd5de380/7, E_0x7feffd5de380/8, E_0x7feffd5de380/9;
E_0x7feffd5ded40/0 .event edge, v0x7feffd5d8150_0, v0x7feffd678b00_0, v0x7feffd6789a0_0, v0x7feffd5de650_0;
E_0x7feffd5ded40/1 .event edge, v0x7feffd5de770_0, v0x7feffd5def40_0, v0x7feffd5def40_1, v0x7feffd5def40_2;
E_0x7feffd5ded40/2 .event edge, v0x7feffd5def40_3, v0x7feffd5def40_4, v0x7feffd5def40_5, v0x7feffd5def40_6;
E_0x7feffd5ded40/3 .event edge, v0x7feffd5def40_7, v0x7feffd5def40_8, v0x7feffd5def40_9, v0x7feffd5def40_10;
E_0x7feffd5ded40/4 .event edge, v0x7feffd5def40_11, v0x7feffd5def40_12, v0x7feffd5def40_13, v0x7feffd5def40_14;
E_0x7feffd5ded40/5 .event edge, v0x7feffd5def40_15, v0x7feffd5def40_16, v0x7feffd5def40_17, v0x7feffd5def40_18;
E_0x7feffd5ded40/6 .event edge, v0x7feffd5def40_19, v0x7feffd5def40_20, v0x7feffd5def40_21, v0x7feffd5def40_22;
E_0x7feffd5ded40/7 .event edge, v0x7feffd5def40_23, v0x7feffd5def40_24, v0x7feffd5def40_25, v0x7feffd5def40_26;
E_0x7feffd5ded40/8 .event edge, v0x7feffd5def40_27, v0x7feffd5def40_28, v0x7feffd5def40_29, v0x7feffd5def40_30;
E_0x7feffd5ded40/9 .event edge, v0x7feffd5def40_31;
E_0x7feffd5ded40 .event/or E_0x7feffd5ded40/0, E_0x7feffd5ded40/1, E_0x7feffd5ded40/2, E_0x7feffd5ded40/3, E_0x7feffd5ded40/4, E_0x7feffd5ded40/5, E_0x7feffd5ded40/6, E_0x7feffd5ded40/7, E_0x7feffd5ded40/8, E_0x7feffd5ded40/9;
    .scope S_0x7feffd5b3aa0;
T_0 ;
    %wait E_0x7feffd567ab0;
    %load/vec4 v0x7feffd5d4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7feffd5d47d0_0;
    %load/vec4 v0x7feffd5d4560_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5d4b30, 0, 4;
T_0.0 ;
    %load/vec4 v0x7feffd5d4560_0;
    %assign/vec4 v0x7feffd5d49d0_0, 0;
    %load/vec4 v0x7feffd5d4610_0;
    %assign/vec4 v0x7feffd5d4a80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7feffd6743c0;
T_1 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd674c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7feffd674750_0;
    %cmpi/ne 0, 0, 17;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7feffd674970_0;
    %load/vec4 v0x7feffd674750_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd674bb0, 0, 4;
T_1.2 ;
T_1.0 ;
    %load/vec4 v0x7feffd674750_0;
    %assign/vec4 v0x7feffd674b20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7feffd6743c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd674a90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7feffd674a90_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7feffd674a90_0;
    %store/vec4a v0x7feffd674bb0, 4, 0;
    %load/vec4 v0x7feffd674a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feffd674a90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 96 "$readmemh", "test.data", v0x7feffd674bb0 {0 0 0};
    %vpi_call 2 97 "$display", "ram %h %h %h %h", &A<v0x7feffd674bb0, 0>, &A<v0x7feffd674bb0, 1>, &A<v0x7feffd674bb0, 2>, &A<v0x7feffd674bb0, 3> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7feffd5db1f0;
T_3 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd5dc5a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5dbb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dc630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feffd5dc4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dbc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dc300_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feffd5db9b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7feffd5dbd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dbe20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feffd5dc440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5db820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7feffd5dc000_0;
    %load/vec4 v0x7feffd5dbe20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7feffd5dba60_0;
    %load/vec4 v0x7feffd5dbd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %load/vec4 v0x7feffd5dbd90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd5dbc50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7feffd5dc300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7feffd5dc000_0;
    %load/vec4 v0x7feffd5dbe20_0;
    %cmp/ne;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dc300_0, 0;
T_3.4 ;
    %load/vec4 v0x7feffd5dba60_0;
    %load/vec4 v0x7feffd5dbd90_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dbc50_0, 0;
T_3.6 ;
    %load/vec4 v0x7feffd5dc000_0;
    %assign/vec4 v0x7feffd5dbe20_0, 0;
    %load/vec4 v0x7feffd5dc000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5db820_0, 0;
    %load/vec4 v0x7feffd5dbeb0_0;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %load/vec4 v0x7feffd5dc3a0_0;
    %assign/vec4 v0x7feffd5dc630_0, 0;
    %load/vec4 v0x7feffd5dc3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5dc440_0, 0;
    %load/vec4 v0x7feffd5dc0a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7feffd5dc4f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %load/vec4 v0x7feffd5dbf50_0;
    %assign/vec4 v0x7feffd5db9b0_0, 0;
    %load/vec4 v0x7feffd5dbf50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5dc300_0, 0;
T_3.12 ;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5dc440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %load/vec4 v0x7feffd5dbf50_0;
    %assign/vec4 v0x7feffd5db9b0_0, 0;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7feffd5db820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd5db5a0_0;
    %load/vec4 v0x7feffd5dba60_0;
    %addi 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x7feffd5dc440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7feffd5dc440_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x7feffd5db5a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %load/vec4 v0x7feffd5dc440_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7feffd5dc440_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x7feffd5dc440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0x7feffd5db5a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %load/vec4 v0x7feffd5db790_0;
    %load/vec4 v0x7feffd5db9b0_0;
    %cmp/e;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7feffd5db900_0, 0;
T_3.20 ;
    %load/vec4 v0x7feffd5db900_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5dbc50_0, 0;
    %load/vec4 v0x7feffd5db660_0;
    %assign/vec4 v0x7feffd5dbb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5db900_0, 0;
T_3.22 ;
    %load/vec4 v0x7feffd5db790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.29;
T_3.24 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
T_3.18 ;
T_3.17 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7feffd5dba60_0;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5dc440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5db820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5dc630_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feffd5db9b0_0, 0;
    %load/vec4 v0x7feffd5dba60_0;
    %assign/vec4 v0x7feffd5dbd90_0, 0;
T_3.9 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7feffd5dc440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7feffd5dc440_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x7feffd5db5a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %load/vec4 v0x7feffd5dc440_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7feffd5dc440_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x7feffd5dc440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.32, 4;
    %load/vec4 v0x7feffd5db5a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7feffd5db5a0_0, 0;
    %load/vec4 v0x7feffd5dc630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %load/vec4 v0x7feffd5db790_0;
    %load/vec4 v0x7feffd5db9b0_0;
    %cmp/e;
    %jmp/0xz  T_3.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5dc300_0, 0;
T_3.36 ;
    %load/vec4 v0x7feffd5db790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.43;
T_3.38 ;
    %load/vec4 v0x7feffd5dc0a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7feffd5dc4f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.43;
T_3.39 ;
    %load/vec4 v0x7feffd5dc0a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7feffd5dc4f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.43;
T_3.40 ;
    %load/vec4 v0x7feffd5dc0a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x7feffd5dc4f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.43;
T_3.41 ;
    %load/vec4 v0x7feffd5dc0a0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x7feffd5dc4f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.43;
T_3.43 ;
    %pop/vec4 1;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v0x7feffd5db820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.44, 4;
    %load/vec4 v0x7feffd5db790_0;
    %load/vec4 v0x7feffd5db9b0_0;
    %cmp/e;
    %jmp/0xz  T_3.46, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7feffd5db900_0, 0;
T_3.46 ;
    %load/vec4 v0x7feffd5db900_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.48, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5dc300_0, 0;
    %load/vec4 v0x7feffd5db660_0;
    %assign/vec4 v0x7feffd5dc250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5db900_0, 0;
T_3.48 ;
    %load/vec4 v0x7feffd5db790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.55;
T_3.50 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x7feffd5db790_0;
    %load/vec4 v0x7feffd5db9b0_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7feffd5db900_0, 0;
T_3.56 ;
    %load/vec4 v0x7feffd5db900_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5dbc50_0, 0;
    %load/vec4 v0x7feffd5db660_0;
    %assign/vec4 v0x7feffd5dbb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5db900_0, 0;
T_3.58 ;
    %load/vec4 v0x7feffd5db790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.65;
T_3.60 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.65;
T_3.61 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.65;
T_3.62 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.65;
T_3.63 ;
    %load/vec4 v0x7feffd5dbd00_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feffd5db660_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd5db790_0, 0;
    %jmp T_3.65;
T_3.65 ;
    %pop/vec4 1;
T_3.45 ;
T_3.35 ;
T_3.32 ;
T_3.31 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7feffd67a880;
T_4 ;
    %wait E_0x7feffd67abd0;
    %load/vec4 v0x7feffd67aec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5da660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5da390_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5da660_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7feffd67a880;
T_5 ;
    %wait E_0x7feffd679640;
    %load/vec4 v0x7feffd5da6f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5da5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5da420_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7feffd5da540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7feffd5da390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7feffd67aca0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %store/vec4 v0x7feffd5da420_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5da390_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7feffd67aca0_0;
    %store/vec4 v0x7feffd5da420_0, 0, 32;
T_5.5 ;
    %load/vec4 v0x7feffd67ae10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7feffd67ad40_0;
    %store/vec4 v0x7feffd5da5d0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7feffd5da5d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7feffd5da5d0_0, 0, 32;
T_5.7 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7feffd67a880;
T_6 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd5da6f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7feffd5da540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5da4b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7feffd5da780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5da4b0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7feffd5da830;
T_7 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd5daff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5dad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5dac30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7feffd5db080_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7feffd5dae90_0;
    %assign/vec4 v0x7feffd5dad00_0, 0;
    %load/vec4 v0x7feffd5daf40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x7feffd5dadb0_0;
    %assign/vec4 v0x7feffd5dac30_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5dac30_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x7feffd5daf40_0;
    %assign/vec4 v0x7feffd5daae0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7feffd677a80;
T_8 ;
    %wait E_0x7feffd675730;
    %load/vec4 v0x7feffd678e60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7feffd678310_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd6789a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd678a50_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7feffd679040_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feffd678f90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ef0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd6790f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7feffd679040_0, 0, 7;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7feffd678f90_0, 0, 3;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x7feffd678ef0_0, 0, 1;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7feffd6789a0_0, 0, 5;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7feffd678a50_0, 0, 5;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7feffd6790f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %load/vec4 v0x7feffd679040_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd6788f0_0;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd6788f0_0;
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %load/vec4 v0x7feffd6788f0_0;
    %subi 4, 0, 32;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd678310_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v0x7feffd6785d0_0, 0, 32;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd6788f0_0;
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd6785d0_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd6788f0_0;
    %subi 4, 0, 32;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd678310_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd678310_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v0x7feffd6785d0_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd678310_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd678840_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd678f90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.16;
T_8.13 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.16;
T_8.14 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd6791a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd678b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd678ba0_0, 0, 1;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7feffd678310_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd678280_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7feffd677a80;
T_9 ;
    %wait E_0x7feffd675700;
    %load/vec4 v0x7feffd678e60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7feffd678310_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd6786e0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7feffd678b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd678000_0;
    %load/vec4 v0x7feffd6789a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feffd678000_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7feffd6781b0_0;
    %store/vec4 v0x7feffd6786e0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7feffd678b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd6783e0_0;
    %load/vec4 v0x7feffd6789a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feffd678480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7feffd678520_0;
    %store/vec4 v0x7feffd6786e0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7feffd678b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7feffd678d30_0;
    %store/vec4 v0x7feffd6786e0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7feffd678b00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7feffd678280_0;
    %store/vec4 v0x7feffd6786e0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd6786e0_0, 0, 32;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7feffd677a80;
T_10 ;
    %wait E_0x7feffd6756d0;
    %load/vec4 v0x7feffd678e60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7feffd678310_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd678790_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7feffd678ba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd678000_0;
    %load/vec4 v0x7feffd678a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feffd6780d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7feffd6781b0_0;
    %store/vec4 v0x7feffd678790_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7feffd678ba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd6783e0_0;
    %load/vec4 v0x7feffd678a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feffd678480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7feffd678520_0;
    %store/vec4 v0x7feffd678790_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7feffd679040_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7feffd6788f0_0;
    %subi 4, 0, 32;
    %store/vec4 v0x7feffd678790_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7feffd678ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x7feffd678dc0_0;
    %store/vec4 v0x7feffd678790_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x7feffd678ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x7feffd678280_0;
    %store/vec4 v0x7feffd678790_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd678790_0, 0, 32;
T_10.11 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7feffd5de940;
T_11 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd5df770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7feffd5df940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd5df880_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7feffd5df9d0_0;
    %load/vec4 v0x7feffd5df880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
T_11.2 ;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5def40, 0, 4;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7feffd5de940;
T_12 ;
    %wait E_0x7feffd5ded40;
    %load/vec4 v0x7feffd5df770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd5df470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7feffd5df2e0_0;
    %load/vec4 v0x7feffd5df880_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7feffd5df9d0_0;
    %store/vec4 v0x7feffd5df5f0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7feffd5df2e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feffd5def40, 4;
    %store/vec4 v0x7feffd5df5f0_0, 0, 32;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5df5f0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7feffd5de940;
T_13 ;
    %wait E_0x7feffd5de380;
    %load/vec4 v0x7feffd5df770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feffd5df540_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7feffd5df3b0_0;
    %load/vec4 v0x7feffd5df880_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7feffd5df9d0_0;
    %store/vec4 v0x7feffd5df6b0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7feffd5df3b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feffd5def40, 4;
    %store/vec4 v0x7feffd5df6b0_0, 0, 32;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5df6b0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7feffd679480;
T_14 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd67a610_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7feffd67a340_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7feffd679cd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feffd679c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd679b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd679920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd677c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feffd679d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd679eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd679aa0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7feffd67a6a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7feffd67a340_0;
    %assign/vec4 v0x7feffd679cd0_0, 0;
    %load/vec4 v0x7feffd67a290_0;
    %assign/vec4 v0x7feffd679c20_0, 0;
    %load/vec4 v0x7feffd67a1e0_0;
    %assign/vec4 v0x7feffd679b70_0, 0;
    %load/vec4 v0x7feffd679f40_0;
    %assign/vec4 v0x7feffd679920_0, 0;
    %load/vec4 v0x7feffd679fd0_0;
    %assign/vec4 v0x7feffd677c00_0, 0;
    %load/vec4 v0x7feffd67a4f0_0;
    %assign/vec4 v0x7feffd679d80_0, 0;
    %load/vec4 v0x7feffd67a580_0;
    %assign/vec4 v0x7feffd679eb0_0, 0;
    %load/vec4 v0x7feffd67a080_0;
    %assign/vec4 v0x7feffd6799f0_0, 0;
    %load/vec4 v0x7feffd67a130_0;
    %assign/vec4 v0x7feffd679aa0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7feffd675570;
T_15 ;
    %wait E_0x7feffd63c470;
    %load/vec4 v0x7feffd676000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7feffd675570;
T_16 ;
    %wait E_0x7feffd63c440;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd6765f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd676710_0, 0, 1;
    %load/vec4 v0x7feffd676120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7feffd6763d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7feffd675dd0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_16.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd6763d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
T_16.6 ;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd676560_0;
    %store/vec4 v0x7feffd6765f0_0, 0, 5;
    %load/vec4 v0x7feffd676680_0;
    %store/vec4 v0x7feffd676710_0, 0, 1;
    %load/vec4 v0x7feffd6763d0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.18;
T_16.8 ;
    %load/vec4 v0x7feffd675d40_0;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.18;
T_16.9 ;
    %load/vec4 v0x7feffd675d40_0;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.18;
T_16.10 ;
    %load/vec4 v0x7feffd676340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %jmp T_16.27;
T_16.19 ;
    %load/vec4 v0x7feffd6763d0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.28, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_16.29, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.31;
T_16.28 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %add;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.31;
T_16.29 ;
    %load/vec4 v0x7feffd6762b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.33, 6;
    %jmp T_16.34;
T_16.32 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %add;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.34;
T_16.33 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %sub;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.34;
T_16.34 ;
    %pop/vec4 1;
    %jmp T_16.31;
T_16.31 ;
    %pop/vec4 1;
    %jmp T_16.27;
T_16.20 ;
    %load/vec4 v0x7feffd675cb0_0;
    %ix/getv 4, v0x7feffd675d40_0;
    %shiftl 4;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.27;
T_16.21 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.36, 8;
T_16.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.36, 8;
 ; End of false expr.
    %blend;
T_16.36;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.27;
T_16.22 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.38, 8;
T_16.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.38, 8;
 ; End of false expr.
    %blend;
T_16.38;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.27;
T_16.23 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %xor;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.27;
T_16.24 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %or;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.27;
T_16.25 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %and;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.27;
T_16.26 ;
    %load/vec4 v0x7feffd6762b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.40, 6;
    %jmp T_16.41;
T_16.39 ;
    %load/vec4 v0x7feffd675cb0_0;
    %ix/getv 4, v0x7feffd675d40_0;
    %shiftr 4;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.41;
T_16.40 ;
    %load/vec4 v0x7feffd675cb0_0;
    %ix/getv 4, v0x7feffd675d40_0;
    %shiftr 4;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.41;
T_16.41 ;
    %pop/vec4 1;
    %jmp T_16.27;
T_16.27 ;
    %pop/vec4 1;
    %jmp T_16.18;
T_16.11 ;
    %load/vec4 v0x7feffd676340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.48, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.49, 6;
    %jmp T_16.50;
T_16.42 ;
    %load/vec4 v0x7feffd6763d0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.51, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_16.52, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.54;
T_16.51 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %add;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.54;
T_16.52 ;
    %load/vec4 v0x7feffd6762b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.56, 6;
    %jmp T_16.57;
T_16.55 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %add;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.57;
T_16.56 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %sub;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.57;
T_16.57 ;
    %pop/vec4 1;
    %jmp T_16.54;
T_16.54 ;
    %pop/vec4 1;
    %jmp T_16.50;
T_16.43 ;
    %load/vec4 v0x7feffd675cb0_0;
    %ix/getv 4, v0x7feffd675d40_0;
    %shiftl 4;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.50;
T_16.44 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.58, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.59, 8;
T_16.58 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.59, 8;
 ; End of false expr.
    %blend;
T_16.59;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.50;
T_16.45 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.60, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.61, 8;
T_16.60 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.61, 8;
 ; End of false expr.
    %blend;
T_16.61;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.50;
T_16.46 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %xor;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.50;
T_16.47 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %or;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.50;
T_16.48 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %and;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.50;
T_16.49 ;
    %load/vec4 v0x7feffd6762b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.63, 6;
    %jmp T_16.64;
T_16.62 ;
    %load/vec4 v0x7feffd675cb0_0;
    %ix/getv 4, v0x7feffd675d40_0;
    %shiftr 4;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.64;
T_16.63 ;
    %load/vec4 v0x7feffd675cb0_0;
    %ix/getv 4, v0x7feffd675d40_0;
    %shiftr 4;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %jmp T_16.64;
T_16.64 ;
    %pop/vec4 1;
    %jmp T_16.50;
T_16.50 ;
    %pop/vec4 1;
    %jmp T_16.18;
T_16.12 ;
    %load/vec4 v0x7feffd675d40_0;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
    %jmp T_16.18;
T_16.13 ;
    %load/vec4 v0x7feffd675d40_0;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %load/vec4 v0x7feffd675cb0_0;
    %add;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
    %jmp T_16.18;
T_16.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %load/vec4 v0x7feffd676340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.66, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.67, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.68, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.69, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.70, 6;
    %jmp T_16.71;
T_16.65 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/e;
    %jmp/0xz  T_16.72, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_16.72 ;
    %jmp T_16.71;
T_16.66 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.74, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_16.74 ;
    %jmp T_16.71;
T_16.67 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/s;
    %jmp/0xz  T_16.76, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_16.76 ;
    %jmp T_16.71;
T_16.68 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.78, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_16.78 ;
    %jmp T_16.71;
T_16.69 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/u;
    %jmp/0xz  T_16.80, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_16.80 ;
    %jmp T_16.71;
T_16.70 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.82, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675a70_0, 0, 1;
    %load/vec4 v0x7feffd675f70_0;
    %store/vec4 v0x7feffd6759e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd675c20_0, 0, 1;
T_16.82 ;
    %jmp T_16.71;
T_16.71 ;
    %pop/vec4 1;
    %jmp T_16.18;
T_16.15 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675ee0_0;
    %add;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %load/vec4 v0x7feffd675d40_0;
    %store/vec4 v0x7feffd675b90_0, 0, 32;
    %load/vec4 v0x7feffd676340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.86, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.88;
T_16.84 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.88;
T_16.85 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.88;
T_16.86 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.88;
T_16.88 ;
    %pop/vec4 1;
    %jmp T_16.18;
T_16.16 ;
    %load/vec4 v0x7feffd675cb0_0;
    %load/vec4 v0x7feffd675d40_0;
    %add;
    %store/vec4 v0x7feffd676090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd675b90_0, 0, 32;
    %load/vec4 v0x7feffd676340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.89, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.90, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.91, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.92, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.93, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.95;
T_16.89 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.95;
T_16.90 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.95;
T_16.91 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.95;
T_16.92 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.95;
T_16.93 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7feffd675b00_0, 0, 5;
    %jmp T_16.95;
T_16.95 ;
    %pop/vec4 1;
    %jmp T_16.18;
T_16.18 ;
    %pop/vec4 1;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7feffd676930;
T_17 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd6776b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feffd6774b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd677560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd677600_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7feffd677740_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7feffd677120_0;
    %assign/vec4 v0x7feffd6774b0_0, 0;
    %load/vec4 v0x7feffd6771d0_0;
    %assign/vec4 v0x7feffd677560_0, 0;
    %load/vec4 v0x7feffd677300_0;
    %assign/vec4 v0x7feffd677600_0, 0;
    %load/vec4 v0x7feffd676fd0_0;
    %assign/vec4 v0x7feffd677390_0, 0;
    %load/vec4 v0x7feffd677070_0;
    %assign/vec4 v0x7feffd677420_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7feffd676930;
T_18 ;
    %wait E_0x7feffd676c30;
    %load/vec4 v0x7feffd6776b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd676f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd676da0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7feffd677740_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x7feffd676e50_0;
    %assign/vec4 v0x7feffd676f00_0, 0;
    %load/vec4 v0x7feffd676cf0_0;
    %assign/vec4 v0x7feffd676da0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7feffd5dc7d0;
T_19 ;
    %wait E_0x7feffd5dcbc0;
    %load/vec4 v0x7feffd5dd570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd8e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd5dd7a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5dd0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feffd5dcef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd2e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feffd5dcf90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd020_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7feffd5dd830_0;
    %store/vec4 v0x7feffd5dd8e0_0, 0, 1;
    %load/vec4 v0x7feffd5dd710_0;
    %store/vec4 v0x7feffd5dd7a0_0, 0, 5;
    %load/vec4 v0x7feffd5dd390_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x7feffd5dd390_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x7feffd5dd230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd020_0, 0, 1;
    %load/vec4 v0x7feffd5dcf90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %jmp T_19.12;
T_19.9 ;
    %load/vec4 v0x7feffd5dd180_0;
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
    %jmp T_19.12;
T_19.10 ;
    %load/vec4 v0x7feffd5dd390_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.13, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7feffd5dd180_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v0x7feffd5dd180_0;
    %parti/s 1, 15, 5;
    %replicate 17;
    %load/vec4 v0x7feffd5dd180_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
T_19.14 ;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v0x7feffd5dd390_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.15, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7feffd5dd180_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x7feffd5dd180_0;
    %parti/s 1, 7, 4;
    %replicate 25;
    %load/vec4 v0x7feffd5dd180_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
T_19.16 ;
    %jmp T_19.12;
T_19.12 ;
    %pop/vec4 1;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x7feffd5dd390_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7feffd5dcf90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5dd600_0, 0, 1;
    %load/vec4 v0x7feffd5dd990_0;
    %store/vec4 v0x7feffd5dcef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5dd020_0, 0, 1;
T_19.8 ;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0x7feffd5dd230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5dd020_0, 0, 1;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x7feffd5dd4c0_0;
    %store/vec4 v0x7feffd5dd0b0_0, 0, 32;
    %load/vec4 v0x7feffd5dd390_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7feffd5dcf90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5dd600_0, 0, 1;
    %load/vec4 v0x7feffd5dd990_0;
    %store/vec4 v0x7feffd5dcef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5dd2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5dd020_0, 0, 1;
T_19.18 ;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7feffd5dd990_0;
    %store/vec4 v0x7feffd5ddb20_0, 0, 32;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7feffd5ddd70;
T_20 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd5de2f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5de6e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feffd5de650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd5de770_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7feffd5de5c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x7feffd5de150_0;
    %assign/vec4 v0x7feffd5de6e0_0, 0;
    %load/vec4 v0x7feffd5de080_0;
    %assign/vec4 v0x7feffd5de650_0, 0;
    %load/vec4 v0x7feffd5de220_0;
    %assign/vec4 v0x7feffd5de770_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7feffd5d6110;
T_21 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd5d8150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feffd5d7e50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feffd5d7ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5d7bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5d7120_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7feffd5d7880_0;
    %assign/vec4 v0x7feffd5d7e50_0, 0;
    %load/vec4 v0x7feffd5d7930_0;
    %assign/vec4 v0x7feffd5d7ee0_0, 0;
    %load/vec4 v0x7feffd5d7740_0;
    %assign/vec4 v0x7feffd5d7bc0_0, 0;
    %load/vec4 v0x7feffd5d77e0_0;
    %assign/vec4 v0x7feffd5d7120_0, 0;
    %load/vec4 v0x7feffd5d7690_0;
    %load/vec4 v0x7feffd5d7ee0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd5d7b20, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7feffd5d8b50;
T_22 ;
    %wait E_0x7feffd5d8fe0;
    %load/vec4 v0x7feffd5d9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7feffd5d9b20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7feffd5d9a90_0;
    %assign/vec4 v0x7feffd5d9b20_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7feffd5d9d60;
T_23 ;
    %wait E_0x7feffd5d8fe0;
    %load/vec4 v0x7feffd63bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7feffd66bcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feffd6527d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feffd65ab70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feffd65a590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd6476e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd643430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd66fb70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7feffd603b40_0;
    %assign/vec4 v0x7feffd66bcb0_0, 0;
    %load/vec4 v0x7feffd6230a0_0;
    %assign/vec4 v0x7feffd6527d0_0, 0;
    %load/vec4 v0x7feffd6115b0_0;
    %assign/vec4 v0x7feffd65ab70_0, 0;
    %load/vec4 v0x7feffd614db0_0;
    %assign/vec4 v0x7feffd65a590_0, 0;
    %load/vec4 v0x7feffd613ed0_0;
    %assign/vec4 v0x7feffd6476e0_0, 0;
    %load/vec4 v0x7feffd62e060_0;
    %assign/vec4 v0x7feffd643430_0, 0;
    %load/vec4 v0x7feffd63d600_0;
    %assign/vec4 v0x7feffd66fb70_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7feffd5d9d60;
T_24 ;
    %wait E_0x7feffd647690;
    %load/vec4 v0x7feffd66bcb0_0;
    %store/vec4 v0x7feffd603b40_0, 0, 5;
    %load/vec4 v0x7feffd65ab70_0;
    %store/vec4 v0x7feffd6115b0_0, 0, 8;
    %load/vec4 v0x7feffd65a590_0;
    %store/vec4 v0x7feffd614db0_0, 0, 3;
    %load/vec4 v0x7feffd61fcd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0x7feffd6527d0_0;
    %addi 1, 0, 4;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x7feffd6527d0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x7feffd6230a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd613ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd62e060_0, 0, 1;
    %load/vec4 v0x7feffd66bcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x7feffd66fb70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feffd603b40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd6230a0_0, 0, 4;
T_24.8 ;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x7feffd61fcd0_0;
    %load/vec4 v0x7feffd6527d0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7feffd603b40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd6230a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feffd614db0_0, 0, 3;
T_24.10 ;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x7feffd61fcd0_0;
    %load/vec4 v0x7feffd6527d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x7feffd66fb70_0;
    %load/vec4 v0x7feffd65ab70_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd6115b0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd6230a0_0, 0, 4;
    %load/vec4 v0x7feffd65a590_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_24.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7feffd603b40_0, 0, 5;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0x7feffd65a590_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feffd614db0_0, 0, 3;
T_24.15 ;
T_24.12 ;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v0x7feffd61fcd0_0;
    %load/vec4 v0x7feffd6527d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x7feffd66fb70_0;
    %load/vec4 v0x7feffd65ab70_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7feffd62e060_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feffd603b40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd6230a0_0, 0, 4;
T_24.16 ;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x7feffd61fcd0_0;
    %load/vec4 v0x7feffd6527d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd603b40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd613ed0_0, 0, 1;
T_24.18 ;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7feffd66c9f0;
T_25 ;
    %wait E_0x7feffd5d8fe0;
    %load/vec4 v0x7feffd607430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7feffd638300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feffd64de20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feffd64deb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feffd639810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd638390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd6073a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd6398a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7feffd650900_0;
    %assign/vec4 v0x7feffd638300_0, 0;
    %load/vec4 v0x7feffd657180_0;
    %assign/vec4 v0x7feffd64de20_0, 0;
    %load/vec4 v0x7feffd64b710_0;
    %assign/vec4 v0x7feffd64deb0_0, 0;
    %load/vec4 v0x7feffd64b7a0_0;
    %assign/vec4 v0x7feffd639810_0, 0;
    %load/vec4 v0x7feffd64f360_0;
    %assign/vec4 v0x7feffd638390_0, 0;
    %load/vec4 v0x7feffd64f3f0_0;
    %assign/vec4 v0x7feffd6073a0_0, 0;
    %load/vec4 v0x7feffd650870_0;
    %assign/vec4 v0x7feffd6398a0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7feffd66c9f0;
T_26 ;
    %wait E_0x7feffd653500;
    %load/vec4 v0x7feffd638300_0;
    %store/vec4 v0x7feffd650900_0, 0, 5;
    %load/vec4 v0x7feffd64deb0_0;
    %store/vec4 v0x7feffd64b710_0, 0, 8;
    %load/vec4 v0x7feffd639810_0;
    %store/vec4 v0x7feffd64b7a0_0, 0, 3;
    %load/vec4 v0x7feffd6398a0_0;
    %store/vec4 v0x7feffd650870_0, 0, 1;
    %load/vec4 v0x7feffd6586b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x7feffd64de20_0;
    %addi 1, 0, 4;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x7feffd64de20_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x7feffd657180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd64f3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd64f360_0, 0, 1;
    %load/vec4 v0x7feffd638300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7feffd654cf0_0;
    %load/vec4 v0x7feffd6073a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feffd650900_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd657180_0, 0, 4;
    %load/vec4 v0x7feffd6055f0_0;
    %store/vec4 v0x7feffd64b710_0, 0, 8;
    %load/vec4 v0x7feffd6055f0_0;
    %xnor/r;
    %store/vec4 v0x7feffd650870_0, 0, 1;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd64f360_0, 0, 1;
    %load/vec4 v0x7feffd6586b0_0;
    %load/vec4 v0x7feffd64de20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7feffd650900_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd657180_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feffd64b7a0_0, 0, 3;
T_26.10 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7feffd64deb0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7feffd64f360_0, 0, 1;
    %load/vec4 v0x7feffd6586b0_0;
    %load/vec4 v0x7feffd64de20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x7feffd64deb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7feffd64b710_0, 0, 8;
    %load/vec4 v0x7feffd639810_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feffd64b7a0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd657180_0, 0, 4;
    %load/vec4 v0x7feffd639810_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7feffd650900_0, 0, 5;
T_26.14 ;
T_26.12 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x7feffd6398a0_0;
    %store/vec4 v0x7feffd64f360_0, 0, 1;
    %load/vec4 v0x7feffd6586b0_0;
    %load/vec4 v0x7feffd64de20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feffd650900_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feffd657180_0, 0, 4;
T_26.16 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7feffd6586b0_0;
    %load/vec4 v0x7feffd64de20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd650900_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd64f3f0_0, 0, 1;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7feffd66ed00;
T_27 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd634020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feffd6346f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feffd65b130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd634660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd6007b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7feffd652db0_0;
    %assign/vec4 v0x7feffd6346f0_0, 0;
    %load/vec4 v0x7feffd646330_0;
    %assign/vec4 v0x7feffd65b130_0, 0;
    %load/vec4 v0x7feffd655c30_0;
    %assign/vec4 v0x7feffd634660_0, 0;
    %load/vec4 v0x7feffd652d20_0;
    %assign/vec4 v0x7feffd6007b0_0, 0;
    %load/vec4 v0x7feffd655ba0_0;
    %load/vec4 v0x7feffd65b130_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd64b0f0, 0, 4;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7feffd64cf50;
T_28 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd63c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feffd651be0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feffd63c7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd603450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd651b50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7feffd66e160_0;
    %assign/vec4 v0x7feffd651be0_0, 0;
    %load/vec4 v0x7feffd66e1f0_0;
    %assign/vec4 v0x7feffd63c7d0_0, 0;
    %load/vec4 v0x7feffd607860_0;
    %assign/vec4 v0x7feffd603450_0, 0;
    %load/vec4 v0x7feffd6078f0_0;
    %assign/vec4 v0x7feffd651b50_0, 0;
    %load/vec4 v0x7feffd63a870_0;
    %load/vec4 v0x7feffd63c7d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feffd6033c0, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7feffd5d84a0;
T_29 ;
    %wait E_0x7feffd5d8fe0;
    %load/vec4 v0x7feffd6515a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd659330_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7feffd63db40_0;
    %assign/vec4 v0x7feffd659330_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7feffd5d51e0;
T_30 ;
    %wait E_0x7feffd5d6570;
    %load/vec4 v0x7feffd673f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7feffd6739f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feffd673490_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7feffd6735b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7feffd673370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feffd673520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feffd673a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd673b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd673960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feffd6738d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd673840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feffd673400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feffd672c40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7feffd672b20_0;
    %assign/vec4 v0x7feffd6739f0_0, 0;
    %load/vec4 v0x7feffd6727c0_0;
    %assign/vec4 v0x7feffd673490_0, 0;
    %load/vec4 v0x7feffd6728e0_0;
    %assign/vec4 v0x7feffd6735b0_0, 0;
    %load/vec4 v0x7feffd6726a0_0;
    %assign/vec4 v0x7feffd673370_0, 0;
    %load/vec4 v0x7feffd672850_0;
    %assign/vec4 v0x7feffd673520_0, 0;
    %load/vec4 v0x7feffd672bb0_0;
    %assign/vec4 v0x7feffd673a80_0, 0;
    %load/vec4 v0x7feffd672d40_0;
    %assign/vec4 v0x7feffd673b10_0, 0;
    %load/vec4 v0x7feffd672a90_0;
    %assign/vec4 v0x7feffd673960_0, 0;
    %load/vec4 v0x7feffd672a00_0;
    %assign/vec4 v0x7feffd6738d0_0, 0;
    %load/vec4 v0x7feffd672ef0_0;
    %assign/vec4 v0x7feffd673840_0, 0;
    %load/vec4 v0x7feffd672730_0;
    %assign/vec4 v0x7feffd673400_0, 0;
    %load/vec4 v0x7feffd672970_0;
    %assign/vec4 v0x7feffd672c40_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7feffd5d51e0;
T_31 ;
    %wait E_0x7feffd5d60b0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feffd672970_0, 0, 8;
    %load/vec4 v0x7feffd672ef0_0;
    %load/vec4 v0x7feffd673250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7feffd6731c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x7feffd6730a0_0;
    %store/vec4 v0x7feffd672970_0, 0, 8;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x7feffd673400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7feffd672970_0, 0, 8;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x7feffd673400_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7feffd672970_0, 0, 8;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x7feffd673400_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7feffd672970_0, 0, 8;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x7feffd673400_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7feffd672970_0, 0, 8;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7feffd5d51e0;
T_32 ;
    %wait E_0x7feffd5d5fc0;
    %load/vec4 v0x7feffd6739f0_0;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %load/vec4 v0x7feffd673490_0;
    %store/vec4 v0x7feffd6727c0_0, 0, 3;
    %load/vec4 v0x7feffd6735b0_0;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd673370_0;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %load/vec4 v0x7feffd673520_0;
    %store/vec4 v0x7feffd672850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd673d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd673130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd672a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feffd672a00_0, 0, 8;
    %load/vec4 v0x7feffd6732e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feffd672850_0, 4, 1;
T_32.0 ;
    %load/vec4 v0x7feffd673840_0;
    %inv;
    %load/vec4 v0x7feffd672ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7feffd673250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x7feffd6731c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.6 ;
    %load/vec4 v0x7feffd674140_0;
    %nor/r;
    %load/vec4 v0x7feffd672dd0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v0x7feffd672dd0_0;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
T_32.9 ;
    %vpi_call 5 246 "$write", "%c", v0x7feffd672dd0_0 {0 0 0};
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v0x7feffd674140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
T_32.11 ;
    %vpi_call 5 254 "$finish" {0 0 0};
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x7feffd6731c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %jmp T_32.14;
T_32.13 ;
    %load/vec4 v0x7feffd672f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673130_0, 0, 1;
T_32.15 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %load/vec4 v0x7feffd673010_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd673de0_0;
    %store/vec4 v0x7feffd672a00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672a90_0, 0, 1;
T_32.17 ;
    %jmp T_32.14;
T_32.14 ;
    %pop/vec4 1;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7feffd6739f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %jmp T_32.32;
T_32.19 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd673de0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_32.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.36;
T_32.35 ;
    %load/vec4 v0x7feffd673de0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_32.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
T_32.37 ;
T_32.36 ;
T_32.33 ;
    %jmp T_32.32;
T_32.20 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feffd6727c0_0, 0, 3;
    %load/vec4 v0x7feffd673de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_32.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_32.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_32.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_32.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_32.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feffd672850_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
    %jmp T_32.52;
T_32.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
    %jmp T_32.52;
T_32.52 ;
    %pop/vec4 1;
T_32.39 ;
    %jmp T_32.32;
T_32.21 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd673490_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feffd6727c0_0, 0, 3;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.55, 4;
    %load/vec4 v0x7feffd673de0_0;
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %jmp T_32.56;
T_32.55 ;
    %load/vec4 v0x7feffd673de0_0;
    %load/vec4 v0x7feffd6735b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd6728e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_32.58, 8;
T_32.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.58, 8;
 ; End of false expr.
    %blend;
T_32.58;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.56 ;
T_32.53 ;
    %jmp T_32.32;
T_32.22 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd6735b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd673de0_0;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
    %load/vec4 v0x7feffd6728e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.61 ;
T_32.59 ;
    %jmp T_32.32;
T_32.23 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd673490_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feffd6727c0_0, 0, 3;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.65, 4;
    %load/vec4 v0x7feffd673de0_0;
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %jmp T_32.66;
T_32.65 ;
    %load/vec4 v0x7feffd673de0_0;
    %load/vec4 v0x7feffd6735b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd6728e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_32.68, 8;
T_32.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.68, 8;
 ; End of false expr.
    %blend;
T_32.68;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.66 ;
T_32.63 ;
    %jmp T_32.32;
T_32.24 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd6735b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd673010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.71, 8;
    %load/vec4 v0x7feffd673de0_0;
    %store/vec4 v0x7feffd672a00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672a90_0, 0, 1;
T_32.71 ;
    %load/vec4 v0x7feffd6728e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.73 ;
T_32.69 ;
    %jmp T_32.32;
T_32.25 ;
    %load/vec4 v0x7feffd674140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.75, 8;
    %load/vec4 v0x7feffd673520_0;
    %pad/u 8;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.75 ;
    %jmp T_32.32;
T_32.26 ;
    %load/vec4 v0x7feffd674140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.77 ;
    %jmp T_32.32;
T_32.27 ;
    %load/vec4 v0x7feffd674140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.79, 8;
    %load/vec4 v0x7feffd6735b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %ix/getv 4, v0x7feffd673370_0;
    %load/vec4a v0x7feffd672610, 4;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
    %load/vec4 v0x7feffd673370_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %load/vec4 v0x7feffd6728e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.81 ;
T_32.79 ;
    %jmp T_32.32;
T_32.28 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd673490_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feffd6727c0_0, 0, 3;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.85, 4;
    %load/vec4 v0x7feffd673de0_0;
    %pad/u 17;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %jmp T_32.86;
T_32.85 ;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7feffd673de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd673370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %jmp T_32.88;
T_32.87 ;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.89, 4;
    %load/vec4 v0x7feffd673de0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7feffd673370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %jmp T_32.90;
T_32.89 ;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.91, 4;
    %load/vec4 v0x7feffd673de0_0;
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %jmp T_32.92;
T_32.91 ;
    %load/vec4 v0x7feffd673de0_0;
    %load/vec4 v0x7feffd6735b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd6728e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_32.94, 8;
T_32.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.94, 8;
 ; End of false expr.
    %blend;
T_32.94;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.92 ;
T_32.90 ;
T_32.88 ;
T_32.86 ;
T_32.83 ;
    %jmp T_32.32;
T_32.29 ;
    %load/vec4 v0x7feffd6735b0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.95, 8;
    %load/vec4 v0x7feffd6735b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %jmp T_32.96;
T_32.95 ;
    %load/vec4 v0x7feffd674140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.97, 8;
    %load/vec4 v0x7feffd6735b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd673c30_0;
    %store/vec4 v0x7feffd672bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd672d40_0, 0, 1;
    %load/vec4 v0x7feffd673370_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %load/vec4 v0x7feffd6728e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.99 ;
T_32.97 ;
T_32.96 ;
    %jmp T_32.32;
T_32.30 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd673490_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feffd6727c0_0, 0, 3;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.103, 4;
    %load/vec4 v0x7feffd673de0_0;
    %pad/u 17;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %jmp T_32.104;
T_32.103 ;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7feffd673de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feffd673370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %jmp T_32.106;
T_32.105 ;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.107, 4;
    %load/vec4 v0x7feffd673de0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7feffd673370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %jmp T_32.108;
T_32.107 ;
    %load/vec4 v0x7feffd673490_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.109, 4;
    %load/vec4 v0x7feffd673de0_0;
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %jmp T_32.110;
T_32.109 ;
    %load/vec4 v0x7feffd673de0_0;
    %load/vec4 v0x7feffd6735b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd6728e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_32.112, 8;
T_32.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.112, 8;
 ; End of false expr.
    %blend;
T_32.112;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.110 ;
T_32.108 ;
T_32.106 ;
T_32.104 ;
T_32.101 ;
    %jmp T_32.32;
T_32.31 ;
    %load/vec4 v0x7feffd674020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673e70_0, 0, 1;
    %load/vec4 v0x7feffd6735b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feffd6728e0_0, 0, 17;
    %load/vec4 v0x7feffd673370_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7feffd6726a0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd673d50_0, 0, 1;
    %load/vec4 v0x7feffd6728e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feffd672b20_0, 0, 5;
T_32.115 ;
T_32.113 ;
    %jmp T_32.32;
T_32.32 ;
    %pop/vec4 1;
T_32.3 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7feffd5d4ce0;
T_33 ;
    %wait E_0x7feffd5d5190;
    %load/vec4 v0x7feffd5e3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5e5070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feffd5e5100_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feffd5e5100_0, 0;
    %load/vec4 v0x7feffd5e5100_0;
    %assign/vec4 v0x7feffd5e5070_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7feffd5a8ac0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5e5220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feffd5e52e0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_34.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.1, 5;
    %jmp/1 T_34.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7feffd5e5220_0;
    %nor/r;
    %store/vec4 v0x7feffd5e5220_0, 0, 1;
    %jmp T_34.0;
T_34.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feffd5e52e0_0, 0, 1;
T_34.2 ;
    %delay 1000, 0;
    %load/vec4 v0x7feffd5e5220_0;
    %nor/r;
    %store/vec4 v0x7feffd5e5220_0, 0, 1;
    %jmp T_34.2;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "testbench.v";
    "./riscv_top.v";
    "./hci.v";
    "./fifo.v";
    "./uart.v";
    "./uart_baud_clk.v";
    "./uart_rx.v";
    "./uart_tx.v";
    "./ram.v";
    "./risc.v";
    "./ex.v";
    "./ex_mm.v";
    "./id.v";
    "./id_ex.v";
    "./if.v";
    "./if_id.v";
    "./mct.v";
    "./mm.v";
    "./mm_wb.v";
    "./regfile.v";
