<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Oct 25 21:44:36 2016" VIVADOVERSION="2016.1">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:zed:part0:1.3" DEVICE="7z020" NAME="AXI_Lite_test" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_ACLK"/>
        <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_ARESETN"/>
        <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_ARESETN"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/axi_lite_master_0" HWVERSION="1.0" INSTANCE="axi_lite_master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_lite_master" VLNV="PKUIMS_chenqiang:user:axi_lite_master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_TRANSACTIONS_NUM" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="AXI_Lite_test_axi_lite_master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="WCOMPLETE" SIGIS="undef"/>
        <PORT DIR="O" NAME="RCOMPLETE" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_slave_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_lite_master_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="AXI_Lite_test_ACLK"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="axi_lite_slave_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_lite_slave_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_lite_slave_0" HWVERSION="1.0" INSTANCE="axi_lite_slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_lite_slave" VLNV="PKUIMS_chenqiang:user:axi_lite_slave:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="AXI_Lite_test_axi_lite_slave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_lite_master_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_lite_master_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_lite_master_0_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="AXI_Lite_test_ACLK"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
