irq_set_chip_and_handler	,	F_12
LPD270_INT_MASK	,	V_7
irq_set_chained_handler	,	F_14
lpd270_init_irq	,	F_10
platform_devices	,	V_35
irq_set_irq_type	,	F_16
IRQ_TYPE_EDGE_FALLING	,	V_17
"lq035q7db02-20"	,	L_6
irq_desc	,	V_8
lpd270_io_desc	,	V_37
lpd270_mask_irq	,	F_1
sharp_lq64d343	,	V_25
ARRAY_SIZE	,	F_32
likely	,	F_7
pxa2xx_mfp_config	,	F_25
sharp_lq036q1da01	,	V_24
ARRAY_AND_SIZE	,	F_26
"lq036q1da01"	,	L_3
"lq64d343"	,	L_4
lpd270_set_lcd	,	F_21
BOOT_DEF	,	V_32
str	,	V_20
lpd270_irq_chip	,	V_13
pxa_set_btuart_info	,	F_28
pxa_set_stuart_info	,	F_29
__ffs	,	F_8
IRQF_PROBE	,	V_16
lpd270_ohci_platform_data	,	V_36
platform_add_devices	,	F_31
"lpd270: unknown lcd panel [%s]\n"	,	L_7
lpd270_irq_handler	,	F_5
pxa27x_init_irq	,	F_11
LPD270_INT_STATUS	,	V_5
lpd270_pin_config	,	V_29
generic_handle_irq	,	F_9
lpd270_init	,	F_24
lpd270_flash_data	,	V_30
pxa27x_map_io	,	F_37
"lq10d368"	,	L_5
irq_data	,	V_1
desc	,	V_9
pxa_set_fb_info	,	F_34
ENODEV	,	V_19
PXA_GPIO_TO_IRQ	,	F_15
KERN_INFO	,	V_28
"lq057q3dc02"	,	L_1
pending	,	V_10
printk	,	F_23
pxa_set_ac97_info	,	F_33
handle_level_irq	,	V_14
lpd270_irq	,	V_3
iotable_init	,	F_38
sharp_lq121s1dg31	,	V_23
sharp_lq035q7db02_20	,	V_27
pxa_set_ohci_info	,	F_35
ARB_CORE_PARK	,	V_34
PCFR	,	V_39
strnicmp	,	F_22
pxa_set_ffuart_info	,	F_27
IRQF_VALID	,	V_15
__raw_readl	,	F_30
__raw_writew	,	F_3
lpd270_irq_device_init	,	F_18
lpd270_lcd_to_use	,	V_21
chip	,	V_11
sharp_lq057q3dc02	,	V_22
d	,	V_2
__raw_readw	,	F_6
lpd270_irq_resume	,	F_17
irq	,	V_4
irq_ack	,	V_12
lpd270_map_io	,	F_36
machine_is_logicpd_pxa270	,	F_19
set_irq_flags	,	F_13
PSLR	,	V_38
sharp_lq10d368	,	V_26
"lq121s1dg31"	,	L_2
LPD270_IRQ	,	F_2
__init	,	T_1
width	,	V_31
ARB_CNTRL	,	V_33
lpd270_unmask_irq	,	F_4
lpd270_irq_enabled	,	V_6
lpd270_irq_syscore_ops	,	V_18
register_syscore_ops	,	F_20
