#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 12 23:12:52 2020
# Process ID: 4520
# Current directory: F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.runs/synth_1
# Command line: vivado.exe -log simon_affichage_del.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simon_affichage_del.tcl
# Log file: F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.runs/synth_1/simon_affichage_del.vds
# Journal file: F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source simon_affichage_del.tcl -notrace
Command: synth_design -top simon_affichage_del -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 727.816 ; gain = 177.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simon_affichage_del' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:41]
	Parameter SHORT_SIM bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:216]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: all but final waveform element [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:245]
	Parameter GENERIC_IO_LOGIC bound to: 1'b1 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'U:/projet2_raph_oumou/rtl/meta_harden.vhd:23' bound to instance 'resynchronisation_inst' of component 'meta_harden' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:251]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [U:/projet2_raph_oumou/rtl/meta_harden.vhd:38]
	Parameter GENERIC_IO_LOGIC bound to: 1'b1 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [U:/projet2_raph_oumou/rtl/meta_harden.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [U:/projet2_raph_oumou/rtl/meta_harden.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [U:/projet2_raph_oumou/rtl/meta_harden.vhd:38]
INFO: [Synth 8-3491] module 'dbnc' declared at 'F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:23' bound to instance 'dbnc_start_game_inst' of component 'dbnc' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:266]
INFO: [Synth 8-638] synthesizing module 'dbnc' [F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'dbnc' (2#1) [F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:34]
INFO: [Synth 8-3491] module 'dbnc' declared at 'F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:23' bound to instance 'dbnc_btn_inst' of component 'dbnc' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:277]
INFO: [Synth 8-3491] module 'dbnc' declared at 'F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:23' bound to instance 'dbnc_btn_inst' of component 'dbnc' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:277]
INFO: [Synth 8-3491] module 'dbnc' declared at 'F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:23' bound to instance 'dbnc_btn_inst' of component 'dbnc' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:277]
INFO: [Synth 8-3491] module 'dbnc' declared at 'F:/ELE3311_LAB/projet2/Sources/dbnc.vhd:23' bound to instance 'dbnc_btn_inst' of component 'dbnc' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:277]
INFO: [Synth 8-3491] module 'prbs7' declared at 'F:/ELE3311_LAB/projet2/Sources/prbs7.vhd:23' bound to instance 'prbs7_inst' of component 'prbs7' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:289]
INFO: [Synth 8-638] synthesizing module 'prbs7' [F:/ELE3311_LAB/projet2/Sources/prbs7.vhd:34]
WARNING: [Synth 8-614] signal 'seed' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/prbs7.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'prbs7' (3#1) [F:/ELE3311_LAB/projet2/Sources/prbs7.vhd:34]
INFO: [Synth 8-3491] module 'msa_simon' declared at 'F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:24' bound to instance 'msa_simon_inst' of component 'msa_simon' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:300]
INFO: [Synth 8-638] synthesizing module 'msa_simon' [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:50]
WARNING: [Synth 8-614] signal 'etat_present' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'item_cnt_i' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'seq_length_i' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'seq_length_1_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'seq_length_inc_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'item_cnt_rst_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'item_cnt_inc_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'ms_player_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'ms_gameover_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'ms_digit_valid_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'next_prbs_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
WARNING: [Synth 8-614] signal 'load_prbs_p' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'msa_simon' (4#1) [F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd:50]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cnt' declared at 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/Sources/cnt.vhd:23' bound to instance 'seq_length_inst' of component 'cnt' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:322]
INFO: [Synth 8-638] synthesizing module 'cnt' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/Sources/cnt.vhd:37]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt' (5#1) [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/Sources/cnt.vhd:37]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cnt' declared at 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/Sources/cnt.vhd:23' bound to instance 'item_cnt_inst' of component 'cnt' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:331]
INFO: [Synth 8-637] synthesizing blackbox instance 'msa_display_inst' of component 'msa_display' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:350]
INFO: [Synth 8-3491] module 'delay_cnt' declared at 'F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd:23' bound to instance 'delay_cnt_inst' of component 'delay_cnt' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:367]
INFO: [Synth 8-638] synthesizing module 'delay_cnt' [F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd:41]
	Parameter SHORT_SIM bound to: 0 - type: bool 
	Parameter COUNT_VAL bound to: 25'b1110010011100001110000000 
	Parameter COUNT_VAL_SHORT bound to: 25'b0000000000000000000000010 
WARNING: [Synth 8-614] signal 'start_delay_i' is read in the process but is not in the sensitivity list [F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'delay_cnt' (6#1) [F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd:41]
	Parameter RATIO_16 bound to: 4'b0100 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lumi' declared at 'U:/projet2_raph_oumou/rtl/lumi.vhd:23' bound to instance 'lumi_inst' of component 'lumi' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:376]
INFO: [Synth 8-638] synthesizing module 'lumi' [U:/projet2_raph_oumou/rtl/lumi.vhd:40]
	Parameter RATIO_16 bound to: 4'b0100 
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'etat_present' is read in the process but is not in the sensitivity list [U:/projet2_raph_oumou/rtl/lumi.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'lumi' (7#1) [U:/projet2_raph_oumou/rtl/lumi.vhd:40]
	Parameter COUNT_VAL bound to: 27'b001011111010111100001000000 
INFO: [Synth 8-3491] module 'heartbeat' declared at 'F:/ELE3311_LAB/projet2/Sources/heartbeat.vhd:23' bound to instance 'heartbeat_inst' of component 'heartbeat' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:385]
INFO: [Synth 8-638] synthesizing module 'heartbeat' [F:/ELE3311_LAB/projet2/Sources/heartbeat.vhd:36]
	Parameter COUNT_VAL bound to: 27'b001011111010111100001000000 
INFO: [Synth 8-256] done synthesizing module 'heartbeat' (8#1) [F:/ELE3311_LAB/projet2/Sources/heartbeat.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element clk_enable_counter_reg was removed.  [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'simon_affichage_del' (9#1) [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:41]
WARNING: [Synth 8-3917] design simon_affichage_del has port del_o[4] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 793.230 ; gain = 242.969
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clk_100mhz_i with 1st driver pin 'clk_100mhz_i' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clk_100mhz_i with 2nd driver pin 'BUFG_inst/O' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:216]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 793.230 ; gain = 242.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 793.230 ; gain = 242.969
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [U:/didac/constraints/didac.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst_i'. [U:/didac/constraints/didac.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw_i'. [U:/didac/constraints/didac.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'pb_i'. [U:/didac/constraints/didac.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'dels_o[0]'. [U:/didac/constraints/didac.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'dels_o[1]'. [U:/didac/constraints/didac.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'dels_o[2]'. [U:/didac/constraints/didac.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'dels_o[3]'. [U:/didac/constraints/didac.xdc:17]
Finished Parsing XDC File [U:/didac/constraints/didac.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [U:/didac/constraints/didac.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/simon_affichage_del_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/didac/constraints/didac.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simon_affichage_del_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simon_affichage_del_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 909.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etat_present_reg' in module 'prbs7'
INFO: [Synth 8-802] inferred FSM for state register 'etat_present_reg' in module 'msa_simon'
INFO: [Synth 8-802] inferred FSM for state register 'etat_present_reg' in module 'delay_cnt'
INFO: [Synth 8-802] inferred FSM for state register 'etat_present_reg' in module 'lumi'
INFO: [Synth 8-5544] ROM "lumi_seq_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seed_reg' [F:/ELE3311_LAB/projet2/Sources/prbs7.vhd:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          etat_read_seed |                               00 |                               00
                  iSTATE |                               01 |                               01
*
etat_generate_new_output |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_present_reg' using encoding 'sequential' in module 'prbs7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |              0000000000000000001 |                            00000
          wait_for_start |              0000000000000000010 |                            00001
             start_instr |              0000000000000000100 |                            00010
                   wait1 |              0000000000000001000 |                            00011
          increment_item |              0000000000000010000 |                            00110
                 compare |              0000000000000100000 |                            00111
         prepare_to_play |              0000000000001000000 |                            01010
                   wait2 |              0000000000010000000 |                            00100
                wait_key |              0000000000100000000 |                            00101
                 bad_key |              0000000001000000000 |                            01011
           show_gameover |              0000000010000000000 |                            01100
                good_key |              0000000100000000000 |                            01101
               next_item |              0000001000000000000 |                            01110
                 success |              0000010000000000000 |                            01111
         start_new_round |              0000100000000000000 |                            10010
             next_1_play |              0001000000000000000 |                            10000
             next_2_play |              0010000000000000000 |                            10001
            next_1_instr |              0100000000000000000 |                            01000
            next_2_instr |              1000000000000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_present_reg' using encoding 'one-hot' in module 'msa_simon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               etat_init |                               00 |                               00
           etat_counting |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_present_reg' using encoding 'sequential' in module 'delay_cnt'
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'lumi_seq_o_reg' [U:/projet2_raph_oumou/rtl/lumi.vhd:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   wait3 |                 0000000000000001 |                             0011
                   check |                 0000000000000010 |                             0000
              first_led1 |                 0000000000000100 |                             0100
              first_led2 |                 0000000000001000 |                             0101
              first_led3 |                 0000000000010000 |                             0110
             second_led1 |                 0000000000100000 |                             0111
             second_led2 |                 0000000001000000 |                             1000
             second_led3 |                 0000000010000000 |                             1001
              third_led1 |                 0000000100000000 |                             1010
              third_led2 |                 0000001000000000 |                             1011
              third_led3 |                 0000010000000000 |                             1100
             fourth_led1 |                 0000100000000000 |                             1101
             fourth_led2 |                 0001000000000000 |                             1110
             fourth_led3 |                 0010000000000000 |                             1111
                  iSTATE |                 0100000000000000 |                             0001
*
                   wait2 |                 1000000000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_present_reg' using encoding 'one-hot' in module 'lumi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	  19 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 9     
	  16 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module simon_affichage_del 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module dbnc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prbs7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module msa_simon 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	  19 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 9     
Module cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module delay_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module lumi 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module heartbeat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "lumi_inst/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design simon_affichage_del has port del_o[4] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (lumi_inst/FSM_onehot_etat_present_reg[14]) is unused and will be removed from module simon_affichage_del.
INFO: [Synth 8-3886] merging instance 'msa_simon_inst/FSM_onehot_etat_present_reg[10]' (FDC) to 'msa_simon_inst/ms_gameover_p_reg'
INFO: [Synth 8-3886] merging instance 'msa_simon_inst/seq_length_inc_p_reg' (FDC) to 'msa_simon_inst/FSM_onehot_etat_present_reg[14]'
INFO: [Synth 8-3886] merging instance 'msa_simon_inst/seq_length_1_p_reg' (FDC) to 'msa_simon_inst/FSM_onehot_etat_present_reg[1]'
INFO: [Synth 8-3886] merging instance 'msa_simon_inst/FSM_onehot_etat_present_reg[8]' (FDC) to 'msa_simon_inst/ms_player_p_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 909.145 ; gain = 358.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clk_100mhz_i_IBUF with 1st driver pin 'clk_100mhz_i_IBUF_inst/O' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clk_100mhz_i_IBUF with 2nd driver pin 'BUFG_inst/O' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:216]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |msa_display   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |msa_display_bbox_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    13|
|4     |LUT1               |    30|
|5     |LUT2               |    38|
|6     |LUT3               |    18|
|7     |LUT4               |    23|
|8     |LUT5               |    15|
|9     |LUT6               |    13|
|10    |FDCE               |    35|
|11    |FDPE               |     1|
|12    |FDRE               |    49|
|13    |FDSE               |    12|
|14    |LD                 |    36|
|15    |IBUF               |    14|
|16    |OBUF               |     8|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------------------+------------+------+
|      |Instance                 |Module      |Cells |
+------+-------------------------+------------+------+
|1     |top                      |            |   314|
|2     |  delay_cnt_inst         |delay_cnt   |    68|
|3     |  heartbeat_inst         |heartbeat   |    71|
|4     |  item_cnt_inst          |cnt         |    20|
|5     |  lumi_inst              |lumi        |    32|
|6     |  msa_simon_inst         |msa_simon   |    42|
|7     |  prbs7_inst             |prbs7       |    19|
|8     |  resynchronisation_inst |meta_harden |    14|
|9     |  seq_length_inst        |cnt_0       |    17|
+------+-------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 909.605 ; gain = 243.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 909.605 ; gain = 359.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 4 instances
  LD => LDCE (inverted pins: G): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 31 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 931.574 ; gain = 637.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.runs/synth_1/simon_affichage_del.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simon_affichage_del_utilization_synth.rpt -pb simon_affichage_del_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 23:13:38 2020...
