{"vcs1":{"timestamp_begin":1684261561.122300638, "rt":1.29, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261562.506650215, "rt":1.23, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684261563.806080677, "rt":0.39, "ut":0.20, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261560.474768620}
{"VCS_COMP_START_TIME": 1684261560.474768620}
{"VCS_COMP_END_TIME": 1684261565.706261933}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211968}}
