/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [9:0] _02_;
  reg [10:0] _03_;
  wire [6:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[1] | in_data[150]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & in_data[98]);
  assign celloutsig_0_4z = ~((in_data[90] | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_3z[6]));
  assign celloutsig_0_6z = celloutsig_0_3z[8] | ~(celloutsig_0_3z[7]);
  assign celloutsig_0_12z = _00_ | ~(_01_);
  assign celloutsig_1_9z = celloutsig_1_0z[1] | ~(celloutsig_1_4z[5]);
  assign celloutsig_1_19z = celloutsig_1_6z[3] | celloutsig_1_15z[0];
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_1_10z[7], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 11'h000;
    else _03_ <= { in_data[35:34], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  reg [6:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 7'h00;
    else _14_ <= in_data[80:74];
  assign { _04_[6:3], _01_, _00_, _04_[0] } = _14_;
  assign celloutsig_1_5z = { celloutsig_1_4z[4:1], celloutsig_1_3z } & { celloutsig_1_4z[6:4], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } & in_data[55:47];
  assign celloutsig_1_8z = { in_data[157:149], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } & { celloutsig_1_0z[3:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_8z = { _04_[6:3], _01_, _00_, _04_[0] } / { 1'h1, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } && in_data[23:19];
  assign celloutsig_0_19z = { _04_[3], _01_, _00_ } && celloutsig_0_17z;
  assign celloutsig_1_3z = { celloutsig_1_0z[3:1], celloutsig_1_1z, celloutsig_1_0z } && { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[190:185], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } && celloutsig_1_4z;
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_16z, _02_, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_3z, _02_, celloutsig_1_3z } < { in_data[187:177], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_2z ? { in_data[173:165], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z } : { celloutsig_1_6z[2:1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, 1'h0, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_11z[10:3] = celloutsig_0_4z ? { celloutsig_0_6z, celloutsig_0_8z } : in_data[46:39];
  assign celloutsig_1_0z = in_data[125] ? in_data[187:183] : in_data[106:102];
  assign celloutsig_1_13z = | celloutsig_1_4z[2:0];
  assign celloutsig_0_1z = | in_data[87:83];
  assign celloutsig_0_18z = | { _01_, _00_, _04_[6:3], _04_[0], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[34:31] >> in_data[74:71];
  assign celloutsig_0_17z = celloutsig_0_14z[9:7] >> { celloutsig_0_11z[7:6], celloutsig_0_4z };
  assign celloutsig_1_16z = celloutsig_1_10z[15:12] << _02_[7:4];
  assign celloutsig_1_15z = celloutsig_1_8z[4:2] - celloutsig_1_4z[4:2];
  assign celloutsig_0_14z = { _03_, celloutsig_0_1z } - { _03_[8:0], celloutsig_0_13z };
  assign celloutsig_1_4z = { in_data[165:159], celloutsig_1_1z, celloutsig_1_1z } - { in_data[142:137], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[120:115] - { celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_13z = { _04_[4:3], _01_ } ^ { celloutsig_0_11z[10:9], celloutsig_0_12z };
  assign _04_[2:1] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
