
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.wJxXlU03lg/device.xdc]
Finished Parsing XDC File [/tmp/tmp.wJxXlU03lg/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.438 ; gain = 0.000 ; free physical = 8153 ; free virtual = 43771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 2391.438 ; gain = 904.238 ; free physical = 8152 ; free virtual = 43771
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2455.469 ; gain = 64.031 ; free physical = 9679 ; free virtual = 45298

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1164f7f8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2654.656 ; gain = 199.188 ; free physical = 10249 ; free virtual = 45858

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d14404af

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10045 ; free virtual = 45663
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 60bea9f0

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10043 ; free virtual = 45661
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9fab1ef4

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10042 ; free virtual = 45661
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9fab1ef4

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10050 ; free virtual = 45660
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9fab1ef4

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10050 ; free virtual = 45660
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9fab1ef4

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10050 ; free virtual = 45660
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.594 ; gain = 0.000 ; free physical = 10050 ; free virtual = 45660
Ending Logic Optimization Task | Checksum: 15fee5ca6

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2769.594 ; gain = 0.004 ; free physical = 10048 ; free virtual = 45658

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15fee5ca6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2769.594 ; gain = 0.000 ; free physical = 10039 ; free virtual = 45650

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15fee5ca6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.594 ; gain = 0.000 ; free physical = 10039 ; free virtual = 45650

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.594 ; gain = 0.000 ; free physical = 10039 ; free virtual = 45650
Ending Netlist Obfuscation Task | Checksum: 15fee5ca6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.594 ; gain = 0.000 ; free physical = 10039 ; free virtual = 45650
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2769.594 ; gain = 378.156 ; free physical = 10039 ; free virtual = 45650
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.594 ; gain = 0.000 ; free physical = 10039 ; free virtual = 45650
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.wJxXlU03lg/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.wJxXlU03lg/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2935.750 ; gain = 134.137 ; free physical = 10982 ; free virtual = 46585
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.719 ; gain = 0.000 ; free physical = 10499 ; free virtual = 46102
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c21c0bee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.719 ; gain = 0.000 ; free physical = 10499 ; free virtual = 46102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.719 ; gain = 0.000 ; free physical = 10499 ; free virtual = 46102

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3c29d8e4

Time (s): cpu = 00:00:44 ; elapsed = 00:02:01 . Memory (MB): peak = 4042.992 ; gain = 1104.273 ; free physical = 7507 ; free virtual = 43110

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9d99161c

Time (s): cpu = 00:00:46 ; elapsed = 00:02:02 . Memory (MB): peak = 4082.031 ; gain = 1143.312 ; free physical = 7494 ; free virtual = 43097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9d99161c

Time (s): cpu = 00:00:46 ; elapsed = 00:02:02 . Memory (MB): peak = 4082.031 ; gain = 1143.312 ; free physical = 7494 ; free virtual = 43097
Phase 1 Placer Initialization | Checksum: 9d99161c

Time (s): cpu = 00:00:46 ; elapsed = 00:02:02 . Memory (MB): peak = 4082.031 ; gain = 1143.312 ; free physical = 7495 ; free virtual = 43097

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cfbde302

Time (s): cpu = 00:00:47 ; elapsed = 00:02:02 . Memory (MB): peak = 4098.039 ; gain = 1159.320 ; free physical = 7464 ; free virtual = 43067

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 7403 ; free virtual = 43006

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: d1befb0d

Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7400 ; free virtual = 43002
Phase 2.2 Global Placement Core | Checksum: 14e5d64a3

Time (s): cpu = 00:00:55 ; elapsed = 00:02:05 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7394 ; free virtual = 42996
Phase 2 Global Placement | Checksum: 14e5d64a3

Time (s): cpu = 00:00:55 ; elapsed = 00:02:05 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7393 ; free virtual = 42995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15aae6dfe

Time (s): cpu = 00:00:55 ; elapsed = 00:02:05 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7390 ; free virtual = 42992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 206267e0f

Time (s): cpu = 00:00:55 ; elapsed = 00:02:05 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7381 ; free virtual = 42984

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23a3cee84

Time (s): cpu = 00:00:56 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7381 ; free virtual = 42983

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 183453f5c

Time (s): cpu = 00:00:56 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7371 ; free virtual = 42974

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1525de0a3

Time (s): cpu = 00:00:56 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7371 ; free virtual = 42973

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1e835fdc3

Time (s): cpu = 00:00:56 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7365 ; free virtual = 42967

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 7e3156cc

Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7363 ; free virtual = 42965

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16b336eae

Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7360 ; free virtual = 42962

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a329e3c3

Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7360 ; free virtual = 42962
Phase 3 Detail Placement | Checksum: 1a329e3c3

Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7359 ; free virtual = 42961

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bb2d0b70

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bb2d0b70

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7334 ; free virtual = 42937
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.195. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25f59918f

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7331 ; free virtual = 42934
Phase 4.1 Post Commit Optimization | Checksum: 25f59918f

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7330 ; free virtual = 42932

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25f59918f

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7326 ; free virtual = 42928

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25f59918f

Time (s): cpu = 00:01:02 ; elapsed = 00:02:10 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7186 ; free virtual = 42788

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 7186 ; free virtual = 42788
Phase 4.4 Final Placement Cleanup | Checksum: 21b31af2f

Time (s): cpu = 00:01:02 ; elapsed = 00:02:10 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7185 ; free virtual = 42787
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21b31af2f

Time (s): cpu = 00:01:02 ; elapsed = 00:02:10 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7185 ; free virtual = 42787
Ending Placer Task | Checksum: 15db8d03f

Time (s): cpu = 00:01:02 ; elapsed = 00:02:10 . Memory (MB): peak = 4106.043 ; gain = 1167.324 ; free physical = 7182 ; free virtual = 42784
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:22 . Memory (MB): peak = 4106.043 ; gain = 1170.293 ; free physical = 7201 ; free virtual = 42804
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 7201 ; free virtual = 42804
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 7176 ; free virtual = 42783
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.wJxXlU03lg/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 7099 ; free virtual = 42702
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 7104 ; free virtual = 42707
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ff3132c5 ConstDB: 0 ShapeSum: 5e879d7a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 65e67199

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5944 ; free virtual = 41548
Post Restoration Checksum: NetGraph: 353fc4f7 NumContArr: 30a6aca2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 65e67199

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5944 ; free virtual = 41548

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 65e67199

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5916 ; free virtual = 41519

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 65e67199

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5916 ; free virtual = 41520

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 65e67199

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5866 ; free virtual = 41469

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: fd899d6e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5774 ; free virtual = 41378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.195  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: b7e377c9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5719 ; free virtual = 41323

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1361
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1197
  Number of Partially Routed Nets     = 164
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10ad879cd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5896 ; free virtual = 41500

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.661  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1752fae7e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5846 ; free virtual = 41450

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f1f957b6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5843 ; free virtual = 41447
Phase 4 Rip-up And Reroute | Checksum: 1f1f957b6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5842 ; free virtual = 41446

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f1f957b6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5839 ; free virtual = 41443

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f1f957b6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5838 ; free virtual = 41442
Phase 5 Delay and Skew Optimization | Checksum: 1f1f957b6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5837 ; free virtual = 41441

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 236f21bda

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5800 ; free virtual = 41404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.661  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 236f21bda

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5799 ; free virtual = 41403
Phase 6 Post Hold Fix | Checksum: 236f21bda

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5798 ; free virtual = 41402

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0871722 %
  Global Horizontal Routing Utilization  = 0.1338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3c2b373

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5774 ; free virtual = 41378

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3c2b373

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5771 ; free virtual = 41375

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a3c2b373

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5768 ; free virtual = 41372

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.661  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a3c2b373

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5751 ; free virtual = 41355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5775 ; free virtual = 41379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5762 ; free virtual = 41366
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5756 ; free virtual = 41359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4106.043 ; gain = 0.000 ; free physical = 5573 ; free virtual = 41182
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.wJxXlU03lg/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.wJxXlU03lg/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4142.035 ; gain = 35.992 ; free physical = 5043 ; free virtual = 40648
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.wJxXlU03lg/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4142.035 ; gain = 0.000 ; free physical = 4718 ; free virtual = 40323
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 16:04:55 2020...
