int F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_3 * V_5 = V_2 -> V_6 -> V_7 -> V_8 ;\r\nstruct V_9 * V_10 = V_5 -> V_11 ;\r\nint V_12 ;\r\nstruct V_13 * V_6 = V_2 -> V_6 ;\r\nV_4 = F_2 ( V_10 , F_3 ( 0 , 0 ) ) ;\r\nif ( V_4 ) {\r\nF_4 ( V_6 , L_1\r\nL_2 , F_5 ( V_4 ) ,\r\nF_6 ( V_10 ) , V_10 -> V_14 ) ;\r\nF_7 ( V_4 ) ;\r\nreturn - V_15 ;\r\n}\r\nV_12 = F_8 ( V_10 , F_3 ( 0 , 0 ) ) ;\r\nif ( V_12 == 0 ) {\r\nF_4 ( V_6 , L_3 ) ;\r\nreturn - V_16 ;\r\n}\r\nF_9 (dev, &parent->devices, bus_list)\r\nif ( ( V_4 -> V_17 == V_18 ) ||\r\n( V_4 -> V_17 == V_19 ) )\r\nF_10 ( V_4 ) ;\r\nF_11 ( V_5 ) ;\r\nF_9 (dev, &parent->devices, bus_list) {\r\nif ( ( V_4 -> V_20 >> 16 ) == V_21 )\r\ncontinue;\r\nF_12 ( V_4 ) ;\r\n}\r\nF_13 ( V_10 ) ;\r\nreturn 0 ;\r\n}\r\nint F_14 ( struct V_1 * V_2 )\r\n{\r\nint V_22 , V_23 = 0 ;\r\nT_1 V_24 = 0 ;\r\nT_1 V_25 = 0 ;\r\nstruct V_3 * V_4 , * V_26 ;\r\nstruct V_9 * V_10 = V_2 -> V_6 -> V_7 -> V_8 -> V_11 ;\r\nT_2 V_27 ;\r\nstruct V_13 * V_6 = V_2 -> V_6 ;\r\nF_15 ( V_6 , L_4 ,\r\nV_28 , F_6 ( V_10 ) , V_10 -> V_14 ) ;\r\nV_22 = F_16 ( V_2 , & V_25 ) ;\r\nif ( V_22 )\r\nV_25 = 0 ;\r\nF_17 (dev, temp, &parent->devices,\r\nbus_list) {\r\nF_18 ( V_4 ) ;\r\nif ( V_4 -> V_17 == V_18 && V_25 ) {\r\nF_19 ( V_4 , V_29 , & V_24 ) ;\r\nif ( V_24 & V_30 ) {\r\nF_4 ( V_6 ,\r\nL_5 ,\r\nF_5 ( V_4 ) ) ;\r\nF_7 ( V_4 ) ;\r\nV_23 = - V_15 ;\r\nbreak;\r\n}\r\n}\r\nF_20 ( V_4 ) ;\r\nif ( V_25 ) {\r\nF_21 ( V_4 , V_31 , & V_27 ) ;\r\nV_27 &= ~ ( V_32 | V_33 ) ;\r\nV_27 |= V_34 ;\r\nF_22 ( V_4 , V_31 , V_27 ) ;\r\n}\r\nF_7 ( V_4 ) ;\r\n}\r\nreturn V_23 ;\r\n}
