Standard syntax and semantics for Verilog HDL-based RTL synthesis are described in this standard.