VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/dec.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: dec

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.25 seconds (max_rss 46.3 MiB, delta_rss +31.5 MiB)

Timing analysis: ON
Circuit netlist file: dec.net
Circuit placement file: dec.place
Circuit routing file: dec.route
Circuit SDC file: dec.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.99 seconds (max_rss 335.2 MiB, delta_rss +288.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/dec.blif
# Load circuit
# Load circuit took 0.31 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 551
    .input :       8
    .output:     256
    6-LUT  :     287
  Nets  : 295
    Avg Fanout:     3.2
    Max Fanout:    31.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1235
  Timing Graph Edges: 1624
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'dec.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/dec.blif'.

After removing unused inputs...
	total blocks: 551, total nets: 295, total inputs: 8, total outputs: 256
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    22/551       3%                            3     5 x 4     
    44/551       7%                            5     7 x 5     
    66/551      11%                            7     7 x 5     
    88/551      15%                            9     7 x 5     
   110/551      19%                           11     8 x 6     
   132/551      23%                           14     9 x 7     
   154/551      27%                           16     9 x 7     
   176/551      31%                           18     9 x 7     
   198/551      35%                           20     9 x 7     
   220/551      39%                           22    10 x 7     
   242/551      43%                           25    10 x 7     
   264/551      47%                           27    11 x 8     
   286/551      51%                           29    11 x 8     
   308/551      55%                           49    12 x 9     
   330/551      59%                           71    36 x 27    
   352/551      63%                           93    44 x 33    
   374/551      67%                          115    50 x 37    
   396/551      71%                          137    58 x 43    
   418/551      75%                          159    66 x 49    
   440/551      79%                          181    93 x 69    
   462/551      83%                          203    98 x 73    
   484/551      87%                          225   106 x 79    
   506/551      91%                          247   115 x 85    
   528/551      95%                          269   142 x 105   
   550/551      99%                          291   147 x 109   

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 287
  LEs used for logic and registers    : 0
  LEs used for logic only             : 287
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.0139e-05 sec
Full Max Req/Worst Slack updates 1 in 3.977e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.6932e-05 sec
FPGA sized to 147 x 109 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: LAB
	Block Utilization: 1.00 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         29                                12.4483                      9.89655   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        264                               0.969697                     0.030303   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 295 nets, 295 nets not absorbed.

Netlist conversion complete.

# Packing took 0.73 seconds (max_rss 335.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dec.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03298 seconds).
Warning 12: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 367.8 MiB, delta_rss +32.6 MiB)
Warning 13: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  LAB             : 29
   alm            : 287
    comb_block    : 287
     lut          : 287
      lut6        : 287
       lut        : 287
  io_cell         : 264
   pad            : 264
    inpad         : 8
    outpad        : 256

# Create Device
## Build Device Grid
FPGA sized to 147 x 109: 16023 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		29	blocks of type: LAB
	Architecture
		9869	blocks of type: LAB
		3110	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		3110	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		264	blocks of type: io_cell
	Architecture
		264	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		742	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		1590	blocks of type: M20K

Device Utilization: 0.01 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 1.00 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.06 seconds (max_rss 368.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2058615
OPIN->CHANX/CHANY edge count before creating direct connections: 11624192
OPIN->CHANX/CHANY edge count after creating direct connections: 12967693
CHAN->CHAN type edge count:28326425
Warning 14: Node: 2799825 with RR_type: CHANX  at Location:CHANX:2799825 H4 length:4 (145,0,0)-> (142,0,0), had no out-going switches
Warning 15: Node: 2799921 with RR_type: CHANX  at Location:CHANX:2799921 H10 length:2 (145,0,0)-> (144,0,0), had no out-going switches
Warning 16: in check_rr_graph: fringe node 2799825 CHANX at (142,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 22.65 seconds (max_rss 1654.1 MiB, delta_rss +1285.5 MiB)
  RR Graph Nodes: 4049422
  RR Graph Edges: 43352733
# Create Device took 23.19 seconds (max_rss 1654.1 MiB, delta_rss +1285.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 382.46 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 382.47 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 7.23 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 7.27 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)

There are 617 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 24635

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 144.169 td_cost: 3.11207e-07
Initial placement estimated Critical Path Delay (CPD): 6.308 ns
Initial placement estimated setup Total Negative Slack (sTNS): -948.942 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -6.308 ns

Initial placement estimated setup slack histogram:
[ -6.3e-09: -5.9e-09)  2 (  0.8%) |*
[ -5.9e-09: -5.5e-09)  4 (  1.6%) |**
[ -5.5e-09: -5.2e-09)  3 (  1.2%) |**
[ -5.2e-09: -4.8e-09) 12 (  4.7%) |******
[ -4.8e-09: -4.4e-09)  5 (  2.0%) |***
[ -4.4e-09:   -4e-09) 12 (  4.7%) |******
[   -4e-09: -3.7e-09) 74 ( 28.9%) |*************************************
[ -3.7e-09: -3.3e-09) 96 ( 37.5%) |************************************************
[ -3.3e-09: -2.9e-09) 44 ( 17.2%) |**********************
[ -2.9e-09: -2.5e-09)  4 (  1.6%) |**
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 972
Warning 17: Starting t: 130 of 293 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.2e-04   0.938     113.19 2.7929e-07   5.297       -892   -5.297   0.725  0.0235  146.0     1.00       972  0.200
   2    0.0 8.7e-04   0.992     112.63 3.187e-07    3.866       -785   -3.866   0.700  0.0066  146.0     1.00      1944  0.950
   3    0.0 8.3e-04   0.989     111.32 3.2002e-07   3.624       -757   -3.624   0.650  0.0075  146.0     1.00      2916  0.950
   4    0.0 7.9e-04   0.996     110.84 3.008e-07    3.735       -739   -3.735   0.658  0.0061  146.0     1.00      3888  0.950
   5    0.0 7.5e-04   0.987     110.60 3.1072e-07   3.543       -736   -3.543   0.615  0.0042  146.0     1.00      4860  0.950
   6    0.0 7.1e-04   0.985     109.35 2.9221e-07   3.682       -730   -3.682   0.615  0.0065  146.0     1.00      5832  0.950
   7    0.0 6.8e-04   1.003     110.90 2.9174e-07   3.761       -736   -3.761   0.634  0.0023  146.0     1.00      6804  0.950
   8    0.0 6.4e-04   0.987     109.54 2.949e-07    3.685       -736   -3.685   0.595  0.0048  146.0     1.00      7776  0.950
   9    0.0 6.1e-04   0.996     109.75 2.7555e-07   3.830       -710   -3.830   0.579  0.0020  146.0     1.00      8748  0.950
  10    0.0 5.8e-04   0.988     108.94 2.895e-07    3.654       -714   -3.654   0.566  0.0070  146.0     1.00      9720  0.950
  11    0.0 5.5e-04   0.994     107.84 2.7463e-07   3.816       -717   -3.816   0.523  0.0034  146.0     1.00     10692  0.950
  12    0.0 5.2e-04   0.992     106.69 2.9885e-07   3.490       -721   -3.490   0.512  0.0048  146.0     1.00     11664  0.950
  13    0.0 5.0e-04   0.992     105.18 2.8333e-07   3.638       -719   -3.638   0.468  0.0042  146.0     1.00     12636  0.950
  14    0.0 4.7e-04   0.994     104.54 2.9296e-07   3.511       -713   -3.511   0.456  0.0051  146.0     1.00     13608  0.950
  15    0.0 4.5e-04   0.991     103.08 2.7066e-07   3.743       -712   -3.743   0.415  0.0042  146.0     1.00     14580  0.950
  16    0.0 4.3e-04   0.981     101.51 2.6156e-07   3.586       -709   -3.586   0.390  0.0103  142.3     1.18     15552  0.950
  17    0.0 4.0e-04   0.988      99.02 2.4185e-07   3.545       -703   -3.545   0.326  0.0081  135.2     1.52     16524  0.950
  18    0.0 3.8e-04   0.987      97.36 1.4699e-07   4.060       -699   -4.060   0.352  0.0060  119.8     2.27     17496  0.950
  19    0.0 3.6e-04   0.988      97.06 2.1187e-07   3.292       -693   -3.292   0.329  0.0077  109.2     2.78     18468  0.950
  20    0.0 3.5e-04   0.982      95.94 1.876e-07    3.243       -673   -3.243   0.291  0.0066   97.1     3.36     19440  0.950
  21    0.0 3.3e-04   0.980      95.21 1.7067e-07   3.243       -676   -3.243   0.310  0.0094   82.7     4.06     20412  0.950
  22    0.0 3.1e-04   0.976      93.65 1.1922e-07   3.502       -690   -3.502   0.345  0.0103   71.9     4.58     21384  0.950
  23    0.0 3.0e-04   0.956      91.42 7.0209e-08   3.881       -681   -3.881   0.272  0.0214   65.0     4.91     22356  0.950
  24    0.0 2.8e-04   0.973      88.26 6.7972e-08   3.742       -656   -3.742   0.288  0.0162   54.1     5.44     23328  0.950
  25    0.0 2.7e-04   0.969      87.14 6.5867e-08   3.771       -663   -3.771   0.281  0.0178   45.9     5.83     24300  0.950
  26    0.0 2.5e-04   0.957      86.26 6.4975e-08   3.670       -653   -3.670   0.271  0.0185   38.6     6.19     25272  0.950
  27    0.0 2.4e-04   0.966      86.68 5.7573e-08   3.605       -645   -3.605   0.278  0.0195   32.0     6.50     26244  0.950
  28    0.0 2.3e-04   0.968      86.20 5.7699e-08   3.497       -632   -3.497   0.276  0.0172   26.8     6.75     27216  0.950
  29    0.0 2.2e-04   0.962      84.96 9.8052e-08   3.221       -645   -3.221   0.242  0.0174   22.4     6.97     28188  0.950
  30    0.0 2.1e-04   0.969      84.33 6.9565e-08   3.381       -645   -3.381   0.183  0.0139   18.0     7.18     29160  0.950
  31    0.0 2.0e-04   0.983      83.55 6.118e-08    3.332       -632   -3.332   0.203  0.0104   13.4     7.40     30132  0.950
  32    0.0 1.9e-04   0.987      83.15 1.0912e-07   3.045       -634   -3.045   0.205  0.0081   10.2     7.56     31104  0.950
  33    0.0 1.8e-04   0.990      82.54 1.0079e-07   3.099       -631   -3.099   0.202  0.0033    7.8     7.67     32076  0.950
  34    0.0 1.7e-04   0.992      82.43 1.0323e-07   3.098       -636   -3.098   0.194  0.0048    5.9     7.76     33048  0.950
  35    0.0 1.6e-04   0.985      82.20 4.8299e-08   3.415       -630   -3.415   0.192  0.0075    4.5     7.83     34020  0.950
  36    0.0 1.5e-04   0.984      82.25 4.3066e-08   3.440       -626   -3.440   0.217  0.0071    3.4     7.89     34992  0.950
  37    0.0 1.4e-04   0.994      82.07 1.0367e-07   3.050       -626   -3.050   0.213  0.0024    2.6     7.92     35964  0.950
  38    0.0 1.4e-04   0.981      81.94 4.5373e-08   3.404       -625   -3.404   0.209  0.0064    2.0     7.95     36936  0.950
  39    0.0 1.3e-04   0.993      81.52 1.0873e-07   3.007       -625   -3.007   0.216  0.0025    1.6     7.97     37908  0.950
  40    0.0 1.2e-04   0.997      81.35 1.0958e-07   3.007       -625   -3.007   0.206  0.0017    1.2     7.99     38880  0.950
  41    0.0 1.2e-04   0.995      81.47 1.096e-07    3.001       -624   -3.001   0.218  0.0030    1.0     8.00     39852  0.950
  42    0.0 1.1e-04   0.993      81.51 8.7897e-08   3.081       -622   -3.081   0.201  0.0022    1.0     8.00     40824  0.950
  43    0.0 1.1e-04   0.993      81.48 7.2355e-08   3.170       -621   -3.170   0.191  0.0036    1.0     8.00     41796  0.950
  44    0.0 1.0e-04   0.995      81.42 1.0147e-07   3.045       -624   -3.045   0.199  0.0023    1.0     8.00     42768  0.950
  45    0.0 9.6e-05   0.987      81.29 3.5745e-08   3.495       -621   -3.495   0.200  0.0052    1.0     8.00     43740  0.950
  46    0.0 9.1e-05   0.997      81.16 6.6276e-08   3.227       -624   -3.227   0.171  0.0018    1.0     8.00     44712  0.950
  47    0.0 8.7e-05   0.995      81.10 9.3041e-08   3.073       -622   -3.073   0.152  0.0027    1.0     8.00     45684  0.950
  48    0.0 8.2e-05   0.996      81.09 9.5507e-08   3.075       -623   -3.075   0.160  0.0024    1.0     8.00     46656  0.950
  49    0.0 7.8e-05   0.994      81.13 8.6707e-08   3.096       -621   -3.096   0.170  0.0031    1.0     8.00     47628  0.950
  50    0.0 7.4e-05   0.988      81.19 3.7388e-08   3.457       -616   -3.457   0.160  0.0043    1.0     8.00     48600  0.950
  51    0.0 7.1e-05   0.997      81.20 5.9383e-08   3.246       -617   -3.246   0.151  0.0013    1.0     8.00     49572  0.950
  52    0.0 6.7e-05   0.992      81.21 6.9911e-08   3.170       -616   -3.170   0.165  0.0048    1.0     8.00     50544  0.950
  53    0.0 6.4e-05   0.995      81.05 7.8552e-08   3.119       -615   -3.119   0.160  0.0040    1.0     8.00     51516  0.950
  54    0.0 6.1e-05   0.997      80.94 9.6776e-08   3.026       -615   -3.026   0.151  0.0020    1.0     8.00     52488  0.950
  55    0.0 5.8e-05   0.997      80.98 8.1378e-08   3.073       -611   -3.073   0.141  0.0024    1.0     8.00     53460  0.950
  56    0.0 4.6e-05   0.994      81.08 7.3864e-08   3.119       -610   -3.119   0.143  0.0038    1.0     8.00     54432  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=81.0363, TD costs=7.38695e-08, CPD=  3.119 (ns) 
  57    0.0 3.7e-05   0.996      80.99 7.331e-08    3.119       -610   -3.119   0.090  0.0030    1.0     8.00     55404  0.800
  58    0.0 2.9e-05   0.975      82.20 3.6687e-08   3.400       -610   -3.400   0.112  0.0118    1.0     8.00     56376  0.800
  59    0.0 2.4e-05   0.988      81.97 8.1722e-08   3.073       -609   -3.073   0.118  0.0057    1.0     8.00     57348  0.800
  60    0.0 1.9e-05   0.989      82.03 6.269e-08    3.214       -614   -3.214   0.109  0.0087    1.0     8.00     58320  0.800
  61    0.0 0.0e+00   0.960      83.31 3.7181e-08   3.400       -603   -3.400   0.088  0.0145    1.0     8.00     59292  0.800
## Placement Quench took 0.00 seconds (max_rss 1654.1 MiB)
post-quench CPD = 3.406 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 13955

Completed placement consistency check successfully.

Swaps called: 59585

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.119 ns, Fmax: 320.616 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.119 ns
Placement estimated setup Total Negative Slack (sTNS): -609.972 ns

Placement estimated setup slack histogram:
[ -3.1e-09: -2.9e-09)  6 (  2.3%) |*****
[ -2.9e-09: -2.8e-09) 23 (  9.0%) |*******************
[ -2.8e-09: -2.6e-09) 42 ( 16.4%) |**********************************
[ -2.6e-09: -2.4e-09) 56 ( 21.9%) |**********************************************
[ -2.4e-09: -2.2e-09) 59 ( 23.0%) |************************************************
[ -2.2e-09: -2.1e-09) 25 (  9.8%) |********************
[ -2.1e-09: -1.9e-09) 24 (  9.4%) |********************
[ -1.9e-09: -1.7e-09) 16 (  6.2%) |*************
[ -1.7e-09: -1.5e-09)  3 (  1.2%) |**
[ -1.5e-09: -1.4e-09)  2 (  0.8%) |**

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 81.0363, td_cost: 7.38695e-08, 

Placement resource usage:
  LAB     implemented as LAB   : 29
  io_cell implemented as iolane: 264

Placement number of temperatures: 61
Placement total # of swap attempts: 59585
	Swaps accepted: 18064 (30.3 %)
	Swaps rejected: 30596 (51.3 %)
	Swaps aborted: 10925 (18.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                2.40             5.46            90.97          3.57         
                   Median                 2.46             17.06           70.03          12.90        
                   Centroid               2.32             14.80           78.19          7.00         
                   W. Centroid            2.60             15.44           77.20          7.36         
                   W. Median              0.13             7.69            70.51          21.79        
                   Crit. Uniform          0.45             4.81            88.89          6.30         
                   Feasible Region        0.38             4.42            95.13          0.44         

io_cell            Uniform                22.47            35.11           64.89          0.00         
                   Median                 21.61            32.11           39.62          28.27        
                   Centroid               21.27            32.21           42.37          25.42        
                   W. Centroid            21.43            33.10           41.32          25.59        
                   W. Median              1.00             10.89           37.19          51.93        
                   Crit. Uniform          0.71             3.77            96.23          0.00         
                   Feasible Region        0.76             8.17            91.83          0.00         


Placement Quench timing analysis took 0.00028333 seconds (0.000255778 STA, 2.7552e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0191845 seconds (0.0175268 STA, 0.00165765 slack) (64 full updates: 64 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.07 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)  40 (  6.5%) |*****
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   4 (  0.6%) |*
[      0.6:      0.7) 355 ( 57.5%) |***********************************************
[      0.7:      0.8)  94 ( 15.2%) |************
[      0.8:      0.9)  26 (  4.2%) |***
[      0.9:        1)  98 ( 15.9%) |*************
## Initializing router criticalities took 0.00 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  687092     295     617     550 ( 0.014%)   16023 ( 0.3%)    4.110     -751.0     -4.110      0.000      0.000      N/A
Incr Slack updates 64 in 0.000506211 sec
Full Max Req/Worst Slack updates 44 in 0.000140764 sec
Incr Max Req/Worst Slack updates 20 in 8.1882e-05 sec
Incr Criticality updates 3 in 4.4394e-05 sec
Full Criticality updates 61 in 0.000720848 sec
   2    0.1     0.5   15  650182     243     550     196 ( 0.005%)   16039 ( 0.3%)    3.860     -752.9     -3.860      0.000      0.000      N/A
   3    0.0     0.6    7  460592     153     370     113 ( 0.003%)   16407 ( 0.3%)    3.860     -760.2     -3.860      0.000      0.000      N/A
   4    0.0     0.8    3  278399      85     254      48 ( 0.001%)   16524 ( 0.3%)    3.860     -776.7     -3.860      0.000      0.000      N/A
   5    0.0     1.1    1  165889      48     130      23 ( 0.001%)   16607 ( 0.3%)    3.860     -779.5     -3.860      0.000      0.000      N/A
   6    0.0     1.4    1   90713      25      79      11 ( 0.000%)   16602 ( 0.3%)    3.860     -777.8     -3.860      0.000      0.000      N/A
   7    0.0     1.9    1   86811      16      73       5 ( 0.000%)   16697 ( 0.3%)    3.860     -778.6     -3.860      0.000      0.000      N/A
   8    0.0     2.4    0   25548       5      25       0 ( 0.000%)   16701 ( 0.3%)    3.860     -778.3     -3.860      0.000      0.000      N/A
Restoring best routing
Critical path: 3.86 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   5 (  0.8%) |*
[      0.4:      0.5)  22 (  3.6%) |*****
[      0.5:      0.6)  35 (  5.7%) |********
[      0.6:      0.7)  84 ( 13.6%) |******************
[      0.7:      0.8) 149 ( 24.1%) |********************************
[      0.8:      0.9) 216 ( 35.0%) |***********************************************
[      0.9:        1) 106 ( 17.2%) |***********************
Router Stats: total_nets_routed: 870 total_connections_routed: 2098 total_heap_pushes: 2445226 total_heap_pops: 544865 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 2445226 total_external_heap_pops: 544865 total_external_SOURCE_pushes: 2098 total_external_SOURCE_pops: 1867 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 2098 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 2098 total_external_SINK_pushes: 70218 total_external_SINK_pops: 66605 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 71361 total_external_IPIN_pops: 70222 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 64454 total_external_OPIN_pops: 62624 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1720 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1720 total_external_CHANX_pushes: 1168073 total_external_CHANX_pops: 229852 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 10003 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 10003 total_external_CHANY_pushes: 1069022 total_external_CHANY_pops: 113695 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 8954 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 8954 total_number_of_adding_all_rt: 40475 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.29 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.10 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1678426596
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
Found 1145 mismatches between routing and packing results.
Fixed 350 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1654.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         29                                12.4483                      9.89655   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        264                               0.969697                     0.030303   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 295 nets, 295 nets not absorbed.


Average number of bends per net: 3.56610  Maximum # of bends: 16

Number of global nets: 0
Number of routed nets (nonglobal): 295
Wire length results (in units of 1 clb segments)...
	Total wirelength: 16701, average net length: 56.6136
	Maximum net length: 298

Wire length results in terms of physical segments...
	Total wiring segments used: 2181, average wire segments per net: 7.39322
	Maximum segments used by a net: 32
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)    20 (  0.1%) |
[        0:      0.1) 31516 ( 99.9%) |*********************************************
Maximum routing channel utilization:      0.16 at (54,62)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       2   0.231      250
                        13       2   0.435      250
                        14       3   0.395      250
                        15       2   0.109      250
                        16       4   0.231      250
                        17       2   0.027      250
                        18       4   0.122      250
                        19       2   0.041      250
                        20       6   0.476      250
                        21       1   0.190      250
                        22       6   0.313      250
                        23       1   0.218      250
                        24       3   0.422      250
                        25       3   0.068      250
                        26       3   0.395      250
                        27       4   0.122      250
                        28       3   0.844      250
                        29       7   2.068      250
                        30       6   2.816      250
                        31       6   1.510      250
                        32       9   1.646      250
                        33       4   0.163      250
                        34       3   0.286      250
                        35       1   0.027      250
                        36       1   0.014      250
                        37       0   0.000      250
                        38       1   0.014      250
                        39       0   0.000      250
                        40       0   0.000      250
                        41       0   0.000      250
                        42       0   0.000      250
                        43       2   0.041      250
                        44       1   0.163      250
                        45       2   0.517      250
                        46       1   0.327      250
                        47       0   0.000      250
                        48       4   0.816      250
                        49       0   0.000      250
                        50       3   0.544      250
                        51       1   0.190      250
                        52       5   0.735      250
                        53       3   0.422      250
                        54       8   1.211      250
                        55       3   0.435      250
                        56       4   0.694      250
                        57       4   0.993      250
                        58       4   1.048      250
                        59       8   1.796      250
                        60      27   5.075      250
                        61      28   6.803      250
                        62      39   8.313      250
                        63      10   2.381      250
                        64      16   2.068      250
                        65       4   0.136      250
                        66       5   0.925      250
                        67       4   0.721      250
                        68       5   0.490      250
                        69       3   0.259      250
                        70       4   0.952      250
                        71       0   0.000      250
                        72       1   0.014      250
                        73       1   0.163      250
                        74       0   0.000      250
                        75       0   0.000      250
                        76       1   0.177      250
                        77       4   0.980      250
                        78       4   1.116      250
                        79       2   0.340      250
                        80       3   0.694      250
                        81       1   0.340      250
                        82       1   0.027      250
                        83       1   0.014      250
                        84       1   0.027      250
                        85       3   0.367      250
                        86       3   0.286      250
                        87       3   0.857      250
                        88       6   0.599      250
                        89       2   0.721      250
                        90       5   1.102      250
                        91       4   0.585      250
                        92       5   0.980      250
                        93       4   1.129      250
                        94       4   1.741      250
                        95       4   0.286      250
                        96       3   0.721      250
                        97       6   0.231      250
                        98       4   0.122      250
                        99       1   0.163      250
                       100       7   0.163      250
                       101       1   0.014      250
                       102       3   0.177      250
                       103       1   0.041      250
                       104       3   0.204      250
                       105       2   0.422      250
                       106       3   0.218      250
                       107       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       0   0.000      120
                        17       0   0.000      120
                        18       0   0.000      120
                        19       0   0.000      120
                        20       0   0.000      120
                        21       0   0.000      120
                        22       0   0.000      120
                        23       0   0.000      120
                        24       1   0.018      120
                        25       2   0.193      120
                        26       5   2.110      120
                        27      10   3.468      120
                        28      19   7.073      120
                        29      34   7.835      120
                        30      15   3.963      120
                        31       5   1.642      120
                        32       2   0.394      120
                        33       0   0.000      120
                        34       1   0.018      120
                        35       0   0.000      120
                        36       5   0.266      120
                        37       3   0.367      120
                        38       2   0.165      120
                        39       1   0.294      120
                        40       1   0.294      120
                        41       1   0.147      120
                        42       1   0.147      120
                        43       3   1.028      120
                        44       2   0.899      120
                        45       1   0.294      120
                        46       0   0.000      120
                        47       0   0.000      120
                        48       0   0.000      120
                        49       0   0.000      120
                        50       0   0.000      120
                        51       0   0.000      120
                        52       3   0.349      120
                        53      10   1.138      120
                        54      11   1.679      120
                        55       4   1.083      120
                        56       7   1.009      120
                        57       8   0.789      120
                        58       1   0.294      120
                        59       2   0.294      120
                        60       2   0.459      120
                        61       2   0.037      120
                        62       2   0.055      120
                        63       0   0.000      120
                        64       0   0.000      120
                        65       1   0.294      120
                        66       2   0.073      120
                        67       9   0.633      120
                        68      15   1.881      120
                        69      17   1.899      120
                        70      12   2.578      120
                        71       2   0.468      120
                        72       2   0.440      120
                        73       2   0.294      120
                        74       0   0.000      120
                        75       0   0.000      120
                        76       0   0.000      120
                        77       2   0.734      120
                        78       1   0.587      120
                        79       0   0.000      120
                        80       0   0.000      120
                        81       1   0.018      120
                        82       1   0.018      120
                        83       0   0.000      120
                        84       1   0.147      120
                        85       0   0.000      120
                        86       0   0.000      120
                        87       0   0.000      120
                        88       1   0.294      120
                        89       2   0.321      120
                        90       2   0.294      120
                        91       1   0.440      120
                        92       3   0.899      120
                        93       1   0.147      120
                        94       0   0.000      120
                        95       1   0.294      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       2   0.294      120
                       101       2   0.734      120
                       102       1   0.330      120
                       103       3   0.422      120
                       104       2   0.312      120
                       105       2   0.055      120
                       106       2   0.092      120
                       107       2   0.055      120
                       108       1   0.349      120
                       109       1   0.055      120
                       110       1   0.018      120
                       111       1   0.018      120
                       112       2   0.183      120
                       113       2   0.202      120
                       114       3   0.495      120
                       115      11   1.908      120
                       116      18   4.706      120
                       117       6   2.431      120
                       118       2   0.523      120
                       119       1   0.110      120
                       120       1   0.018      120
                       121       0   0.000      120
                       122       0   0.000      120
                       123       0   0.000      120
                       124       0   0.000      120
                       125       0   0.000      120
                       126       0   0.000      120
                       127       0   0.000      120
                       128       0   0.000      120
                       129       0   0.000      120
                       130       0   0.000      120
                       131       0   0.000      120
                       132       0   0.000      120
                       133       0   0.000      120
                       134       0   0.000      120
                       135       0   0.000      120
                       136       0   0.000      120
                       137       0   0.000      120
                       138       0   0.000      120
                       139       0   0.000      120
                       140       0   0.000      120
                       141       0   0.000      120
                       142       0   0.000      120
                       143       0   0.000      120
                       144       0   0.000      120
                       145       0   0.000      120

Total tracks in x-direction: 27000, in y-direction: 17520

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.24507e+08, per logic tile: 14011.6

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 204984
                                                      Y      2 126144
                                                      Y      3 233406
                                                      X      4 279720
                                                      Y      4 160600
                                                      X     10 206238
                                                      Y     16  22278
                                                      X     24  22680

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00171
                                             4    0.000887
                                            10    0.000771
                                            24      0.0119

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00423
                                             3    0.000501
                                             4     0.00129
                                            16      0.0133

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2         0.00267
                             L3        0.000501
                             L4         0.00103
                             L10        0.000771
                             L16          0.0133
                             L24          0.0119

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00171
                             H4    1    0.000887
                            H10    2    0.000771
                            H24    3      0.0119
                             V2    4     0.00423
                             V3    5    0.000501
                             V4    6     0.00129
                            V16    7      0.0133

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.1e-09:  1.4e-09) 13 (  5.1%) |***********
[  1.4e-09:  1.6e-09) 15 (  5.9%) |*************
[  1.6e-09:  1.8e-09) 19 (  7.4%) |****************
[  1.8e-09:    2e-09) 23 (  9.0%) |*******************
[    2e-09:  2.3e-09) 26 ( 10.2%) |**********************
[  2.3e-09:  2.5e-09) 44 ( 17.2%) |*************************************
[  2.5e-09:  2.7e-09) 57 ( 22.3%) |************************************************
[  2.7e-09:  2.9e-09) 38 ( 14.8%) |********************************
[  2.9e-09:  3.2e-09) 16 (  6.2%) |*************
[  3.2e-09:  3.4e-09)  5 (  2.0%) |****

Final critical path delay (least slack): 3.86 ns, Fmax: 259.067 MHz
Final setup Worst Negative Slack (sWNS): -3.86 ns
Final setup Total Negative Slack (sTNS): -778.33 ns

Final setup slack histogram:
[ -3.9e-09: -3.6e-09) 13 (  5.1%) |*********
[ -3.6e-09: -3.4e-09) 35 ( 13.7%) |*************************
[ -3.4e-09: -3.2e-09) 67 ( 26.2%) |************************************************
[ -3.2e-09: -2.9e-09) 57 ( 22.3%) |*****************************************
[ -2.9e-09: -2.7e-09) 38 ( 14.8%) |***************************
[ -2.7e-09: -2.5e-09) 18 (  7.0%) |*************
[ -2.5e-09: -2.2e-09) 14 (  5.5%) |**********
[ -2.2e-09:   -2e-09) 12 (  4.7%) |*********
[   -2e-09: -1.8e-09)  1 (  0.4%) |*
[ -1.8e-09: -1.5e-09)  1 (  0.4%) |*

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 6.573e-06 sec
Full Max Req/Worst Slack updates 1 in 4.719e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.5499e-05 sec
Flow timing analysis took 0.0308998 seconds (0.0285747 STA, 0.00232513 slack) (75 full updates: 65 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 416.08 seconds (max_rss 1654.1 MiB)
Incr Slack updates 9 in 6.9782e-05 sec
Full Max Req/Worst Slack updates 2 in 9.277e-06 sec
Incr Max Req/Worst Slack updates 7 in 4.8399e-05 sec
Incr Criticality updates 6 in 9.8653e-05 sec
Full Criticality updates 3 in 5.5985e-05 sec
