// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP,
        m_axi_gmem2_0_BID,
        m_axi_gmem2_0_BUSER,
        sext_ln27,
        norm,
        norm_output_address1,
        norm_output_ce1,
        norm_output_we1,
        norm_output_d1,
        current_token_address0,
        current_token_ce0,
        current_token_q0,
        current_token_19_address0,
        current_token_19_ce0,
        current_token_19_q0,
        current_token_20_address0,
        current_token_20_ce0,
        current_token_20_q0,
        current_token_21_address0,
        current_token_21_ce0,
        current_token_21_q0,
        current_token_22_address0,
        current_token_22_ce0,
        current_token_22_q0,
        current_token_23_address0,
        current_token_23_ce0,
        current_token_23_q0,
        current_token_24_address0,
        current_token_24_ce0,
        current_token_24_q0,
        current_token_25_address0,
        current_token_25_ce0,
        current_token_25_q0,
        current_token_26_address0,
        current_token_26_ce0,
        current_token_26_q0,
        current_token_27_address0,
        current_token_27_ce0,
        current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0,
        norm_output_35_address1,
        norm_output_35_ce1,
        norm_output_35_we1,
        norm_output_35_d1,
        norm_output_36_address1,
        norm_output_36_ce1,
        norm_output_36_we1,
        norm_output_36_d1,
        norm_output_37_address1,
        norm_output_37_ce1,
        norm_output_37_we1,
        norm_output_37_d1,
        norm_output_38_address1,
        norm_output_38_ce1,
        norm_output_38_we1,
        norm_output_38_d1,
        norm_output_39_address1,
        norm_output_39_ce1,
        norm_output_39_we1,
        norm_output_39_d1,
        norm_output_40_address1,
        norm_output_40_ce1,
        norm_output_40_we1,
        norm_output_40_d1,
        norm_output_41_address1,
        norm_output_41_ce1,
        norm_output_41_we1,
        norm_output_41_d1,
        norm_output_42_address1,
        norm_output_42_ce1,
        norm_output_42_we1,
        norm_output_42_d1,
        norm_output_43_address1,
        norm_output_43_ce1,
        norm_output_43_we1,
        norm_output_43_d1,
        p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_we1,
        p_ZZ11llama_layerE11norm_output_15_d1,
        grp_fu_1690_p_din0,
        grp_fu_1690_p_din1,
        grp_fu_1690_p_dout0,
        grp_fu_1694_p_din0,
        grp_fu_1694_p_din1,
        grp_fu_1694_p_dout0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem2_0_AWVALID;
input   m_axi_gmem2_0_AWREADY;
output  [63:0] m_axi_gmem2_0_AWADDR;
output  [0:0] m_axi_gmem2_0_AWID;
output  [31:0] m_axi_gmem2_0_AWLEN;
output  [2:0] m_axi_gmem2_0_AWSIZE;
output  [1:0] m_axi_gmem2_0_AWBURST;
output  [1:0] m_axi_gmem2_0_AWLOCK;
output  [3:0] m_axi_gmem2_0_AWCACHE;
output  [2:0] m_axi_gmem2_0_AWPROT;
output  [3:0] m_axi_gmem2_0_AWQOS;
output  [3:0] m_axi_gmem2_0_AWREGION;
output  [0:0] m_axi_gmem2_0_AWUSER;
output   m_axi_gmem2_0_WVALID;
input   m_axi_gmem2_0_WREADY;
output  [31:0] m_axi_gmem2_0_WDATA;
output  [3:0] m_axi_gmem2_0_WSTRB;
output   m_axi_gmem2_0_WLAST;
output  [0:0] m_axi_gmem2_0_WID;
output  [0:0] m_axi_gmem2_0_WUSER;
output   m_axi_gmem2_0_ARVALID;
input   m_axi_gmem2_0_ARREADY;
output  [63:0] m_axi_gmem2_0_ARADDR;
output  [0:0] m_axi_gmem2_0_ARID;
output  [31:0] m_axi_gmem2_0_ARLEN;
output  [2:0] m_axi_gmem2_0_ARSIZE;
output  [1:0] m_axi_gmem2_0_ARBURST;
output  [1:0] m_axi_gmem2_0_ARLOCK;
output  [3:0] m_axi_gmem2_0_ARCACHE;
output  [2:0] m_axi_gmem2_0_ARPROT;
output  [3:0] m_axi_gmem2_0_ARQOS;
output  [3:0] m_axi_gmem2_0_ARREGION;
output  [0:0] m_axi_gmem2_0_ARUSER;
input   m_axi_gmem2_0_RVALID;
output   m_axi_gmem2_0_RREADY;
input  [31:0] m_axi_gmem2_0_RDATA;
input   m_axi_gmem2_0_RLAST;
input  [0:0] m_axi_gmem2_0_RID;
input  [12:0] m_axi_gmem2_0_RFIFONUM;
input  [0:0] m_axi_gmem2_0_RUSER;
input  [1:0] m_axi_gmem2_0_RRESP;
input   m_axi_gmem2_0_BVALID;
output   m_axi_gmem2_0_BREADY;
input  [1:0] m_axi_gmem2_0_BRESP;
input  [0:0] m_axi_gmem2_0_BID;
input  [0:0] m_axi_gmem2_0_BUSER;
input  [61:0] sext_ln27;
input  [31:0] norm;
output  [5:0] norm_output_address1;
output   norm_output_ce1;
output   norm_output_we1;
output  [31:0] norm_output_d1;
output  [5:0] current_token_address0;
output   current_token_ce0;
input  [31:0] current_token_q0;
output  [5:0] current_token_19_address0;
output   current_token_19_ce0;
input  [31:0] current_token_19_q0;
output  [5:0] current_token_20_address0;
output   current_token_20_ce0;
input  [31:0] current_token_20_q0;
output  [5:0] current_token_21_address0;
output   current_token_21_ce0;
input  [31:0] current_token_21_q0;
output  [5:0] current_token_22_address0;
output   current_token_22_ce0;
input  [31:0] current_token_22_q0;
output  [5:0] current_token_23_address0;
output   current_token_23_ce0;
input  [31:0] current_token_23_q0;
output  [5:0] current_token_24_address0;
output   current_token_24_ce0;
input  [31:0] current_token_24_q0;
output  [5:0] current_token_25_address0;
output   current_token_25_ce0;
input  [31:0] current_token_25_q0;
output  [5:0] current_token_26_address0;
output   current_token_26_ce0;
input  [31:0] current_token_26_q0;
output  [5:0] current_token_27_address0;
output   current_token_27_ce0;
input  [31:0] current_token_27_q0;
output  [5:0] p_ZZ11llama_layerE13current_token_10_address0;
output   p_ZZ11llama_layerE13current_token_10_ce0;
input  [31:0] p_ZZ11llama_layerE13current_token_10_q0;
output  [5:0] p_ZZ11llama_layerE13current_token_11_address0;
output   p_ZZ11llama_layerE13current_token_11_ce0;
input  [31:0] p_ZZ11llama_layerE13current_token_11_q0;
output  [5:0] p_ZZ11llama_layerE13current_token_12_address0;
output   p_ZZ11llama_layerE13current_token_12_ce0;
input  [31:0] p_ZZ11llama_layerE13current_token_12_q0;
output  [5:0] p_ZZ11llama_layerE13current_token_13_address0;
output   p_ZZ11llama_layerE13current_token_13_ce0;
input  [31:0] p_ZZ11llama_layerE13current_token_13_q0;
output  [5:0] p_ZZ11llama_layerE13current_token_14_address0;
output   p_ZZ11llama_layerE13current_token_14_ce0;
input  [31:0] p_ZZ11llama_layerE13current_token_14_q0;
output  [5:0] p_ZZ11llama_layerE13current_token_15_address0;
output   p_ZZ11llama_layerE13current_token_15_ce0;
input  [31:0] p_ZZ11llama_layerE13current_token_15_q0;
output  [5:0] norm_output_35_address1;
output   norm_output_35_ce1;
output   norm_output_35_we1;
output  [31:0] norm_output_35_d1;
output  [5:0] norm_output_36_address1;
output   norm_output_36_ce1;
output   norm_output_36_we1;
output  [31:0] norm_output_36_d1;
output  [5:0] norm_output_37_address1;
output   norm_output_37_ce1;
output   norm_output_37_we1;
output  [31:0] norm_output_37_d1;
output  [5:0] norm_output_38_address1;
output   norm_output_38_ce1;
output   norm_output_38_we1;
output  [31:0] norm_output_38_d1;
output  [5:0] norm_output_39_address1;
output   norm_output_39_ce1;
output   norm_output_39_we1;
output  [31:0] norm_output_39_d1;
output  [5:0] norm_output_40_address1;
output   norm_output_40_ce1;
output   norm_output_40_we1;
output  [31:0] norm_output_40_d1;
output  [5:0] norm_output_41_address1;
output   norm_output_41_ce1;
output   norm_output_41_we1;
output  [31:0] norm_output_41_d1;
output  [5:0] norm_output_42_address1;
output   norm_output_42_ce1;
output   norm_output_42_we1;
output  [31:0] norm_output_42_d1;
output  [5:0] norm_output_43_address1;
output   norm_output_43_ce1;
output   norm_output_43_we1;
output  [31:0] norm_output_43_d1;
output  [5:0] p_ZZ11llama_layerE11norm_output_10_address1;
output   p_ZZ11llama_layerE11norm_output_10_ce1;
output   p_ZZ11llama_layerE11norm_output_10_we1;
output  [31:0] p_ZZ11llama_layerE11norm_output_10_d1;
output  [5:0] p_ZZ11llama_layerE11norm_output_11_address1;
output   p_ZZ11llama_layerE11norm_output_11_ce1;
output   p_ZZ11llama_layerE11norm_output_11_we1;
output  [31:0] p_ZZ11llama_layerE11norm_output_11_d1;
output  [5:0] p_ZZ11llama_layerE11norm_output_12_address1;
output   p_ZZ11llama_layerE11norm_output_12_ce1;
output   p_ZZ11llama_layerE11norm_output_12_we1;
output  [31:0] p_ZZ11llama_layerE11norm_output_12_d1;
output  [5:0] p_ZZ11llama_layerE11norm_output_13_address1;
output   p_ZZ11llama_layerE11norm_output_13_ce1;
output   p_ZZ11llama_layerE11norm_output_13_we1;
output  [31:0] p_ZZ11llama_layerE11norm_output_13_d1;
output  [5:0] p_ZZ11llama_layerE11norm_output_14_address1;
output   p_ZZ11llama_layerE11norm_output_14_ce1;
output   p_ZZ11llama_layerE11norm_output_14_we1;
output  [31:0] p_ZZ11llama_layerE11norm_output_14_d1;
output  [5:0] p_ZZ11llama_layerE11norm_output_15_address1;
output   p_ZZ11llama_layerE11norm_output_15_ce1;
output   p_ZZ11llama_layerE11norm_output_15_we1;
output  [31:0] p_ZZ11llama_layerE11norm_output_15_d1;
output  [31:0] grp_fu_1690_p_din0;
output  [31:0] grp_fu_1690_p_din1;
input  [31:0] grp_fu_1690_p_dout0;
output  [31:0] grp_fu_1694_p_din0;
output  [31:0] grp_fu_1694_p_din1;
input  [31:0] grp_fu_1694_p_dout0;

reg ap_idle;
reg m_axi_gmem2_0_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln27_fu_696_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem2_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln27_fu_702_p1;
reg   [3:0] trunc_ln27_reg_1022;
reg   [3:0] trunc_ln27_reg_1022_pp0_iter1_reg;
reg   [3:0] trunc_ln27_reg_1022_pp0_iter2_reg;
reg   [3:0] trunc_ln27_reg_1022_pp0_iter3_reg;
reg   [3:0] trunc_ln27_reg_1022_pp0_iter4_reg;
wire   [63:0] zext_ln27_fu_716_p1;
reg   [63:0] zext_ln27_reg_1027;
reg   [63:0] zext_ln27_reg_1027_pp0_iter1_reg;
reg   [63:0] zext_ln27_reg_1027_pp0_iter2_reg;
reg   [63:0] zext_ln27_reg_1027_pp0_iter3_reg;
reg   [63:0] zext_ln27_reg_1027_pp0_iter4_reg;
wire   [31:0] tmp_2_fu_839_p35;
reg   [31:0] mul10_i1_reg_1132;
wire   [31:0] bitcast_ln28_fu_925_p1;
reg   [31:0] mul13_i1_reg_1143;
wire    ap_block_pp0_stage0_grp0;
reg   [9:0] i_3_fu_166;
wire   [9:0] add_ln27_fu_690_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg    current_token_ce0_local;
reg    current_token_19_ce0_local;
reg    current_token_20_ce0_local;
reg    current_token_21_ce0_local;
reg    current_token_22_ce0_local;
reg    current_token_23_ce0_local;
reg    current_token_24_ce0_local;
reg    current_token_25_ce0_local;
reg    current_token_26_ce0_local;
reg    current_token_27_ce0_local;
reg    p_ZZ11llama_layerE13current_token_10_ce0_local;
reg    p_ZZ11llama_layerE13current_token_11_ce0_local;
reg    p_ZZ11llama_layerE13current_token_12_ce0_local;
reg    p_ZZ11llama_layerE13current_token_13_ce0_local;
reg    p_ZZ11llama_layerE13current_token_14_ce0_local;
reg    p_ZZ11llama_layerE13current_token_15_ce0_local;
reg    p_ZZ11llama_layerE11norm_output_14_we1_local;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    p_ZZ11llama_layerE11norm_output_14_ce1_local;
reg    p_ZZ11llama_layerE11norm_output_13_we1_local;
reg    p_ZZ11llama_layerE11norm_output_13_ce1_local;
reg    p_ZZ11llama_layerE11norm_output_12_we1_local;
reg    p_ZZ11llama_layerE11norm_output_12_ce1_local;
reg    p_ZZ11llama_layerE11norm_output_11_we1_local;
reg    p_ZZ11llama_layerE11norm_output_11_ce1_local;
reg    p_ZZ11llama_layerE11norm_output_10_we1_local;
reg    p_ZZ11llama_layerE11norm_output_10_ce1_local;
reg    norm_output_43_we1_local;
reg    norm_output_43_ce1_local;
reg    norm_output_42_we1_local;
reg    norm_output_42_ce1_local;
reg    norm_output_41_we1_local;
reg    norm_output_41_ce1_local;
reg    norm_output_40_we1_local;
reg    norm_output_40_ce1_local;
reg    norm_output_39_we1_local;
reg    norm_output_39_ce1_local;
reg    norm_output_38_we1_local;
reg    norm_output_38_ce1_local;
reg    norm_output_37_we1_local;
reg    norm_output_37_ce1_local;
reg    norm_output_36_we1_local;
reg    norm_output_36_ce1_local;
reg    norm_output_35_we1_local;
reg    norm_output_35_ce1_local;
reg    norm_output_we1_local;
reg    norm_output_ce1_local;
reg    p_ZZ11llama_layerE11norm_output_15_we1_local;
reg    p_ZZ11llama_layerE11norm_output_15_ce1_local;
reg   [31:0] grp_fu_667_p0;
reg   [31:0] grp_fu_667_p0_keep;
reg   [31:0] grp_fu_667_p1;
reg   [31:0] grp_fu_667_p1_keep;
reg   [31:0] grp_fu_671_p0;
reg   [31:0] grp_fu_671_p0_keep;
reg   [31:0] grp_fu_671_p1;
reg   [31:0] grp_fu_671_p1_keep;
wire   [5:0] lshr_ln2_fu_706_p4;
wire   [31:0] tmp_2_fu_839_p33;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_2_fu_839_p1;
wire   [3:0] tmp_2_fu_839_p3;
wire   [3:0] tmp_2_fu_839_p5;
wire   [3:0] tmp_2_fu_839_p7;
wire   [3:0] tmp_2_fu_839_p9;
wire   [3:0] tmp_2_fu_839_p11;
wire   [3:0] tmp_2_fu_839_p13;
wire   [3:0] tmp_2_fu_839_p15;
wire  signed [3:0] tmp_2_fu_839_p17;
wire  signed [3:0] tmp_2_fu_839_p19;
wire  signed [3:0] tmp_2_fu_839_p21;
wire  signed [3:0] tmp_2_fu_839_p23;
wire  signed [3:0] tmp_2_fu_839_p25;
wire  signed [3:0] tmp_2_fu_839_p27;
wire  signed [3:0] tmp_2_fu_839_p29;
wire  signed [3:0] tmp_2_fu_839_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 i_3_fu_166 = 10'd0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) llama_layer_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U1650(
    .din0(current_token_q0),
    .din1(current_token_19_q0),
    .din2(current_token_20_q0),
    .din3(current_token_21_q0),
    .din4(current_token_22_q0),
    .din5(current_token_23_q0),
    .din6(current_token_24_q0),
    .din7(current_token_25_q0),
    .din8(current_token_26_q0),
    .din9(current_token_27_q0),
    .din10(p_ZZ11llama_layerE13current_token_10_q0),
    .din11(p_ZZ11llama_layerE13current_token_11_q0),
    .din12(p_ZZ11llama_layerE13current_token_12_q0),
    .din13(p_ZZ11llama_layerE13current_token_13_q0),
    .din14(p_ZZ11llama_layerE13current_token_14_q0),
    .din15(p_ZZ11llama_layerE13current_token_15_q0),
    .def(tmp_2_fu_839_p33),
    .sel(trunc_ln27_reg_1022),
    .dout(tmp_2_fu_839_p35)
);

llama_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_696_p2 == 1'd0))) begin
            i_3_fu_166 <= add_ln27_fu_690_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_3_fu_166 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln27_reg_1022 <= trunc_ln27_fu_702_p1;
        trunc_ln27_reg_1022_pp0_iter1_reg <= trunc_ln27_reg_1022;
        zext_ln27_reg_1027[5 : 0] <= zext_ln27_fu_716_p1[5 : 0];
        zext_ln27_reg_1027_pp0_iter1_reg[5 : 0] <= zext_ln27_reg_1027[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        mul10_i1_reg_1132 <= grp_fu_1690_p_dout0;
        mul13_i1_reg_1143 <= grp_fu_1694_p_dout0;
        trunc_ln27_reg_1022_pp0_iter2_reg <= trunc_ln27_reg_1022_pp0_iter1_reg;
        trunc_ln27_reg_1022_pp0_iter3_reg <= trunc_ln27_reg_1022_pp0_iter2_reg;
        trunc_ln27_reg_1022_pp0_iter4_reg <= trunc_ln27_reg_1022_pp0_iter3_reg;
        zext_ln27_reg_1027_pp0_iter2_reg[5 : 0] <= zext_ln27_reg_1027_pp0_iter1_reg[5 : 0];
        zext_ln27_reg_1027_pp0_iter3_reg[5 : 0] <= zext_ln27_reg_1027_pp0_iter2_reg[5 : 0];
        zext_ln27_reg_1027_pp0_iter4_reg[5 : 0] <= zext_ln27_reg_1027_pp0_iter3_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_667_p0_keep <= tmp_2_fu_839_p35;
        grp_fu_667_p1_keep <= norm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_671_p0_keep <= mul10_i1_reg_1132;
        grp_fu_671_p1_keep <= bitcast_ln28_fu_925_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = i_3_fu_166;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_19_ce0_local = 1'b1;
    end else begin
        current_token_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_20_ce0_local = 1'b1;
    end else begin
        current_token_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_21_ce0_local = 1'b1;
    end else begin
        current_token_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_22_ce0_local = 1'b1;
    end else begin
        current_token_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_23_ce0_local = 1'b1;
    end else begin
        current_token_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_24_ce0_local = 1'b1;
    end else begin
        current_token_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_25_ce0_local = 1'b1;
    end else begin
        current_token_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_26_ce0_local = 1'b1;
    end else begin
        current_token_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_27_ce0_local = 1'b1;
    end else begin
        current_token_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_token_ce0_local = 1'b1;
    end else begin
        current_token_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem2_blk_n_R = m_axi_gmem2_0_RVALID;
    end else begin
        gmem2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_667_p0 = tmp_2_fu_839_p35;
    end else begin
        grp_fu_667_p0 = grp_fu_667_p0_keep;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_667_p1 = norm;
    end else begin
        grp_fu_667_p1 = grp_fu_667_p1_keep;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_671_p0 = mul10_i1_reg_1132;
    end else begin
        grp_fu_671_p0 = grp_fu_671_p0_keep;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_671_p1 = bitcast_ln28_fu_925_p1;
    end else begin
        grp_fu_671_p1 = grp_fu_671_p1_keep;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem2_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem2_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_35_ce1_local = 1'b1;
    end else begin
        norm_output_35_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_35_we1_local = 1'b1;
    end else begin
        norm_output_35_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_36_ce1_local = 1'b1;
    end else begin
        norm_output_36_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_36_we1_local = 1'b1;
    end else begin
        norm_output_36_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_37_ce1_local = 1'b1;
    end else begin
        norm_output_37_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_37_we1_local = 1'b1;
    end else begin
        norm_output_37_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_38_ce1_local = 1'b1;
    end else begin
        norm_output_38_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_38_we1_local = 1'b1;
    end else begin
        norm_output_38_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_39_ce1_local = 1'b1;
    end else begin
        norm_output_39_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_39_we1_local = 1'b1;
    end else begin
        norm_output_39_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_40_ce1_local = 1'b1;
    end else begin
        norm_output_40_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_40_we1_local = 1'b1;
    end else begin
        norm_output_40_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_41_ce1_local = 1'b1;
    end else begin
        norm_output_41_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_41_we1_local = 1'b1;
    end else begin
        norm_output_41_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_42_ce1_local = 1'b1;
    end else begin
        norm_output_42_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_42_we1_local = 1'b1;
    end else begin
        norm_output_42_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_43_ce1_local = 1'b1;
    end else begin
        norm_output_43_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_43_we1_local = 1'b1;
    end else begin
        norm_output_43_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_ce1_local = 1'b1;
    end else begin
        norm_output_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        norm_output_we1_local = 1'b1;
    end else begin
        norm_output_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_10_ce1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_10_we1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_11_ce1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_11_we1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_12_ce1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_12_we1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_13_ce1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_13_we1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_14_ce1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_14_we1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_15_ce1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln27_reg_1022_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        p_ZZ11llama_layerE11norm_output_15_we1_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE11norm_output_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ11llama_layerE13current_token_10_ce0_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE13current_token_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ11llama_layerE13current_token_11_ce0_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE13current_token_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ11llama_layerE13current_token_12_ce0_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE13current_token_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ11llama_layerE13current_token_13_ce0_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE13current_token_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ11llama_layerE13current_token_14_ce0_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE13current_token_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_696_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ11llama_layerE13current_token_15_ce0_local = 1'b1;
    end else begin
        p_ZZ11llama_layerE13current_token_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_fu_690_p2 = (ap_sig_allocacmp_i + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (m_axi_gmem2_0_RVALID == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln28_fu_925_p1 = m_axi_gmem2_0_RDATA;

assign current_token_19_address0 = zext_ln27_fu_716_p1;

assign current_token_19_ce0 = current_token_19_ce0_local;

assign current_token_20_address0 = zext_ln27_fu_716_p1;

assign current_token_20_ce0 = current_token_20_ce0_local;

assign current_token_21_address0 = zext_ln27_fu_716_p1;

assign current_token_21_ce0 = current_token_21_ce0_local;

assign current_token_22_address0 = zext_ln27_fu_716_p1;

assign current_token_22_ce0 = current_token_22_ce0_local;

assign current_token_23_address0 = zext_ln27_fu_716_p1;

assign current_token_23_ce0 = current_token_23_ce0_local;

assign current_token_24_address0 = zext_ln27_fu_716_p1;

assign current_token_24_ce0 = current_token_24_ce0_local;

assign current_token_25_address0 = zext_ln27_fu_716_p1;

assign current_token_25_ce0 = current_token_25_ce0_local;

assign current_token_26_address0 = zext_ln27_fu_716_p1;

assign current_token_26_ce0 = current_token_26_ce0_local;

assign current_token_27_address0 = zext_ln27_fu_716_p1;

assign current_token_27_ce0 = current_token_27_ce0_local;

assign current_token_address0 = zext_ln27_fu_716_p1;

assign current_token_ce0 = current_token_ce0_local;

assign grp_fu_1690_p_din0 = grp_fu_667_p0;

assign grp_fu_1690_p_din1 = grp_fu_667_p1;

assign grp_fu_1694_p_din0 = grp_fu_671_p0;

assign grp_fu_1694_p_din1 = grp_fu_671_p1;

assign icmp_ln27_fu_696_p2 = ((ap_sig_allocacmp_i == 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_706_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign m_axi_gmem2_0_ARADDR = 64'd0;

assign m_axi_gmem2_0_ARBURST = 2'd0;

assign m_axi_gmem2_0_ARCACHE = 4'd0;

assign m_axi_gmem2_0_ARID = 1'd0;

assign m_axi_gmem2_0_ARLEN = 32'd0;

assign m_axi_gmem2_0_ARLOCK = 2'd0;

assign m_axi_gmem2_0_ARPROT = 3'd0;

assign m_axi_gmem2_0_ARQOS = 4'd0;

assign m_axi_gmem2_0_ARREGION = 4'd0;

assign m_axi_gmem2_0_ARSIZE = 3'd0;

assign m_axi_gmem2_0_ARUSER = 1'd0;

assign m_axi_gmem2_0_ARVALID = 1'b0;

assign m_axi_gmem2_0_AWADDR = 64'd0;

assign m_axi_gmem2_0_AWBURST = 2'd0;

assign m_axi_gmem2_0_AWCACHE = 4'd0;

assign m_axi_gmem2_0_AWID = 1'd0;

assign m_axi_gmem2_0_AWLEN = 32'd0;

assign m_axi_gmem2_0_AWLOCK = 2'd0;

assign m_axi_gmem2_0_AWPROT = 3'd0;

assign m_axi_gmem2_0_AWQOS = 4'd0;

assign m_axi_gmem2_0_AWREGION = 4'd0;

assign m_axi_gmem2_0_AWSIZE = 3'd0;

assign m_axi_gmem2_0_AWUSER = 1'd0;

assign m_axi_gmem2_0_AWVALID = 1'b0;

assign m_axi_gmem2_0_BREADY = 1'b0;

assign m_axi_gmem2_0_WDATA = 32'd0;

assign m_axi_gmem2_0_WID = 1'd0;

assign m_axi_gmem2_0_WLAST = 1'b0;

assign m_axi_gmem2_0_WSTRB = 4'd0;

assign m_axi_gmem2_0_WUSER = 1'd0;

assign m_axi_gmem2_0_WVALID = 1'b0;

assign norm_output_35_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_35_ce1 = norm_output_35_ce1_local;

assign norm_output_35_d1 = mul13_i1_reg_1143;

assign norm_output_35_we1 = norm_output_35_we1_local;

assign norm_output_36_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_36_ce1 = norm_output_36_ce1_local;

assign norm_output_36_d1 = mul13_i1_reg_1143;

assign norm_output_36_we1 = norm_output_36_we1_local;

assign norm_output_37_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_37_ce1 = norm_output_37_ce1_local;

assign norm_output_37_d1 = mul13_i1_reg_1143;

assign norm_output_37_we1 = norm_output_37_we1_local;

assign norm_output_38_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_38_ce1 = norm_output_38_ce1_local;

assign norm_output_38_d1 = mul13_i1_reg_1143;

assign norm_output_38_we1 = norm_output_38_we1_local;

assign norm_output_39_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_39_ce1 = norm_output_39_ce1_local;

assign norm_output_39_d1 = mul13_i1_reg_1143;

assign norm_output_39_we1 = norm_output_39_we1_local;

assign norm_output_40_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_40_ce1 = norm_output_40_ce1_local;

assign norm_output_40_d1 = mul13_i1_reg_1143;

assign norm_output_40_we1 = norm_output_40_we1_local;

assign norm_output_41_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_41_ce1 = norm_output_41_ce1_local;

assign norm_output_41_d1 = mul13_i1_reg_1143;

assign norm_output_41_we1 = norm_output_41_we1_local;

assign norm_output_42_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_42_ce1 = norm_output_42_ce1_local;

assign norm_output_42_d1 = mul13_i1_reg_1143;

assign norm_output_42_we1 = norm_output_42_we1_local;

assign norm_output_43_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_43_ce1 = norm_output_43_ce1_local;

assign norm_output_43_d1 = mul13_i1_reg_1143;

assign norm_output_43_we1 = norm_output_43_we1_local;

assign norm_output_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign norm_output_ce1 = norm_output_ce1_local;

assign norm_output_d1 = mul13_i1_reg_1143;

assign norm_output_we1 = norm_output_we1_local;

assign p_ZZ11llama_layerE11norm_output_10_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign p_ZZ11llama_layerE11norm_output_10_ce1 = p_ZZ11llama_layerE11norm_output_10_ce1_local;

assign p_ZZ11llama_layerE11norm_output_10_d1 = mul13_i1_reg_1143;

assign p_ZZ11llama_layerE11norm_output_10_we1 = p_ZZ11llama_layerE11norm_output_10_we1_local;

assign p_ZZ11llama_layerE11norm_output_11_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign p_ZZ11llama_layerE11norm_output_11_ce1 = p_ZZ11llama_layerE11norm_output_11_ce1_local;

assign p_ZZ11llama_layerE11norm_output_11_d1 = mul13_i1_reg_1143;

assign p_ZZ11llama_layerE11norm_output_11_we1 = p_ZZ11llama_layerE11norm_output_11_we1_local;

assign p_ZZ11llama_layerE11norm_output_12_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign p_ZZ11llama_layerE11norm_output_12_ce1 = p_ZZ11llama_layerE11norm_output_12_ce1_local;

assign p_ZZ11llama_layerE11norm_output_12_d1 = mul13_i1_reg_1143;

assign p_ZZ11llama_layerE11norm_output_12_we1 = p_ZZ11llama_layerE11norm_output_12_we1_local;

assign p_ZZ11llama_layerE11norm_output_13_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign p_ZZ11llama_layerE11norm_output_13_ce1 = p_ZZ11llama_layerE11norm_output_13_ce1_local;

assign p_ZZ11llama_layerE11norm_output_13_d1 = mul13_i1_reg_1143;

assign p_ZZ11llama_layerE11norm_output_13_we1 = p_ZZ11llama_layerE11norm_output_13_we1_local;

assign p_ZZ11llama_layerE11norm_output_14_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign p_ZZ11llama_layerE11norm_output_14_ce1 = p_ZZ11llama_layerE11norm_output_14_ce1_local;

assign p_ZZ11llama_layerE11norm_output_14_d1 = mul13_i1_reg_1143;

assign p_ZZ11llama_layerE11norm_output_14_we1 = p_ZZ11llama_layerE11norm_output_14_we1_local;

assign p_ZZ11llama_layerE11norm_output_15_address1 = zext_ln27_reg_1027_pp0_iter4_reg;

assign p_ZZ11llama_layerE11norm_output_15_ce1 = p_ZZ11llama_layerE11norm_output_15_ce1_local;

assign p_ZZ11llama_layerE11norm_output_15_d1 = mul13_i1_reg_1143;

assign p_ZZ11llama_layerE11norm_output_15_we1 = p_ZZ11llama_layerE11norm_output_15_we1_local;

assign p_ZZ11llama_layerE13current_token_10_address0 = zext_ln27_fu_716_p1;

assign p_ZZ11llama_layerE13current_token_10_ce0 = p_ZZ11llama_layerE13current_token_10_ce0_local;

assign p_ZZ11llama_layerE13current_token_11_address0 = zext_ln27_fu_716_p1;

assign p_ZZ11llama_layerE13current_token_11_ce0 = p_ZZ11llama_layerE13current_token_11_ce0_local;

assign p_ZZ11llama_layerE13current_token_12_address0 = zext_ln27_fu_716_p1;

assign p_ZZ11llama_layerE13current_token_12_ce0 = p_ZZ11llama_layerE13current_token_12_ce0_local;

assign p_ZZ11llama_layerE13current_token_13_address0 = zext_ln27_fu_716_p1;

assign p_ZZ11llama_layerE13current_token_13_ce0 = p_ZZ11llama_layerE13current_token_13_ce0_local;

assign p_ZZ11llama_layerE13current_token_14_address0 = zext_ln27_fu_716_p1;

assign p_ZZ11llama_layerE13current_token_14_ce0 = p_ZZ11llama_layerE13current_token_14_ce0_local;

assign p_ZZ11llama_layerE13current_token_15_address0 = zext_ln27_fu_716_p1;

assign p_ZZ11llama_layerE13current_token_15_ce0 = p_ZZ11llama_layerE13current_token_15_ce0_local;

assign tmp_2_fu_839_p33 = 'bx;

assign trunc_ln27_fu_702_p1 = ap_sig_allocacmp_i[3:0];

assign zext_ln27_fu_716_p1 = lshr_ln2_fu_706_p4;

always @ (posedge ap_clk) begin
    zext_ln27_reg_1027[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln27_reg_1027_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln27_reg_1027_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln27_reg_1027_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln27_reg_1027_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24
