library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity desplazador is
  port 
	(
		entrada		: in std_logic_vector (15 downto 0);
		salida	: out std_logic_vector (15 downto 0)
	);

end entity;

architecture rtl of desplazador is
begin
	salida <= std_logic_vector(signed(entrada) sll 1);

end rtl;