#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 25 13:43:41 2022
# Process ID: 15248
# Current directory: C:/Users/wang.haoqi/Desktop/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2548 C:\Users\wang.haoqi\Desktop\lab6\lab6.xpr
# Log file: C:/Users/wang.haoqi/Desktop/lab6/vivado.log
# Journal file: C:/Users/wang.haoqi/Desktop/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wang.haoqi/Desktop/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.578 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/wang.haoqi/Desktop/lab6/machine_code.coe}] [get_ips instr_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wang.haoqi/Desktop/lab6/machine_code.coe' provided. It will be converted relative to IP Instance files '../../../../machine_code.coe'
generate_target all [get_files  C:/Users/wang.haoqi/Desktop/lab6/lab6.srcs/sources_1/ip/instr_mem_1/instr_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_mem'...
catch { config_ip_cache -export [get_ips -all instr_mem] }
export_ip_user_files -of_objects [get_files C:/Users/wang.haoqi/Desktop/lab6/lab6.srcs/sources_1/ip/instr_mem_1/instr_mem.xci] -no_script -sync -force -quiet
reset_run instr_mem_synth_1
launch_runs instr_mem_synth_1 -jobs 8
[Mon Apr 25 13:44:25 2022] Launched instr_mem_synth_1...
Run output will be captured here: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/instr_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/wang.haoqi/Desktop/lab6/lab6.srcs/sources_1/ip/instr_mem_1/instr_mem.xci] -directory C:/Users/wang.haoqi/Desktop/lab6/lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wang.haoqi/Desktop/lab6/lab6.ip_user_files -ipstatic_source_dir C:/Users/wang.haoqi/Desktop/lab6/lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/modelsim} {questa=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/questa} {riviera=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 25 13:44:35 2022] Launched instr_mem_synth_1, synth_1...
Run output will be captured here:
instr_mem_synth_1: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/instr_mem_synth_1/runme.log
synth_1: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/synth_1/runme.log
[Mon Apr 25 13:44:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1348.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2048.754 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2048.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2048.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2208.523 ; gain = 1120.063
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 25 13:48:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2220.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2220.688 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2220.688 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2254.152 ; gain = 21.836
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3557.543 ; gain = 1303.391
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes pc -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property INPUT_VALUE_RADIX BINARY [get_hw_probes alu_input2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property INPUT_VALUE_RADIX BINARY [get_hw_probes alu_output -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property INPUT_VALUE_RADIX BINARY [get_hw_probes regfile_ReadData1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
close_hw_manager
set_property -dict [list CONFIG.coefficient_file {C:/Users/wang.haoqi/Desktop/lab6/machine_code.coe}] [get_ips instr_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wang.haoqi/Desktop/lab6/machine_code.coe' provided. It will be converted relative to IP Instance files '../../../../machine_code.coe'
generate_target all [get_files  C:/Users/wang.haoqi/Desktop/lab6/lab6.srcs/sources_1/ip/instr_mem_1/instr_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_mem'...
catch { config_ip_cache -export [get_ips -all instr_mem] }
export_ip_user_files -of_objects [get_files C:/Users/wang.haoqi/Desktop/lab6/lab6.srcs/sources_1/ip/instr_mem_1/instr_mem.xci] -no_script -sync -force -quiet
reset_run instr_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/instr_mem_synth_1

launch_runs instr_mem_synth_1 -jobs 8
[Mon Apr 25 14:02:47 2022] Launched instr_mem_synth_1...
Run output will be captured here: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/instr_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/wang.haoqi/Desktop/lab6/lab6.srcs/sources_1/ip/instr_mem_1/instr_mem.xci] -directory C:/Users/wang.haoqi/Desktop/lab6/lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wang.haoqi/Desktop/lab6/lab6.ip_user_files -ipstatic_source_dir C:/Users/wang.haoqi/Desktop/lab6/lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/modelsim} {questa=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/questa} {riviera=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/wang.haoqi/Desktop/lab6/lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 25 14:02:58 2022] Launched instr_mem_synth_1, synth_1...
Run output will be captured here:
instr_mem_synth_1: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/instr_mem_synth_1/runme.log
synth_1: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/synth_1/runme.log
[Mon Apr 25 14:02:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3805.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 3805.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 3805.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3805.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3805.328 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
close_hw_manager
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 25 14:09:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3805.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 3805.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 3805.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3805.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3805.328 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3805.328 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wang.haoqi/Desktop/lab6/lab6.runs/impl_1/pdatapath_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 14:13:37 2022...
