// Seed: 3757543964
module module_0;
  wire [1 : -1] id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    output tri id_0,
    output supply1 id_1,
    input supply1 _id_2
);
  wire [1 : id_2] id_4;
  assign id_1 = {-1 - 1'h0, (1)};
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd48,
    parameter id_2 = 32'd10
) (
    output wire id_0,
    output tri  _id_1,
    input  wire _id_2
);
  logic [id_1 : id_2] id_4;
  ;
  module_2 modCall_1 (
      id_4,
      id_4
  );
endmodule
