<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_fsb
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_fsb/bsg_fsb.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fsb/bsg_fsb.v</a>
defines: 
time_elapsed: 0.410s
ram usage: 15316 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_fsb <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_fsb/bsg_fsb.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fsb/bsg_fsb.v</a>
module bsg_fsb (
	clk_i,
	reset_i,
	asm_v_i,
	asm_data_i,
	asm_yumi_o,
	asm_v_o,
	asm_data_o,
	asm_ready_i,
	node_v_o,
	node_data_o,
	node_ready_i,
	node_en_r_o,
	node_reset_r_o,
	node_v_i,
	node_data_i,
	node_yumi_o
);
	parameter _sv2v_width_width_p = 24;
	parameter [_sv2v_width_width_p - 1:0] width_p = &#34;inv&#34;;
	parameter _sv2v_width_nodes_p = 24;
	parameter [_sv2v_width_nodes_p - 1:0] nodes_p = &#34;inv&#34;;
	function automatic [nodes_p - 1:0] sv2v_cast_86548;
		input reg [nodes_p - 1:0] inp;
		sv2v_cast_86548 = inp;
	endfunction
	parameter enabled_at_start_vec_p = sv2v_cast_86548(0);
	parameter snoop_vec_p = sv2v_cast_86548(0);
	parameter id_width_p = (nodes_p == 1 ? 1 : $clog2(nodes_p));
	input clk_i;
	input reset_i;
	input asm_v_i;
	input [width_p - 1:0] asm_data_i;
	output asm_yumi_o;
	output asm_v_o;
	output [width_p - 1:0] asm_data_o;
	input asm_ready_i;
	output [nodes_p - 1:0] node_v_o;
	output [(nodes_p * width_p) - 1:0] node_data_o;
	input [nodes_p - 1:0] node_ready_i;
	output [nodes_p - 1:0] node_en_r_o;
	output [nodes_p - 1:0] node_reset_r_o;
	input [nodes_p - 1:0] node_v_i;
	input [(nodes_p * width_p) - 1:0] node_data_i;
	output [nodes_p - 1:0] node_yumi_o;
	genvar i;
	wire [nodes_p - 1:0] in_hop_v;
	wire [width_p - 1:0] in_hop_data [nodes_p - 1:0];
	wire [nodes_p - 1:0] in_hop_ready;
	wire [nodes_p - 1:0] out_hop_v;
	wire [width_p - 1:0] out_hop_data [nodes_p - 1:0];
	wire [nodes_p - 1:0] out_hop_ready;
	assign out_hop_v[nodes_p - 1] = 1&#39;b0;
	assign out_hop_data[nodes_p - 1] = {width_p {1&#39;b0}};
	wire to_asm_ready;
	assign asm_yumi_o = to_asm_ready &amp; asm_v_i;
	assign in_hop_ready[nodes_p - 1] = 1&#39;b1;
	generate
		for (i = 0; i &lt; nodes_p; i = i + 1) begin : fsb_node
			wire node_ready_int;
			wire node_v_int;
			wire node_en_r_int;
			wire [width_p - 1:0] node_data_o_int;
			wire [width_p - 1:0] out_hop_data_m1;
			wire in_hop_ready_m1;
			wire out_hop_v_m1;
			if (i == 0) begin
				assign to_asm_ready = in_hop_ready_m1;
				assign asm_v_o = out_hop_v_m1;
				assign asm_data_o = out_hop_data_m1;
			end
			else begin
				assign in_hop_ready[i - 1] = in_hop_ready_m1;
				assign out_hop_v[i - 1] = out_hop_v_m1;
				assign out_hop_data[i - 1] = out_hop_data_m1;
			end
			bsg_front_side_bus_hop_in #(
				.width_p(width_p),
				.fan_out_p(2)
			) hopin(
				.clk_i(clk_i),
				.reset_i(reset_i),
				.ready_o(in_hop_ready_m1),
				.v_i((i == 0 ? asm_v_i : in_hop_v[(i == 0 ? i : i - 1)])),
				.data_i((i == 0 ? asm_data_i : in_hop_data[(i == 0 ? i : i - 1)])),
				.v_o({node_v_int, in_hop_v[i]}),
				.data_o({node_data_o_int, in_hop_data[i]}),
				.ready_i({node_ready_int, in_hop_ready[i]})
			);
			bsg_front_side_bus_hop_out #(.width_p(width_p)) hopout(
				.clk_i(clk_i),
				.reset_i(reset_i),
				.v_i({node_en_r_int &amp; node_v_i[i], out_hop_v[i]}),
				.data_i({node_data_i[i * width_p+:width_p], out_hop_data[i]}),
				.ready_o(out_hop_ready[i]),
				.yumi_o(node_yumi_o[i]),
				.v_o(out_hop_v_m1),
				.data_o(out_hop_data_m1),
				.ready_i((i == 0 ? asm_ready_i : out_hop_ready[(i == 0 ? 0 : i - 1)]))
			);
			bsg_fsb_murn_gateway #(
				.width_p(width_p),
				.id_width_p(id_width_p),
				.id_p(i),
				.enabled_at_start_p(enabled_at_start_vec_p[i]),
				.snoop_p(snoop_vec_p[i])
			) murn_gateway(
				.clk_i(clk_i),
				.reset_i(reset_i),
				.v_i(node_v_int),
				.data_i(node_data_o_int),
				.ready_o(node_ready_int),
				.ready_i(node_ready_i[i]),
				.v_o(node_v_o[i]),
				.node_en_r_o(node_en_r_int),
				.node_reset_r_o(node_reset_r_o[i])
			);
			assign node_data_o[i * width_p+:width_p] = node_data_o_int;
			assign node_en_r_o[i] = node_en_r_int;
			always @(negedge node_reset_r_o[i]) begin
				$display(&#34;   __         _                                    _&#34;);
				$display(&#34;  / _|       | |                                  | |  &#34;);
				$display(&#34; | |_   ___  | |__      _ __    ___   ___    ___  | |_ &#34;);
				$display(&#34; |  _| / __| | &#39;_ \\    | &#39;__|  / _ \\ / __|  / _ \\ | __|&#34;);
				$display(&#34; | |   \\__ \\ | |_) |   | |    |  __/ \\__ \\ |  __/ | |_ &#34;);
				$display(&#34; |_|   |___/ |_.__/    |_|     \\___| |___/  \\___|  \\__|&#34;);
				$display(&#34;## reset low on FSB in module %m, node %2d, time = &#34;, i, $stime);
			end
			always @(posedge node_en_r_o[i]) begin
				$display(&#34;   __         _                                _       _          &#34;);
				$display(&#34;  / _|       | |                              | |     | |         &#34;);
				$display(&#34; | |_   ___  | |__       ___   _ __     __ _  | |__   | |   ___   &#34;);
				$display(&#34; |  _| / __| | &#39;_ \\     / _ \\ | &#39;_ \\   / _` | | &#39;_ \\  | |  / _ \\  &#34;);
				$display(&#34; | |   \\__ \\ | |_) |   |  __/ | | | | | (_| | | |_) | | | |  __/  &#34;);
				$display(&#34; |_|   |___/ |_.__/     \\___| |_| |_|  \\__,_| |_.__/  |_|  \\___|  &#34;);
				$display(&#34;## enable high on FSB in module %m, node %2d, time = &#34;, i, $stime);
			end
		end
	endgenerate
endmodule

</pre>
</body>