#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  3 11:57:10 2020
# Process ID: 13388
# Current directory: C:/eFPGA/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6244 C:\eFPGA\ip_repo\edit_ROTARY_ENCODER_v1_0.xpr
# Log file: C:/eFPGA/ip_repo/vivado.log
# Journal file: C:/eFPGA/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/ip_repo/edit_ROTARY_ENCODER_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
ipx::open_ipxact_file C:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/src/ROTARY_ENCODER.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/hdl/ROTARY_ENCODER_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/hdl/ROTARY_ENCODER_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/src/ROTARY_ENCODER.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/hdl/ROTARY_ENCODER_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/hdl/ROTARY_ENCODER_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/eFPGA/ip_repo/ROTARY_ENCODER_1.0'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\eFPGA\ip_repo\ROTARY_ENCODER_1.0\xilinx.com_user_ROTARY_ENCODER_1.0.zip} [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 11:57:34 2020...
