

================================================================
== Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_3'
================================================================
* Date:           Wed Feb 28 00:01:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.615 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2049|     2049|        10|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     145|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     330|    -|
|Register         |        -|     -|     247|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     247|     475|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln159_2_fu_317_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln159_fu_291_p2               |         +|   0|  0|  16|           9|           1|
    |cona_col_2_fu_375_p2              |         +|   0|  0|  12|           5|           1|
    |grp_fu_240_p2                     |         +|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_842                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_848                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_852                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_858                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_863                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_write_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_write_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln159_fu_285_p2              |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln160_fu_303_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_50_fu_359_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln159_2_fu_323_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln159_fu_309_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |grp_fu_235_p2                     |       xor|   0|  0|   5|           4|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 145|          73|          65|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_cona_col_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |cona_col_fu_70                        |   9|          2|    5|         10|
    |cona_row_fu_74                        |   9|          2|    5|         10|
    |conv5_out24_blk_n                     |   9|          2|    1|          2|
    |grp_fu_240_p0                         |  14|          3|    6|         18|
    |indvar_flatten_fu_78                  |   9|          2|    9|         18|
    |reg_255                               |   9|          2|   32|         64|
    |reg_261                               |   9|          2|   32|         64|
    |upsam_buf_address0                    |  49|          9|    6|         54|
    |upsam_buf_address1                    |  49|          9|    6|         54|
    |upsamp5_out25_blk_n                   |   9|          2|    1|          2|
    |upsamp5_out25_din                     |  43|          8|   32|        256|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 330|         66|  159|        607|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |cona_col_fu_70                |   5|   0|    5|          0|
    |cona_row_fu_74                |   5|   0|    5|          0|
    |div15_udiv_cast32_reg_613     |   4|   0|    6|          2|
    |div15_udiv_cast_cast_reg_568  |   3|   0|    3|          0|
    |div15_udiv_reg_558            |   4|   0|    4|          0|
    |empty_50_reg_574              |   1|   0|    1|          0|
    |icmp_ln159_reg_554            |   1|   0|    1|          0|
    |indvar_flatten_fu_78          |   9|   0|    9|          0|
    |reg_245                       |  32|   0|   32|          0|
    |reg_250                       |  32|   0|   32|          0|
    |reg_255                       |  32|   0|   32|          0|
    |reg_261                       |  32|   0|   32|          0|
    |upsam_buf_load_19_reg_623     |  32|   0|   32|          0|
    |upsam_buf_load_21_reg_638     |  32|   0|   32|          0|
    |xor_ln165_reg_618             |   4|   0|    4|          0|
    |zext_ln165_17_cast_reg_598    |   4|   0|    5|          1|
    |zext_ln167_17_cast_reg_588    |   4|   0|    5|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 247|   0|  251|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|conv5_out24_dout              |   in|   32|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_num_data_valid    |   in|    2|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_fifo_cap          |   in|    2|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_empty_n           |   in|    1|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_read              |  out|    1|     ap_fifo|                             conv5_out24|       pointer|
|upsamp5_out25_din             |  out|   32|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_num_data_valid  |   in|    2|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_fifo_cap        |   in|    2|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_full_n          |   in|    1|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_write           |  out|    1|     ap_fifo|                           upsamp5_out25|       pointer|
|upsam_buf_address0            |  out|    6|   ap_memory|                               upsam_buf|         array|
|upsam_buf_ce0                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_we0                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_d0                  |  out|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_q0                  |   in|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_address1            |  out|    6|   ap_memory|                               upsam_buf|         array|
|upsam_buf_ce1                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_we1                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_d1                  |  out|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_q1                  |   in|   32|   ap_memory|                               upsam_buf|         array|
+------------------------------+-----+-----+------------+----------------------------------------+--------------+

