// Seed: 1373616094
`define pp_23 0
`timescale 1 ps / 1 ps
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
`define pp_28 0
`define pp_29 0
`define pp_30 0
`default_nettype id_13
`define pp_31 0
`timescale 1 ps / 1ps
`define pp_32 0
`define pp_33 0
`define pp_34 0
`define pp_35 0
`timescale 1 ps / 1ps
`define pp_36 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output id_23;
  output id_22;
  input id_21;
  input id_20;
  input id_19;
  input id_18;
  inout id_17;
  input id_16;
  inout id_15;
  input id_14;
  inout id_13;
  input id_12;
  output id_11;
  output id_10;
  input id_9;
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  inout id_1;
  defparam id_23.id_24 = 1, id_25.id_26 = !id_12, id_27.id_28 = id_13, id_29.id_30 = ~id_20,
      id_31.id_32 = id_14, id_33.id_34 = id_21, id_35.id_36 = 1, id_37.id_38 = id_2,
      id_39.id_40 = id_15;
  logic id_41;
  logic id_42;
  assign id_30 = 1'b0 & 1'b0 ? 1 : 1;
  type_45(
      id_11, id_16
  );
  always @(id_2) begin
    id_40 <= id_40;
    id_6  <= 1;
    id_34 <= id_13;
  end
endmodule
