// Seed: 2305444920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  type_6(
      id_2, id_4, 1'h0
  );
  always @(posedge SystemTFIdentifier()) begin
    if (id_1) id_6 <= #1 1 & id_2;
  end
endmodule
