library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-- fpgac 1.0.beta-3A  SVN: $Revision: 53 $ Tue Aug  1 21:10:17 2006

entity <stdin is port(
	CLK : in std_logic;
	RESET : in std_logic;
	out : out std_logic_vector(2 downto 0)
);
end;

architecture arch_<stdin of <stdin is

	signal enum_3_Running : std_logic;
	signal enum_3_T1__Start : std_logic;
	signal enum_3__state_C1 : std_logic;
	signal ou : std_logic_vector(2 downto 0);
	signal FFin_enum_3_Running : std_logic;
	signal FFin_enum_3_T1__Start : std_logic;
	signal FFin_ou : std_logic_vector(2 downto 0);


begin

	out <= T_out;

	FFin_enum_3_Running <= '1';
	FFin_enum_3_T1__Start <= not enum_3_Running;
	enum_3__state_C1 <= enum_3_T1__Start;
	FFin_out_0 <= '0';
	FFin_out_1 <= '1';
	FFin_out_2 <= '0';


process(RESET, CLK) begin


	if (RESET = '1') then

		enum_3_Running <= '0';
		enum_3_T1__Start <= '0';
		T_out <= "000";

	elsif (CLK'event and CLK = '1') then

		enum_3_Running <= FFin_enum_3_Running;
		enum_3_T1__Start <= FFin_enum_3_T1__Start;
		if (enum_3__state_C1 = '1') then
			T_out <= FFin_T_out;
		end if;
	end if;

end process;

end arch_<stdin;
