[INF:CM0023] Creating log file ../../build/regression/InvalidTypeParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<53> s<52> l<1:1> el<1:0>
n<> u<2> t<Interface> p<5> s<4> l<1:1> el<1:10>
n<Interface> u<3> t<StringConst> p<4> l<1:11> el<1:20>
n<> u<4> t<Interface_identifier> p<5> c<3> l<1:11> el<1:20>
n<> u<5> t<Interface_ansi_header> p<27> c<2> s<15> l<1:1> el<1:21>
n<P> u<6> t<StringConst> p<7> l<2:20> el<2:21>
n<> u<7> t<Param_assignment> p<8> c<6> l<2:20> el<2:21>
n<> u<8> t<List_of_param_assignments> p<10> c<7> l<2:20> el<2:21>
n<> u<9> t<Type> p<10> s<8> l<2:15> el<2:19>
n<> u<10> t<Parameter_declaration> p<11> c<9> l<2:5> el<2:21>
n<> u<11> t<Package_or_generate_item_declaration> p<12> c<10> l<2:5> el<2:22>
n<> u<12> t<Module_or_generate_item_declaration> p<13> c<11> l<2:5> el<2:22>
n<> u<13> t<Module_common_item> p<14> c<12> l<2:5> el<2:22>
n<> u<14> t<Interface_or_generate_item> p<15> c<13> l<2:5> el<2:22>
n<> u<15> t<Non_port_interface_item> p<27> c<14> s<25> l<2:5> el<2:22>
n<P> u<16> t<StringConst> p<20> s<19> l<3:5> el<3:6>
n<x> u<17> t<StringConst> p<18> l<3:7> el<3:8>
n<> u<18> t<Net_decl_assignment> p<19> c<17> l<3:7> el<3:8>
n<> u<19> t<List_of_net_decl_assignments> p<20> c<18> l<3:7> el<3:8>
n<> u<20> t<Net_declaration> p<21> c<16> l<3:5> el<3:9>
n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<3:5> el<3:9>
n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<3:5> el<3:9>
n<> u<23> t<Module_common_item> p<24> c<22> l<3:5> el<3:9>
n<> u<24> t<Interface_or_generate_item> p<25> c<23> l<3:5> el<3:9>
n<> u<25> t<Non_port_interface_item> p<27> c<24> s<26> l<3:5> el<3:9>
n<> u<26> t<Endinterface> p<27> l<4:1> el<4:13>
n<> u<27> t<Interface_declaration> p<28> c<5> l<1:1> el<4:13>
n<> u<28> t<Description> p<52> c<27> s<51> l<1:1> el<4:13>
n<> u<29> t<Module_keyword> p<31> s<30> l<5:1> el<5:7>
n<top> u<30> t<StringConst> p<31> l<5:8> el<5:11>
n<> u<31> t<Module_ansi_header> p<50> c<29> s<49> l<5:1> el<5:12>
n<Interface> u<32> t<StringConst> p<47> s<41> l<6:5> el<6:14>
n<1> u<33> t<IntConst> p<34> l<6:17> el<6:18>
n<> u<34> t<Primary_literal> p<35> c<33> l<6:17> el<6:18>
n<> u<35> t<Primary> p<36> c<34> l<6:17> el<6:18>
n<> u<36> t<Expression> p<37> c<35> l<6:17> el<6:18>
n<> u<37> t<Mintypmax_expression> p<38> c<36> l<6:17> el<6:18>
n<> u<38> t<Param_expression> p<39> c<37> l<6:17> el<6:18>
n<> u<39> t<Ordered_parameter_assignment> p<40> c<38> l<6:17> el<6:18>
n<> u<40> t<List_of_parameter_assignments> p<41> c<39> l<6:17> el<6:18>
n<> u<41> t<Parameter_value_assignment> p<47> c<40> s<46> l<6:15> el<6:19>
n<intf> u<42> t<StringConst> p<43> l<6:20> el<6:24>
n<> u<43> t<Name_of_instance> p<46> c<42> s<45> l<6:20> el<6:24>
n<> u<44> t<Ordered_port_connection> p<45> l<6:25> el<6:25>
n<> u<45> t<List_of_port_connections> p<46> c<44> l<6:25> el<6:25>
n<> u<46> t<Hierarchical_instance> p<47> c<43> l<6:20> el<6:26>
n<> u<47> t<Module_instantiation> p<48> c<32> l<6:5> el<6:27>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<6:5> el<6:27>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<6:5> el<6:27>
n<> u<50> t<Module_declaration> p<51> c<31> l<5:1> el<7:10>
n<> u<51> t<Description> p<52> c<50> l<5:1> el<7:10>
n<> u<52> t<Source_text> p<53> c<28> l<1:1> el<7:10>
n<> u<53> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "Interface".

[WRN:PA0205] dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0304] dut.sv:1:1: Compile interface "work@Interface".

[INF:CP0303] dut.sv:5:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/InvalidTypeParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/InvalidTypeParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/InvalidTypeParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallInterfaces:
\_interface: work@Interface (work@Interface), file:dut.sv, line:1:1, endln:4:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@Interface
  |vpiParameter:
  \_type_parameter: (work@Interface.P), line:2:20, endln:2:21
    |vpiParent:
    \_interface: work@Interface (work@Interface), file:dut.sv, line:1:1, endln:4:13
    |vpiName:P
    |vpiFullName:work@Interface.P
  |vpiDefName:work@Interface
  |vpiNet:
  \_logic_net: (work@Interface.x), line:3:7, endln:3:8
    |vpiParent:
    \_interface: work@Interface (work@Interface), file:dut.sv, line:1:1, endln:4:13
    |vpiName:x
    |vpiFullName:work@Interface.x
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:5:1, endln:7:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@Interface (work@top.intf), file:dut.sv, line:6:5, endln:6:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:5:1, endln:7:10
    |vpiName:intf
    |vpiFullName:work@top.intf
    |vpiVariables:
    \_logic_var: (work@top.intf.x), line:3:7, endln:3:8
      |vpiParent:
      \_interface: work@Interface (work@top.intf), file:dut.sv, line:6:5, endln:6:27
      |vpiName:x
      |vpiFullName:work@top.intf.x
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@Interface.P), line:2:20, endln:2:21
    |vpiDefName:work@Interface
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:5:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv | ${SURELOG_DIR}/build/regression/InvalidTypeParam/roundtrip/dut_000.sv | 2 | 7 | 

