INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise2/exercise_2/exercise_2.sim/sim_1/impl/timing/xsim/tb_sig_var_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_var
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise2/exercise_2/exercise_2.srcs/sim_1/new/tb_sig_var.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_var'
