*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2594540 heartbeat IPC: 3.85425 cumulative IPC: 3.85425 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5184572 heartbeat IPC: 3.86096 cumulative IPC: 3.8576 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6479575 (Simulation time: 0 hr 0 min 52 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30110221 heartbeat IPC: 0.401193 cumulative IPC: 0.21159 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77216621 heartbeat IPC: 0.212285 cumulative IPC: 0.212053 (Simulation time: 0 hr 4 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125411915 heartbeat IPC: 0.207489 cumulative IPC: 0.210204 (Simulation time: 0 hr 6 min 47 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118932341 cumulative IPC: 0.210204 (Simulation time: 0 hr 6 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210204 instructions: 25000002 cycles: 118932341
cpu0_DTLB TOTAL     ACCESS:    4450126  HIT:    4416079  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980285  HIT:    1975664  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469841  HIT:    2440415  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 512.254 cycles
cpu0_ITLB TOTAL     ACCESS:     472237  HIT:     472237  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472237  HIT:     472237  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551798  HIT:     551798  MISS:          0
cpu0_L1I LOAD      ACCESS:     551798  HIT:     551798  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 927.242 cycles
cpu0_L1D TOTAL     ACCESS:    5917125  HIT:    3966552  MISS:    1950573
cpu0_L1D LOAD      ACCESS:    1404544  HIT:    1108995  MISS:     295549
cpu0_L1D RFO       ACCESS:    4495051  HIT:    2840036  MISS:    1655015
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17530  HIT:      17521  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 764.228 cycles
cpu0_L2C TOTAL     ACCESS:    3812234  HIT:    2583479  MISS:    1228755
cpu0_L2C LOAD      ACCESS:     295549  HIT:          2  MISS:     295547
cpu0_L2C RFO       ACCESS:    1655015  HIT:     740503  MISS:     914512
cpu0_L2C PREFETCH  ACCESS:     206617  HIT:     187985  MISS:      18632
cpu0_L2C WRITEBACK ACCESS:    1655044  HIT:    1654989  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     225080  ISSUED:     224151  USEFUL:      17779  USELESS:        845
cpu0_L2C AVERAGE MISS LATENCY: 1216.44 cycles
LLC TOTAL     ACCESS:    2148011  HIT:     946636  MISS:    1201375
LLC LOAD      ACCESS:     295547  HIT:          2  MISS:     295545
LLC RFO       ACCESS:     914486  HIT:      27903  MISS:     886583
LLC PREFETCH  ACCESS:      23651  HIT:       4458  MISS:      19193
LLC WRITEBACK ACCESS:     914318  HIT:     914273  MISS:         45
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1228.45 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35394  ROW_BUFFER_MISS:    1165936
 DBUS AVG_CONGESTED_CYCLE:    4.00298
 WQ ROW_BUFFER_HIT:      14878  ROW_BUFFER_MISS:     871500  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.923
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
