Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Jul 28 16:31:06 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_soc_top_control_sets_placed.rpt
| Design       : riscv_soc_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |              64 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             168 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                    Enable Signal                   |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+----------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[5]_0 |                                                     |                3 |              8 |         2.67 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_1 |                                                     |                5 |              8 |         1.60 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_4 |                                                     |                4 |              8 |         2.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[7]_1 |                                                     |                3 |              8 |         2.67 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[7]_0 |                                                     |                4 |              8 |         2.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_3 |                                                     |                4 |              8 |         2.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_0 |                                                     |                4 |              8 |         2.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_2 |                                                     |                2 |              8 |         4.00 |
|  impl_riscv_top/impl_instr_mem/E[0]                    |                                                    |                                                     |                2 |              8 |         4.00 |
|  impl_riscv_top/impl_instr_mem/instruction_reg[2]_1[0] |                                                    |                                                     |                6 |              8 |         1.33 |
|  impl_riscv_top/impl_instr_mem/instruction_reg[2]_1[1] |                                                    |                                                     |                3 |              8 |         2.67 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      |                                                    | impl_riscv_top/impl_instr_mem/pc_next[5]            |                4 |             12 |         3.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_1 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_3 |                9 |             24 |         2.67 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_4 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_1 |               10 |             24 |         2.40 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[7]_1 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_2 |               12 |             24 |         2.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[7]_0 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_4 |               11 |             24 |         2.18 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_3 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_5 |                6 |             24 |         4.00 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_0 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_0 |                9 |             24 |         2.67 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      | impl_riscv_top/impl_instr_mem/instruction_reg[8]_2 | impl_riscv_top/impl_instr_mem/instruction_reg[10]_6 |                7 |             24 |         3.43 |
|  impl_clk_wiz_80mhz/inst/clk_out1                      |                                                    |                                                     |               16 |             32 |         2.00 |
+--------------------------------------------------------+----------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


