

================================================================
== Vitis HLS Report for 'RFIFilter_0_2048_double_s'
================================================================
* Date:           Wed Jul  5 23:25:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6171|     6171|  61.710 us|  61.710 us|  6171|  6171|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_RFIFilter_0_2048_double_Pipeline_loop_2_fu_84     |RFIFilter_0_2048_double_Pipeline_loop_2    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94     |RFIFilter_0_2048_double_Pipeline_loop_1    |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
        |grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105  |RFIFilter_0_2048_double_Pipeline_loop_114  |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
        |grp_RFIFilter_0_2048_double_Pipeline_loop_3_fu_116    |RFIFilter_0_2048_double_Pipeline_loop_3    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%RRi = alloca i64 1" [../include/rfiFilter.hpp:54]   --->   Operation 20 'alloca' 'RRi' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%RRo = alloca i64 1" [../include/rfiFilter.hpp:55]   --->   Operation 21 'alloca' 'RRo' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%RIi = alloca i64 1" [../include/rfiFilter.hpp:57]   --->   Operation 22 'alloca' 'RIi' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%RIo = alloca i64 1" [../include/rfiFilter.hpp:58]   --->   Operation 23 'alloca' 'RIo' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.50ns)   --->   "%p_050 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'p_050' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_1 : Operation 25 [1/1] (3.50ns)   --->   "%p_051 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'read' 'p_051' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_1 : Operation 26 [1/1] (3.50ns)   --->   "%stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_1 : Operation 27 [1/1] (3.50ns)   --->   "%stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_2, i64 %RRi, i64 %RIi, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln144_1 = bitcast i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitcast' 'bitcast_ln144_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [7/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 32 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_2, i64 %RRi, i64 %RIi, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [6/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 34 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_317 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [5/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 36 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 37 [4/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 37 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 38 [3/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 38 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 39 [2/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 39 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 40 [1/7] (7.29ns)   --->   "%add4_i = dadd i64 %bitcast_ln144, i64 %bitcast_ln144_1" [../include/rfiFilter.hpp:48]   --->   Operation 40 'dadd' 'add4_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 41 [7/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 41 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 42 [6/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 42 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 43 [5/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 43 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 44 [4/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 44 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 45 [3/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 45 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 46 [2/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 46 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 47 [1/7] (6.71ns)   --->   "%av_threshold_i = dmul i64 %add4_i, i64 0.5" [../include/rfiFilter.hpp:48]   --->   Operation 47 'dmul' 'av_threshold_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.77>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%sub_i_to_int_i = bitcast i64 %av_threshold_i" [../include/rfiFilter.hpp:48]   --->   Operation 48 'bitcast' 'sub_i_to_int_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%empty_318 = trunc i64 %sub_i_to_int_i" [../include/rfiFilter.hpp:48]   --->   Operation 49 'trunc' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%empty_319 = trunc i64 %sub_i_to_int_i" [../include/rfiFilter.hpp:48]   --->   Operation 50 'trunc' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.99ns)   --->   "%sub_i_neg_i = xor i64 %sub_i_to_int_i, i64 9223372036854775808" [../include/rfiFilter.hpp:48]   --->   Operation 51 'xor' 'sub_i_neg_i' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%empty_320 = trunc i64 %sub_i_neg_i" [../include/rfiFilter.hpp:48]   --->   Operation 52 'trunc' 'empty_320' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%sub_i_i = bitcast i64 %sub_i_neg_i" [../include/rfiFilter.hpp:48]   --->   Operation 53 'bitcast' 'sub_i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (2.89ns)   --->   "%icmp_ln20_2 = icmp_eq  i52 %empty_319, i52 0" [../include/rfiFilter.hpp:20]   --->   Operation 54 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 55 [2/2] (1.88ns)   --->   "%call_ln48 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_1, i64 %RRi, i63 %empty_320, i1 %icmp_ln20_2, i64 %sub_i_i, i64 %RRo, i63 %empty_318, i64 %av_threshold_i" [../include/rfiFilter.hpp:48]   --->   Operation 55 'call' 'call_ln48' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 56 [2/2] (1.88ns)   --->   "%call_ln48 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_114, i64 %RIi, i63 %empty_320, i1 %icmp_ln20_2, i64 %sub_i_i, i64 %RIo, i63 %empty_318, i64 %av_threshold_i" [../include/rfiFilter.hpp:48]   --->   Operation 56 'call' 'call_ln48' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln48 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_1, i64 %RRi, i63 %empty_320, i1 %icmp_ln20_2, i64 %sub_i_i, i64 %RRo, i63 %empty_318, i64 %av_threshold_i" [../include/rfiFilter.hpp:48]   --->   Operation 57 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln48 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_114, i64 %RIi, i63 %empty_320, i1 %icmp_ln20_2, i64 %sub_i_i, i64 %RIo, i63 %empty_318, i64 %av_threshold_i" [../include/rfiFilter.hpp:48]   --->   Operation 58 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%empty_321 = wait i32 @_ssdm_op_Wait"   --->   Operation 59 'wait' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_3, i64 %RRo, i64 %RIo, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RFIFilter<0, 2048, double>_Pipeline_loop_3, i64 %RRo, i64 %RIo, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_Brd_STD_I_out_1_RFI_Filter_std_I_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_STD_R_out_2_RFI_Filter_std_R_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
RRi                                            (alloca       ) [ 00111111111111111100]
RRo                                            (alloca       ) [ 00111111111111111111]
RIi                                            (alloca       ) [ 00111111111111111100]
RIo                                            (alloca       ) [ 00111111111111111111]
p_050                                          (read         ) [ 00000000000000000000]
p_051                                          (read         ) [ 00000000000000000000]
stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read (read         ) [ 00100000000000000000]
stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read (read         ) [ 00100000000000000000]
empty                                          (wait         ) [ 00000000000000000000]
bitcast_ln144                                  (bitcast      ) [ 00011111100000000000]
bitcast_ln144_1                                (bitcast      ) [ 00011111100000000000]
call_ln0                                       (call         ) [ 00000000000000000000]
empty_317                                      (wait         ) [ 00000000000000000000]
add4_i                                         (dadd         ) [ 00000000011111110000]
av_threshold_i                                 (dmul         ) [ 00000000000000001100]
sub_i_to_int_i                                 (bitcast      ) [ 00000000000000000000]
empty_318                                      (trunc        ) [ 00000000000000000100]
empty_319                                      (trunc        ) [ 00000000000000000000]
sub_i_neg_i                                    (xor          ) [ 00000000000000000000]
empty_320                                      (trunc        ) [ 00000000000000000100]
sub_i_i                                        (bitcast      ) [ 00000000000000000100]
icmp_ln20_2                                    (icmp         ) [ 00000000000000000100]
call_ln48                                      (call         ) [ 00000000000000000000]
call_ln48                                      (call         ) [ 00000000000000000000]
empty_321                                      (wait         ) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
specinterface_ln0                              (specinterface) [ 00000000000000000000]
call_ln0                                       (call         ) [ 00000000000000000000]
ret_ln0                                        (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RFIFilter<0, 2048, double>_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RFIFilter<0, 2048, double>_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RFIFilter<0, 2048, double>_Pipeline_loop_114"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RFIFilter<0, 2048, double>_Pipeline_loop_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="RRi_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RRi/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="RRo_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RRo/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="RIi_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RIi/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="RIo_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RIo/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_050_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_050/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_051_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_051/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_RFIFilter_0_2048_double_Pipeline_loop_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="3" bw="64" slack="0"/>
<pin id="89" dir="0" index="4" bw="64" slack="0"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="63" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="64" slack="0"/>
<pin id="100" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="63" slack="0"/>
<pin id="102" dir="0" index="7" bw="64" slack="1"/>
<pin id="103" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/16 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="63" slack="0"/>
<pin id="109" dir="0" index="3" bw="1" slack="0"/>
<pin id="110" dir="0" index="4" bw="64" slack="0"/>
<pin id="111" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="63" slack="0"/>
<pin id="113" dir="0" index="7" bw="64" slack="1"/>
<pin id="114" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/16 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_RFIFilter_0_2048_double_Pipeline_loop_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="3" bw="64" slack="0"/>
<pin id="121" dir="0" index="4" bw="64" slack="0"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add4_i/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="av_threshold_i/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bitcast_ln144_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln144/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="bitcast_ln144_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln144_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_i_to_int_i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sub_i_to_int_i/16 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_318_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_318/16 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_319_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_319/16 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sub_i_neg_i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sub_i_neg_i/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_320_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_320/16 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sub_i_i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sub_i_i/16 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln20_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="52" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_2/16 "/>
</bind>
</comp>

<comp id="182" class="1005" name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="bitcast_ln144_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln144 "/>
</bind>
</comp>

<comp id="197" class="1005" name="bitcast_ln144_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln144_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="add4_i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add4_i "/>
</bind>
</comp>

<comp id="207" class="1005" name="av_threshold_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="av_threshold_i "/>
</bind>
</comp>

<comp id="214" class="1005" name="empty_318_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="63" slack="1"/>
<pin id="216" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_318 "/>
</bind>
</comp>

<comp id="220" class="1005" name="empty_320_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="63" slack="1"/>
<pin id="222" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_320 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sub_i_i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln20_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="105" pin=6"/></net>

<net id="155"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="143" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="171"><net_src comp="156" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="178"><net_src comp="152" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="2"/><net_sink comp="94" pin=3"/></net>

<net id="181"><net_src comp="174" pin="2"/><net_sink comp="105" pin=3"/></net>

<net id="185"><net_src comp="72" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="195"><net_src comp="135" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="200"><net_src comp="139" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="205"><net_src comp="126" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="210"><net_src comp="130" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="94" pin=7"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="105" pin=7"/></net>

<net id="217"><net_src comp="146" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="105" pin=6"/></net>

<net id="223"><net_src comp="162" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="229"><net_src comp="168" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="235"><net_src comp="174" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="105" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in | {18 19 }
	Port: stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in | {18 19 }
 - Input state : 
	Port: RFIFilter<0, 2048, double> : stream_Brd_STD_I_out_1_RFI_Filter_std_I_i | {1 }
	Port: RFIFilter<0, 2048, double> : stream_Brd_STD_R_out_2_RFI_Filter_std_R_i | {1 }
	Port: RFIFilter<0, 2048, double> : stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i | {1 }
	Port: RFIFilter<0, 2048, double> : stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i | {1 }
	Port: RFIFilter<0, 2048, double> : stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i | {2 3 }
	Port: RFIFilter<0, 2048, double> : stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i | {2 3 }
  - Chain level:
	State 1
	State 2
		add4_i : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_318 : 1
		empty_319 : 1
		sub_i_neg_i : 1
		empty_320 : 1
		sub_i_i : 1
		icmp_ln20_2 : 2
		call_ln48 : 2
		call_ln48 : 2
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                         grp_fu_126                        |    3    |    0    |   630   |   1141  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |     grp_RFIFilter_0_2048_double_Pipeline_loop_2_fu_84     |    0    |    0    |    24   |    24   |
|   call   |     grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94     |    0    |  1.588  |   285   |   236   |
|          |    grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105   |    0    |  1.588  |   285   |   236   |
|          |     grp_RFIFilter_0_2048_double_Pipeline_loop_3_fu_116    |    0    |  3.176  |    34   |    42   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                         grp_fu_130                        |    11   |    0    |   342   |   586   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                     sub_i_neg_i_fu_156                    |    0    |    0    |    0    |    64   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln20_2_fu_174                    |    0    |    0    |    0    |    24   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      p_050_read_fu_60                     |    0    |    0    |    0    |    0    |
|   read   |                      p_051_read_fu_66                     |    0    |    0    |    0    |    0    |
|          | stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read_read_fu_72 |    0    |    0    |    0    |    0    |
|          | stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read_read_fu_78 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      empty_318_fu_146                     |    0    |    0    |    0    |    0    |
|   trunc  |                      empty_319_fu_152                     |    0    |    0    |    0    |    0    |
|          |                      empty_320_fu_162                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    14   |  6.352  |   1600  |   2353  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| RIi|    8   |    0   |    0   |    0   |
| RIo|    8   |    0   |    0   |    0   |
| RRi|    8   |    0   |    0   |    0   |
| RRo|    8   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   32   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------------------------------------+--------+
|                                                      |   FF   |
+------------------------------------------------------+--------+
|                    add4_i_reg_202                    |   64   |
|                av_threshold_i_reg_207                |   64   |
|                bitcast_ln144_1_reg_197               |   64   |
|                 bitcast_ln144_reg_192                |   64   |
|                   empty_318_reg_214                  |   63   |
|                   empty_320_reg_220                  |   63   |
|                  icmp_ln20_2_reg_232                 |    1   |
|stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read_reg_182|   64   |
|stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read_reg_187|   64   |
|                    sub_i_i_reg_226                   |   64   |
+------------------------------------------------------+--------+
|                         Total                        |   575  |
+------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|   grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94  |  p2  |   2  |  63  |   126  ||    9    |
|   grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94  |  p3  |   2  |   1  |    2   ||    9    |
|   grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94  |  p4  |   2  |  64  |   128  ||    9    |
|   grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94  |  p6  |   2  |  63  |   126  ||    9    |
| grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105 |  p2  |   2  |  63  |   126  ||    9    |
| grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105 |  p3  |   2  |   1  |    2   ||    9    |
| grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105 |  p4  |   2  |  64  |   128  ||    9    |
| grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105 |  p6  |   2  |  63  |   126  ||    9    |
|                      grp_fu_126                      |  p0  |   2  |  64  |   128  ||    9    |
|                      grp_fu_126                      |  p1  |   2  |  64  |   128  ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |  1020  ||  15.88  ||    90   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    6   |  1600  |  2353  |    -   |
|   Memory  |   32   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   575  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   14   |   22   |  2175  |  2443  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
