
fsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd90  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  0800bf90  0800bf90  0001bf90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c57c  0800c57c  000203bc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c57c  0800c57c  0001c57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c584  0800c584  000203bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c584  0800c584  0001c584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c588  0800c588  0001c588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003bc  20000000  0800c58c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  200003bc  0800c948  000203bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000089c  0800c948  0002089c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000203bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002561d  00000000  00000000  000203ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f6d  00000000  00000000  00045a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  0004a978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001400  00000000  00000000  0004bfc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dd21  00000000  00000000  0004d3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001efa8  00000000  00000000  0007b0e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001069b7  00000000  00000000  0009a089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a0a40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067fc  00000000  00000000  001a0a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200003bc 	.word	0x200003bc
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bf78 	.word	0x0800bf78

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200003c0 	.word	0x200003c0
 800023c:	0800bf78 	.word	0x0800bf78

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <MX_ADC2_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800060e:	463b      	mov	r3, r7
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800061a:	4b21      	ldr	r3, [pc, #132]	; (80006a0 <MX_ADC2_Init+0x98>)
 800061c:	4a21      	ldr	r2, [pc, #132]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800061e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000620:	4b1f      	ldr	r3, [pc, #124]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000622:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000626:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000628:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <MX_ADC2_Init+0x98>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800062e:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000630:	2201      	movs	r2, #1
 8000632:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000634:	4b1a      	ldr	r3, [pc, #104]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000636:	2201      	movs	r2, #1
 8000638:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800063a:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <MX_ADC2_Init+0x98>)
 800063c:	2200      	movs	r2, #0
 800063e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000642:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000644:	2200      	movs	r2, #0
 8000646:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000648:	4b15      	ldr	r3, [pc, #84]	; (80006a0 <MX_ADC2_Init+0x98>)
 800064a:	4a17      	ldr	r2, [pc, #92]	; (80006a8 <MX_ADC2_Init+0xa0>)
 800064c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800064e:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000650:	2200      	movs	r2, #0
 8000652:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000654:	4b12      	ldr	r3, [pc, #72]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000656:	2201      	movs	r2, #1
 8000658:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800065a:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <MX_ADC2_Init+0x98>)
 800065c:	2201      	movs	r2, #1
 800065e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000662:	4b0f      	ldr	r3, [pc, #60]	; (80006a0 <MX_ADC2_Init+0x98>)
 8000664:	2201      	movs	r2, #1
 8000666:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000668:	480d      	ldr	r0, [pc, #52]	; (80006a0 <MX_ADC2_Init+0x98>)
 800066a:	f002 fdd9 	bl	8003220 <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000674:	f000 ff70 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000678:	2303      	movs	r3, #3
 800067a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800067c:	2301      	movs	r3, #1
 800067e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000680:	2307      	movs	r3, #7
 8000682:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000684:	463b      	mov	r3, r7
 8000686:	4619      	mov	r1, r3
 8000688:	4805      	ldr	r0, [pc, #20]	; (80006a0 <MX_ADC2_Init+0x98>)
 800068a:	f003 f8cb 	bl	8003824 <HAL_ADC_ConfigChannel>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000694:	f000 ff60 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000698:	bf00      	nop
 800069a:	3710      	adds	r7, #16
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000428 	.word	0x20000428
 80006a4:	40012100 	.word	0x40012100
 80006a8:	0f000001 	.word	0x0f000001

080006ac <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006b2:	463b      	mov	r3, r7
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80006be:	4b46      	ldr	r3, [pc, #280]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006c0:	4a46      	ldr	r2, [pc, #280]	; (80007dc <MX_ADC3_Init+0x130>)
 80006c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006c4:	4b44      	ldr	r3, [pc, #272]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006ca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80006cc:	4b42      	ldr	r3, [pc, #264]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006d2:	4b41      	ldr	r3, [pc, #260]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80006d8:	4b3f      	ldr	r3, [pc, #252]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006da:	2201      	movs	r2, #1
 80006dc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80006de:	4b3e      	ldr	r3, [pc, #248]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e6:	4b3c      	ldr	r3, [pc, #240]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006ec:	4b3a      	ldr	r3, [pc, #232]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006ee:	4a3c      	ldr	r2, [pc, #240]	; (80007e0 <MX_ADC3_Init+0x134>)
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f2:	4b39      	ldr	r3, [pc, #228]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 6;
 80006f8:	4b37      	ldr	r3, [pc, #220]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006fa:	2206      	movs	r2, #6
 80006fc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80006fe:	4b36      	ldr	r3, [pc, #216]	; (80007d8 <MX_ADC3_Init+0x12c>)
 8000700:	2201      	movs	r2, #1
 8000702:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000706:	4b34      	ldr	r3, [pc, #208]	; (80007d8 <MX_ADC3_Init+0x12c>)
 8000708:	2201      	movs	r2, #1
 800070a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800070c:	4832      	ldr	r0, [pc, #200]	; (80007d8 <MX_ADC3_Init+0x12c>)
 800070e:	f002 fd87 	bl	8003220 <HAL_ADC_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000718:	f000 ff1e 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800071c:	230a      	movs	r3, #10
 800071e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000720:	2301      	movs	r3, #1
 8000722:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000724:	2307      	movs	r3, #7
 8000726:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000728:	463b      	mov	r3, r7
 800072a:	4619      	mov	r1, r3
 800072c:	482a      	ldr	r0, [pc, #168]	; (80007d8 <MX_ADC3_Init+0x12c>)
 800072e:	f003 f879 	bl	8003824 <HAL_ADC_ConfigChannel>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000738:	f000 ff0e 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800073c:	230d      	movs	r3, #13
 800073e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000740:	2302      	movs	r3, #2
 8000742:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000744:	463b      	mov	r3, r7
 8000746:	4619      	mov	r1, r3
 8000748:	4823      	ldr	r0, [pc, #140]	; (80007d8 <MX_ADC3_Init+0x12c>)
 800074a:	f003 f86b 	bl	8003824 <HAL_ADC_ConfigChannel>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 8000754:	f000 ff00 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000758:	2309      	movs	r3, #9
 800075a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800075c:	2303      	movs	r3, #3
 800075e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000760:	2300      	movs	r3, #0
 8000762:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000764:	463b      	mov	r3, r7
 8000766:	4619      	mov	r1, r3
 8000768:	481b      	ldr	r0, [pc, #108]	; (80007d8 <MX_ADC3_Init+0x12c>)
 800076a:	f003 f85b 	bl	8003824 <HAL_ADC_ConfigChannel>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000774:	f000 fef0 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000778:	230f      	movs	r3, #15
 800077a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800077c:	2304      	movs	r3, #4
 800077e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000780:	463b      	mov	r3, r7
 8000782:	4619      	mov	r1, r3
 8000784:	4814      	ldr	r0, [pc, #80]	; (80007d8 <MX_ADC3_Init+0x12c>)
 8000786:	f003 f84d 	bl	8003824 <HAL_ADC_ConfigChannel>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000790:	f000 fee2 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000794:	2308      	movs	r3, #8
 8000796:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000798:	2305      	movs	r3, #5
 800079a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800079c:	2307      	movs	r3, #7
 800079e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007a0:	463b      	mov	r3, r7
 80007a2:	4619      	mov	r1, r3
 80007a4:	480c      	ldr	r0, [pc, #48]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80007a6:	f003 f83d 	bl	8003824 <HAL_ADC_ConfigChannel>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC3_Init+0x108>
  {
    Error_Handler();
 80007b0:	f000 fed2 	bl	8001558 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007b4:	2306      	movs	r3, #6
 80007b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80007b8:	2306      	movs	r3, #6
 80007ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007bc:	463b      	mov	r3, r7
 80007be:	4619      	mov	r1, r3
 80007c0:	4805      	ldr	r0, [pc, #20]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80007c2:	f003 f82f 	bl	8003824 <HAL_ADC_ConfigChannel>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_ADC3_Init+0x124>
  {
    Error_Handler();
 80007cc:	f000 fec4 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80007d0:	bf00      	nop
 80007d2:	3710      	adds	r7, #16
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200004d0 	.word	0x200004d0
 80007dc:	40012200 	.word	0x40012200
 80007e0:	0f000001 	.word	0x0f000001

080007e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08e      	sub	sp, #56	; 0x38
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a7c      	ldr	r2, [pc, #496]	; (80009f4 <HAL_ADC_MspInit+0x210>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d15d      	bne.n	80008c2 <HAL_ADC_MspInit+0xde>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000806:	4b7c      	ldr	r3, [pc, #496]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	4a7b      	ldr	r2, [pc, #492]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 800080c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000810:	6453      	str	r3, [r2, #68]	; 0x44
 8000812:	4b79      	ldr	r3, [pc, #484]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800081a:	623b      	str	r3, [r7, #32]
 800081c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	4b76      	ldr	r3, [pc, #472]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a75      	ldr	r2, [pc, #468]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b73      	ldr	r3, [pc, #460]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	61fb      	str	r3, [r7, #28]
 8000834:	69fb      	ldr	r3, [r7, #28]
    /**ADC2 GPIO Configuration
    PA3     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = OBS_DETECTOR_Pin;
 8000836:	2308      	movs	r3, #8
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800083a:	2303      	movs	r3, #3
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OBS_DETECTOR_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000846:	4619      	mov	r1, r3
 8000848:	486c      	ldr	r0, [pc, #432]	; (80009fc <HAL_ADC_MspInit+0x218>)
 800084a:	f003 ffd7 	bl	80047fc <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 800084e:	4b6c      	ldr	r3, [pc, #432]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000850:	4a6c      	ldr	r2, [pc, #432]	; (8000a04 <HAL_ADC_MspInit+0x220>)
 8000852:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8000854:	4b6a      	ldr	r3, [pc, #424]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000856:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800085a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800085c:	4b68      	ldr	r3, [pc, #416]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000862:	4b67      	ldr	r3, [pc, #412]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000868:	4b65      	ldr	r3, [pc, #404]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 800086a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800086e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000870:	4b63      	ldr	r3, [pc, #396]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000872:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000876:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000878:	4b61      	ldr	r3, [pc, #388]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 800087a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800087e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000880:	4b5f      	ldr	r3, [pc, #380]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000882:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000886:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000888:	4b5d      	ldr	r3, [pc, #372]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 800088a:	2200      	movs	r2, #0
 800088c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800088e:	4b5c      	ldr	r3, [pc, #368]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000890:	2200      	movs	r2, #0
 8000892:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000894:	485a      	ldr	r0, [pc, #360]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 8000896:	f003 fba7 	bl	8003fe8 <HAL_DMA_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 80008a0:	f000 fe5a 	bl	8001558 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4a56      	ldr	r2, [pc, #344]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 80008a8:	639a      	str	r2, [r3, #56]	; 0x38
 80008aa:	4a55      	ldr	r2, [pc, #340]	; (8000a00 <HAL_ADC_MspInit+0x21c>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2100      	movs	r1, #0
 80008b4:	2012      	movs	r0, #18
 80008b6:	f003 fb60 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80008ba:	2012      	movs	r0, #18
 80008bc:	f003 fb79 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80008c0:	e093      	b.n	80009ea <HAL_ADC_MspInit+0x206>
  else if(adcHandle->Instance==ADC3)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a50      	ldr	r2, [pc, #320]	; (8000a08 <HAL_ADC_MspInit+0x224>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	f040 808e 	bne.w	80009ea <HAL_ADC_MspInit+0x206>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80008ce:	4b4a      	ldr	r3, [pc, #296]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	4a49      	ldr	r2, [pc, #292]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 80008d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008d8:	6453      	str	r3, [r2, #68]	; 0x44
 80008da:	4b47      	ldr	r3, [pc, #284]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008e2:	61bb      	str	r3, [r7, #24]
 80008e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80008e6:	4b44      	ldr	r3, [pc, #272]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a43      	ldr	r2, [pc, #268]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 80008ec:	f043 0320 	orr.w	r3, r3, #32
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b41      	ldr	r3, [pc, #260]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0320 	and.w	r3, r3, #32
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	4b3e      	ldr	r3, [pc, #248]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a3d      	ldr	r2, [pc, #244]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000904:	f043 0304 	orr.w	r3, r3, #4
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b3b      	ldr	r3, [pc, #236]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0304 	and.w	r3, r3, #4
 8000912:	613b      	str	r3, [r7, #16]
 8000914:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	4b38      	ldr	r3, [pc, #224]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	4a37      	ldr	r2, [pc, #220]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6313      	str	r3, [r2, #48]	; 0x30
 8000922:	4b35      	ldr	r3, [pc, #212]	; (80009f8 <HAL_ADC_MspInit+0x214>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSOR4_Pin|SENSOR5_Pin|SENSOR8_Pin|SENSOR6_Pin;
 800092e:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000934:	2303      	movs	r3, #3
 8000936:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800093c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000940:	4619      	mov	r1, r3
 8000942:	4832      	ldr	r0, [pc, #200]	; (8000a0c <HAL_ADC_MspInit+0x228>)
 8000944:	f003 ff5a 	bl	80047fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR3_Pin;
 8000948:	2309      	movs	r3, #9
 800094a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800094c:	2303      	movs	r3, #3
 800094e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000958:	4619      	mov	r1, r3
 800095a:	482d      	ldr	r0, [pc, #180]	; (8000a10 <HAL_ADC_MspInit+0x22c>)
 800095c:	f003 ff4e 	bl	80047fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OBS_DETECTOR_Pin;
 8000960:	2308      	movs	r3, #8
 8000962:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000964:	2303      	movs	r3, #3
 8000966:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OBS_DETECTOR_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000970:	4619      	mov	r1, r3
 8000972:	4822      	ldr	r0, [pc, #136]	; (80009fc <HAL_ADC_MspInit+0x218>)
 8000974:	f003 ff42 	bl	80047fc <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8000978:	4b26      	ldr	r3, [pc, #152]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 800097a:	4a27      	ldr	r2, [pc, #156]	; (8000a18 <HAL_ADC_MspInit+0x234>)
 800097c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800097e:	4b25      	ldr	r3, [pc, #148]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 8000980:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000984:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000986:	4b23      	ldr	r3, [pc, #140]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 800098e:	2200      	movs	r2, #0
 8000990:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 8000994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000998:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800099a:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 800099c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009a0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009a2:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009a8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80009aa:	4b1a      	ldr	r3, [pc, #104]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009b0:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80009b2:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009b8:	4b16      	ldr	r3, [pc, #88]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80009be:	4815      	ldr	r0, [pc, #84]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009c0:	f003 fb12 	bl	8003fe8 <HAL_DMA_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <HAL_ADC_MspInit+0x1ea>
      Error_Handler();
 80009ca:	f000 fdc5 	bl	8001558 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4a10      	ldr	r2, [pc, #64]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009d2:	639a      	str	r2, [r3, #56]	; 0x38
 80009d4:	4a0f      	ldr	r2, [pc, #60]	; (8000a14 <HAL_ADC_MspInit+0x230>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	2012      	movs	r0, #18
 80009e0:	f003 facb 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009e4:	2012      	movs	r0, #18
 80009e6:	f003 fae4 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
}
 80009ea:	bf00      	nop
 80009ec:	3738      	adds	r7, #56	; 0x38
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40012100 	.word	0x40012100
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020000 	.word	0x40020000
 8000a00:	20000518 	.word	0x20000518
 8000a04:	40026440 	.word	0x40026440
 8000a08:	40012200 	.word	0x40012200
 8000a0c:	40021400 	.word	0x40021400
 8000a10:	40020800 	.word	0x40020800
 8000a14:	20000470 	.word	0x20000470
 8000a18:	40026428 	.word	0x40026428

08000a1c <bluet_receive>:
#include "commands.h"

bluet_state_t bluet_status = BLUET_N_INIT;

void bluet_receive(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
//
//		bluet_status = BLUET_READY;
//	}

	// any byte received by bluetooth?
	if(bluet_uart.Rx_flag)
 8000a22:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <bluet_receive+0x44>)
 8000a24:	7d5b      	ldrb	r3, [r3, #21]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d005      	beq.n	8000a38 <bluet_receive+0x1c>
	{
		UART_Receive(&bluet_uart);
 8000a2c:	480c      	ldr	r0, [pc, #48]	; (8000a60 <bluet_receive+0x44>)
 8000a2e:	f002 fa91 	bl	8002f54 <UART_Receive>
		bluet_uart.Rx_flag = 0;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <bluet_receive+0x44>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	755a      	strb	r2, [r3, #21]
	}
	// command received?
	if(cmd_received)
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <bluet_receive+0x48>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d00a      	beq.n	8000a58 <bluet_receive+0x3c>
	{
		// parses and executes the command - returns 0 if valid
		err = exec_cmd((char *) bluet_uart.Rx_Buffer);
 8000a42:	4809      	ldr	r0, [pc, #36]	; (8000a68 <bluet_receive+0x4c>)
 8000a44:	f000 f812 	bl	8000a6c <exec_cmd>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	71fb      	strb	r3, [r7, #7]

//		// command executed -> bluet_st = BLUET_OK
//		// command not executed -> BLUET_READY
//		bluet_status = (err == 0) ? BLUET_OK : BLUET_READY;

		cmd_received = 0;
 8000a4c:	4b05      	ldr	r3, [pc, #20]	; (8000a64 <bluet_receive+0x48>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	701a      	strb	r2, [r3, #0]
		// prepares bluetooth to receive again
		Rx_UART_init(&bluet_uart);
 8000a52:	4803      	ldr	r0, [pc, #12]	; (8000a60 <bluet_receive+0x44>)
 8000a54:	f002 fad4 	bl	8003000 <Rx_UART_init>
	}
}
 8000a58:	bf00      	nop
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	2000014c 	.word	0x2000014c
 8000a64:	2000041d 	.word	0x2000041d
 8000a68:	20000150 	.word	0x20000150

08000a6c <exec_cmd>:
@function  exec_cmd
@param		 String inserted by user
@brief	 	 Parses string, executes commands and prints error message.
******************************************************************************/
char exec_cmd(const char *str)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
	char err;
	
	err = parse_cmd(cmd_list, str);
 8000a74:	6879      	ldr	r1, [r7, #4]
 8000a76:	4805      	ldr	r0, [pc, #20]	; (8000a8c <exec_cmd+0x20>)
 8000a78:	f000 fed8 	bl	800182c <parse_cmd>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	73fb      	strb	r3, [r7, #15]
//			UART_puts("No operation in progress.\n\r");
//
//	}
	

	return err;
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3710      	adds	r7, #16
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	0800c0c0 	.word	0x0800c0c0

08000a90 <help_cb>:
@usage		 ?

@brief	 	 Print a list of the valid commands
******************************************************************************/
char help_cb(uint8_t argc, char** argv)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b0a6      	sub	sp, #152	; 0x98
 8000a94:	af02      	add	r7, sp, #8
 8000a96:	4603      	mov	r3, r0
 8000a98:	6039      	str	r1, [r7, #0]
 8000a9a:	71fb      	strb	r3, [r7, #7]
	const Command_t *p = cmd_list;
 8000a9c:	4b17      	ldr	r3, [pc, #92]	; (8000afc <help_cb+0x6c>)
 8000a9e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	char str[128]; // Output message. Max message len is the same as buffer used in UART_puts
	
	if(argc != 1) // number of arguments invalid?
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d001      	beq.n	8000aac <help_cb+0x1c>
		//return (char)(-EINVARG);
		return (-1);
 8000aa8:	23ff      	movs	r3, #255	; 0xff
 8000aaa:	e023      	b.n	8000af4 <help_cb+0x64>
	
	UART_puts(&bluet_uart, "List of valid commands:\n\n\r");
 8000aac:	4914      	ldr	r1, [pc, #80]	; (8000b00 <help_cb+0x70>)
 8000aae:	4815      	ldr	r0, [pc, #84]	; (8000b04 <help_cb+0x74>)
 8000ab0:	f002 fadc 	bl	800306c <UART_puts>
	while(p->cmd)			
 8000ab4:	e018      	b.n	8000ae8 <help_cb+0x58>
	{
		snprintf(str, sizeof(str), "%4s - %s\n\n\r", p->cmd, p->help);		// send the formated string to 'str' limiting the size to the size alocated for the string 'str'
 8000ab6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f107 000c 	add.w	r0, r7, #12
 8000ac6:	9300      	str	r3, [sp, #0]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	4a0f      	ldr	r2, [pc, #60]	; (8000b08 <help_cb+0x78>)
 8000acc:	2180      	movs	r1, #128	; 0x80
 8000ace:	f009 f8e1 	bl	8009c94 <sniprintf>
		UART_puts(&bluet_uart, str);
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	480a      	ldr	r0, [pc, #40]	; (8000b04 <help_cb+0x74>)
 8000ada:	f002 fac7 	bl	800306c <UART_puts>
		p++;
 8000ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ae2:	330c      	adds	r3, #12
 8000ae4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	while(p->cmd)			
 8000ae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d1e1      	bne.n	8000ab6 <help_cb+0x26>
	}
	
	return 0;
 8000af2:	2300      	movs	r3, #0
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3790      	adds	r7, #144	; 0x90
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	0800c0c0 	.word	0x0800c0c0
 8000b00:	0800c000 	.word	0x0800c000
 8000b04:	2000014c 	.word	0x2000014c
 8000b08:	0800c01c 	.word	0x0800c01c

08000b0c <route_sel_cb>:
@usage		RT

@brief	 	Selects a route for the robot to take
******************************************************************************/
char route_sel_cb(uint8_t argc, char** argv)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	6039      	str	r1, [r7, #0]
 8000b16:	71fb      	strb	r3, [r7, #7]
	//char str[32]; // Output message. Max message len is the same as buffer used in UART_puts

	if(argc != 2) // number of arguments invalid?
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d001      	beq.n	8000b22 <route_sel_cb+0x16>
		//return (char)(-EINVARG);
		return (-1);
 8000b1e:	23ff      	movs	r3, #255	; 0xff
 8000b20:	e006      	b.n	8000b30 <route_sel_cb+0x24>

	// route selection
	route_ptr = route1;
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <route_sel_cb+0x30>)
 8000b24:	4a06      	ldr	r2, [pc, #24]	; (8000b40 <route_sel_cb+0x34>)
 8000b26:	601a      	str	r2, [r3, #0]

	// command received with success
	bluet_status = BLUET_OK;
 8000b28:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <route_sel_cb+0x38>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]

	return 0;
 8000b2e:	2300      	movs	r3, #0
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	200003dc 	.word	0x200003dc
 8000b40:	20000004 	.word	0x20000004
 8000b44:	20000000 	.word	0x20000000

08000b48 <init_receive_cb>:
@usage		INIT

@brief	 	Intializes the bluetooth receive
******************************************************************************/
char init_receive_cb(uint8_t argc, char** argv)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	71fb      	strb	r3, [r7, #7]
	//char str[32]; // Output message. Max message len is the same as buffer used in UART_puts

	if(argc != 1) // number of arguments invalid?
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d001      	beq.n	8000b5e <init_receive_cb+0x16>
		//return (char)(-EINVARG);
		return (-1);
 8000b5a:	23ff      	movs	r3, #255	; 0xff
 8000b5c:	e003      	b.n	8000b66 <init_receive_cb+0x1e>

	bluet_status = BLUET_RECEIVING;
 8000b5e:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <init_receive_cb+0x2c>)
 8000b60:	2202      	movs	r2, #2
 8000b62:	701a      	strb	r2, [r3, #0]

	return 0;
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000000 	.word	0x20000000

08000b78 <start_cb>:
@usage		S

@brief	 	Intializes the bluetooth receive
******************************************************************************/
char start_cb(uint8_t argc, char** argv)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	6039      	str	r1, [r7, #0]
 8000b82:	71fb      	strb	r3, [r7, #7]
	//char str[32]; // Output message. Max message len is the same as buffer used in UART_puts

	if(argc != 1) // number of arguments invalid?
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d001      	beq.n	8000b8e <start_cb+0x16>
		//return (char)(-EINVARG);
		return (-1);
 8000b8a:	23ff      	movs	r3, #255	; 0xff
 8000b8c:	e003      	b.n	8000b96 <start_cb+0x1e>

	nstate = S_FLW_LINE;
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <start_cb+0x2c>)
 8000b90:	2202      	movs	r2, #2
 8000b92:	701a      	strb	r2, [r3, #0]

	return 0;
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	200003da 	.word	0x200003da

08000ba8 <stop_cb>:
@usage		ST

@brief	 	Intializes the bluetooth receive
******************************************************************************/
char stop_cb(uint8_t argc, char** argv)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
	//char str[32]; // Output message. Max message len is the same as buffer used in UART_puts

	if(argc != 1) // number of arguments invalid?
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d001      	beq.n	8000bbe <stop_cb+0x16>
		//return (char)(-EINVARG);
		return (-1);
 8000bba:	23ff      	movs	r3, #255	; 0xff
 8000bbc:	e003      	b.n	8000bc6 <stop_cb+0x1e>

	nstate = S_STOPPED;
 8000bbe:	4b05      	ldr	r3, [pc, #20]	; (8000bd4 <stop_cb+0x2c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]

	return 0;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	200003da 	.word	0x200003da

08000bd8 <debounce_start>:
@brief
@param
@retval	none
******************************************************************************/
void debounce_start(ST_debounce *s, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	4613      	mov	r3, r2
 8000be4:	80fb      	strh	r3, [r7, #6]
	// initialize sliding window
	s->window = 0xf;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	220f      	movs	r2, #15
 8000bea:	701a      	strb	r2, [r3, #0]
	s->count1s = 4;
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	2204      	movs	r2, #4
 8000bf0:	705a      	strb	r2, [r3, #1]

	s->GPIOx = GPIOx;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	68ba      	ldr	r2, [r7, #8]
 8000bf6:	605a      	str	r2, [r3, #4]
	s->GPIO_Pin = GPIO_Pin;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	88fa      	ldrh	r2, [r7, #6]
 8000bfc:	811a      	strh	r2, [r3, #8]

	s->pin_output = 0;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	2200      	movs	r2, #0
 8000c02:	729a      	strb	r2, [r3, #10]

	// start Timer to interrupt
	HAL_TIM_Base_Start_IT(&TIM_DEBOUNCE);
 8000c04:	4803      	ldr	r0, [pc, #12]	; (8000c14 <debounce_start+0x3c>)
 8000c06:	f005 fff1 	bl	8006bec <HAL_TIM_Base_Start_IT>
}
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200006e4 	.word	0x200006e4

08000c18 <debounce>:
@brief
@param	none
@retval	none
******************************************************************************/
static uint8_t debounce(ST_debounce *pb)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	uint8_t pin_sample;
	// sample pin - once per interrupt

	pin_sample = HAL_GPIO_ReadPin(pb->GPIOx, pb->GPIO_Pin);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	685a      	ldr	r2, [r3, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	891b      	ldrh	r3, [r3, #8]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	f003 ff92 	bl	8004b54 <HAL_GPIO_ReadPin>
 8000c30:	4603      	mov	r3, r0
 8000c32:	73fb      	strb	r3, [r7, #15]

	// refresh count1s
	// subtract window bit 7 to count1s
	pb->count1s -= (pb->window >> 7);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	785a      	ldrb	r2, [r3, #1]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b25b      	sxtb	r3, r3
 8000c3e:	11db      	asrs	r3, r3, #7
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	4413      	add	r3, r2
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	705a      	strb	r2, [r3, #1]
	// add pim_sample
	pb->count1s += pin_sample;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	785a      	ldrb	r2, [r3, #1]
 8000c50:	7bfb      	ldrb	r3, [r7, #15]
 8000c52:	4413      	add	r3, r2
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	705a      	strb	r2, [r3, #1]

	// slide window
	pb->window <<=1;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	701a      	strb	r2, [r3, #0]
	// put pin_sample bit 0 if window
	pb->window |= pin_sample;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	781a      	ldrb	r2, [r3, #0]
 8000c6a:	7bfb      	ldrb	r3, [r7, #15]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	701a      	strb	r2, [r3, #0]

	// verify output
	return (((4 - pb->count1s) >> 7) & 0x01);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	785b      	ldrb	r3, [r3, #1]
 8000c78:	f1c3 0304 	rsb	r3, r3, #4
 8000c7c:	11db      	asrs	r3, r3, #7
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	f003 0301 	and.w	r3, r3, #1
 8000c84:	b2db      	uxtb	r3, r3
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <debounce_isr>:

void debounce_isr(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
	// previous button state
	static uint8_t pre_state = 0;
	// current button state
	uint8_t state = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	71fb      	strb	r3, [r7, #7]

	// debounce button
	state = debounce(&button);
 8000c9a:	4810      	ldr	r0, [pc, #64]	; (8000cdc <debounce_isr+0x4c>)
 8000c9c:	f7ff ffbc 	bl	8000c18 <debounce>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
	// determine button output
//	if((pre_state == 0) && (state == 1))
//		button.pin_output = 0;
//	if((pre_state == 1) && (state == 0))
//		button.pin_output = 1;
	if((pre_state == 0) && (state == 1))
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <debounce_isr+0x50>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d105      	bne.n	8000cb8 <debounce_isr+0x28>
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d102      	bne.n	8000cb8 <debounce_isr+0x28>
		button.pin_output = 1;
 8000cb2:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <debounce_isr+0x4c>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	729a      	strb	r2, [r3, #10]
	if((pre_state == 1) && (state == 0))
 8000cb8:	4b09      	ldr	r3, [pc, #36]	; (8000ce0 <debounce_isr+0x50>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d105      	bne.n	8000ccc <debounce_isr+0x3c>
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d102      	bne.n	8000ccc <debounce_isr+0x3c>
		button.pin_output = 0;
 8000cc6:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <debounce_isr+0x4c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	729a      	strb	r2, [r3, #10]

	//button.pin_output = (state * ((~pre_state) & 0x01));

	// update previous button state
	pre_state = state;
 8000ccc:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <debounce_isr+0x50>)
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	7013      	strb	r3, [r2, #0]
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000578 	.word	0x20000578
 8000ce0:	200003d8 	.word	0x200003d8

08000ce4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cea:	4b10      	ldr	r3, [pc, #64]	; (8000d2c <MX_DMA_Init+0x48>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <MX_DMA_Init+0x48>)
 8000cf0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	; (8000d2c <MX_DMA_Init+0x48>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	2039      	movs	r0, #57	; 0x39
 8000d08:	f003 f937 	bl	8003f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000d0c:	2039      	movs	r0, #57	; 0x39
 8000d0e:	f003 f950 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	203a      	movs	r0, #58	; 0x3a
 8000d18:	f003 f92f 	bl	8003f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000d1c:	203a      	movs	r0, #58	; 0x3a
 8000d1e:	f003 f948 	bl	8003fb2 <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800

08000d30 <s_stopped>:

/******************************************************************************
State Stopped
******************************************************************************/
static void s_stopped(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	write_led(LRED,0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d3a:	481f      	ldr	r0, [pc, #124]	; (8000db8 <s_stopped+0x88>)
 8000d3c:	f003 ff22 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,0);
 8000d40:	2200      	movs	r2, #0
 8000d42:	2180      	movs	r1, #128	; 0x80
 8000d44:	481c      	ldr	r0, [pc, #112]	; (8000db8 <s_stopped+0x88>)
 8000d46:	f003 ff1d 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	481a      	ldr	r0, [pc, #104]	; (8000db8 <s_stopped+0x88>)
 8000d50:	f003 ff18 	bl	8004b84 <HAL_GPIO_WritePin>

	// stop movement
	motion_stop();
 8000d54:	f000 fc26 	bl	80015a4 <motion_stop>

	if(route_finished)
 8000d58:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <s_stopped+0x8c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d009      	beq.n	8000d74 <s_stopped+0x44>
	{
		bluet_receive();
 8000d60:	f7ff fe5c 	bl	8000a1c <bluet_receive>
		if(bluet_status == BLUET_RECEIVING)
 8000d64:	4b16      	ldr	r3, [pc, #88]	; (8000dc0 <s_stopped+0x90>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d122      	bne.n	8000db2 <s_stopped+0x82>
			// route finished and receiving new route
			nstate = S_RECEIVE;
 8000d6c:	4b15      	ldr	r3, [pc, #84]	; (8000dc4 <s_stopped+0x94>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
		// or robot has been waiting too much time for user to pick up his goods.
		// Restart movement.
		nstate = S_FLW_LINE;

	// Else, continue in S_STOPPED
}
 8000d72:	e01e      	b.n	8000db2 <s_stopped+0x82>
	else if(motion_status == MOT_ON)
 8000d74:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <s_stopped+0x98>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d103      	bne.n	8000d84 <s_stopped+0x54>
		nstate = S_FLW_LINE;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <s_stopped+0x94>)
 8000d7e:	2202      	movs	r2, #2
 8000d80:	701a      	strb	r2, [r3, #0]
}
 8000d82:	e016      	b.n	8000db2 <s_stopped+0x82>
	else if(motion_status == MOT_TIMEOUT)
 8000d84:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <s_stopped+0x98>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b05      	cmp	r3, #5
 8000d8a:	d103      	bne.n	8000d94 <s_stopped+0x64>
		nstate = S_ERROR;
 8000d8c:	4b0d      	ldr	r3, [pc, #52]	; (8000dc4 <s_stopped+0x94>)
 8000d8e:	2206      	movs	r2, #6
 8000d90:	701a      	strb	r2, [r3, #0]
}
 8000d92:	e00e      	b.n	8000db2 <s_stopped+0x82>
	else if((button.pin_output == 1) || (motion_status == MOT_OFF && timeout_flag))
 8000d94:	4b0d      	ldr	r3, [pc, #52]	; (8000dcc <s_stopped+0x9c>)
 8000d96:	7a9b      	ldrb	r3, [r3, #10]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d007      	beq.n	8000dac <s_stopped+0x7c>
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <s_stopped+0x98>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d106      	bne.n	8000db2 <s_stopped+0x82>
 8000da4:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <s_stopped+0xa0>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d002      	beq.n	8000db2 <s_stopped+0x82>
		nstate = S_FLW_LINE;
 8000dac:	4b05      	ldr	r3, [pc, #20]	; (8000dc4 <s_stopped+0x94>)
 8000dae:	2202      	movs	r2, #2
 8000db0:	701a      	strb	r2, [r3, #0]
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40020400 	.word	0x40020400
 8000dbc:	20000040 	.word	0x20000040
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	200003da 	.word	0x200003da
 8000dc8:	20000084 	.word	0x20000084
 8000dcc:	20000578 	.word	0x20000578
 8000dd0:	2000041c 	.word	0x2000041c

08000dd4 <s_receive>:

/******************************************************************************
State Receive
******************************************************************************/
static void s_receive(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	write_led(LRED,0);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dde:	4812      	ldr	r0, [pc, #72]	; (8000e28 <s_receive+0x54>)
 8000de0:	f003 fed0 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2180      	movs	r1, #128	; 0x80
 8000de8:	480f      	ldr	r0, [pc, #60]	; (8000e28 <s_receive+0x54>)
 8000dea:	f003 fecb 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,1);
 8000dee:	2201      	movs	r2, #1
 8000df0:	2101      	movs	r1, #1
 8000df2:	480d      	ldr	r0, [pc, #52]	; (8000e28 <s_receive+0x54>)
 8000df4:	f003 fec6 	bl	8004b84 <HAL_GPIO_WritePin>

	// receives and parses commands by uart
	// if received with success returns 0 (bluet_ok)
	bluet_receive();
 8000df8:	f7ff fe10 	bl	8000a1c <bluet_receive>

	if(bluet_status == BLUET_OK)
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <s_receive+0x58>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10e      	bne.n	8000e22 <s_receive+0x4e>
	{
		// route received
		route_finished = 0;
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <s_receive+0x5c>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
		// bluetooth ready to receive again
		bluet_status = BLUET_READY;
 8000e0a:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <s_receive+0x58>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	701a      	strb	r2, [r3, #0]

		// initialize debounce button and start timer it used in S_STOPPED
		debounce_start(&button, USER_BTN_PORT, USER_BTN_PIN);
 8000e10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e14:	4907      	ldr	r1, [pc, #28]	; (8000e34 <s_receive+0x60>)
 8000e16:	4808      	ldr	r0, [pc, #32]	; (8000e38 <s_receive+0x64>)
 8000e18:	f7ff fede 	bl	8000bd8 <debounce_start>

		// go to S_STOPPED waits for the user_button
		nstate = S_STOPPED;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <s_receive+0x68>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
	}

	// Else nstate = S_RECEIVE
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40020400 	.word	0x40020400
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	20000040 	.word	0x20000040
 8000e34:	40020800 	.word	0x40020800
 8000e38:	20000578 	.word	0x20000578
 8000e3c:	200003da 	.word	0x200003da

08000e40 <s_flw_line>:

/******************************************************************************
State Follow Line
******************************************************************************/
static void s_flw_line(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	write_led(LRED,0);
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e4a:	481a      	ldr	r0, [pc, #104]	; (8000eb4 <s_flw_line+0x74>)
 8000e4c:	f003 fe9a 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,1);
 8000e50:	2201      	movs	r2, #1
 8000e52:	2180      	movs	r1, #128	; 0x80
 8000e54:	4817      	ldr	r0, [pc, #92]	; (8000eb4 <s_flw_line+0x74>)
 8000e56:	f003 fe95 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,0);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	4815      	ldr	r0, [pc, #84]	; (8000eb4 <s_flw_line+0x74>)
 8000e60:	f003 fe90 	bl	8004b84 <HAL_GPIO_WritePin>

	// start movement
	motion_start();
 8000e64:	f000 fb7e 	bl	8001564 <motion_start>

	switch((uint8_t)motion_status)
 8000e68:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <s_flw_line+0x78>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b04      	cmp	r3, #4
 8000e6e:	d016      	beq.n	8000e9e <s_flw_line+0x5e>
 8000e70:	2b04      	cmp	r3, #4
 8000e72:	dc1c      	bgt.n	8000eae <s_flw_line+0x6e>
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d002      	beq.n	8000e7e <s_flw_line+0x3e>
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d008      	beq.n	8000e8e <s_flw_line+0x4e>
			// out of route
			nstate = S_ERROR;
	}

	// Else, continue following line
}
 8000e7c:	e017      	b.n	8000eae <s_flw_line+0x6e>
			UART_puts(&bluet_uart,"Cross Found\n\r");
 8000e7e:	490f      	ldr	r1, [pc, #60]	; (8000ebc <s_flw_line+0x7c>)
 8000e80:	480f      	ldr	r0, [pc, #60]	; (8000ec0 <s_flw_line+0x80>)
 8000e82:	f002 f8f3 	bl	800306c <UART_puts>
			nstate = S_RD_RFID;
 8000e86:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <s_flw_line+0x84>)
 8000e88:	2203      	movs	r2, #3
 8000e8a:	701a      	strb	r2, [r3, #0]
			break;
 8000e8c:	e00f      	b.n	8000eae <s_flw_line+0x6e>
			UART_puts(&bluet_uart,"Obstacle Found\n\r");
 8000e8e:	490e      	ldr	r1, [pc, #56]	; (8000ec8 <s_flw_line+0x88>)
 8000e90:	480b      	ldr	r0, [pc, #44]	; (8000ec0 <s_flw_line+0x80>)
 8000e92:	f002 f8eb 	bl	800306c <UART_puts>
			nstate = S_STOPPED;
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <s_flw_line+0x84>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
			break;
 8000e9c:	e007      	b.n	8000eae <s_flw_line+0x6e>
			UART_puts(&bluet_uart,"Out of route\n\r");
 8000e9e:	490b      	ldr	r1, [pc, #44]	; (8000ecc <s_flw_line+0x8c>)
 8000ea0:	4807      	ldr	r0, [pc, #28]	; (8000ec0 <s_flw_line+0x80>)
 8000ea2:	f002 f8e3 	bl	800306c <UART_puts>
			nstate = S_ERROR;
 8000ea6:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <s_flw_line+0x84>)
 8000ea8:	2206      	movs	r2, #6
 8000eaa:	701a      	strb	r2, [r3, #0]
}
 8000eac:	e7ff      	b.n	8000eae <s_flw_line+0x6e>
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40020400 	.word	0x40020400
 8000eb8:	20000084 	.word	0x20000084
 8000ebc:	0800c040 	.word	0x0800c040
 8000ec0:	2000014c 	.word	0x2000014c
 8000ec4:	200003da 	.word	0x200003da
 8000ec8:	0800c050 	.word	0x0800c050
 8000ecc:	0800c064 	.word	0x0800c064

08000ed0 <s_rd_rfid>:
		.CardID_str = 0,
		.type = 0
};

static void s_rd_rfid(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
	uint8_t err;

	write_led(LRED,0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000edc:	481a      	ldr	r0, [pc, #104]	; (8000f48 <s_rd_rfid+0x78>)
 8000ede:	f003 fe51 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,1);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2180      	movs	r1, #128	; 0x80
 8000ee6:	4818      	ldr	r0, [pc, #96]	; (8000f48 <s_rd_rfid+0x78>)
 8000ee8:	f003 fe4c 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,1);
 8000eec:	2201      	movs	r2, #1
 8000eee:	2101      	movs	r1, #1
 8000ef0:	4815      	ldr	r0, [pc, #84]	; (8000f48 <s_rd_rfid+0x78>)
 8000ef2:	f003 fe47 	bl	8004b84 <HAL_GPIO_WritePin>

	// start movement
	// wait for RFID read or timeout (POLLING MODE)
	err = RFID_read(&rfid, RFID_TIMEOUT);
 8000ef6:	2102      	movs	r1, #2
 8000ef8:	4814      	ldr	r0, [pc, #80]	; (8000f4c <s_rd_rfid+0x7c>)
 8000efa:	f000 fe4f 	bl	8001b9c <RFID_read>
 8000efe:	4603      	mov	r3, r0
 8000f00:	75fb      	strb	r3, [r7, #23]
	// stop movement
	motion_stop();
 8000f02:	f000 fb4f 	bl	80015a4 <motion_stop>
	// signal motion off
	motion_status = MOT_OFF;
 8000f06:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <s_rd_rfid+0x80>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]

	// read RFID correctly?
	if(err == MI_OK)
 8000f0c:	7dfb      	ldrb	r3, [r7, #23]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10f      	bne.n	8000f32 <s_rd_rfid+0x62>
	{
		char str[16];
		// calculate next movement on the route
		nstate = S_NEXT_MOV;
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <s_rd_rfid+0x84>)
 8000f14:	2204      	movs	r2, #4
 8000f16:	701a      	strb	r2, [r3, #0]

		snprintf(str, sizeof(str), "RFID: %s\n\r", rfid.CardID_str);
 8000f18:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <s_rd_rfid+0x7c>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	1d38      	adds	r0, r7, #4
 8000f1e:	4a0e      	ldr	r2, [pc, #56]	; (8000f58 <s_rd_rfid+0x88>)
 8000f20:	2110      	movs	r1, #16
 8000f22:	f008 feb7 	bl	8009c94 <sniprintf>
		UART_puts(&bluet_uart, str);
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	4619      	mov	r1, r3
 8000f2a:	480c      	ldr	r0, [pc, #48]	; (8000f5c <s_rd_rfid+0x8c>)
 8000f2c:	f002 f89e 	bl	800306c <UART_puts>
		// RFID timeout
		// continue to error state
		UART_puts(&bluet_uart, "RFID timeout\n\r");
		nstate = S_ERROR;
	}
}
 8000f30:	e006      	b.n	8000f40 <s_rd_rfid+0x70>
		UART_puts(&bluet_uart, "RFID timeout\n\r");
 8000f32:	490b      	ldr	r1, [pc, #44]	; (8000f60 <s_rd_rfid+0x90>)
 8000f34:	4809      	ldr	r0, [pc, #36]	; (8000f5c <s_rd_rfid+0x8c>)
 8000f36:	f002 f899 	bl	800306c <UART_puts>
		nstate = S_ERROR;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <s_rd_rfid+0x84>)
 8000f3c:	2206      	movs	r2, #6
 8000f3e:	701a      	strb	r2, [r3, #0]
}
 8000f40:	bf00      	nop
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40020400 	.word	0x40020400
 8000f4c:	200003e4 	.word	0x200003e4
 8000f50:	20000084 	.word	0x20000084
 8000f54:	200003da 	.word	0x200003da
 8000f58:	0800c074 	.word	0x0800c074
 8000f5c:	2000014c 	.word	0x2000014c
 8000f60:	0800c080 	.word	0x0800c080

08000f64 <turn_func>:

/******************************************************************************
State Next Movement
******************************************************************************/
uint8_t turn_func(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
	// dir = 0 -> move right
	// dir = 1 -> move left
	char dir = route_ptr->action;
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <turn_func+0x30>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	791b      	ldrb	r3, [r3, #4]
 8000f70:	71fb      	strb	r3, [r7, #7]

	dir <<= 1;
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	71fb      	strb	r3, [r7, #7]

	dir -= 1;
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	71fb      	strb	r3, [r7, #7]

	next_move_dir = dir;
 8000f7e:	4a06      	ldr	r2, [pc, #24]	; (8000f98 <turn_func+0x34>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	7013      	strb	r3, [r2, #0]

	return S_ROTATE;
 8000f84:	2305      	movs	r3, #5
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	200003dc 	.word	0x200003dc
 8000f98:	200003e0 	.word	0x200003e0

08000f9c <forward_func>:

uint8_t forward_func(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
	return S_FLW_LINE;
 8000fa0:	2302      	movs	r3, #2
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <stop_func>:

uint8_t stop_func(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	motion_status = MOT_OFF;
 8000fb0:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <stop_func+0x18>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	701a      	strb	r2, [r3, #0]
	timeout_start(PICK_UP_TIMEOUT);
 8000fb6:	201e      	movs	r0, #30
 8000fb8:	f001 fe8c 	bl	8002cd4 <timeout_start>

	return S_STOPPED;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000084 	.word	0x20000084

08000fc8 <s_next_mov>:
	forward_func,
	stop_func
};

static void s_next_mov(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	write_led(LRED,1);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fd2:	4819      	ldr	r0, [pc, #100]	; (8001038 <s_next_mov+0x70>)
 8000fd4:	f003 fdd6 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,0);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2180      	movs	r1, #128	; 0x80
 8000fdc:	4816      	ldr	r0, [pc, #88]	; (8001038 <s_next_mov+0x70>)
 8000fde:	f003 fdd1 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	4814      	ldr	r0, [pc, #80]	; (8001038 <s_next_mov+0x70>)
 8000fe8:	f003 fdcc 	bl	8004b84 <HAL_GPIO_WritePin>

	// move to the next checkpoint in the route
	route_ptr++;
 8000fec:	4b13      	ldr	r3, [pc, #76]	; (800103c <s_next_mov+0x74>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	3308      	adds	r3, #8
 8000ff2:	4a12      	ldr	r2, [pc, #72]	; (800103c <s_next_mov+0x74>)
 8000ff4:	6013      	str	r3, [r2, #0]

	if((route_ptr + 1)->RFID == 0)
 8000ff6:	4b11      	ldr	r3, [pc, #68]	; (800103c <s_next_mov+0x74>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	3308      	adds	r3, #8
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d017      	beq.n	8001032 <s_next_mov+0x6a>
	{
		// verifica se  igual ao da cozinha
		// else d a volta
	}
	else if(strcmp(route_ptr->RFID, rfid.CardID_str) == 0)
 8001002:	4b0e      	ldr	r3, [pc, #56]	; (800103c <s_next_mov+0x74>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a0d      	ldr	r2, [pc, #52]	; (8001040 <s_next_mov+0x78>)
 800100a:	6892      	ldr	r2, [r2, #8]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff f916 	bl	8000240 <strcmp>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10b      	bne.n	8001032 <s_next_mov+0x6a>
		// successfully compared - expected rfid
		// executes the next move
		nstate = next_move_func[route_ptr->action]();
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <s_next_mov+0x74>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	791b      	ldrb	r3, [r3, #4]
 8001020:	461a      	mov	r2, r3
 8001022:	4b08      	ldr	r3, [pc, #32]	; (8001044 <s_next_mov+0x7c>)
 8001024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001028:	4798      	blx	r3
 800102a:	4603      	mov	r3, r0
 800102c:	461a      	mov	r2, r3
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <s_next_mov+0x80>)
 8001030:	701a      	strb	r2, [r3, #0]

}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40020400 	.word	0x40020400
 800103c:	200003dc 	.word	0x200003dc
 8001040:	200003e4 	.word	0x200003e4
 8001044:	20000044 	.word	0x20000044
 8001048:	200003da 	.word	0x200003da

0800104c <s_rotate>:

/******************************************************************************
State Rotate
******************************************************************************/
static void s_rotate(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
	uint8_t err;

	write_led(LRED,1);
 8001052:	2201      	movs	r2, #1
 8001054:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001058:	4813      	ldr	r0, [pc, #76]	; (80010a8 <s_rotate+0x5c>)
 800105a:	f003 fd93 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,0);
 800105e:	2200      	movs	r2, #0
 8001060:	2180      	movs	r1, #128	; 0x80
 8001062:	4811      	ldr	r0, [pc, #68]	; (80010a8 <s_rotate+0x5c>)
 8001064:	f003 fd8e 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,1);
 8001068:	2201      	movs	r2, #1
 800106a:	2101      	movs	r1, #1
 800106c:	480e      	ldr	r0, [pc, #56]	; (80010a8 <s_rotate+0x5c>)
 800106e:	f003 fd89 	bl	8004b84 <HAL_GPIO_WritePin>

	// rotate to direction 'next_move_dir' (POLLING MODE)
	err = lfollower_rotate(next_move_dir, ROTATE_TIMEOUT);
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <s_rotate+0x60>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	b25b      	sxtb	r3, r3
 8001078:	2104      	movs	r1, #4
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f94c 	bl	8001318 <lfollower_rotate>
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]

	// rotate has returned error?
	if(err)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <s_rotate+0x4e>
	{
		// rotate TIMEOUT
		// rotate was not successfull
		UART_puts(&bluet_uart, "Rotate timeout\n\r");
 800108a:	4909      	ldr	r1, [pc, #36]	; (80010b0 <s_rotate+0x64>)
 800108c:	4809      	ldr	r0, [pc, #36]	; (80010b4 <s_rotate+0x68>)
 800108e:	f001 ffed 	bl	800306c <UART_puts>
		nstate = S_ERROR;
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <s_rotate+0x6c>)
 8001094:	2206      	movs	r2, #6
 8001096:	701a      	strb	r2, [r3, #0]
	}
	else
		// turn completed. Restart following line
		nstate = S_FLW_LINE;
}
 8001098:	e002      	b.n	80010a0 <s_rotate+0x54>
		nstate = S_FLW_LINE;
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <s_rotate+0x6c>)
 800109c:	2202      	movs	r2, #2
 800109e:	701a      	strb	r2, [r3, #0]
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40020400 	.word	0x40020400
 80010ac:	200003e0 	.word	0x200003e0
 80010b0:	0800c090 	.word	0x0800c090
 80010b4:	2000014c 	.word	0x2000014c
 80010b8:	200003da 	.word	0x200003da

080010bc <s_error>:

/******************************************************************************
State Error
******************************************************************************/
static void s_error(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	write_led(LRED,1);
 80010c0:	2201      	movs	r2, #1
 80010c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010c6:	4807      	ldr	r0, [pc, #28]	; (80010e4 <s_error+0x28>)
 80010c8:	f003 fd5c 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LBLUE,1);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2180      	movs	r1, #128	; 0x80
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <s_error+0x28>)
 80010d2:	f003 fd57 	bl	8004b84 <HAL_GPIO_WritePin>
	write_led(LGREEN,0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2101      	movs	r1, #1
 80010da:	4802      	ldr	r0, [pc, #8]	; (80010e4 <s_error+0x28>)
 80010dc:	f003 fd52 	bl	8004b84 <HAL_GPIO_WritePin>
//	if(error_timeout)
//	{
//		// shutdown robot
//		// ????
//	}
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40020400 	.word	0x40020400

080010e8 <MX_GPIO_Init>:

/** Configure pins
     PC0   ------> ADCx_IN10
*/
void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	; 0x28
 80010ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fe:	4b4b      	ldr	r3, [pc, #300]	; (800122c <MX_GPIO_Init+0x144>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a4a      	ldr	r2, [pc, #296]	; (800122c <MX_GPIO_Init+0x144>)
 8001104:	f043 0320 	orr.w	r3, r3, #32
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b48      	ldr	r3, [pc, #288]	; (800122c <MX_GPIO_Init+0x144>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0320 	and.w	r3, r3, #32
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001116:	4b45      	ldr	r3, [pc, #276]	; (800122c <MX_GPIO_Init+0x144>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a44      	ldr	r2, [pc, #272]	; (800122c <MX_GPIO_Init+0x144>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b42      	ldr	r3, [pc, #264]	; (800122c <MX_GPIO_Init+0x144>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	4b3f      	ldr	r3, [pc, #252]	; (800122c <MX_GPIO_Init+0x144>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4a3e      	ldr	r2, [pc, #248]	; (800122c <MX_GPIO_Init+0x144>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4b3c      	ldr	r3, [pc, #240]	; (800122c <MX_GPIO_Init+0x144>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	4b39      	ldr	r3, [pc, #228]	; (800122c <MX_GPIO_Init+0x144>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a38      	ldr	r2, [pc, #224]	; (800122c <MX_GPIO_Init+0x144>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b36      	ldr	r3, [pc, #216]	; (800122c <MX_GPIO_Init+0x144>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800115e:	4b33      	ldr	r3, [pc, #204]	; (800122c <MX_GPIO_Init+0x144>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	4a32      	ldr	r2, [pc, #200]	; (800122c <MX_GPIO_Init+0x144>)
 8001164:	f043 0308 	orr.w	r3, r3, #8
 8001168:	6313      	str	r3, [r2, #48]	; 0x30
 800116a:	4b30      	ldr	r3, [pc, #192]	; (800122c <MX_GPIO_Init+0x144>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f003 0308 	and.w	r3, r3, #8
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN2_RIGHT_Pin|IN1_LEFT_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	2160      	movs	r1, #96	; 0x60
 800117a:	482d      	ldr	r0, [pc, #180]	; (8001230 <MX_GPIO_Init+0x148>)
 800117c:	f003 fd02 	bl	8004b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|DEBUG_LBLUE_Pin|IN1_RIGHT_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f244 2181 	movw	r1, #17025	; 0x4281
 8001186:	482b      	ldr	r0, [pc, #172]	; (8001234 <MX_GPIO_Init+0x14c>)
 8001188:	f003 fcfc 	bl	8004b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN2_LEFT_Pin|SPI3_SDA_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	f244 0104 	movw	r1, #16388	; 0x4004
 8001192:	4829      	ldr	r0, [pc, #164]	; (8001238 <MX_GPIO_Init+0x150>)
 8001194:	f003 fcf6 	bl	8004b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSOR1_Pin;
 8001198:	2301      	movs	r3, #1
 800119a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR1_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4619      	mov	r1, r3
 80011aa:	4824      	ldr	r0, [pc, #144]	; (800123c <MX_GPIO_Init+0x154>)
 80011ac:	f003 fb26 	bl	80047fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN2_RIGHT_Pin|IN1_LEFT_Pin;
 80011b0:	2360      	movs	r3, #96	; 0x60
 80011b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	4619      	mov	r1, r3
 80011c6:	481a      	ldr	r0, [pc, #104]	; (8001230 <MX_GPIO_Init+0x148>)
 80011c8:	f003 fb18 	bl	80047fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|DEBUG_LBLUE_Pin|IN1_RIGHT_Pin;
 80011cc:	f244 2381 	movw	r3, #17025	; 0x4281
 80011d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4813      	ldr	r0, [pc, #76]	; (8001234 <MX_GPIO_Init+0x14c>)
 80011e6:	f003 fb09 	bl	80047fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN2_LEFT_Pin|SPI3_SDA_Pin;
 80011ea:	f244 0304 	movw	r3, #16388	; 0x4004
 80011ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	4619      	mov	r1, r3
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_GPIO_Init+0x150>)
 8001204:	f003 fafa 	bl	80047fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8001208:	f44f 7380 	mov.w	r3, #256	; 0x100
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001212:	2302      	movs	r3, #2
 8001214:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4619      	mov	r1, r3
 800121c:	4807      	ldr	r0, [pc, #28]	; (800123c <MX_GPIO_Init+0x154>)
 800121e:	f003 faed 	bl	80047fc <HAL_GPIO_Init>

}
 8001222:	bf00      	nop
 8001224:	3728      	adds	r7, #40	; 0x28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400
 8001238:	40020c00 	.word	0x40020c00
 800123c:	40020800 	.word	0x40020800

08001240 <lfollower_start>:
@brief	Starts line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_start(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	// line follower already enabled?
	if(lfollower_status == 1)
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <lfollower_start+0x20>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d007      	beq.n	800125c <lfollower_start+0x1c>
		return;

	// start storing QTR Sensor values
	qtr_init();
 800124c:	f000 fc04 	bl	8001a58 <qtr_init>
	// start movement
	move_start();
 8001250:	f000 fa56 	bl	8001700 <move_start>

	// mark line follower is enabled
	lfollower_status = 1;
 8001254:	4b02      	ldr	r3, [pc, #8]	; (8001260 <lfollower_start+0x20>)
 8001256:	2201      	movs	r2, #1
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	e000      	b.n	800125e <lfollower_start+0x1e>
		return;
 800125c:	bf00      	nop
}
 800125e:	bd80      	pop	{r7, pc}
 8001260:	200003f0 	.word	0x200003f0

08001264 <lfollower_stop>:
@brief 	Stops line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_stop(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	// line follower already disabled?
	if(lfollower_status == 0)
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <lfollower_stop+0x20>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d007      	beq.n	8001280 <lfollower_stop+0x1c>
		return;

	// stop storing QTR sensor values
	qtr_kill();
 8001270:	f000 fc00 	bl	8001a74 <qtr_kill>
	// stop movement
	move_stop();
 8001274:	f000 fa58 	bl	8001728 <move_stop>

	// mark line follower is disabled
	lfollower_status = 0;
 8001278:	4b02      	ldr	r3, [pc, #8]	; (8001284 <lfollower_stop+0x20>)
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
 800127e:	e000      	b.n	8001282 <lfollower_stop+0x1e>
		return;
 8001280:	bf00      	nop
}
 8001282:	bd80      	pop	{r7, pc}
 8001284:	200003f0 	.word	0x200003f0

08001288 <lfollower_isr>:

/******************************************************************************
Line Follower ISR
******************************************************************************/
uint8_t lfollower_isr(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	ed2d 8b02 	vpush	{d8}
 800128e:	af00      	add	r7, sp, #0
	if(lfollower_status == 0)
 8001290:	4b1d      	ldr	r3, [pc, #116]	; (8001308 <lfollower_isr+0x80>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <lfollower_isr+0x14>
		// line follower is disabled
		return E_LF_OFF;
 8001298:	2301      	movs	r3, #1
 800129a:	e02f      	b.n	80012fc <lfollower_isr+0x74>
//	}

	// else, robot over the line
	// use PID to obtain PWM values to use on motors
	// error = S_LEFT_VAL - S_RIGHT_VAL
	pid_calcule(&pid, qtr_get_analog(LF_SENSOR_L), qtr_get_analog(LF_SENSOR_R));
 800129c:	2004      	movs	r0, #4
 800129e:	f000 fc2b 	bl	8001af8 <qtr_get_analog>
 80012a2:	eeb0 8a40 	vmov.f32	s16, s0
 80012a6:	2001      	movs	r0, #1
 80012a8:	f000 fc26 	bl	8001af8 <qtr_get_analog>
 80012ac:	eef0 7a40 	vmov.f32	s15, s0
 80012b0:	eef0 0a67 	vmov.f32	s1, s15
 80012b4:	eeb0 0a48 	vmov.f32	s0, s16
 80012b8:	4814      	ldr	r0, [pc, #80]	; (800130c <lfollower_isr+0x84>)
 80012ba:	f000 fb41 	bl	8001940 <pid_calcule>

	// Apply PID to adjust motor PWM/velocity
	move_control(GET_SPEED(-pid.u), GET_SPEED(+pid.u));
 80012be:	4b13      	ldr	r3, [pc, #76]	; (800130c <lfollower_isr+0x84>)
 80012c0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80012c4:	eef1 7a67 	vneg.f32	s15, s15
 80012c8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001310 <lfollower_isr+0x88>
 80012cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001314 <lfollower_isr+0x8c>
 80012d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <lfollower_isr+0x84>)
 80012da:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80012de:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8001310 <lfollower_isr+0x88>
 80012e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012e6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001314 <lfollower_isr+0x8c>
 80012ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80012ee:	eef0 0a67 	vmov.f32	s1, s15
 80012f2:	eeb0 0a47 	vmov.f32	s0, s14
 80012f6:	f000 fa2b 	bl	8001750 <move_control>

	return EXIT_SUCCESS;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	ecbd 8b02 	vpop	{d8}
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200003f0 	.word	0x200003f0
 800130c:	20000054 	.word	0x20000054
 8001310:	3ea3d70a 	.word	0x3ea3d70a
 8001314:	3f2e147b 	.word	0x3f2e147b

08001318 <lfollower_rotate>:
@brief 	Rotates the robot to 'dir' direction, stopping when sensor founds the line
@param	dir - direction to rotate
@retval '1' if timeout occured
******************************************************************************/
uint8_t lfollower_rotate(move_dir_e dir, uint8_t timeout)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	460a      	mov	r2, r1
 8001322:	71fb      	strb	r3, [r7, #7]
 8001324:	4613      	mov	r3, r2
 8001326:	71bb      	strb	r3, [r7, #6]
	// start movement and rotate to 'dir' at speed equal to TURN_SPEED
	move_rotate(dir, TURN_SPEED);
 8001328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132c:	425b      	negs	r3, r3
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001336:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 800133a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134a:	eef6 6a08 	vmov.f32	s13, #104	; 0x3f400000  0.750
 800134e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001352:	eef0 0a67 	vmov.f32	s1, s15
 8001356:	eeb0 0a47 	vmov.f32	s0, s14
 800135a:	f000 f9f9 	bl	8001750 <move_control>
	// start rotate 4second timeout
	timeout_start(timeout);
 800135e:	79bb      	ldrb	r3, [r7, #6]
 8001360:	4618      	mov	r0, r3
 8001362:	f001 fcb7 	bl	8002cd4 <timeout_start>
	// start storing QTR sensor values
	qtr_init();
 8001366:	f000 fb77 	bl	8001a58 <qtr_init>

	// if dir == MOVE_RIGHT, check when SENSOR1 is over the line
	// if dir == MOVE_LEFT, check when SENSOR8 is over the line

	// dir can be -1 (MOVE_RIGHT) or +1 (MOVE_LEFT)
	dir += 1;
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	3301      	adds	r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	71fb      	strb	r3, [r7, #7]
	// dir is now 0 or 2
	dir >>= 1;
 8001372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001376:	105b      	asrs	r3, r3, #1
 8001378:	71fb      	strb	r3, [r7, #7]
	// dir is now 0 (MOVE_RIGHT) or 1 (MOVE_LEFT)
	// so, if: 	dir = 0 					-> SENSOR1
	//			dir = 1* (QTR_SENS_NUM - 1) -> SENSOR8 (last sensor)
	while((qtr_get_digital(dir * (QTR_SENS_NUM - 1)) == 0) && (timeout_flag == 0))
 800137a:	bf00      	nop
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	461a      	mov	r2, r3
 8001380:	0092      	lsls	r2, r2, #2
 8001382:	4413      	add	r3, r2
 8001384:	b2db      	uxtb	r3, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fb7e 	bl	8001a88 <qtr_get_digital>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d103      	bne.n	800139a <lfollower_rotate+0x82>
 8001392:	4b0a      	ldr	r3, [pc, #40]	; (80013bc <lfollower_rotate+0xa4>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f0      	beq.n	800137c <lfollower_rotate+0x64>
		;

	// stop rotating
	move_stop();
 800139a:	f000 f9c5 	bl	8001728 <move_stop>
	// stop storing QTR sensor values
	qtr_kill();
 800139e:	f000 fb69 	bl	8001a74 <qtr_kill>

	// if timeout occured, then we must return an error code, signaling a
	// non successful rotate
	//if(num_timeout_2sec < TIMEOUT_4SEC)
	if(timeout_flag)
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <lfollower_rotate+0xa4>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <lfollower_rotate+0x96>
		return E_TIMEOUT;
 80013aa:	2304      	movs	r3, #4
 80013ac:	e002      	b.n	80013b4 <lfollower_rotate+0x9c>

	// stop timeout
	timeout_stop();
 80013ae:	f001 fcc3 	bl	8002d38 <timeout_stop>
	// if timeout didnt occurred then rotate was completed
	return EXIT_SUCCESS;
 80013b2:	2300      	movs	r3, #0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	2000041c 	.word	0x2000041c

080013c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c4:	f001 feab 	bl	800311e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c8:	f000 f834 	bl	8001434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013cc:	f7ff fe8c 	bl	80010e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80013d0:	f7ff fc88 	bl	8000ce4 <MX_DMA_Init>
  MX_SPI3_Init();
 80013d4:	f000 ffa6 	bl	8002324 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 80013d8:	f001 fcf4 	bl	8002dc4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80013dc:	f001 fae8 	bl	80029b0 <MX_TIM6_Init>
  MX_ADC3_Init();
 80013e0:	f7ff f964 	bl	80006ac <MX_ADC3_Init>
  MX_TIM4_Init();
 80013e4:	f001 fa80 	bl	80028e8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80013e8:	f001 fcbc 	bl	8002d64 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80013ec:	f001 fa2c 	bl	8002848 <MX_TIM3_Init>
  MX_ADC2_Init();
 80013f0:	f7ff f90a 	bl	8000608 <MX_ADC2_Init>
  MX_TIM13_Init();
 80013f4:	f001 fb12 	bl	8002a1c <MX_TIM13_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // initialize FSM state and next state
  state = S_STOPPED;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <main+0x64>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
  nstate = S_STOPPED;
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <main+0x68>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]

//  int err = 0;
//
//	while(1)
//		test_lf_print_qtr();
  Rx_UART_init(&bluet_uart);
 8001404:	4809      	ldr	r0, [pc, #36]	; (800142c <main+0x6c>)
 8001406:	f001 fdfb 	bl	8003000 <Rx_UART_init>
//	}
//
//	while(1)
//		;

	  fsm_func_ptr[state]();
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <main+0x64>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <main+0x70>)
 8001412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001416:	4798      	blx	r3
	  state = nstate;
 8001418:	4b03      	ldr	r3, [pc, #12]	; (8001428 <main+0x68>)
 800141a:	781a      	ldrb	r2, [r3, #0]
 800141c:	4b01      	ldr	r3, [pc, #4]	; (8001424 <main+0x64>)
 800141e:	701a      	strb	r2, [r3, #0]
	  fsm_func_ptr[state]();
 8001420:	e7f3      	b.n	800140a <main+0x4a>
 8001422:	bf00      	nop
 8001424:	200003d9 	.word	0x200003d9
 8001428:	200003da 	.word	0x200003da
 800142c:	2000014c 	.word	0x2000014c
 8001430:	20000024 	.word	0x20000024

08001434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b0b8      	sub	sp, #224	; 0xe0
 8001438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800143e:	2234      	movs	r2, #52	; 0x34
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f007 ff1a 	bl	800927c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001448:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001458:	f107 0308 	add.w	r3, r7, #8
 800145c:	2290      	movs	r2, #144	; 0x90
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f007 ff0b 	bl	800927c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001466:	4b3a      	ldr	r3, [pc, #232]	; (8001550 <SystemClock_Config+0x11c>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146a:	4a39      	ldr	r2, [pc, #228]	; (8001550 <SystemClock_Config+0x11c>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001470:	6413      	str	r3, [r2, #64]	; 0x40
 8001472:	4b37      	ldr	r3, [pc, #220]	; (8001550 <SystemClock_Config+0x11c>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800147e:	4b35      	ldr	r3, [pc, #212]	; (8001554 <SystemClock_Config+0x120>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a34      	ldr	r2, [pc, #208]	; (8001554 <SystemClock_Config+0x120>)
 8001484:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001488:	6013      	str	r3, [r2, #0]
 800148a:	4b32      	ldr	r3, [pc, #200]	; (8001554 <SystemClock_Config+0x120>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001496:	2302      	movs	r3, #2
 8001498:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149c:	2301      	movs	r3, #1
 800149e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a2:	2310      	movs	r3, #16
 80014a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a8:	2302      	movs	r3, #2
 80014aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014b4:	2308      	movs	r3, #8
 80014b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 80014ba:	23d8      	movs	r3, #216	; 0xd8
 80014bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014c6:	2302      	movs	r3, #2
 80014c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014cc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 fbdb 	bl	8004c8c <HAL_RCC_OscConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80014dc:	f000 f83c 	bl	8001558 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014e0:	f003 fb84 	bl	8004bec <HAL_PWREx_EnableOverDrive>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <SystemClock_Config+0xba>
  {
    Error_Handler();
 80014ea:	f000 f835 	bl	8001558 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ee:	230f      	movs	r3, #15
 80014f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f4:	2302      	movs	r3, #2
 80014f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001500:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001504:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001508:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800150c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001510:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001514:	2107      	movs	r1, #7
 8001516:	4618      	mov	r0, r3
 8001518:	f003 fe66 	bl	80051e8 <HAL_RCC_ClockConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001522:	f000 f819 	bl	8001558 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3;
 8001526:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800152a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800152c:	2300      	movs	r3, #0
 800152e:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001530:	2300      	movs	r3, #0
 8001532:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	4618      	mov	r0, r3
 800153a:	f004 f82b 	bl	8005594 <HAL_RCCEx_PeriphCLKConfig>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <SystemClock_Config+0x114>
  {
    Error_Handler();
 8001544:	f000 f808 	bl	8001558 <Error_Handler>
  }
}
 8001548:	bf00      	nop
 800154a:	37e0      	adds	r7, #224	; 0xe0
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40023800 	.word	0x40023800
 8001554:	40007000 	.word	0x40007000

08001558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800155c:	b672      	cpsid	i
}
 800155e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001560:	e7fe      	b.n	8001560 <Error_Handler+0x8>
	...

08001564 <motion_start>:

/******************************************************************************
Motion Functions
******************************************************************************/
void motion_start(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	if(motion_status == MOT_ON)
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <motion_start+0x38>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d012      	beq.n	8001596 <motion_start+0x32>
		// already moving
		return;

	// enable Line Follower
	lfollower_start();
 8001570:	f7ff fe66 	bl	8001240 <lfollower_start>

	//HAL_Delay(500);

	// start movement before beeing on Hold
	if(motion_status == MOT_HOLD)
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <motion_start+0x38>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b03      	cmp	r3, #3
 800157a:	d103      	bne.n	8001584 <motion_start+0x20>
	{
		// motion ON
		motion_status = MOT_ON;
 800157c:	4b07      	ldr	r3, [pc, #28]	; (800159c <motion_start+0x38>)
 800157e:	2200      	movs	r2, #0
 8001580:	701a      	strb	r2, [r3, #0]
		return;
 8001582:	e009      	b.n	8001598 <motion_start+0x34>
	}

	// motion ON
	motion_status = MOT_ON;
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <motion_start+0x38>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
	// enable Stop Detectors
	stop_detector_init();
 800158a:	f001 f817 	bl	80025bc <stop_detector_init>

	// start sampling motion sensors
	HAL_TIM_Base_Start_IT(&TIM_MOTION);
 800158e:	4804      	ldr	r0, [pc, #16]	; (80015a0 <motion_start+0x3c>)
 8001590:	f005 fb2c 	bl	8006bec <HAL_TIM_Base_Start_IT>
 8001594:	e000      	b.n	8001598 <motion_start+0x34>
		return;
 8001596:	bf00      	nop
	//TIM_MOTION.Instance->EGR = TIM_EGR_UG;
}
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000084 	.word	0x20000084
 80015a0:	20000730 	.word	0x20000730

080015a4 <motion_stop>:

void motion_stop(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
//	if(motion_status == MOT_OFF)
//		// already stopped
//		return;

	// disable Line Follower
	lfollower_stop();
 80015a8:	f7ff fe5c 	bl	8001264 <lfollower_stop>

	if(motion_status == MOT_HOLD)
 80015ac:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <motion_stop+0x20>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b03      	cmp	r3, #3
 80015b2:	d005      	beq.n	80015c0 <motion_stop+0x1c>
		// motion in hold
		// stop detectors remain enabled
		return;

	// else, stop sampling motion sensors
	HAL_TIM_Base_Stop_IT(&TIM_MOTION);
 80015b4:	4804      	ldr	r0, [pc, #16]	; (80015c8 <motion_stop+0x24>)
 80015b6:	f005 fb91 	bl	8006cdc <HAL_TIM_Base_Stop_IT>

	// disable Stop Detectors
	stop_detector_deInit();
 80015ba:	f001 f811 	bl	80025e0 <stop_detector_deInit>
 80015be:	e000      	b.n	80015c2 <motion_stop+0x1e>
		return;
 80015c0:	bf00      	nop
	// motion OFF
//	motion_status = MOT_OFF;
}
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000084 	.word	0x20000084
 80015c8:	20000730 	.word	0x20000730

080015cc <motion_isr>:

void motion_isr(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
	uint8_t err;

	// check Stop Sensors
	err = stop_detector_isr();
 80015d2:	f001 f813 	bl	80025fc <stop_detector_isr>
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]

	if(motion_status == MOT_HOLD)
 80015da:	4b1c      	ldr	r3, [pc, #112]	; (800164c <motion_isr+0x80>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d111      	bne.n	8001606 <motion_isr+0x3a>
	{
		if(timeout_flag)
 80015e2:	4b1b      	ldr	r3, [pc, #108]	; (8001650 <motion_isr+0x84>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d005      	beq.n	80015f6 <motion_isr+0x2a>
		{
			// motion timeout occured
			motion_status = MOT_TIMEOUT;
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <motion_isr+0x80>)
 80015ec:	2205      	movs	r2, #5
 80015ee:	701a      	strb	r2, [r3, #0]
			// stop everything
			motion_stop();
 80015f0:	f7ff ffd8 	bl	80015a4 <motion_stop>
			// motion timeout occured
//			motion_status = MOT_TIMEOUT;
			return;
 80015f4:	e027      	b.n	8001646 <motion_isr+0x7a>
		}
		if(err == 0)
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d123      	bne.n	8001644 <motion_isr+0x78>
		{
			// obstacle has been moved
			// stop timeout
			timeout_stop();
 80015fc:	f001 fb9c 	bl	8002d38 <timeout_stop>
			// restart movement
			motion_start();
 8001600:	f7ff ffb0 	bl	8001564 <motion_start>
 8001604:	e011      	b.n	800162a <motion_isr+0x5e>
		}
		else
			// continue in Hold
			return;
	}
	else if(err)
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d00e      	beq.n	800162a <motion_isr+0x5e>
	{
		// update motion_status
		// Signal that Motion is stopped due to Stop Mark/Obstacle
		// err = E_CROSS_FOUND (1) -> motion_status = MOT_CROSS_FOUND (2)
		// err = E_OBS_FOUND (2) -> motion_status = MOT_HOLD (3)
		motion_status = err + (MOT_CROSS_FOUND - E_ST_CROSS_FOUND);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	3301      	adds	r3, #1
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <motion_isr+0x80>)
 8001614:	701a      	strb	r2, [r3, #0]

		// if motion is on hold, begin timeout
		if(motion_status == MOT_HOLD)
 8001616:	4b0d      	ldr	r3, [pc, #52]	; (800164c <motion_isr+0x80>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b03      	cmp	r3, #3
 800161c:	d105      	bne.n	800162a <motion_isr+0x5e>
		{
			timeout_start(HOLD_TIMEOUT);
 800161e:	201e      	movs	r0, #30
 8001620:	f001 fb58 	bl	8002cd4 <timeout_start>
			motion_stop();
 8001624:	f7ff ffbe 	bl	80015a4 <motion_stop>
			return;
 8001628:	e00d      	b.n	8001646 <motion_isr+0x7a>
//		return;
	}

	// line follower ISR
	// continue to follow line
	err = lfollower_isr();
 800162a:	f7ff fe2d 	bl	8001288 <lfollower_isr>
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	if(err)
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d006      	beq.n	8001646 <motion_isr+0x7a>
	{
		// signal motion error
		motion_status = MOT_ERR;
 8001638:	4b04      	ldr	r3, [pc, #16]	; (800164c <motion_isr+0x80>)
 800163a:	2204      	movs	r2, #4
 800163c:	701a      	strb	r2, [r3, #0]

		// error following line
		// stop movement
		motion_stop();
 800163e:	f7ff ffb1 	bl	80015a4 <motion_stop>
 8001642:	e000      	b.n	8001646 <motion_isr+0x7a>
			return;
 8001644:	bf00      	nop
	}
//	else
//		motion_start();
}
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000084 	.word	0x20000084
 8001650:	2000041c 	.word	0x2000041c

08001654 <motor_init>:
@brief	Start PWM generation to a given motor
@param	Motor to be initialized
@retval none
******************************************************************************/
void motor_init(motor_st *m)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&PWM_TIM_INSTANCE, m->pwm_channel);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	4619      	mov	r1, r3
 8001662:	4803      	ldr	r0, [pc, #12]	; (8001670 <motor_init+0x1c>)
 8001664:	f005 fbc0 	bl	8006de8 <HAL_TIM_PWM_Start>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	2000064c 	.word	0x2000064c

08001674 <motor_kill>:
@brief	Stops PWM generation to a given motor
@param	Motor to be killed
@retval none
******************************************************************************/
void motor_kill(motor_st *m)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&PWM_TIM_INSTANCE, m->pwm_channel);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	; (800169c <motor_kill+0x28>)
 8001684:	f005 fcaa 	bl	8006fdc <HAL_TIM_PWM_Stop>
	// disable IN pins
	motor_control(m,  0, MOTOR_STOP);
 8001688:	2202      	movs	r2, #2
 800168a:	2100      	movs	r1, #0
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f807 	bl	80016a0 <motor_control>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	2000064c 	.word	0x2000064c

080016a0 <motor_control>:
		New PWM duty cycle
		Direction of motor rotation
@retval none
******************************************************************************/
void motor_control(motor_st *m,  uint8_t dc, motor_dir_e dir)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
 80016ac:	4613      	mov	r3, r2
 80016ae:	70bb      	strb	r3, [r7, #2]
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN1, m->GPIO_pin_IN1, motor_pin_config[dir][0]);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6858      	ldr	r0, [r3, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	8919      	ldrh	r1, [r3, #8]
 80016b8:	78bb      	ldrb	r3, [r7, #2]
 80016ba:	4a0f      	ldr	r2, [pc, #60]	; (80016f8 <motor_control+0x58>)
 80016bc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80016c0:	461a      	mov	r2, r3
 80016c2:	f003 fa5f 	bl	8004b84 <HAL_GPIO_WritePin>
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN2, m->GPIO_pin_IN2, motor_pin_config[dir][1]);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68d8      	ldr	r0, [r3, #12]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	8a19      	ldrh	r1, [r3, #16]
 80016ce:	78bb      	ldrb	r3, [r7, #2]
 80016d0:	4a09      	ldr	r2, [pc, #36]	; (80016f8 <motor_control+0x58>)
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	4413      	add	r3, r2
 80016d6:	785b      	ldrb	r3, [r3, #1]
 80016d8:	461a      	mov	r2, r3
 80016da:	f003 fa53 	bl	8004b84 <HAL_GPIO_WritePin>
	// Set/Update motor PWM duty cycle
	set_pwm(&PWM_TIM_INSTANCE, m->pwm_channel, dc);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	78fa      	ldrb	r2, [r7, #3]
 80016e6:	b292      	uxth	r2, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	4804      	ldr	r0, [pc, #16]	; (80016fc <motor_control+0x5c>)
 80016ec:	f001 fa96 	bl	8002c1c <set_pwm>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	0800c108 	.word	0x0800c108
 80016fc:	2000064c 	.word	0x2000064c

08001700 <move_start>:
@brief	Start movement. Enables both motors
@param	none
@retval none
******************************************************************************/
void move_start(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	motor_init(&motor_right);
 8001704:	4805      	ldr	r0, [pc, #20]	; (800171c <move_start+0x1c>)
 8001706:	f7ff ffa5 	bl	8001654 <motor_init>
	motor_init(&motor_left);
 800170a:	4805      	ldr	r0, [pc, #20]	; (8001720 <move_start+0x20>)
 800170c:	f7ff ffa2 	bl	8001654 <motor_init>
	// indicate to the module that motors have been enabled
	move_flag = 1;
 8001710:	4b04      	ldr	r3, [pc, #16]	; (8001724 <move_start+0x24>)
 8001712:	2201      	movs	r2, #1
 8001714:	701a      	strb	r2, [r3, #0]
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000088 	.word	0x20000088
 8001720:	2000009c 	.word	0x2000009c
 8001724:	200003f1 	.word	0x200003f1

08001728 <move_stop>:
@brief	Stop movement. Disables both motors
@param	none
@retval none
******************************************************************************/
void move_stop(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	motor_kill(&motor_right);
 800172c:	4805      	ldr	r0, [pc, #20]	; (8001744 <move_stop+0x1c>)
 800172e:	f7ff ffa1 	bl	8001674 <motor_kill>
	motor_kill(&motor_left);
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <move_stop+0x20>)
 8001734:	f7ff ff9e 	bl	8001674 <motor_kill>
	// indicate to the module that motors have been disable
	move_flag = 0;
 8001738:	4b04      	ldr	r3, [pc, #16]	; (800174c <move_stop+0x24>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000088 	.word	0x20000088
 8001748:	2000009c 	.word	0x2000009c
 800174c:	200003f1 	.word	0x200003f1

08001750 <move_control>:
@brief	Controls movement, setting speeds on each motor.
@param	Left and right motor speeds, respectively
@retval none
******************************************************************************/
void move_control(float speedL, float speedR)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	ed87 0a03 	vstr	s0, [r7, #12]
 800175a:	edc7 0a02 	vstr	s1, [r7, #8]
	if(move_flag == 0)
 800175e:	4b30      	ldr	r3, [pc, #192]	; (8001820 <move_control+0xd0>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <move_control+0x1a>
		// move_start hasn't occurred
		move_start();
 8001766:	f7ff ffcb 	bl	8001700 <move_start>
	// speedL and speedR are PWM values, from -1 to +1
	// since dirL and dirR are uint8_t, speed values are truncated
	// so, by adding 0.99 (number less than 1) we get:
	// dirX = 0 if speedX is negative
	// dirX = 1 if speedX is positive
	uint8_t dirL = 0.99 + speedL;
 800176a:	edd7 7a03 	vldr	s15, [r7, #12]
 800176e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001772:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8001810 <move_control+0xc0>
 8001776:	ee37 7b06 	vadd.f64	d7, d7, d6
 800177a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800177e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001782:	793b      	ldrb	r3, [r7, #4]
 8001784:	75fb      	strb	r3, [r7, #23]
	uint8_t dirR = 0.99 + speedR;
 8001786:	edd7 7a02 	vldr	s15, [r7, #8]
 800178a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800178e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8001810 <move_control+0xc0>
 8001792:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001796:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800179a:	edc7 7a01 	vstr	s15, [r7, #4]
 800179e:	793b      	ldrb	r3, [r7, #4]
 80017a0:	75bb      	strb	r3, [r7, #22]

	// dirL and dirR (motor_dir_e) are:
	// 0 -> motor moving BACKWARDS (MOTOR_BACKWARD)
	// 1 -> motor moving FORWARD (MOTOR_FORWARD)
	motor_control(&motor_right, fabs(speedR) * 100, (motor_dir_e)(dirR & 0x01));
 80017a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80017a6:	eef0 7ae7 	vabs.f32	s15, s15
 80017aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017ae:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 8001818 <move_control+0xc8>
 80017b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017b6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80017be:	793b      	ldrb	r3, [r7, #4]
 80017c0:	b2d9      	uxtb	r1, r3
 80017c2:	7dbb      	ldrb	r3, [r7, #22]
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	461a      	mov	r2, r3
 80017cc:	4815      	ldr	r0, [pc, #84]	; (8001824 <move_control+0xd4>)
 80017ce:	f7ff ff67 	bl	80016a0 <motor_control>
	motor_control(&motor_left, fabs(speedL) * 100, (motor_dir_e)(dirL & 0x01));
 80017d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80017d6:	eef0 7ae7 	vabs.f32	s15, s15
 80017da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017de:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001818 <move_control+0xc8>
 80017e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017e6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017ea:	edc7 7a01 	vstr	s15, [r7, #4]
 80017ee:	793b      	ldrb	r3, [r7, #4]
 80017f0:	b2d9      	uxtb	r1, r3
 80017f2:	7dfb      	ldrb	r3, [r7, #23]
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	480a      	ldr	r0, [pc, #40]	; (8001828 <move_control+0xd8>)
 80017fe:	f7ff ff4f 	bl	80016a0 <motor_control>
}
 8001802:	bf00      	nop
 8001804:	3718      	adds	r7, #24
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	f3af 8000 	nop.w
 8001810:	7ae147ae 	.word	0x7ae147ae
 8001814:	3fefae14 	.word	0x3fefae14
 8001818:	00000000 	.word	0x00000000
 800181c:	40590000 	.word	0x40590000
 8001820:	200003f1 	.word	0x200003f1
 8001824:	20000088 	.word	0x20000088
 8001828:	2000009c 	.word	0x2000009c

0800182c <parse_cmd>:

/*
	Analyses the command sent in str_in and execute its callback
*/
char parse_cmd(const Command_t cmd_list[], const char *str_in)
{		
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
	char **argv = NULL; // List of arguments
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
	char *arg; // aux variable. Holds latest found argument
	char *s; // copy of received command. Necessary to use strtok
	
	uint8_t len;
	uint8_t argc = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	75fb      	strb	r3, [r7, #23]
	char retval = (-1);//(char)(-ECMDNF);
 800183e:	23ff      	movs	r3, #255	; 0xff
 8001840:	75bb      	strb	r3, [r7, #22]
	
	if ((str_in == NULL) || (strlen(str_in) == 0)) // empty command
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <parse_cmd+0x24>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <parse_cmd+0x28>
		return (-1);//(char)(-ENOCMD);
 8001850:	23ff      	movs	r3, #255	; 0xff
 8001852:	e06f      	b.n	8001934 <parse_cmd+0x108>
	//if (cmd_list == NULL) // no list
		//return (-ENOLIST);   

	len = strlen(str_in) + 1;
 8001854:	6838      	ldr	r0, [r7, #0]
 8001856:	f7fe fcfd 	bl	8000254 <strlen>
 800185a:	4603      	mov	r3, r0
 800185c:	b2db      	uxtb	r3, r3
 800185e:	3301      	adds	r3, #1
 8001860:	73fb      	strb	r3, [r7, #15]
	s = malloc(len);                 // just in case str_in is const
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	4618      	mov	r0, r3
 8001866:	f007 fcf9 	bl	800925c <malloc>
 800186a:	4603      	mov	r3, r0
 800186c:	60bb      	str	r3, [r7, #8]
	
	if(s == NULL)
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <parse_cmd+0x4c>
		return (-1);//(char)(-ENOMEM);
 8001874:	23ff      	movs	r3, #255	; 0xff
 8001876:	e05d      	b.n	8001934 <parse_cmd+0x108>
	
	strcpy(s, str_in);
 8001878:	6839      	ldr	r1, [r7, #0]
 800187a:	68b8      	ldr	r0, [r7, #8]
 800187c:	f008 fa3e 	bl	8009cfc <strcpy>
	arg = strtok(s, DELIMETER);
 8001880:	492e      	ldr	r1, [pc, #184]	; (800193c <parse_cmd+0x110>)
 8001882:	68b8      	ldr	r0, [r7, #8]
 8001884:	f008 fa42 	bl	8009d0c <strtok>
 8001888:	61b8      	str	r0, [r7, #24]
	while (arg)
 800188a:	e025      	b.n	80018d8 <parse_cmd+0xac>
	{
		argc++;
 800188c:	7dfb      	ldrb	r3, [r7, #23]
 800188e:	3301      	adds	r3, #1
 8001890:	75fb      	strb	r3, [r7, #23]
		len = sizeof (argv);
 8001892:	2304      	movs	r3, #4
 8001894:	73fb      	strb	r3, [r7, #15]
		if(argc == 1)
 8001896:	7dfb      	ldrb	r3, [r7, #23]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d106      	bne.n	80018aa <parse_cmd+0x7e>
				argv = malloc(len);
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	4618      	mov	r0, r3
 80018a0:	f007 fcdc 	bl	800925c <malloc>
 80018a4:	4603      	mov	r3, r0
 80018a6:	61fb      	str	r3, [r7, #28]
 80018a8:	e008      	b.n	80018bc <parse_cmd+0x90>
		else
				argv = realloc(argv, argc * len);
 80018aa:	7dfb      	ldrb	r3, [r7, #23]
 80018ac:	7bfa      	ldrb	r2, [r7, #15]
 80018ae:	fb02 f303 	mul.w	r3, r2, r3
 80018b2:	4619      	mov	r1, r3
 80018b4:	69f8      	ldr	r0, [r7, #28]
 80018b6:	f008 f9d5 	bl	8009c64 <realloc>
 80018ba:	61f8      	str	r0, [r7, #28]

		argv[argc-1] = arg;
 80018bc:	7dfa      	ldrb	r2, [r7, #23]
 80018be:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80018c2:	4413      	add	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	69fa      	ldr	r2, [r7, #28]
 80018c8:	4413      	add	r3, r2
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	601a      	str	r2, [r3, #0]
		arg = strtok(NULL, DELIMETER);
 80018ce:	491b      	ldr	r1, [pc, #108]	; (800193c <parse_cmd+0x110>)
 80018d0:	2000      	movs	r0, #0
 80018d2:	f008 fa1b 	bl	8009d0c <strtok>
 80018d6:	61b8      	str	r0, [r7, #24]
	while (arg)
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1d6      	bne.n	800188c <parse_cmd+0x60>
	}

	if (argc)
 80018de:	7dfb      	ldrb	r3, [r7, #23]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d01d      	beq.n	8001920 <parse_cmd+0xf4>
	{
		const Command_t *p;

		for(p = cmd_list; p->cmd; p++)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	e016      	b.n	8001918 <parse_cmd+0xec>
		{
			if(strcmp(p->cmd, argv[0]) == 0)
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4619      	mov	r1, r3
 80018f4:	4610      	mov	r0, r2
 80018f6:	f7fe fca3 	bl	8000240 <strcmp>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d108      	bne.n	8001912 <parse_cmd+0xe6>
			{
				retval = (p->fn(argc, argv)); // Execute func
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	7dfa      	ldrb	r2, [r7, #23]
 8001906:	69f9      	ldr	r1, [r7, #28]
 8001908:	4610      	mov	r0, r2
 800190a:	4798      	blx	r3
 800190c:	4603      	mov	r3, r0
 800190e:	75bb      	strb	r3, [r7, #22]
				break;
 8001910:	e006      	b.n	8001920 <parse_cmd+0xf4>
		for(p = cmd_list; p->cmd; p++)
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	330c      	adds	r3, #12
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1e4      	bne.n	80018ea <parse_cmd+0xbe>
			}
		}
	}

	// command not found
	if(argv)
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <parse_cmd+0x100>
		free(argv);
 8001926:	69f8      	ldr	r0, [r7, #28]
 8001928:	f007 fca0 	bl	800926c <free>

	free(s);
 800192c:	68b8      	ldr	r0, [r7, #8]
 800192e:	f007 fc9d 	bl	800926c <free>

	return retval;
 8001932:	7dbb      	ldrb	r3, [r7, #22]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3720      	adds	r7, #32
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	0800c0a4 	.word	0x0800c0a4

08001940 <pid_calcule>:
@param	PID struct
		inputs to the controller, in1 and in2
@retval none
******************************************************************************/
void pid_calcule(pid_st* pid, float in1, float in2)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	ed87 0a02 	vstr	s0, [r7, #8]
 800194c:	edc7 0a01 	vstr	s1, [r7, #4]
	// set error
	pid->error = in1 - in2;
 8001950:	ed97 7a02 	vldr	s14, [r7, #8]
 8001954:	edd7 7a01 	vldr	s15, [r7, #4]
 8001958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	edc3 7a03 	vstr	s15, [r3, #12]

	// update sum of errors
	pid->sum_errors_bck = pid->sum_errors;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	695a      	ldr	r2, [r3, #20]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	619a      	str	r2, [r3, #24]
	pid->sum_errors += pid->prev_error;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	edd3 7a04 	vldr	s15, [r3, #16]
 8001976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	edc3 7a05 	vstr	s15, [r3, #20]

	// calculate u
	pid->u_d =  pid->kd_h * (pid->error - pid->prev_error) + A_PID * pid->prev_u_d;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	ed93 7a02 	vldr	s14, [r3, #8]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	edd3 6a03 	vldr	s13, [r3, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001992:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001996:	ee27 7a27 	vmul.f32	s14, s14, s15
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	edd3 7a08 	vldr	s15, [r3, #32]
 80019a0:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001a54 <pid_calcule+0x114>
 80019a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	edc3 7a07 	vstr	s15, [r3, #28]
	pid->u = pid->kp_h * pid->error + pid->ki_h * pid->sum_errors + pid->u_d;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	ed93 7a00 	vldr	s14, [r3]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80019be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	edd3 6a01 	vldr	s13, [r3, #4]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	edd3 7a05 	vldr	s15, [r3, #20]
 80019ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80019dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// update previous values
	pid->prev_error = pid->error;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	611a      	str	r2, [r3, #16]
	pid->prev_u_d = pid->u_d;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	69da      	ldr	r2, [r3, #28]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	621a      	str	r2, [r3, #32]

	// is u above upper saturation?
	if(pid->u > pid->u_sat_a)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	dd08      	ble.n	8001a1e <pid_calcule+0xde>
	{
		pid->u = pid->u_sat_a;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	625a      	str	r2, [r3, #36]	; 0x24
		//sum of errors frozen
		pid->sum_errors = pid->sum_errors_bck;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	699a      	ldr	r2, [r3, #24]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	615a      	str	r2, [r3, #20]
	{
		pid->u = pid->u_sat_b;
		//sum of errors frozen
		pid->sum_errors = pid->sum_errors_bck;
	}
}
 8001a1c:	e013      	b.n	8001a46 <pid_calcule+0x106>
	else if	(pid->u < pid->u_sat_b)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a32:	d400      	bmi.n	8001a36 <pid_calcule+0xf6>
}
 8001a34:	e007      	b.n	8001a46 <pid_calcule+0x106>
		pid->u = pid->u_sat_b;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	625a      	str	r2, [r3, #36]	; 0x24
		pid->sum_errors = pid->sum_errors_bck;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	699a      	ldr	r2, [r3, #24]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	615a      	str	r2, [r3, #20]
}
 8001a46:	bf00      	nop
 8001a48:	3714      	adds	r7, #20
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	3e99999a 	.word	0x3e99999a

08001a58 <qtr_init>:
@brief 	Starts storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&ADC_QTR_DMA, qtr_sens, QTR_SENS_NUM);
 8001a5c:	2206      	movs	r2, #6
 8001a5e:	4903      	ldr	r1, [pc, #12]	; (8001a6c <qtr_init+0x14>)
 8001a60:	4803      	ldr	r0, [pc, #12]	; (8001a70 <qtr_init+0x18>)
 8001a62:	f001 fd63 	bl	800352c <HAL_ADC_Start_DMA>
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	200003f4 	.word	0x200003f4
 8001a70:	200004d0 	.word	0x200004d0

08001a74 <qtr_kill>:
@brief 	Stops storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_kill(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&ADC_QTR_DMA);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <qtr_kill+0x10>)
 8001a7a:	f001 fe51 	bl	8003720 <HAL_ADC_Stop_DMA>
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200004d0 	.word	0x200004d0

08001a88 <qtr_get_digital>:
@param	Sensor
@retval	Digital/analog value of the requested sensor
******************************************************************************/
// QTR get sensor digital value
uint8_t qtr_get_digital(qtr_e sensor)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
	return (DIG_TO_ANALOG(qtr_sens[sensor]) > ANALOG_HI_VOLT) & 0x01;
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	4a16      	ldr	r2, [pc, #88]	; (8001af0 <qtr_get_digital+0x68>)
 8001a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001aa2:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001ad8 <qtr_get_digital+0x50>
 8001aa6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001aaa:	ed9f 5b0d 	vldr	d5, [pc, #52]	; 8001ae0 <qtr_get_digital+0x58>
 8001aae:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ab2:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001ae8 <qtr_get_digital+0x60>
 8001ab6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	bfcc      	ite	gt
 8001ac0:	2301      	movgt	r3, #1
 8001ac2:	2300      	movle	r3, #0
 8001ac4:	b2db      	uxtb	r3, r3
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	f3af 8000 	nop.w
 8001ad8:	66666666 	.word	0x66666666
 8001adc:	400a6666 	.word	0x400a6666
 8001ae0:	00000000 	.word	0x00000000
 8001ae4:	40affe00 	.word	0x40affe00
 8001ae8:	9999999a 	.word	0x9999999a
 8001aec:	40039999 	.word	0x40039999
 8001af0:	200003f4 	.word	0x200003f4
 8001af4:	00000000 	.word	0x00000000

08001af8 <qtr_get_analog>:

// QTR get sensor analog value
float qtr_get_analog(qtr_e sensor)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
	return (DIG_TO_ANALOG(qtr_sens[sensor]));
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <qtr_get_analog+0x50>)
 8001b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0a:	ee07 3a90 	vmov	s15, r3
 8001b0e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001b12:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8001b38 <qtr_get_analog+0x40>
 8001b16:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001b1a:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8001b40 <qtr_get_analog+0x48>
 8001b1e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b22:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 8001b26:	eeb0 0a67 	vmov.f32	s0, s15
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	f3af 8000 	nop.w
 8001b38:	66666666 	.word	0x66666666
 8001b3c:	400a6666 	.word	0x400a6666
 8001b40:	00000000 	.word	0x00000000
 8001b44:	40affe00 	.word	0x40affe00
 8001b48:	200003f4 	.word	0x200003f4

08001b4c <RFID_RC522_Init>:
#include "tim.h"
#include "timeout.h"

//SPI_HandleTypeDef SpiHandle = hspi1;

void RFID_RC522_Init(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0

	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001b50:	2001      	movs	r0, #1
 8001b52:	f000 fb71 	bl	8002238 <TM_MFRC522_CS_Write>

	TM_MFRC522_Reset();
 8001b56:	f000 f946 	bl	8001de6 <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8001b5a:	218d      	movs	r1, #141	; 0x8d
 8001b5c:	202a      	movs	r0, #42	; 0x2a
 8001b5e:	f000 f87f 	bl	8001c60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8001b62:	213e      	movs	r1, #62	; 0x3e
 8001b64:	202b      	movs	r0, #43	; 0x2b
 8001b66:	f000 f87b 	bl	8001c60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0x03);
 8001b6a:	2103      	movs	r1, #3
 8001b6c:	202c      	movs	r0, #44	; 0x2c
 8001b6e:	f000 f877 	bl	8001c60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 0xE8);
 8001b72:	21e8      	movs	r1, #232	; 0xe8
 8001b74:	202d      	movs	r0, #45	; 0x2d
 8001b76:	f000 f873 	bl	8001c60 <TM_MFRC522_WriteRegister>

	// 48dB gain
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8001b7a:	2170      	movs	r1, #112	; 0x70
 8001b7c:	2026      	movs	r0, #38	; 0x26
 8001b7e:	f000 f86f 	bl	8001c60 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8001b82:	2140      	movs	r1, #64	; 0x40
 8001b84:	2015      	movs	r0, #21
 8001b86:	f000 f86b 	bl	8001c60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(ModeReg, 0x3D);
 8001b8a:	213d      	movs	r1, #61	; 0x3d
 8001b8c:	2011      	movs	r0, #17
 8001b8e:	f000 f867 	bl	8001c60 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 8001b92:	f000 f913 	bl	8001dbc <TM_MFRC522_AntennaOn>
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <RFID_read>:
@brief 	Reads RFID card
@para 	rfid struct
@retval rfid status
******************************************************************************/
uint8_t RFID_read(rfid_t *rfid, uint8_t timeout)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	70fb      	strb	r3, [r7, #3]
	// RFID status reading
	uint8_t status = -1;
 8001ba8:	23ff      	movs	r3, #255	; 0xff
 8001baa:	73fb      	strb	r3, [r7, #15]

  	// enable RFID reader
  	RFID_RC522_Init();
 8001bac:	f7ff ffce 	bl	8001b4c <RFID_RC522_Init>
  	// start 2sec timeout
  	timeout_start(timeout);
 8001bb0:	78fb      	ldrb	r3, [r7, #3]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f001 f88e 	bl	8002cd4 <timeout_start>

	do
	{
		// check if rfid was read
		status = TM_MFRC522_Check(rfid->CardID, &rfid->type);
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	f000 f823 	bl	8001c0c <TM_MFRC522_Check>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	73fb      	strb	r3, [r7, #15]

		if(status == MI_OK)
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d106      	bne.n	8001bde <RFID_read+0x42>
			// rfid read
			// converts CardID to an hexadecimal string
			bin_to_strhex((unsigned char *)rfid->CardID, sizeof(rfid->CardID), &rfid->CardID_str);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3308      	adds	r3, #8
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2104      	movs	r1, #4
 8001bda:	f000 fb3f 	bl	800225c <bin_to_strhex>

	} while((status != MI_OK) && (timeout_flag == 0));
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d003      	beq.n	8001bec <RFID_read+0x50>
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <RFID_read+0x6c>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0e5      	beq.n	8001bb8 <RFID_read+0x1c>

	if(timeout_flag)
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <RFID_read+0x6c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <RFID_read+0x5c>
		return MI_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e002      	b.n	8001bfe <RFID_read+0x62>

	// else, stop timeout
	timeout_stop();
 8001bf8:	f001 f89e 	bl	8002d38 <timeout_stop>
	// return Read status
	return status;
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	2000041c 	.word	0x2000041c

08001c0c <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id, uint8_t* type) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
	TM_MFRC522_Status_t status;
	//Find cards, return card type

	// REQuest command, Type A. Invites PICCs in state IDLE to go to READY and prepare for anticollision or selection. 7 bit frame.
	status = TM_MFRC522_Request(PICC_REQIDL, id);
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	2026      	movs	r0, #38	; 0x26
 8001c1a:	f000 f8ef 	bl	8001dfc <TM_MFRC522_Request>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10a      	bne.n	8001c3e <TM_MFRC522_Check+0x32>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f9fe 	bl	800202a <TM_MFRC522_Anticoll>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	73fb      	strb	r3, [r7, #15]
		//select, return sak and crc
		status = TM_MFRC522_SelectTag(id, type);
 8001c32:	6839      	ldr	r1, [r7, #0]
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 fa89 	bl	800214c <TM_MFRC522_SelectTag>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	73fb      	strb	r3, [r7, #15]
	}

	TM_MFRC522_Halt();			//Command card into hibernation
 8001c3e:	f000 fadf 	bl	8002200 <TM_MFRC522_Halt>

	return status;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <handleError>:
		}
	}
	return MI_OK;
}

void handleError() {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	while(1) {
		//BSP_LED_On(LED_RED);
		HAL_Delay(100);
 8001c50:	2064      	movs	r0, #100	; 0x64
 8001c52:	f001 fac1 	bl	80031d8 <HAL_Delay>
		//BSP_LED_Off(LED_RED);
		HAL_Delay(100);
 8001c56:	2064      	movs	r0, #100	; 0x64
 8001c58:	f001 fabe 	bl	80031d8 <HAL_Delay>
		HAL_Delay(100);
 8001c5c:	e7f8      	b.n	8001c50 <handleError+0x4>
	...

08001c60 <TM_MFRC522_WriteRegister>:
	}
}

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	460a      	mov	r2, r1
 8001c6a:	71fb      	strb	r3, [r7, #7]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	71bb      	strb	r3, [r7, #6]
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 8001c70:	2000      	movs	r0, #0
 8001c72:	f000 fae1 	bl	8002238 <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	
	//Send address ## HAL_MAX_DELAY --> infinite poll until process is successful
	addr = (addr << 1) & 0x7E;
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 8001c84:	1df9      	adds	r1, r7, #7
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	480f      	ldr	r0, [pc, #60]	; (8001ccc <TM_MFRC522_WriteRegister+0x6c>)
 8001c8e:	f004 f954 	bl	8005f3a <HAL_SPI_Transmit>
 8001c92:	4603      	mov	r3, r0
 8001c94:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <TM_MFRC522_WriteRegister+0x40>
		handleError();
 8001c9c:	f7ff ffd6 	bl	8001c4c <handleError>
	}
	//Send data
	transmitStatus = HAL_SPI_Transmit(&hspi3, &val, 1, HAL_MAX_DELAY);
 8001ca0:	1db9      	adds	r1, r7, #6
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	4808      	ldr	r0, [pc, #32]	; (8001ccc <TM_MFRC522_WriteRegister+0x6c>)
 8001caa:	f004 f946 	bl	8005f3a <HAL_SPI_Transmit>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <TM_MFRC522_WriteRegister+0x5c>
		handleError();
 8001cb8:	f7ff ffc8 	bl	8001c4c <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f000 fabb 	bl	8002238 <TM_MFRC522_CS_Write>
}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000584 	.word	0x20000584

08001cd0 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
	uint8_t val = 0x00;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	73bb      	strb	r3, [r7, #14]
//	uint8_t retval = 0x00;
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f000 faaa 	bl	8002238 <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	addr = (addr << 1) | 0x80;
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	b25b      	sxtb	r3, r3
 8001cea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 8001cf4:	1df9      	adds	r1, r7, #7
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	4812      	ldr	r0, [pc, #72]	; (8001d48 <TM_MFRC522_ReadRegister+0x78>)
 8001cfe:	f004 f91c 	bl	8005f3a <HAL_SPI_Transmit>
 8001d02:	4603      	mov	r3, r0
 8001d04:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <TM_MFRC522_ReadRegister+0x40>
		handleError();
 8001d0c:	f7ff ff9e 	bl	8001c4c <handleError>
	}

	uint8_t dummy = MFRC522_DUMMY;
 8001d10:	2300      	movs	r3, #0
 8001d12:	737b      	strb	r3, [r7, #13]
	transmitStatus = HAL_SPI_TransmitReceive(&hspi3, &dummy, &val, 1, HAL_MAX_DELAY);
 8001d14:	f107 020e 	add.w	r2, r7, #14
 8001d18:	f107 010d 	add.w	r1, r7, #13
 8001d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	2301      	movs	r3, #1
 8001d24:	4808      	ldr	r0, [pc, #32]	; (8001d48 <TM_MFRC522_ReadRegister+0x78>)
 8001d26:	f004 fa76 	bl	8006216 <HAL_SPI_TransmitReceive>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <TM_MFRC522_ReadRegister+0x68>
		handleError();
 8001d34:	f7ff ff8a 	bl	8001c4c <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f000 fa7d 	bl	8002238 <TM_MFRC522_CS_Write>

	return val;
 8001d3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000584 	.word	0x20000584

08001d4c <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	460a      	mov	r2, r1
 8001d56:	71fb      	strb	r3, [r7, #7]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ffb6 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001d64:	4603      	mov	r3, r0
 8001d66:	461a      	mov	r2, r3
 8001d68:	79bb      	ldrb	r3, [r7, #6]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff74 	bl	8001c60 <TM_MFRC522_WriteRegister>
}
 8001d78:	bf00      	nop
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	460a      	mov	r2, r1
 8001d8a:	71fb      	strb	r3, [r7, #7]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ff9c 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	b25a      	sxtb	r2, r3
 8001d9c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	b25b      	sxtb	r3, r3
 8001da4:	4013      	ands	r3, r2
 8001da6:	b25b      	sxtb	r3, r3
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff ff56 	bl	8001c60 <TM_MFRC522_WriteRegister>
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8001dc2:	2014      	movs	r0, #20
 8001dc4:	f7ff ff84 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d103      	bne.n	8001dde <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001dd6:	2103      	movs	r1, #3
 8001dd8:	2014      	movs	r0, #20
 8001dda:	f7ff ffb7 	bl	8001d4c <TM_MFRC522_SetBitMask>
	}
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 8001de6:	b580      	push	{r7, lr}
 8001de8:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8001dea:	210f      	movs	r1, #15
 8001dec:	2001      	movs	r0, #1
 8001dee:	f7ff ff37 	bl	8001c60 <TM_MFRC522_WriteRegister>
	HAL_Delay(50);
 8001df2:	2032      	movs	r0, #50	; 0x32
 8001df4:	f001 f9f0 	bl	80031d8 <HAL_Delay>
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af02      	add	r7, sp, #8
 8001e02:	4603      	mov	r3, r0
 8001e04:	6039      	str	r1, [r7, #0]
 8001e06:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 8001e08:	2107      	movs	r1, #7
 8001e0a:	200d      	movs	r0, #13
 8001e0c:	f7ff ff28 	bl	8001c60 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	79fa      	ldrb	r2, [r7, #7]
 8001e14:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	6839      	ldr	r1, [r7, #0]
 8001e22:	200c      	movs	r0, #12
 8001e24:	f000 f80f 	bl	8001e46 <TM_MFRC522_ToCard>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK && backBits != 0x10) {
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d104      	bne.n	8001e3c <TM_MFRC522_Request+0x40>
 8001e32:	89bb      	ldrh	r3, [r7, #12]
 8001e34:	2b10      	cmp	r3, #16
 8001e36:	d001      	beq.n	8001e3c <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <TM_MFRC522_ToCard>:
TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, // the command to execute - one of the PCD_Command enums
										uint8_t* sendData, // pointer to the data to transfer to the FIFO
										uint8_t sendLen, // number of bytes to transfer to the FIFO
										uint8_t* backData, // NULL or pointer to buffer if data should be read back after executing the command
										uint16_t* backLen // in: max number of bytes to write to *backData, out: the number of bytes returned
									) {
 8001e46:	b590      	push	{r4, r7, lr}
 8001e48:	b087      	sub	sp, #28
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607b      	str	r3, [r7, #4]
 8001e50:	4603      	mov	r3, r0
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	4613      	mov	r3, r2
 8001e56:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8001e60:	2300      	movs	r3, #0
 8001e62:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	2b0c      	cmp	r3, #12
 8001e68:	d006      	beq.n	8001e78 <TM_MFRC522_ToCard+0x32>
 8001e6a:	2b0e      	cmp	r3, #14
 8001e6c:	d109      	bne.n	8001e82 <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8001e6e:	2312      	movs	r3, #18
 8001e70:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10; // bit 4
 8001e72:	2310      	movs	r3, #16
 8001e74:	757b      	strb	r3, [r7, #21]
			break;
 8001e76:	e005      	b.n	8001e84 <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77; //
 8001e78:	2377      	movs	r3, #119	; 0x77
 8001e7a:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30; // bit 4 IdleIRq, 5 RxIRq
 8001e7c:	2330      	movs	r3, #48	; 0x30
 8001e7e:	757b      	strb	r3, [r7, #21]
			break;
 8001e80:	e000      	b.n	8001e84 <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8001e82:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8001e84:	7dbb      	ldrb	r3, [r7, #22]
 8001e86:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	2002      	movs	r0, #2
 8001e90:	f7ff fee6 	bl	8001c60 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 8001e94:	2100      	movs	r1, #0
 8001e96:	2001      	movs	r0, #1
 8001e98:	f7ff fee2 	bl	8001c60 <TM_MFRC522_WriteRegister>

	TM_MFRC522_ClearBitMask(MFRC522_REG_COLL, 0x80); // clear collision register
 8001e9c:	2180      	movs	r1, #128	; 0x80
 8001e9e:	200e      	movs	r0, #14
 8001ea0:	f7ff ff6e 	bl	8001d80 <TM_MFRC522_ClearBitMask>

	//TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80); // Clear all seven interrupt request bits
	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IRQ, 0x7F); // Clear all seven interrupt request bits via ComIrqReg[7] - Set1, when 0, clear interrupts
 8001ea4:	217f      	movs	r1, #127	; 0x7f
 8001ea6:	2004      	movs	r0, #4
 8001ea8:	f7ff feda 	bl	8001c60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80); // FlushBuffer = 1, FIFO initialization
 8001eac:	2180      	movs	r1, #128	; 0x80
 8001eae:	200a      	movs	r0, #10
 8001eb0:	f7ff ff4c 	bl	8001d4c <TM_MFRC522_SetBitMask>
	//TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00); // make sure to clear bit adjustments (should be calculated though, missing some parameters)

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	827b      	strh	r3, [r7, #18]
 8001eb8:	e00a      	b.n	8001ed0 <TM_MFRC522_ToCard+0x8a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8001eba:	8a7b      	ldrh	r3, [r7, #18]
 8001ebc:	68ba      	ldr	r2, [r7, #8]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	2009      	movs	r0, #9
 8001ec6:	f7ff fecb 	bl	8001c60 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 8001eca:	8a7b      	ldrh	r3, [r7, #18]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	827b      	strh	r3, [r7, #18]
 8001ed0:	7bbb      	ldrb	r3, [r7, #14]
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	8a7a      	ldrh	r2, [r7, #18]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d3ef      	bcc.n	8001eba <TM_MFRC522_ToCard+0x74>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	4619      	mov	r1, r3
 8001ede:	2001      	movs	r0, #1
 8001ee0:	f7ff febe 	bl	8001c60 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
 8001ee6:	2b0c      	cmp	r3, #12
 8001ee8:	d103      	bne.n	8001ef2 <TM_MFRC522_ToCard+0xac>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts
 8001eea:	2180      	movs	r1, #128	; 0x80
 8001eec:	200d      	movs	r0, #13
 8001eee:	f7ff ff2d 	bl	8001d4c <TM_MFRC522_SetBitMask>
	}

	//Waiting to receive data to complete
	i = 36000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 8001ef2:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 8001ef6:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8001ef8:	2004      	movs	r0, #4
 8001efa:	f7ff fee9 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001efe:	4603      	mov	r3, r0
 8001f00:	753b      	strb	r3, [r7, #20]
		i--;
 8001f02:	8a7b      	ldrh	r3, [r7, #18]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) // i=0 is timeout
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
			);
 8001f08:	8a7b      	ldrh	r3, [r7, #18]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00a      	beq.n	8001f24 <TM_MFRC522_ToCard+0xde>
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
 8001f0e:	7d3b      	ldrb	r3, [r7, #20]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d105      	bne.n	8001f24 <TM_MFRC522_ToCard+0xde>
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
 8001f18:	7d3a      	ldrb	r2, [r7, #20]
 8001f1a:	7d7b      	ldrb	r3, [r7, #21]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0e9      	beq.n	8001ef8 <TM_MFRC522_ToCard+0xb2>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	200d      	movs	r0, #13
 8001f28:	f7ff ff2a 	bl	8001d80 <TM_MFRC522_ClearBitMask>

	uint8_t errorRegValue = 0x00;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	747b      	strb	r3, [r7, #17]
	errorRegValue = TM_MFRC522_ReadRegister(MFRC522_REG_ERROR);
 8001f30:	2006      	movs	r0, #6
 8001f32:	f7ff fecd 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001f36:	4603      	mov	r3, r0
 8001f38:	747b      	strb	r3, [r7, #17]
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr	
 8001f3a:	7c7b      	ldrb	r3, [r7, #17]
 8001f3c:	f003 0313 	and.w	r3, r3, #19
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <TM_MFRC522_ToCard+0x106>
		status = MI_ERR;
 8001f44:	2302      	movs	r3, #2
 8001f46:	75fb      	strb	r3, [r7, #23]
		return status;
 8001f48:	7dfb      	ldrb	r3, [r7, #23]
 8001f4a:	e06a      	b.n	8002022 <TM_MFRC522_ToCard+0x1dc>
	}

	if (i == 0) {
 8001f4c:	8a7b      	ldrh	r3, [r7, #18]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <TM_MFRC522_ToCard+0x110>
		return MI_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e065      	b.n	8002022 <TM_MFRC522_ToCard+0x1dc>
	}

	if (n & 0x01 && !(n&waitIRq)) {
 8001f56:	7d3b      	ldrb	r3, [r7, #20]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d007      	beq.n	8001f70 <TM_MFRC522_ToCard+0x12a>
 8001f60:	7d3a      	ldrb	r2, [r7, #20]
 8001f62:	7d7b      	ldrb	r3, [r7, #21]
 8001f64:	4013      	ands	r3, r2
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <TM_MFRC522_ToCard+0x12a>
		return MI_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e058      	b.n	8002022 <TM_MFRC522_ToCard+0x1dc>
	}

	if (i != 0)  {
 8001f70:	8a7b      	ldrh	r3, [r7, #18]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d04d      	beq.n	8002012 <TM_MFRC522_ToCard+0x1cc>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8001f76:	2006      	movs	r0, #6
 8001f78:	f7ff feaa 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f003 031b 	and.w	r3, r3, #27
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d143      	bne.n	800200e <TM_MFRC522_ToCard+0x1c8>


			status = MI_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	75fb      	strb	r3, [r7, #23]

			if (command == PCD_TRANSCEIVE) {
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	2b0c      	cmp	r3, #12
 8001f8e:	d140      	bne.n	8002012 <TM_MFRC522_ToCard+0x1cc>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8001f90:	200a      	movs	r0, #10
 8001f92:	f7ff fe9d 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001f96:	4603      	mov	r3, r0
 8001f98:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8001f9a:	200c      	movs	r0, #12
 8001f9c:	f7ff fe98 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	743b      	strb	r3, [r7, #16]

				if (n == 0) {
 8001fa8:	7d3b      	ldrb	r3, [r7, #20]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <TM_MFRC522_ToCard+0x16c>
					n = 1;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	753b      	strb	r3, [r7, #20]
				}

				if (lastBits) {
 8001fb2:	7c3b      	ldrb	r3, [r7, #16]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d00b      	beq.n	8001fd0 <TM_MFRC522_ToCard+0x18a>
					*backLen = (n - 1) * 8 + lastBits;
 8001fb8:	7d3b      	ldrb	r3, [r7, #20]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	7c3b      	ldrb	r3, [r7, #16]
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	4413      	add	r3, r2
 8001fc8:	b29a      	uxth	r2, r3
 8001fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fcc:	801a      	strh	r2, [r3, #0]
 8001fce:	e005      	b.n	8001fdc <TM_MFRC522_ToCard+0x196>
				} else {
					*backLen = n * 8;
 8001fd0:	7d3b      	ldrb	r3, [r7, #20]
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fda:	801a      	strh	r2, [r3, #0]
				}

				if (n > MFRC522_MAX_LEN) {
 8001fdc:	7d3b      	ldrb	r3, [r7, #20]
 8001fde:	2b10      	cmp	r3, #16
 8001fe0:	d901      	bls.n	8001fe6 <TM_MFRC522_ToCard+0x1a0>
					n = MFRC522_MAX_LEN;
 8001fe2:	2310      	movs	r3, #16
 8001fe4:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	827b      	strh	r3, [r7, #18]
 8001fea:	e00a      	b.n	8002002 <TM_MFRC522_ToCard+0x1bc>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);
 8001fec:	8a7b      	ldrh	r3, [r7, #18]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	18d4      	adds	r4, r2, r3
 8001ff2:	2009      	movs	r0, #9
 8001ff4:	f7ff fe6c 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 8001ffc:	8a7b      	ldrh	r3, [r7, #18]
 8001ffe:	3301      	adds	r3, #1
 8002000:	827b      	strh	r3, [r7, #18]
 8002002:	7d3b      	ldrb	r3, [r7, #20]
 8002004:	b29b      	uxth	r3, r3
 8002006:	8a7a      	ldrh	r2, [r7, #18]
 8002008:	429a      	cmp	r2, r3
 800200a:	d3ef      	bcc.n	8001fec <TM_MFRC522_ToCard+0x1a6>
 800200c:	e001      	b.n	8002012 <TM_MFRC522_ToCard+0x1cc>
				}
			}
		} else {
			return MI_ERR;
 800200e:	2302      	movs	r3, #2
 8002010:	e007      	b.n	8002022 <TM_MFRC522_ToCard+0x1dc>
		}
	} else {

	}

	if (errorRegValue & 0x08) {		// CollErr
 8002012:	7c7b      	ldrb	r3, [r7, #17]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <TM_MFRC522_ToCard+0x1da>
		return MI_ERR;
 800201c:	2302      	movs	r3, #2
 800201e:	e000      	b.n	8002022 <TM_MFRC522_ToCard+0x1dc>
	}

	return status;
 8002020:	7dfb      	ldrb	r3, [r7, #23]
}
 8002022:	4618      	mov	r0, r3
 8002024:	371c      	adds	r7, #28
 8002026:	46bd      	mov	sp, r7
 8002028:	bd90      	pop	{r4, r7, pc}

0800202a <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 800202a:	b580      	push	{r7, lr}
 800202c:	b086      	sub	sp, #24
 800202e:	af02      	add	r7, sp, #8
 8002030:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8002036:	2100      	movs	r1, #0
 8002038:	200d      	movs	r0, #13
 800203a:	f7ff fe11 	bl	8001c60 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2293      	movs	r2, #147	; 0x93
 8002042:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3301      	adds	r3, #1
 8002048:	2220      	movs	r2, #32
 800204a:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800204c:	f107 030a 	add.w	r3, r7, #10
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2202      	movs	r2, #2
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	200c      	movs	r0, #12
 800205a:	f7ff fef4 	bl	8001e46 <TM_MFRC522_ToCard>
 800205e:	4603      	mov	r3, r0
 8002060:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d118      	bne.n	800209a <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {
 8002068:	2300      	movs	r3, #0
 800206a:	73bb      	strb	r3, [r7, #14]
 800206c:	e009      	b.n	8002082 <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 800206e:	7bbb      	ldrb	r3, [r7, #14]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	781a      	ldrb	r2, [r3, #0]
 8002076:	7b7b      	ldrb	r3, [r7, #13]
 8002078:	4053      	eors	r3, r2
 800207a:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 800207c:	7bbb      	ldrb	r3, [r7, #14]
 800207e:	3301      	adds	r3, #1
 8002080:	73bb      	strb	r3, [r7, #14]
 8002082:	7bbb      	ldrb	r3, [r7, #14]
 8002084:	2b03      	cmp	r3, #3
 8002086:	d9f2      	bls.n	800206e <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {
 8002088:	7bbb      	ldrb	r3, [r7, #14]
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	7b7a      	ldrb	r2, [r7, #13]
 8002092:	429a      	cmp	r2, r3
 8002094:	d001      	beq.n	800209a <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;
 8002096:	2302      	movs	r3, #2
 8002098:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <TM_MFRC522_CalculateCRC>:

TM_MFRC522_Status_t TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b087      	sub	sp, #28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	460b      	mov	r3, r1
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			//CRCIrq = 0
 80020b2:	2104      	movs	r1, #4
 80020b4:	2005      	movs	r0, #5
 80020b6:	f7ff fe63 	bl	8001d80 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 80020ba:	2180      	movs	r1, #128	; 0x80
 80020bc:	200a      	movs	r0, #10
 80020be:	f7ff fe45 	bl	8001d4c <TM_MFRC522_SetBitMask>
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 80020c2:	2100      	movs	r1, #0
 80020c4:	2001      	movs	r0, #1
 80020c6:	f7ff fdcb 	bl	8001c60 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < len; i++) {
 80020ca:	2300      	movs	r3, #0
 80020cc:	75fb      	strb	r3, [r7, #23]
 80020ce:	e00a      	b.n	80020e6 <TM_MFRC522_CalculateCRC+0x42>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4413      	add	r3, r2
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	4619      	mov	r1, r3
 80020da:	2009      	movs	r0, #9
 80020dc:	f7ff fdc0 	bl	8001c60 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {
 80020e0:	7dfb      	ldrb	r3, [r7, #23]
 80020e2:	3301      	adds	r3, #1
 80020e4:	75fb      	strb	r3, [r7, #23]
 80020e6:	7dfa      	ldrb	r2, [r7, #23]
 80020e8:	7afb      	ldrb	r3, [r7, #11]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d3f0      	bcc.n	80020d0 <TM_MFRC522_CalculateCRC+0x2c>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80020ee:	2103      	movs	r1, #3
 80020f0:	2001      	movs	r0, #1
 80020f2:	f7ff fdb5 	bl	8001c60 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 80020f6:	23ff      	movs	r3, #255	; 0xff
 80020f8:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80020fa:	2005      	movs	r0, #5
 80020fc:	f7ff fde8 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 8002100:	4603      	mov	r3, r0
 8002102:	75bb      	strb	r3, [r7, #22]
		i--;
 8002104:	7dfb      	ldrb	r3, [r7, #23]
 8002106:	3b01      	subs	r3, #1
 8002108:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 800210a:	7dfb      	ldrb	r3, [r7, #23]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d004      	beq.n	800211a <TM_MFRC522_CalculateCRC+0x76>
 8002110:	7dbb      	ldrb	r3, [r7, #22]
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0ef      	beq.n	80020fa <TM_MFRC522_CalculateCRC+0x56>

	if (i == 0) {
 800211a:	7dfb      	ldrb	r3, [r7, #23]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <TM_MFRC522_CalculateCRC+0x80>
		return MI_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e00e      	b.n	8002142 <TM_MFRC522_CalculateCRC+0x9e>
	}

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8002124:	2022      	movs	r0, #34	; 0x22
 8002126:	f7ff fdd3 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 800212a:	4603      	mov	r3, r0
 800212c:	461a      	mov	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	1c5c      	adds	r4, r3, #1
 8002136:	2021      	movs	r0, #33	; 0x21
 8002138:	f7ff fdca 	bl	8001cd0 <TM_MFRC522_ReadRegister>
 800213c:	4603      	mov	r3, r0
 800213e:	7023      	strb	r3, [r4, #0]

	return MI_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd90      	pop	{r4, r7, pc}
	...

0800214c <TM_MFRC522_SelectTag>:

TM_MFRC522_Status_t TM_MFRC522_SelectTag(uint8_t* serNum, uint8_t* type) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	; 0x28
 8002150:	af02      	add	r7, sp, #8
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
	uint8_t i;
	TM_MFRC522_Status_t status;
//	uint8_t size;
	uint16_t recvBits;
	uint8_t buffer[9];
	uint8_t sak[3] = {0};
 8002156:	4b29      	ldr	r3, [pc, #164]	; (80021fc <TM_MFRC522_SelectTag+0xb0>)
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	81bb      	strh	r3, [r7, #12]
 800215c:	2300      	movs	r3, #0
 800215e:	73bb      	strb	r3, [r7, #14]

	buffer[0] = PICC_SElECTTAG;
 8002160:	2393      	movs	r3, #147	; 0x93
 8002162:	743b      	strb	r3, [r7, #16]
	buffer[1] = 0x70;
 8002164:	2370      	movs	r3, #112	; 0x70
 8002166:	747b      	strb	r3, [r7, #17]
	for (i = 0; i < 4; i++) {
 8002168:	2300      	movs	r3, #0
 800216a:	77fb      	strb	r3, [r7, #31]
 800216c:	e00d      	b.n	800218a <TM_MFRC522_SelectTag+0x3e>
		buffer[i+2] = *(serNum+i);
 800216e:	7ffb      	ldrb	r3, [r7, #31]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	441a      	add	r2, r3
 8002174:	7ffb      	ldrb	r3, [r7, #31]
 8002176:	3302      	adds	r3, #2
 8002178:	7812      	ldrb	r2, [r2, #0]
 800217a:	f107 0120 	add.w	r1, r7, #32
 800217e:	440b      	add	r3, r1
 8002180:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < 4; i++) {
 8002184:	7ffb      	ldrb	r3, [r7, #31]
 8002186:	3301      	adds	r3, #1
 8002188:	77fb      	strb	r3, [r7, #31]
 800218a:	7ffb      	ldrb	r3, [r7, #31]
 800218c:	2b03      	cmp	r3, #3
 800218e:	d9ee      	bls.n	800216e <TM_MFRC522_SelectTag+0x22>
	}
	buffer[6] = buffer[2] ^ buffer[3] ^ buffer[4] ^ buffer[5]; // Calculate BCC - Block Check Character
 8002190:	7cba      	ldrb	r2, [r7, #18]
 8002192:	7cfb      	ldrb	r3, [r7, #19]
 8002194:	4053      	eors	r3, r2
 8002196:	b2da      	uxtb	r2, r3
 8002198:	7d3b      	ldrb	r3, [r7, #20]
 800219a:	4053      	eors	r3, r2
 800219c:	b2da      	uxtb	r2, r3
 800219e:	7d7b      	ldrb	r3, [r7, #21]
 80021a0:	4053      	eors	r3, r2
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	75bb      	strb	r3, [r7, #22]
	status = TM_MFRC522_CalculateCRC(buffer, 7, &buffer[7]);		//??
 80021a6:	f107 0310 	add.w	r3, r7, #16
 80021aa:	1dda      	adds	r2, r3, #7
 80021ac:	f107 0310 	add.w	r3, r7, #16
 80021b0:	2107      	movs	r1, #7
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff ff76 	bl	80020a4 <TM_MFRC522_CalculateCRC>
 80021b8:	4603      	mov	r3, r0
 80021ba:	77bb      	strb	r3, [r7, #30]

	if (status != MI_OK) {
 80021bc:	7fbb      	ldrb	r3, [r7, #30]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <TM_MFRC522_SelectTag+0x7a>
		return status;
 80021c2:	7fbb      	ldrb	r3, [r7, #30]
 80021c4:	e016      	b.n	80021f4 <TM_MFRC522_SelectTag+0xa8>
	}

	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, buffer, 9, sak, &recvBits);
 80021c6:	f107 020c 	add.w	r2, r7, #12
 80021ca:	f107 0110 	add.w	r1, r7, #16
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	4613      	mov	r3, r2
 80021d6:	2209      	movs	r2, #9
 80021d8:	200c      	movs	r0, #12
 80021da:	f7ff fe34 	bl	8001e46 <TM_MFRC522_ToCard>
 80021de:	4603      	mov	r3, r0
 80021e0:	77bb      	strb	r3, [r7, #30]
//		size = buffer[0];
//	} else {
//		size = 0;
//	}

	if (recvBits != 24) { // SAK must be exactly 24 bits (1 byte + CRC_A).
 80021e2:	8bbb      	ldrh	r3, [r7, #28]
 80021e4:	2b18      	cmp	r3, #24
 80021e6:	d001      	beq.n	80021ec <TM_MFRC522_SelectTag+0xa0>
		return MI_ERR;
 80021e8:	2302      	movs	r3, #2
 80021ea:	e003      	b.n	80021f4 <TM_MFRC522_SelectTag+0xa8>
	}

	*type = sak[0];
 80021ec:	7b3a      	ldrb	r2, [r7, #12]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	701a      	strb	r2, [r3, #0]

	return status;
 80021f2:	7fbb      	ldrb	r3, [r7, #30]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3720      	adds	r7, #32
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	0800c0a8 	.word	0x0800c0a8

08002200 <TM_MFRC522_Halt>:

void TM_MFRC522_Halt(void) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8002206:	2350      	movs	r3, #80	; 0x50
 8002208:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 800220e:	463b      	mov	r3, r7
 8002210:	1c9a      	adds	r2, r3, #2
 8002212:	463b      	mov	r3, r7
 8002214:	2102      	movs	r1, #2
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff ff44 	bl	80020a4 <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 800221c:	463a      	mov	r2, r7
 800221e:	4639      	mov	r1, r7
 8002220:	1dbb      	adds	r3, r7, #6
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	4613      	mov	r3, r2
 8002226:	2204      	movs	r2, #4
 8002228:	200c      	movs	r0, #12
 800222a:	f7ff fe0c 	bl	8001e46 <TM_MFRC522_ToCard>
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <TM_MFRC522_CS_Write>:

void TM_MFRC522_CS_Write(uint8_t val) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPIx_CS_GPIO_PORT, SPIx_CS_PIN, val);
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	461a      	mov	r2, r3
 8002246:	2104      	movs	r1, #4
 8002248:	4803      	ldr	r0, [pc, #12]	; (8002258 <TM_MFRC522_CS_Write+0x20>)
 800224a:	f002 fc9b 	bl	8004b84 <HAL_GPIO_WritePin>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40020c00 	.word	0x40020c00

0800225c <bin_to_strhex>:

void bin_to_strhex(unsigned char *bin, unsigned int binsz, char **result)
{
 800225c:	b5b0      	push	{r4, r5, r7, lr}
 800225e:	b08a      	sub	sp, #40	; 0x28
 8002260:	af00      	add	r7, sp, #0
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
  char          hex_str[]= "0123456789abcdef";
 8002268:	4b2d      	ldr	r3, [pc, #180]	; (8002320 <bin_to_strhex+0xc4>)
 800226a:	f107 0410 	add.w	r4, r7, #16
 800226e:	461d      	mov	r5, r3
 8002270:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002272:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002274:	682b      	ldr	r3, [r5, #0]
 8002276:	7023      	strb	r3, [r4, #0]
  unsigned int  i;

  *result = (char *)malloc(binsz * 2 + 3);
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	3303      	adds	r3, #3
 800227e:	4618      	mov	r0, r3
 8002280:	f006 ffec 	bl	800925c <malloc>
 8002284:	4603      	mov	r3, r0
 8002286:	461a      	mov	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	601a      	str	r2, [r3, #0]
  (*result)[binsz * 2 + 2] = 0;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	3301      	adds	r3, #1
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4413      	add	r3, r2
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]

  if (!binsz)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d039      	beq.n	8002316 <bin_to_strhex+0xba>
    return;

  (*result)[0] = '0';
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2230      	movs	r2, #48	; 0x30
 80022a8:	701a      	strb	r2, [r3, #0]
  (*result)[1] = 'x';
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	3301      	adds	r3, #1
 80022b0:	2278      	movs	r2, #120	; 0x78
 80022b2:	701a      	strb	r2, [r3, #0]

  for (i = 0; i < binsz; i++)
 80022b4:	2300      	movs	r3, #0
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
 80022b8:	e028      	b.n	800230c <bin_to_strhex+0xb0>
    {
      (*result)[i * 2 + 2] = hex_str[(bin[i] >> 4) & 0x0F];
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	4413      	add	r3, r2
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	091b      	lsrs	r3, r3, #4
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	f003 020f 	and.w	r2, r3, #15
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6819      	ldr	r1, [r3, #0]
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	3301      	adds	r3, #1
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	440b      	add	r3, r1
 80022d6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80022da:	440a      	add	r2, r1
 80022dc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80022e0:	701a      	strb	r2, [r3, #0]
      (*result)[i * 2 + 3] = hex_str[(bin[i]     ) & 0x0F];
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e6:	4413      	add	r3, r2
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	f003 020f 	and.w	r2, r3, #15
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6819      	ldr	r1, [r3, #0]
 80022f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	3303      	adds	r3, #3
 80022f8:	440b      	add	r3, r1
 80022fa:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80022fe:	440a      	add	r2, r1
 8002300:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002304:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < binsz; i++)
 8002306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002308:	3301      	adds	r3, #1
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
 800230c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	429a      	cmp	r2, r3
 8002312:	d3d2      	bcc.n	80022ba <bin_to_strhex+0x5e>
 8002314:	e000      	b.n	8002318 <bin_to_strhex+0xbc>
    return;
 8002316:	bf00      	nop
    }  
}
 8002318:	3728      	adds	r7, #40	; 0x28
 800231a:	46bd      	mov	sp, r7
 800231c:	bdb0      	pop	{r4, r5, r7, pc}
 800231e:	bf00      	nop
 8002320:	0800c0ac 	.word	0x0800c0ac

08002324 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <MX_SPI3_Init+0x74>)
 800232a:	4a1c      	ldr	r2, [pc, #112]	; (800239c <MX_SPI3_Init+0x78>)
 800232c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800232e:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <MX_SPI3_Init+0x74>)
 8002330:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002334:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002336:	4b18      	ldr	r3, [pc, #96]	; (8002398 <MX_SPI3_Init+0x74>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800233c:	4b16      	ldr	r3, [pc, #88]	; (8002398 <MX_SPI3_Init+0x74>)
 800233e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002342:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002344:	4b14      	ldr	r3, [pc, #80]	; (8002398 <MX_SPI3_Init+0x74>)
 8002346:	2200      	movs	r2, #0
 8002348:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800234a:	4b13      	ldr	r3, [pc, #76]	; (8002398 <MX_SPI3_Init+0x74>)
 800234c:	2200      	movs	r2, #0
 800234e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002350:	4b11      	ldr	r3, [pc, #68]	; (8002398 <MX_SPI3_Init+0x74>)
 8002352:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002356:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002358:	4b0f      	ldr	r3, [pc, #60]	; (8002398 <MX_SPI3_Init+0x74>)
 800235a:	2218      	movs	r2, #24
 800235c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800235e:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <MX_SPI3_Init+0x74>)
 8002360:	2200      	movs	r2, #0
 8002362:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002364:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <MX_SPI3_Init+0x74>)
 8002366:	2200      	movs	r2, #0
 8002368:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800236a:	4b0b      	ldr	r3, [pc, #44]	; (8002398 <MX_SPI3_Init+0x74>)
 800236c:	2200      	movs	r2, #0
 800236e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002370:	4b09      	ldr	r3, [pc, #36]	; (8002398 <MX_SPI3_Init+0x74>)
 8002372:	2207      	movs	r2, #7
 8002374:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002376:	4b08      	ldr	r3, [pc, #32]	; (8002398 <MX_SPI3_Init+0x74>)
 8002378:	2200      	movs	r2, #0
 800237a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800237c:	4b06      	ldr	r3, [pc, #24]	; (8002398 <MX_SPI3_Init+0x74>)
 800237e:	2200      	movs	r2, #0
 8002380:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002382:	4805      	ldr	r0, [pc, #20]	; (8002398 <MX_SPI3_Init+0x74>)
 8002384:	f003 fd2e 	bl	8005de4 <HAL_SPI_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800238e:	f7ff f8e3 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000584 	.word	0x20000584
 800239c:	40003c00 	.word	0x40003c00

080023a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b08a      	sub	sp, #40	; 0x28
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a1b      	ldr	r2, [pc, #108]	; (800242c <HAL_SPI_MspInit+0x8c>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d130      	bne.n	8002424 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80023c2:	4b1b      	ldr	r3, [pc, #108]	; (8002430 <HAL_SPI_MspInit+0x90>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	4a1a      	ldr	r2, [pc, #104]	; (8002430 <HAL_SPI_MspInit+0x90>)
 80023c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023cc:	6413      	str	r3, [r2, #64]	; 0x40
 80023ce:	4b18      	ldr	r3, [pc, #96]	; (8002430 <HAL_SPI_MspInit+0x90>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023da:	4b15      	ldr	r3, [pc, #84]	; (8002430 <HAL_SPI_MspInit+0x90>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023de:	4a14      	ldr	r2, [pc, #80]	; (8002430 <HAL_SPI_MspInit+0x90>)
 80023e0:	f043 0304 	orr.w	r3, r3, #4
 80023e4:	6313      	str	r3, [r2, #48]	; 0x30
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_SPI_MspInit+0x90>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80023f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80023f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2302      	movs	r3, #2
 80023fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002400:	2303      	movs	r3, #3
 8002402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002404:	2306      	movs	r3, #6
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	4619      	mov	r1, r3
 800240e:	4809      	ldr	r0, [pc, #36]	; (8002434 <HAL_SPI_MspInit+0x94>)
 8002410:	f002 f9f4 	bl	80047fc <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	2100      	movs	r1, #0
 8002418:	2033      	movs	r0, #51	; 0x33
 800241a:	f001 fdae 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800241e:	2033      	movs	r0, #51	; 0x33
 8002420:	f001 fdc7 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002424:	bf00      	nop
 8002426:	3728      	adds	r7, #40	; 0x28
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40003c00 	.word	0x40003c00
 8002430:	40023800 	.word	0x40023800
 8002434:	40020800 	.word	0x40020800

08002438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800243e:	4b0f      	ldr	r3, [pc, #60]	; (800247c <HAL_MspInit+0x44>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	4a0e      	ldr	r2, [pc, #56]	; (800247c <HAL_MspInit+0x44>)
 8002444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002448:	6413      	str	r3, [r2, #64]	; 0x40
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <HAL_MspInit+0x44>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002456:	4b09      	ldr	r3, [pc, #36]	; (800247c <HAL_MspInit+0x44>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	4a08      	ldr	r2, [pc, #32]	; (800247c <HAL_MspInit+0x44>)
 800245c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002460:	6453      	str	r3, [r2, #68]	; 0x44
 8002462:	4b06      	ldr	r3, [pc, #24]	; (800247c <HAL_MspInit+0x44>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800246e:	bf00      	nop
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40023800 	.word	0x40023800

08002480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002484:	e7fe      	b.n	8002484 <NMI_Handler+0x4>
	...

08002488 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  // blink LED RED
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800248c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002490:	4803      	ldr	r0, [pc, #12]	; (80024a0 <HardFault_Handler+0x18>)
 8002492:	f002 fb90 	bl	8004bb6 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8002496:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800249a:	f000 fe9d 	bl	80031d8 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800249e:	e7f5      	b.n	800248c <HardFault_Handler+0x4>
 80024a0:	40020400 	.word	0x40020400

080024a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a8:	e7fe      	b.n	80024a8 <MemManage_Handler+0x4>

080024aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ae:	e7fe      	b.n	80024ae <BusFault_Handler+0x4>

080024b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b4:	e7fe      	b.n	80024b4 <UsageFault_Handler+0x4>

080024b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024b6:	b480      	push	{r7}
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024e4:	f000 fe58 	bl	8003198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}

080024ec <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 80024f0:	4803      	ldr	r0, [pc, #12]	; (8002500 <ADC_IRQHandler+0x14>)
 80024f2:	f000 fed9 	bl	80032a8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 80024f6:	4803      	ldr	r0, [pc, #12]	; (8002504 <ADC_IRQHandler+0x18>)
 80024f8:	f000 fed6 	bl	80032a8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000428 	.word	0x20000428
 8002504:	200004d0 	.word	0x200004d0

08002508 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800250c:	4802      	ldr	r0, [pc, #8]	; (8002518 <TIM3_IRQHandler+0x10>)
 800250e:	f004 fde5 	bl	80070dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000698 	.word	0x20000698

0800251c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <TIM4_IRQHandler+0x10>)
 8002522:	f004 fddb 	bl	80070dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	2000064c 	.word	0x2000064c

08002530 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002534:	4802      	ldr	r0, [pc, #8]	; (8002540 <USART1_IRQHandler+0x10>)
 8002536:	f005 fe41 	bl	80081bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000800 	.word	0x20000800

08002544 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <USART3_IRQHandler+0x10>)
 800254a:	f005 fe37 	bl	80081bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	2000077c 	.word	0x2000077c

08002558 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 800255c:	4802      	ldr	r0, [pc, #8]	; (8002568 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800255e:	f004 fdbd 	bl	80070dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200006e4 	.word	0x200006e4

0800256c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002570:	4802      	ldr	r0, [pc, #8]	; (800257c <SPI3_IRQHandler+0x10>)
 8002572:	f004 f863 	bl	800663c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000584 	.word	0x20000584

08002580 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002584:	4802      	ldr	r0, [pc, #8]	; (8002590 <TIM6_DAC_IRQHandler+0x10>)
 8002586:	f004 fda9 	bl	80070dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000730 	.word	0x20000730

08002594 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002598:	4802      	ldr	r0, [pc, #8]	; (80025a4 <DMA2_Stream1_IRQHandler+0x10>)
 800259a:	f001 fec5 	bl	8004328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000470 	.word	0x20000470

080025a8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80025ac:	4802      	ldr	r0, [pc, #8]	; (80025b8 <DMA2_Stream2_IRQHandler+0x10>)
 80025ae:	f001 febb 	bl	8004328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000518 	.word	0x20000518

080025bc <stop_detector_init>:

/******************************************************************************
Obstacle Detector
******************************************************************************/
void stop_detector_init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
	// start Obstacle detector ADC DMA
	HAL_ADC_Start_DMA(&OBS_DETECTOR_ADC_DMA, &obs_distance, 1);
 80025c0:	2201      	movs	r2, #1
 80025c2:	4904      	ldr	r1, [pc, #16]	; (80025d4 <stop_detector_init+0x18>)
 80025c4:	4804      	ldr	r0, [pc, #16]	; (80025d8 <stop_detector_init+0x1c>)
 80025c6:	f000 ffb1 	bl	800352c <HAL_ADC_Start_DMA>
	// stop detector enabled
	stop_detector_status = 1;
 80025ca:	4b04      	ldr	r3, [pc, #16]	; (80025dc <stop_detector_init+0x20>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]
}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	2000040c 	.word	0x2000040c
 80025d8:	20000428 	.word	0x20000428
 80025dc:	20000410 	.word	0x20000410

080025e0 <stop_detector_deInit>:

void stop_detector_deInit(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
	// stop Obstacle detector ADC DMA
	HAL_ADC_Stop_DMA(&OBS_DETECTOR_ADC_DMA);
 80025e4:	4803      	ldr	r0, [pc, #12]	; (80025f4 <stop_detector_deInit+0x14>)
 80025e6:	f001 f89b 	bl	8003720 <HAL_ADC_Stop_DMA>
	// stop detector disabled
	stop_detector_status = 0;
 80025ea:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <stop_detector_deInit+0x18>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
}
 80025f0:	bf00      	nop
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20000428 	.word	0x20000428
 80025f8:	20000410 	.word	0x20000410

080025fc <stop_detector_isr>:
		 	 - R (right sensor)
@param	none
@retval	none
******************************************************************************/
uint8_t stop_detector_isr()
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
	// previous sensor values
	static uint8_t sens_prev = 0;
	// current sensor values
	uint8_t sens = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	71fb      	strb	r3, [r7, #7]

	// Digital value of distance
	static uint32_t old_obs_distance = 0;
	uint8_t obs_found_flag = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	71bb      	strb	r3, [r7, #6]

	// is stop detector ON?
	if(stop_detector_status == 0)
 800260a:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <stop_detector_isr+0x8c>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <stop_detector_isr+0x1a>
		// return all ok
		return 0;
 8002612:	2300      	movs	r3, #0
 8002614:	e034      	b.n	8002680 <stop_detector_isr+0x84>

	// ***** Check Stop Marks Detector *****
	// if SENSOR_L enabled sens = 0000 0001 (1)
	// if SENSOR_L disabled sens = 0000 0000 (0)
	sens = qtr_get_digital(ST_SENSOR_L);
 8002616:	2005      	movs	r0, #5
 8002618:	f7ff fa36 	bl	8001a88 <qtr_get_digital>
 800261c:	4603      	mov	r3, r0
 800261e:	71fb      	strb	r3, [r7, #7]

	// rotate left one bit
	// SENSOR_L enabled: sens = 0000 0010
	// SENSOR_L disabled: sens = 0000 0000
	sens = sens << 1;
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	71fb      	strb	r3, [r7, #7]

	// SENSOR_L enabled:
		// if SENSOR_R enabled sens = 0000 0011 (3)
		// if SENSOR_R disabled sens = 0000 0010 (2)
	sens += qtr_get_digital(ST_SENSOR_R);
 8002626:	2000      	movs	r0, #0
 8002628:	f7ff fa2e 	bl	8001a88 <qtr_get_digital>
 800262c:	4603      	mov	r3, r0
 800262e:	461a      	mov	r2, r3
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	4413      	add	r3, r2
 8002634:	71fb      	strb	r3, [r7, #7]

	// both sensors enabled
	if((sens == sens_prev) && (sens == 3))
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <stop_detector_isr+0x90>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	79fa      	ldrb	r2, [r7, #7]
 800263c:	429a      	cmp	r2, r3
 800263e:	d104      	bne.n	800264a <stop_detector_isr+0x4e>
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	2b03      	cmp	r3, #3
 8002644:	d101      	bne.n	800264a <stop_detector_isr+0x4e>
//	if(sens == 3)
		// return cross found error
		return E_ST_CROSS_FOUND;
 8002646:	2301      	movs	r3, #1
 8002648:	e01a      	b.n	8002680 <stop_detector_isr+0x84>
//		// return room found error
//		return E_ST_ROOM_FOUND;

	// ***** Check Obstacle Detector *****
	// Obstacle found flag update
	obs_found_flag = OBS_TOO_CLOSE(obs_distance, old_obs_distance);
 800264a:	4b11      	ldr	r3, [pc, #68]	; (8002690 <stop_detector_isr+0x94>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002652:	d306      	bcc.n	8002662 <stop_detector_isr+0x66>
 8002654:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <stop_detector_isr+0x98>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800265c:	d301      	bcc.n	8002662 <stop_detector_isr+0x66>
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <stop_detector_isr+0x68>
 8002662:	2300      	movs	r3, #0
 8002664:	71bb      	strb	r3, [r7, #6]
														obs_found_flag);
	UART_puts(str);
#endif // !_DEBUG_

	// update old distance variable
	old_obs_distance = obs_distance;
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <stop_detector_isr+0x94>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <stop_detector_isr+0x98>)
 800266c:	6013      	str	r3, [r2, #0]

	if(obs_found_flag)
 800266e:	79bb      	ldrb	r3, [r7, #6]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <stop_detector_isr+0x7c>
		// return obstacle found error
		return E_ST_OBS_FOUND;
 8002674:	2302      	movs	r3, #2
 8002676:	e003      	b.n	8002680 <stop_detector_isr+0x84>
//		return 0;

	// update sensors value
	sens_prev = sens;
 8002678:	4a04      	ldr	r2, [pc, #16]	; (800268c <stop_detector_isr+0x90>)
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	7013      	strb	r3, [r2, #0]

	return EXIT_SUCCESS;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20000410 	.word	0x20000410
 800268c:	20000411 	.word	0x20000411
 8002690:	2000040c 	.word	0x2000040c
 8002694:	20000414 	.word	0x20000414

08002698 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
	return 1;
 800269c:	2301      	movs	r3, #1
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <_kill>:

int _kill(int pid, int sig)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026b2:	f006 fda9 	bl	8009208 <__errno>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2216      	movs	r2, #22
 80026ba:	601a      	str	r2, [r3, #0]
	return -1;
 80026bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <_exit>:

void _exit (int status)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff ffe7 	bl	80026a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80026da:	e7fe      	b.n	80026da <_exit+0x12>

080026dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	e00a      	b.n	8002704 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026ee:	f3af 8000 	nop.w
 80026f2:	4601      	mov	r1, r0
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	60ba      	str	r2, [r7, #8]
 80026fa:	b2ca      	uxtb	r2, r1
 80026fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	3301      	adds	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	429a      	cmp	r2, r3
 800270a:	dbf0      	blt.n	80026ee <_read+0x12>
	}

return len;
 800270c:	687b      	ldr	r3, [r7, #4]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af00      	add	r7, sp, #0
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	e009      	b.n	800273c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	60ba      	str	r2, [r7, #8]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	3301      	adds	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	429a      	cmp	r2, r3
 8002742:	dbf1      	blt.n	8002728 <_write+0x12>
	}
	return len;
 8002744:	687b      	ldr	r3, [r7, #4]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <_close>:

int _close(int file)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
	return -1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
 800276e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002776:	605a      	str	r2, [r3, #4]
	return 0;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <_isatty>:

int _isatty(int file)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
	return 1;
 800278e:	2301      	movs	r3, #1
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
	return 0;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
	...

080027b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027c0:	4a14      	ldr	r2, [pc, #80]	; (8002814 <_sbrk+0x5c>)
 80027c2:	4b15      	ldr	r3, [pc, #84]	; (8002818 <_sbrk+0x60>)
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <_sbrk+0x64>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d4:	4b11      	ldr	r3, [pc, #68]	; (800281c <_sbrk+0x64>)
 80027d6:	4a12      	ldr	r2, [pc, #72]	; (8002820 <_sbrk+0x68>)
 80027d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <_sbrk+0x64>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e8:	f006 fd0e 	bl	8009208 <__errno>
 80027ec:	4603      	mov	r3, r0
 80027ee:	220c      	movs	r2, #12
 80027f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027f2:	f04f 33ff 	mov.w	r3, #4294967295
 80027f6:	e009      	b.n	800280c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fe:	4b07      	ldr	r3, [pc, #28]	; (800281c <_sbrk+0x64>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	4a05      	ldr	r2, [pc, #20]	; (800281c <_sbrk+0x64>)
 8002808:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800280a:	68fb      	ldr	r3, [r7, #12]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20080000 	.word	0x20080000
 8002818:	00000400 	.word	0x00000400
 800281c:	20000418 	.word	0x20000418
 8002820:	200008a0 	.word	0x200008a0

08002824 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <SystemInit+0x20>)
 800282a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282e:	4a05      	ldr	r2, [pc, #20]	; (8002844 <SystemInit+0x20>)
 8002830:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002834:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim13;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800284e:	f107 0310 	add.w	r3, r7, #16
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	605a      	str	r2, [r3, #4]
 8002858:	609a      	str	r2, [r3, #8]
 800285a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800285c:	1d3b      	adds	r3, r7, #4
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002866:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <MX_TIM3_Init+0x98>)
 8002868:	4a1e      	ldr	r2, [pc, #120]	; (80028e4 <MX_TIM3_Init+0x9c>)
 800286a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 60000-1;
 800286c:	4b1c      	ldr	r3, [pc, #112]	; (80028e0 <MX_TIM3_Init+0x98>)
 800286e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002872:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <MX_TIM3_Init+0x98>)
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1800-1;
 800287a:	4b19      	ldr	r3, [pc, #100]	; (80028e0 <MX_TIM3_Init+0x98>)
 800287c:	f240 7207 	movw	r2, #1799	; 0x707
 8002880:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002882:	4b17      	ldr	r3, [pc, #92]	; (80028e0 <MX_TIM3_Init+0x98>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <MX_TIM3_Init+0x98>)
 800288a:	2280      	movs	r2, #128	; 0x80
 800288c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800288e:	4814      	ldr	r0, [pc, #80]	; (80028e0 <MX_TIM3_Init+0x98>)
 8002890:	f004 f954 	bl	8006b3c <HAL_TIM_Base_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800289a:	f7fe fe5d 	bl	8001558 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800289e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028a4:	f107 0310 	add.w	r3, r7, #16
 80028a8:	4619      	mov	r1, r3
 80028aa:	480d      	ldr	r0, [pc, #52]	; (80028e0 <MX_TIM3_Init+0x98>)
 80028ac:	f004 fe46 	bl	800753c <HAL_TIM_ConfigClockSource>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80028b6:	f7fe fe4f 	bl	8001558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028ba:	2320      	movs	r3, #32
 80028bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028c2:	1d3b      	adds	r3, r7, #4
 80028c4:	4619      	mov	r1, r3
 80028c6:	4806      	ldr	r0, [pc, #24]	; (80028e0 <MX_TIM3_Init+0x98>)
 80028c8:	f005 fae4 	bl	8007e94 <HAL_TIMEx_MasterConfigSynchronization>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80028d2:	f7fe fe41 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80028d6:	bf00      	nop
 80028d8:	3720      	adds	r7, #32
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	20000698 	.word	0x20000698
 80028e4:	40000400 	.word	0x40000400

080028e8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08a      	sub	sp, #40	; 0x28
 80028ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ee:	f107 031c 	add.w	r3, r7, #28
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028fa:	463b      	mov	r3, r7
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	609a      	str	r2, [r3, #8]
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	611a      	str	r2, [r3, #16]
 8002908:	615a      	str	r2, [r3, #20]
 800290a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800290c:	4b26      	ldr	r3, [pc, #152]	; (80029a8 <MX_TIM4_Init+0xc0>)
 800290e:	4a27      	ldr	r2, [pc, #156]	; (80029ac <MX_TIM4_Init+0xc4>)
 8002910:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 8002912:	4b25      	ldr	r3, [pc, #148]	; (80029a8 <MX_TIM4_Init+0xc0>)
 8002914:	226b      	movs	r2, #107	; 0x6b
 8002916:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002918:	4b23      	ldr	r3, [pc, #140]	; (80029a8 <MX_TIM4_Init+0xc0>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-0;
 800291e:	4b22      	ldr	r3, [pc, #136]	; (80029a8 <MX_TIM4_Init+0xc0>)
 8002920:	2264      	movs	r2, #100	; 0x64
 8002922:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002924:	4b20      	ldr	r3, [pc, #128]	; (80029a8 <MX_TIM4_Init+0xc0>)
 8002926:	2200      	movs	r2, #0
 8002928:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800292a:	4b1f      	ldr	r3, [pc, #124]	; (80029a8 <MX_TIM4_Init+0xc0>)
 800292c:	2280      	movs	r2, #128	; 0x80
 800292e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002930:	481d      	ldr	r0, [pc, #116]	; (80029a8 <MX_TIM4_Init+0xc0>)
 8002932:	f004 fa02 	bl	8006d3a <HAL_TIM_PWM_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800293c:	f7fe fe0c 	bl	8001558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	4816      	ldr	r0, [pc, #88]	; (80029a8 <MX_TIM4_Init+0xc0>)
 8002950:	f005 faa0 	bl	8007e94 <HAL_TIMEx_MasterConfigSynchronization>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800295a:	f7fe fdfd 	bl	8001558 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800295e:	2360      	movs	r3, #96	; 0x60
 8002960:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800296a:	2300      	movs	r3, #0
 800296c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800296e:	463b      	mov	r3, r7
 8002970:	2208      	movs	r2, #8
 8002972:	4619      	mov	r1, r3
 8002974:	480c      	ldr	r0, [pc, #48]	; (80029a8 <MX_TIM4_Init+0xc0>)
 8002976:	f004 fcd1 	bl	800731c <HAL_TIM_PWM_ConfigChannel>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002980:	f7fe fdea 	bl	8001558 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002984:	463b      	mov	r3, r7
 8002986:	220c      	movs	r2, #12
 8002988:	4619      	mov	r1, r3
 800298a:	4807      	ldr	r0, [pc, #28]	; (80029a8 <MX_TIM4_Init+0xc0>)
 800298c:	f004 fcc6 	bl	800731c <HAL_TIM_PWM_ConfigChannel>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002996:	f7fe fddf 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800299a:	4803      	ldr	r0, [pc, #12]	; (80029a8 <MX_TIM4_Init+0xc0>)
 800299c:	f000 f8e6 	bl	8002b6c <HAL_TIM_MspPostInit>

}
 80029a0:	bf00      	nop
 80029a2:	3728      	adds	r7, #40	; 0x28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	2000064c 	.word	0x2000064c
 80029ac:	40000800 	.word	0x40000800

080029b0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029b6:	1d3b      	adds	r3, r7, #4
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029c2:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <MX_TIM6_Init+0x68>)
 80029c4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10800-1;
 80029c6:	4b13      	ldr	r3, [pc, #76]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029c8:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80029cc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 80029d4:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029d6:	2263      	movs	r2, #99	; 0x63
 80029d8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029da:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029dc:	2280      	movs	r2, #128	; 0x80
 80029de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029e0:	480c      	ldr	r0, [pc, #48]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029e2:	f004 f8ab 	bl	8006b3c <HAL_TIM_Base_Init>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80029ec:	f7fe fdb4 	bl	8001558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80029f0:	2320      	movs	r3, #32
 80029f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	4619      	mov	r1, r3
 80029fc:	4805      	ldr	r0, [pc, #20]	; (8002a14 <MX_TIM6_Init+0x64>)
 80029fe:	f005 fa49 	bl	8007e94 <HAL_TIMEx_MasterConfigSynchronization>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002a08:	f7fe fda6 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002a0c:	bf00      	nop
 8002a0e:	3710      	adds	r7, #16
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000730 	.word	0x20000730
 8002a18:	40001000 	.word	0x40001000

08002a1c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002a20:	4b0e      	ldr	r3, [pc, #56]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a22:	4a0f      	ldr	r2, [pc, #60]	; (8002a60 <MX_TIM13_Init+0x44>)
 8002a24:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 10800-1;
 8002a26:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a28:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002a2c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 500-1;
 8002a34:	4b09      	ldr	r3, [pc, #36]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a36:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002a3a:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3c:	4b07      	ldr	r3, [pc, #28]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a42:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a44:	2280      	movs	r2, #128	; 0x80
 8002a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002a48:	4804      	ldr	r0, [pc, #16]	; (8002a5c <MX_TIM13_Init+0x40>)
 8002a4a:	f004 f877 	bl	8006b3c <HAL_TIM_Base_Init>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002a54:	f7fe fd80 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002a58:	bf00      	nop
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	200006e4 	.word	0x200006e4
 8002a60:	40001c00 	.word	0x40001c00

08002a64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a27      	ldr	r2, [pc, #156]	; (8002b10 <HAL_TIM_Base_MspInit+0xac>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d114      	bne.n	8002aa0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a76:	4b27      	ldr	r3, [pc, #156]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	4a26      	ldr	r2, [pc, #152]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002a7c:	f043 0302 	orr.w	r3, r3, #2
 8002a80:	6413      	str	r3, [r2, #64]	; 0x40
 8002a82:	4b24      	ldr	r3, [pc, #144]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	617b      	str	r3, [r7, #20]
 8002a8c:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2100      	movs	r1, #0
 8002a92:	201d      	movs	r0, #29
 8002a94:	f001 fa71 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a98:	201d      	movs	r0, #29
 8002a9a:	f001 fa8a 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002a9e:	e032      	b.n	8002b06 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM6)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a1c      	ldr	r2, [pc, #112]	; (8002b18 <HAL_TIM_Base_MspInit+0xb4>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d114      	bne.n	8002ad4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002aaa:	4b1a      	ldr	r3, [pc, #104]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	4a19      	ldr	r2, [pc, #100]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002ab0:	f043 0310 	orr.w	r3, r3, #16
 8002ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab6:	4b17      	ldr	r3, [pc, #92]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	2036      	movs	r0, #54	; 0x36
 8002ac8:	f001 fa57 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002acc:	2036      	movs	r0, #54	; 0x36
 8002ace:	f001 fa70 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
}
 8002ad2:	e018      	b.n	8002b06 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM13)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a10      	ldr	r2, [pc, #64]	; (8002b1c <HAL_TIM_Base_MspInit+0xb8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d113      	bne.n	8002b06 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002ade:	4b0d      	ldr	r3, [pc, #52]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	4a0c      	ldr	r2, [pc, #48]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aea:	4b0a      	ldr	r3, [pc, #40]	; (8002b14 <HAL_TIM_Base_MspInit+0xb0>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2100      	movs	r1, #0
 8002afa:	202c      	movs	r0, #44	; 0x2c
 8002afc:	f001 fa3d 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002b00:	202c      	movs	r0, #44	; 0x2c
 8002b02:	f001 fa56 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
}
 8002b06:	bf00      	nop
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40000400 	.word	0x40000400
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40001000 	.word	0x40001000
 8002b1c:	40001c00 	.word	0x40001c00

08002b20 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	; (8002b64 <HAL_TIM_PWM_MspInit+0x44>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d113      	bne.n	8002b5a <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b32:	4b0d      	ldr	r3, [pc, #52]	; (8002b68 <HAL_TIM_PWM_MspInit+0x48>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	4a0c      	ldr	r2, [pc, #48]	; (8002b68 <HAL_TIM_PWM_MspInit+0x48>)
 8002b38:	f043 0304 	orr.w	r3, r3, #4
 8002b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_TIM_PWM_MspInit+0x48>)
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	f003 0304 	and.w	r3, r3, #4
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	201e      	movs	r0, #30
 8002b50:	f001 fa13 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b54:	201e      	movs	r0, #30
 8002b56:	f001 fa2c 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40000800 	.word	0x40000800
 8002b68:	40023800 	.word	0x40023800

08002b6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08a      	sub	sp, #40	; 0x28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 0314 	add.w	r3, r7, #20
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a20      	ldr	r2, [pc, #128]	; (8002c0c <HAL_TIM_MspPostInit+0xa0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d139      	bne.n	8002c02 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b8e:	4b20      	ldr	r3, [pc, #128]	; (8002c10 <HAL_TIM_MspPostInit+0xa4>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	4a1f      	ldr	r2, [pc, #124]	; (8002c10 <HAL_TIM_MspPostInit+0xa4>)
 8002b94:	f043 0308 	orr.w	r3, r3, #8
 8002b98:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9a:	4b1d      	ldr	r3, [pc, #116]	; (8002c10 <HAL_TIM_MspPostInit+0xa4>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	613b      	str	r3, [r7, #16]
 8002ba4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <HAL_TIM_MspPostInit+0xa4>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	4a19      	ldr	r2, [pc, #100]	; (8002c10 <HAL_TIM_MspPostInit+0xa4>)
 8002bac:	f043 0302 	orr.w	r3, r3, #2
 8002bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bb2:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <HAL_TIM_MspPostInit+0xa4>)
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD15     ------> TIM4_CH4
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = PWM_LEFT_Pin;
 8002bbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_LEFT_GPIO_Port, &GPIO_InitStruct);
 8002bd4:	f107 0314 	add.w	r3, r7, #20
 8002bd8:	4619      	mov	r1, r3
 8002bda:	480e      	ldr	r0, [pc, #56]	; (8002c14 <HAL_TIM_MspPostInit+0xa8>)
 8002bdc:	f001 fe0e 	bl	80047fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_RIGHT_Pin;
 8002be0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002bf6:	f107 0314 	add.w	r3, r7, #20
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4806      	ldr	r0, [pc, #24]	; (8002c18 <HAL_TIM_MspPostInit+0xac>)
 8002bfe:	f001 fdfd 	bl	80047fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002c02:	bf00      	nop
 8002c04:	3728      	adds	r7, #40	; 0x28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40000800 	.word	0x40000800
 8002c10:	40023800 	.word	0x40023800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	40020400 	.word	0x40020400

08002c1c <set_pwm>:
  }
}

/* USER CODE BEGIN 1 */
void set_pwm(TIM_HandleTypeDef *htim, uint16_t channel, uint16_t dc)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	460b      	mov	r3, r1
 8002c26:	807b      	strh	r3, [r7, #2]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	803b      	strh	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002c2c:	887b      	ldrh	r3, [r7, #2]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d104      	bne.n	8002c3c <set_pwm+0x20>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	883a      	ldrh	r2, [r7, #0]
 8002c38:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002c3a:	e023      	b.n	8002c84 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002c3c:	887b      	ldrh	r3, [r7, #2]
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d104      	bne.n	8002c4c <set_pwm+0x30>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	883b      	ldrh	r3, [r7, #0]
 8002c48:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002c4a:	e01b      	b.n	8002c84 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002c4c:	887b      	ldrh	r3, [r7, #2]
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d104      	bne.n	8002c5c <set_pwm+0x40>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	883b      	ldrh	r3, [r7, #0]
 8002c58:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002c5a:	e013      	b.n	8002c84 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002c5c:	887b      	ldrh	r3, [r7, #2]
 8002c5e:	2b0c      	cmp	r3, #12
 8002c60:	d104      	bne.n	8002c6c <set_pwm+0x50>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	883b      	ldrh	r3, [r7, #0]
 8002c68:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002c6a:	e00b      	b.n	8002c84 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002c6c:	887b      	ldrh	r3, [r7, #2]
 8002c6e:	2b10      	cmp	r3, #16
 8002c70:	d104      	bne.n	8002c7c <set_pwm+0x60>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	883b      	ldrh	r3, [r7, #0]
 8002c78:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002c7a:	e003      	b.n	8002c84 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	883b      	ldrh	r3, [r7, #0]
 8002c82:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	if(htim == &TIM_MOTION)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a0b      	ldr	r2, [pc, #44]	; (8002cc8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d102      	bne.n	8002ca6 <HAL_TIM_PeriodElapsedCallback+0x16>
	{// enters every 10ms
		// line follower PID and stop_sensors
		motion_isr();
 8002ca0:	f7fe fc94 	bl	80015cc <motion_isr>
	}
	else if(htim == &TIM_DEBOUNCE)
	{// user button debounce
		debounce_isr();
	}
}
 8002ca4:	e00c      	b.n	8002cc0 <HAL_TIM_PeriodElapsedCallback+0x30>
	else if(htim == &TIM_TIMEOUTS)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a08      	ldr	r2, [pc, #32]	; (8002ccc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d102      	bne.n	8002cb4 <HAL_TIM_PeriodElapsedCallback+0x24>
		timeout_isr();
 8002cae:	f000 f84d 	bl	8002d4c <timeout_isr>
}
 8002cb2:	e005      	b.n	8002cc0 <HAL_TIM_PeriodElapsedCallback+0x30>
	else if(htim == &TIM_DEBOUNCE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a06      	ldr	r2, [pc, #24]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d101      	bne.n	8002cc0 <HAL_TIM_PeriodElapsedCallback+0x30>
		debounce_isr();
 8002cbc:	f7fd ffe8 	bl	8000c90 <debounce_isr>
}
 8002cc0:	bf00      	nop
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000730 	.word	0x20000730
 8002ccc:	20000698 	.word	0x20000698
 8002cd0:	200006e4 	.word	0x200006e4

08002cd4 <timeout_start>:

/******************************************************************************
Timeout Start
******************************************************************************/
void timeout_start(int time_sec)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
	// update timeout timer reload
	if(time_sec > MAX_TIMEOUT)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b24      	cmp	r3, #36	; 0x24
 8002ce0:	dd04      	ble.n	8002cec <timeout_start+0x18>
	{
//		TIM_TIMEOUTS.Init.Prescaler = x - 1;
		TIM_TIMEOUTS.Init.Period = (PERIOD_1SEC * MAX_TIMEOUT) - 1;
 8002ce2:	4b13      	ldr	r3, [pc, #76]	; (8002d30 <timeout_start+0x5c>)
 8002ce4:	f64f 521f 	movw	r2, #64799	; 0xfd1f
 8002ce8:	60da      	str	r2, [r3, #12]
 8002cea:	e008      	b.n	8002cfe <timeout_start+0x2a>
//		timeout_cycles = time_sec ...
	}
	else
		TIM_TIMEOUTS.Init.Period = (PERIOD_1SEC * time_sec) - 1; // >>>>>>>>>>>>> check this
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <timeout_start+0x5c>)
 8002cfc:	60da      	str	r2, [r3, #12]

	// init Timer
	if(HAL_TIM_Base_Init(&TIM_TIMEOUTS) != HAL_OK)
 8002cfe:	480c      	ldr	r0, [pc, #48]	; (8002d30 <timeout_start+0x5c>)
 8002d00:	f003 ff1c 	bl	8006b3c <HAL_TIM_Base_Init>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d002      	beq.n	8002d10 <timeout_start+0x3c>
		// init error
		Error_Handler();
 8002d0a:	f7fe fc25 	bl	8001558 <Error_Handler>
		// clear TIM_SR_UIF TIM flag
		__HAL_TIM_CLEAR_FLAG(&TIM_TIMEOUTS, TIM_SR_UIF);
		// start timeout Timer
		HAL_TIM_Base_Start_IT(&TIM_TIMEOUTS);
	}
}
 8002d0e:	e00a      	b.n	8002d26 <timeout_start+0x52>
		timeout_flag = 0;
 8002d10:	4b08      	ldr	r3, [pc, #32]	; (8002d34 <timeout_start+0x60>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&TIM_TIMEOUTS, TIM_SR_UIF);
 8002d16:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <timeout_start+0x5c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f06f 0201 	mvn.w	r2, #1
 8002d1e:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&TIM_TIMEOUTS);
 8002d20:	4803      	ldr	r0, [pc, #12]	; (8002d30 <timeout_start+0x5c>)
 8002d22:	f003 ff63 	bl	8006bec <HAL_TIM_Base_Start_IT>
}
 8002d26:	bf00      	nop
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000698 	.word	0x20000698
 8002d34:	2000041c 	.word	0x2000041c

08002d38 <timeout_stop>:

/******************************************************************************
Timeout Stop
******************************************************************************/
void timeout_stop(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	// stop timeout Timer
	HAL_TIM_Base_Stop_IT(&TIM_TIMEOUTS);
 8002d3c:	4802      	ldr	r0, [pc, #8]	; (8002d48 <timeout_stop+0x10>)
 8002d3e:	f003 ffcd 	bl	8006cdc <HAL_TIM_Base_Stop_IT>
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000698 	.word	0x20000698

08002d4c <timeout_isr>:

/******************************************************************************
Timeout ISR
******************************************************************************/
void timeout_isr(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	// set timeout flag
	timeout_flag = 1;
 8002d50:	4b03      	ldr	r3, [pc, #12]	; (8002d60 <timeout_isr+0x14>)
 8002d52:	2201      	movs	r2, #1
 8002d54:	701a      	strb	r2, [r3, #0]
	// stop generating timeouts
	timeout_stop();
 8002d56:	f7ff ffef 	bl	8002d38 <timeout_stop>
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	2000041c 	.word	0x2000041c

08002d64 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d68:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d6a:	4a15      	ldr	r2, [pc, #84]	; (8002dc0 <MX_USART1_UART_Init+0x5c>)
 8002d6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002d6e:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d76:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d82:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d8a:	220c      	movs	r2, #12
 8002d8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d94:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d9a:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002da0:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002da6:	4805      	ldr	r0, [pc, #20]	; (8002dbc <MX_USART1_UART_Init+0x58>)
 8002da8:	f005 f920 	bl	8007fec <HAL_UART_Init>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002db2:	f7fe fbd1 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20000800 	.word	0x20000800
 8002dc0:	40011000 	.word	0x40011000

08002dc4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002dc8:	4b14      	ldr	r3, [pc, #80]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002dca:	4a15      	ldr	r2, [pc, #84]	; (8002e20 <MX_USART3_UART_Init+0x5c>)
 8002dcc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002dce:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002dd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002dd4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dd6:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ddc:	4b0f      	ldr	r3, [pc, #60]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002de2:	4b0e      	ldr	r3, [pc, #56]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002de8:	4b0c      	ldr	r3, [pc, #48]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002dea:	220c      	movs	r2, #12
 8002dec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dee:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e06:	4805      	ldr	r0, [pc, #20]	; (8002e1c <MX_USART3_UART_Init+0x58>)
 8002e08:	f005 f8f0 	bl	8007fec <HAL_UART_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002e12:	f7fe fba1 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	2000077c 	.word	0x2000077c
 8002e20:	40004800 	.word	0x40004800

08002e24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08c      	sub	sp, #48	; 0x30
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e2c:	f107 031c 	add.w	r3, r7, #28
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	605a      	str	r2, [r3, #4]
 8002e36:	609a      	str	r2, [r3, #8]
 8002e38:	60da      	str	r2, [r3, #12]
 8002e3a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a3f      	ldr	r2, [pc, #252]	; (8002f40 <HAL_UART_MspInit+0x11c>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d141      	bne.n	8002eca <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e46:	4b3f      	ldr	r3, [pc, #252]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4a:	4a3e      	ldr	r2, [pc, #248]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002e4c:	f043 0310 	orr.w	r3, r3, #16
 8002e50:	6453      	str	r3, [r2, #68]	; 0x44
 8002e52:	4b3c      	ldr	r3, [pc, #240]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	61bb      	str	r3, [r7, #24]
 8002e5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	4b39      	ldr	r3, [pc, #228]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	4a38      	ldr	r2, [pc, #224]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002e64:	f043 0302 	orr.w	r3, r3, #2
 8002e68:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6a:	4b36      	ldr	r3, [pc, #216]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUET_RX_Pin;
 8002e76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e80:	2300      	movs	r3, #0
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e84:	2303      	movs	r3, #3
 8002e86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002e88:	2304      	movs	r3, #4
 8002e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_RX_GPIO_Port, &GPIO_InitStruct);
 8002e8c:	f107 031c 	add.w	r3, r7, #28
 8002e90:	4619      	mov	r1, r3
 8002e92:	482d      	ldr	r0, [pc, #180]	; (8002f48 <HAL_UART_MspInit+0x124>)
 8002e94:	f001 fcb2 	bl	80047fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLUET_TX_Pin;
 8002e98:	2340      	movs	r3, #64	; 0x40
 8002e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ea8:	2307      	movs	r3, #7
 8002eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_TX_GPIO_Port, &GPIO_InitStruct);
 8002eac:	f107 031c 	add.w	r3, r7, #28
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4825      	ldr	r0, [pc, #148]	; (8002f48 <HAL_UART_MspInit+0x124>)
 8002eb4:	f001 fca2 	bl	80047fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2100      	movs	r1, #0
 8002ebc:	2025      	movs	r0, #37	; 0x25
 8002ebe:	f001 f85c 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ec2:	2025      	movs	r0, #37	; 0x25
 8002ec4:	f001 f875 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002ec8:	e035      	b.n	8002f36 <HAL_UART_MspInit+0x112>
  else if(uartHandle->Instance==USART3)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1f      	ldr	r2, [pc, #124]	; (8002f4c <HAL_UART_MspInit+0x128>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d130      	bne.n	8002f36 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ed4:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed8:	4a1a      	ldr	r2, [pc, #104]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002eda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ede:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee0:	4b18      	ldr	r3, [pc, #96]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eec:	4b15      	ldr	r3, [pc, #84]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef0:	4a14      	ldr	r2, [pc, #80]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002ef2:	f043 0308 	orr.w	r3, r3, #8
 8002ef6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef8:	4b12      	ldr	r3, [pc, #72]	; (8002f44 <HAL_UART_MspInit+0x120>)
 8002efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efc:	f003 0308 	and.w	r3, r3, #8
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f04:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f12:	2303      	movs	r3, #3
 8002f14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f16:	2307      	movs	r3, #7
 8002f18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f1a:	f107 031c 	add.w	r3, r7, #28
 8002f1e:	4619      	mov	r1, r3
 8002f20:	480b      	ldr	r0, [pc, #44]	; (8002f50 <HAL_UART_MspInit+0x12c>)
 8002f22:	f001 fc6b 	bl	80047fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2100      	movs	r1, #0
 8002f2a:	2027      	movs	r0, #39	; 0x27
 8002f2c:	f001 f825 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002f30:	2027      	movs	r0, #39	; 0x27
 8002f32:	f001 f83e 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
}
 8002f36:	bf00      	nop
 8002f38:	3730      	adds	r7, #48	; 0x30
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40011000 	.word	0x40011000
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40020400 	.word	0x40020400
 8002f4c:	40004800 	.word	0x40004800
 8002f50:	40020c00 	.word	0x40020c00

08002f54 <UART_Receive>:

/******************************************************************************
@brief	 	 Receives a char by UART serial port
******************************************************************************/
char UART_Receive(uart_t *huart)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
	if(c != NEW_LINE) // Is this the end of reception?
 8002f5c:	4b17      	ldr	r3, [pc, #92]	; (8002fbc <UART_Receive+0x68>)
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b0d      	cmp	r3, #13
 8002f64:	d002      	beq.n	8002f6c <UART_Receive+0x18>
		Rx_UART_init(huart); // prepare for next character
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f84a 	bl	8003000 <Rx_UART_init>

	if(huart->Rx_index == (RX_BUFF_LEN - 1)) // Is the buffer full?
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	7d1b      	ldrb	r3, [r3, #20]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b0f      	cmp	r3, #15
 8002f74:	d102      	bne.n	8002f7c <UART_Receive+0x28>
		// Treat as 'CR'
		c = NEW_LINE;
 8002f76:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <UART_Receive+0x68>)
 8002f78:	220d      	movs	r2, #13
 8002f7a:	701a      	strb	r2, [r3, #0]
	
//	if(c == 0) // Is the received char a control char?
//		return (char)(-1);
	
	if(c == NEW_LINE)
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <UART_Receive+0x68>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b0d      	cmp	r3, #13
 8002f84:	d10f      	bne.n	8002fa6 <UART_Receive+0x52>
	{
		huart->Rx_Buffer[huart->Rx_index] = 0;	// mark end of string
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	7d1b      	ldrb	r3, [r3, #20]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4413      	add	r3, r2
 8002f92:	2200      	movs	r2, #0
 8002f94:	711a      	strb	r2, [r3, #4]
		huart->Rx_index = 0;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	751a      	strb	r2, [r3, #20]
		cmd_received = 1;
 8002f9c:	4b08      	ldr	r3, [pc, #32]	; (8002fc0 <UART_Receive+0x6c>)
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
		return (char)(-1);
 8002fa2:	23ff      	movs	r3, #255	; 0xff
 8002fa4:	e005      	b.n	8002fb2 <UART_Receive+0x5e>
	}

	// Its not a special character
	process_as_data(huart);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f80c 	bl	8002fc4 <process_as_data>

	return c;
 8002fac:	4b03      	ldr	r3, [pc, #12]	; (8002fbc <UART_Receive+0x68>)
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	b2db      	uxtb	r3, r3
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	20000884 	.word	0x20000884
 8002fc0:	2000041d 	.word	0x2000041d

08002fc4 <process_as_data>:

@brief	 	 process the char received as a data character
******************************************************************************/

static void process_as_data(uart_t *huart)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
	// add received char to Rx_Buffer
	huart->Rx_Buffer[huart->Rx_index] = c;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	7d1b      	ldrb	r3, [r3, #20]
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <process_as_data+0x38>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	440b      	add	r3, r1
 8002fde:	711a      	strb	r2, [r3, #4]
	huart->Rx_index++;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7d1b      	ldrb	r3, [r3, #20]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	751a      	strb	r2, [r3, #20]
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	20000884 	.word	0x20000884

08003000 <Rx_UART_init>:

// set the interrupt for UART
void Rx_UART_init(uart_t *huart)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart->uart, (uint8_t*)&c, 1);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2201      	movs	r2, #1
 800300e:	4904      	ldr	r1, [pc, #16]	; (8003020 <Rx_UART_init+0x20>)
 8003010:	4618      	mov	r0, r3
 8003012:	f005 f895 	bl	8008140 <HAL_UART_Receive_IT>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000884 	.word	0x20000884

08003024 <HAL_UART_RxCpltCallback>:

//implementation of UART ISR
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
	// debug uart
	if (huart->Instance == debug_uart.uart->Instance)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <HAL_UART_RxCpltCallback+0x40>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d103      	bne.n	8003042 <HAL_UART_RxCpltCallback+0x1e>
		debug_uart.Rx_flag = 1;
 800303a:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <HAL_UART_RxCpltCallback+0x40>)
 800303c:	2201      	movs	r2, #1
 800303e:	755a      	strb	r2, [r3, #21]
	// bluetooth uart
	else if (huart->Instance == bluet_uart.uart->Instance)
		bluet_uart.Rx_flag = 1;

//	HAL_UART_Receive_IT(huart, (uint8_t*)&c, 1);
}
 8003040:	e009      	b.n	8003056 <HAL_UART_RxCpltCallback+0x32>
	else if (huart->Instance == bluet_uart.uart->Instance)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	4b08      	ldr	r3, [pc, #32]	; (8003068 <HAL_UART_RxCpltCallback+0x44>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d102      	bne.n	8003056 <HAL_UART_RxCpltCallback+0x32>
		bluet_uart.Rx_flag = 1;
 8003050:	4b05      	ldr	r3, [pc, #20]	; (8003068 <HAL_UART_RxCpltCallback+0x44>)
 8003052:	2201      	movs	r2, #1
 8003054:	755a      	strb	r2, [r3, #21]
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	200000b4 	.word	0x200000b4
 8003068:	2000014c 	.word	0x2000014c

0800306c <UART_puts>:
@brief	 	 Sends a string by UART - Polling (Waits for UART_Tx to transmit
							queued data
@param  	 String to be transmitted
******************************************************************************/
void UART_puts(uart_t *huart, const char *str)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
	if((str == NULL) || (str[0] == 0))	// string empty?
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d021      	beq.n	80030c0 <UART_puts+0x54>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d01d      	beq.n	80030c0 <UART_puts+0x54>
		return;
	
	int len = strlen(str);
 8003084:	6838      	ldr	r0, [r7, #0]
 8003086:	f7fd f8e5 	bl	8000254 <strlen>
 800308a:	4603      	mov	r3, r0
 800308c:	60fb      	str	r3, [r7, #12]
	if(len > TX_BUFF_LEN)		// string size bigger than the max size of Tx_Buffer?
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2b80      	cmp	r3, #128	; 0x80
 8003092:	dc17      	bgt.n	80030c4 <UART_puts+0x58>
		return;

	while(huart->uart->gState == HAL_UART_STATE_BUSY_TX) // Waits for UART_Tx to transmit queued data
 8003094:	bf00      	nop
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800309c:	2b21      	cmp	r3, #33	; 0x21
 800309e:	d0fa      	beq.n	8003096 <UART_puts+0x2a>
		;
	
	strcpy((char *)huart->Tx_Buffer, str);	// send string 'str' to 'TX_Buffer'
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3316      	adds	r3, #22
 80030a4:	6839      	ldr	r1, [r7, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f006 fe28 	bl	8009cfc <strcpy>
	HAL_UART_Transmit_IT(huart->uart, (uint8_t*)huart->Tx_Buffer, len);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6818      	ldr	r0, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3316      	adds	r3, #22
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	b292      	uxth	r2, r2
 80030b8:	4619      	mov	r1, r3
 80030ba:	f004 ffe5 	bl	8008088 <HAL_UART_Transmit_IT>
 80030be:	e002      	b.n	80030c6 <UART_puts+0x5a>
		return;
 80030c0:	bf00      	nop
 80030c2:	e000      	b.n	80030c6 <UART_puts+0x5a>
		return;
 80030c4:	bf00      	nop
}
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80030cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003104 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030d0:	480d      	ldr	r0, [pc, #52]	; (8003108 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80030d2:	490e      	ldr	r1, [pc, #56]	; (800310c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80030d4:	4a0e      	ldr	r2, [pc, #56]	; (8003110 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030d8:	e002      	b.n	80030e0 <LoopCopyDataInit>

080030da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030de:	3304      	adds	r3, #4

080030e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030e4:	d3f9      	bcc.n	80030da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030e6:	4a0b      	ldr	r2, [pc, #44]	; (8003114 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030e8:	4c0b      	ldr	r4, [pc, #44]	; (8003118 <LoopFillZerobss+0x26>)
  movs r3, #0
 80030ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030ec:	e001      	b.n	80030f2 <LoopFillZerobss>

080030ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030f0:	3204      	adds	r2, #4

080030f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030f4:	d3fb      	bcc.n	80030ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80030f6:	f7ff fb95 	bl	8002824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030fa:	f006 f88b 	bl	8009214 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030fe:	f7fe f95f 	bl	80013c0 <main>
  bx  lr    
 8003102:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003104:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003108:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800310c:	200003bc 	.word	0x200003bc
  ldr r2, =_sidata
 8003110:	0800c58c 	.word	0x0800c58c
  ldr r2, =_sbss
 8003114:	200003bc 	.word	0x200003bc
  ldr r4, =_ebss
 8003118:	2000089c 	.word	0x2000089c

0800311c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800311c:	e7fe      	b.n	800311c <CAN1_RX0_IRQHandler>

0800311e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003122:	2003      	movs	r0, #3
 8003124:	f000 ff1e 	bl	8003f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003128:	2000      	movs	r0, #0
 800312a:	f000 f805 	bl	8003138 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800312e:	f7ff f983 	bl	8002438 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003140:	4b12      	ldr	r3, [pc, #72]	; (800318c <HAL_InitTick+0x54>)
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	4b12      	ldr	r3, [pc, #72]	; (8003190 <HAL_InitTick+0x58>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	4619      	mov	r1, r3
 800314a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800314e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003152:	fbb2 f3f3 	udiv	r3, r2, r3
 8003156:	4618      	mov	r0, r3
 8003158:	f000 ff39 	bl	8003fce <HAL_SYSTICK_Config>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e00e      	b.n	8003184 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b0f      	cmp	r3, #15
 800316a:	d80a      	bhi.n	8003182 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800316c:	2200      	movs	r2, #0
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	f04f 30ff 	mov.w	r0, #4294967295
 8003174:	f000 ff01 	bl	8003f7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003178:	4a06      	ldr	r2, [pc, #24]	; (8003194 <HAL_InitTick+0x5c>)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e000      	b.n	8003184 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
}
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	200000b0 	.word	0x200000b0
 8003190:	200001e8 	.word	0x200001e8
 8003194:	200001e4 	.word	0x200001e4

08003198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800319c:	4b06      	ldr	r3, [pc, #24]	; (80031b8 <HAL_IncTick+0x20>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_IncTick+0x24>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4413      	add	r3, r2
 80031a8:	4a04      	ldr	r2, [pc, #16]	; (80031bc <HAL_IncTick+0x24>)
 80031aa:	6013      	str	r3, [r2, #0]
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	200001e8 	.word	0x200001e8
 80031bc:	20000888 	.word	0x20000888

080031c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  return uwTick;
 80031c4:	4b03      	ldr	r3, [pc, #12]	; (80031d4 <HAL_GetTick+0x14>)
 80031c6:	681b      	ldr	r3, [r3, #0]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	20000888 	.word	0x20000888

080031d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031e0:	f7ff ffee 	bl	80031c0 <HAL_GetTick>
 80031e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f0:	d005      	beq.n	80031fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <HAL_Delay+0x44>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4413      	add	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031fe:	bf00      	nop
 8003200:	f7ff ffde 	bl	80031c0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	429a      	cmp	r2, r3
 800320e:	d8f7      	bhi.n	8003200 <HAL_Delay+0x28>
  {
  }
}
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200001e8 	.word	0x200001e8

08003220 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e031      	b.n	800329a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	2b00      	cmp	r3, #0
 800323c:	d109      	bne.n	8003252 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fd fad0 	bl	80007e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	f003 0310 	and.w	r3, r3, #16
 800325a:	2b00      	cmp	r3, #0
 800325c:	d116      	bne.n	800328c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003262:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <HAL_ADC_Init+0x84>)
 8003264:	4013      	ands	r3, r2
 8003266:	f043 0202 	orr.w	r2, r3, #2
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 fc22 	bl	8003ab8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	f023 0303 	bic.w	r3, r3, #3
 8003282:	f043 0201 	orr.w	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	641a      	str	r2, [r3, #64]	; 0x40
 800328a:	e001      	b.n	8003290 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003298:	7bfb      	ldrb	r3, [r7, #15]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	ffffeefd 	.word	0xffffeefd

080032a8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	2300      	movs	r3, #0
 80032b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	bf0c      	ite	eq
 80032c6:	2301      	moveq	r3, #1
 80032c8:	2300      	movne	r3, #0
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 0320 	and.w	r3, r3, #32
 80032d8:	2b20      	cmp	r3, #32
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d049      	beq.n	800337e <HAL_ADC_IRQHandler+0xd6>
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d046      	beq.n	800337e <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	f003 0310 	and.w	r3, r3, #16
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d105      	bne.n	8003308 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d12b      	bne.n	800336e <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800331a:	2b00      	cmp	r3, #0
 800331c:	d127      	bne.n	800336e <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003324:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003328:	2b00      	cmp	r3, #0
 800332a:	d006      	beq.n	800333a <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003336:	2b00      	cmp	r3, #0
 8003338:	d119      	bne.n	800336e <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0220 	bic.w	r2, r2, #32
 8003348:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d105      	bne.n	800336e <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f043 0201 	orr.w	r2, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 fa30 	bl	80037d4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0212 	mvn.w	r2, #18
 800337c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	2b04      	cmp	r3, #4
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800339e:	2b80      	cmp	r3, #128	; 0x80
 80033a0:	bf0c      	ite	eq
 80033a2:	2301      	moveq	r3, #1
 80033a4:	2300      	movne	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d057      	beq.n	8003460 <HAL_ADC_IRQHandler+0x1b8>
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d054      	beq.n	8003460 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d105      	bne.n	80033ce <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d139      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d006      	beq.n	80033f8 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d12b      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003402:	2b00      	cmp	r3, #0
 8003404:	d124      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003410:	2b00      	cmp	r3, #0
 8003412:	d11d      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003418:	2b00      	cmp	r3, #0
 800341a:	d119      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800342a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003440:	2b00      	cmp	r3, #0
 8003442:	d105      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	f043 0201 	orr.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f000 fcad 	bl	8003db0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f06f 020c 	mvn.w	r2, #12
 800345e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b01      	cmp	r3, #1
 800346c:	bf0c      	ite	eq
 800346e:	2301      	moveq	r3, #1
 8003470:	2300      	movne	r3, #0
 8003472:	b2db      	uxtb	r3, r3
 8003474:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003480:	2b40      	cmp	r3, #64	; 0x40
 8003482:	bf0c      	ite	eq
 8003484:	2301      	moveq	r3, #1
 8003486:	2300      	movne	r3, #0
 8003488:	b2db      	uxtb	r3, r3
 800348a:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d017      	beq.n	80034c2 <HAL_ADC_IRQHandler+0x21a>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d014      	beq.n	80034c2 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d10d      	bne.n	80034c2 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f9a2 	bl	80037fc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f06f 0201 	mvn.w	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0320 	and.w	r3, r3, #32
 80034cc:	2b20      	cmp	r3, #32
 80034ce:	bf0c      	ite	eq
 80034d0:	2301      	moveq	r3, #1
 80034d2:	2300      	movne	r3, #0
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80034e6:	bf0c      	ite	eq
 80034e8:	2301      	moveq	r3, #1
 80034ea:	2300      	movne	r3, #0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d015      	beq.n	8003522 <HAL_ADC_IRQHandler+0x27a>
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003500:	f043 0202 	orr.w	r2, r3, #2
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f06f 0220 	mvn.w	r2, #32
 8003510:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f97c 	bl	8003810 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0220 	mvn.w	r2, #32
 8003520:	601a      	str	r2, [r3, #0]
  }
}
 8003522:	bf00      	nop
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003542:	2b01      	cmp	r3, #1
 8003544:	d101      	bne.n	800354a <HAL_ADC_Start_DMA+0x1e>
 8003546:	2302      	movs	r3, #2
 8003548:	e0d4      	b.n	80036f4 <HAL_ADC_Start_DMA+0x1c8>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b01      	cmp	r3, #1
 800355e:	d018      	beq.n	8003592 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0201 	orr.w	r2, r2, #1
 800356e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003570:	4b62      	ldr	r3, [pc, #392]	; (80036fc <HAL_ADC_Start_DMA+0x1d0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a62      	ldr	r2, [pc, #392]	; (8003700 <HAL_ADC_Start_DMA+0x1d4>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	0c9a      	lsrs	r2, r3, #18
 800357c:	4613      	mov	r3, r2
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	4413      	add	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003584:	e002      	b.n	800358c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	3b01      	subs	r3, #1
 800358a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f9      	bne.n	8003586 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b01      	cmp	r3, #1
 800359e:	f040 809c 	bne.w	80036da <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035a6:	4b57      	ldr	r3, [pc, #348]	; (8003704 <HAL_ADC_Start_DMA+0x1d8>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d007      	beq.n	80035d0 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80035c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035dc:	d106      	bne.n	80035ec <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	f023 0206 	bic.w	r2, r3, #6
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	645a      	str	r2, [r3, #68]	; 0x44
 80035ea:	e002      	b.n	80035f2 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fe:	4a42      	ldr	r2, [pc, #264]	; (8003708 <HAL_ADC_Start_DMA+0x1dc>)
 8003600:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	4a41      	ldr	r2, [pc, #260]	; (800370c <HAL_ADC_Start_DMA+0x1e0>)
 8003608:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360e:	4a40      	ldr	r2, [pc, #256]	; (8003710 <HAL_ADC_Start_DMA+0x1e4>)
 8003610:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800361a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800362a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800363a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	334c      	adds	r3, #76	; 0x4c
 8003646:	4619      	mov	r1, r3
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f000 fd7a 	bl	8004144 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003650:	4b30      	ldr	r3, [pc, #192]	; (8003714 <HAL_ADC_Start_DMA+0x1e8>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10f      	bne.n	800367c <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d143      	bne.n	80036f2 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003678:	609a      	str	r2, [r3, #8]
 800367a:	e03a      	b.n	80036f2 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a25      	ldr	r2, [pc, #148]	; (8003718 <HAL_ADC_Start_DMA+0x1ec>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d10e      	bne.n	80036a4 <HAL_ADC_Start_DMA+0x178>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d107      	bne.n	80036a4 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689a      	ldr	r2, [r3, #8]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036a2:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80036a4:	4b1b      	ldr	r3, [pc, #108]	; (8003714 <HAL_ADC_Start_DMA+0x1e8>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d120      	bne.n	80036f2 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a19      	ldr	r2, [pc, #100]	; (800371c <HAL_ADC_Start_DMA+0x1f0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d11b      	bne.n	80036f2 <HAL_ADC_Start_DMA+0x1c6>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d114      	bne.n	80036f2 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036d6:	609a      	str	r2, [r3, #8]
 80036d8:	e00b      	b.n	80036f2 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	f043 0210 	orr.w	r2, r3, #16
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f043 0201 	orr.w	r2, r3, #1
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	200000b0 	.word	0x200000b0
 8003700:	431bde83 	.word	0x431bde83
 8003704:	fffff8fe 	.word	0xfffff8fe
 8003708:	08003cad 	.word	0x08003cad
 800370c:	08003d67 	.word	0x08003d67
 8003710:	08003d83 	.word	0x08003d83
 8003714:	40012300 	.word	0x40012300
 8003718:	40012000 	.word	0x40012000
 800371c:	40012200 	.word	0x40012200

08003720 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003732:	2b01      	cmp	r3, #1
 8003734:	d101      	bne.n	800373a <HAL_ADC_Stop_DMA+0x1a>
 8003736:	2302      	movs	r3, #2
 8003738:	e046      	b.n	80037c8 <HAL_ADC_Stop_DMA+0xa8>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0201 	bic.w	r2, r2, #1
 8003750:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d12e      	bne.n	80037be <HAL_ADC_Stop_DMA+0x9e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689a      	ldr	r2, [r3, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800376e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003774:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d10f      	bne.n	800379e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fd3e 	bl	8004204 <HAL_DMA_Abort>
 8003788:	4603      	mov	r3, r0
 800378a:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003796:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80037ac:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037b2:	4b07      	ldr	r3, [pc, #28]	; (80037d0 <HAL_ADC_Stop_DMA+0xb0>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	f043 0201 	orr.w	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	ffffeefe 	.word	0xffffeefe

080037d4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003838:	2b01      	cmp	r3, #1
 800383a:	d101      	bne.n	8003840 <HAL_ADC_ConfigChannel+0x1c>
 800383c:	2302      	movs	r3, #2
 800383e:	e12a      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x272>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b09      	cmp	r3, #9
 800384e:	d93a      	bls.n	80038c6 <HAL_ADC_ConfigChannel+0xa2>
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003858:	d035      	beq.n	80038c6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68d9      	ldr	r1, [r3, #12]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	b29b      	uxth	r3, r3
 8003866:	461a      	mov	r2, r3
 8003868:	4613      	mov	r3, r2
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	4413      	add	r3, r2
 800386e:	3b1e      	subs	r3, #30
 8003870:	2207      	movs	r2, #7
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	43da      	mvns	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	400a      	ands	r2, r1
 800387e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a87      	ldr	r2, [pc, #540]	; (8003aa4 <HAL_ADC_ConfigChannel+0x280>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d10a      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68d9      	ldr	r1, [r3, #12]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	061a      	lsls	r2, r3, #24
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800389e:	e035      	b.n	800390c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68d9      	ldr	r1, [r3, #12]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	4618      	mov	r0, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4403      	add	r3, r0
 80038b8:	3b1e      	subs	r3, #30
 80038ba:	409a      	lsls	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038c4:	e022      	b.n	800390c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6919      	ldr	r1, [r3, #16]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	461a      	mov	r2, r3
 80038d4:	4613      	mov	r3, r2
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	4413      	add	r3, r2
 80038da:	2207      	movs	r2, #7
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43da      	mvns	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	400a      	ands	r2, r1
 80038e8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6919      	ldr	r1, [r3, #16]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	4618      	mov	r0, r3
 80038fc:	4603      	mov	r3, r0
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	4403      	add	r3, r0
 8003902:	409a      	lsls	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b06      	cmp	r3, #6
 8003912:	d824      	bhi.n	800395e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	3b05      	subs	r3, #5
 8003926:	221f      	movs	r2, #31
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	43da      	mvns	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	400a      	ands	r2, r1
 8003934:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	b29b      	uxth	r3, r3
 8003942:	4618      	mov	r0, r3
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	4613      	mov	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4413      	add	r3, r2
 800394e:	3b05      	subs	r3, #5
 8003950:	fa00 f203 	lsl.w	r2, r0, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	430a      	orrs	r2, r1
 800395a:	635a      	str	r2, [r3, #52]	; 0x34
 800395c:	e04c      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	2b0c      	cmp	r3, #12
 8003964:	d824      	bhi.n	80039b0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	4413      	add	r3, r2
 8003976:	3b23      	subs	r3, #35	; 0x23
 8003978:	221f      	movs	r2, #31
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	43da      	mvns	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	400a      	ands	r2, r1
 8003986:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	b29b      	uxth	r3, r3
 8003994:	4618      	mov	r0, r3
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	3b23      	subs	r3, #35	; 0x23
 80039a2:	fa00 f203 	lsl.w	r2, r0, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	631a      	str	r2, [r3, #48]	; 0x30
 80039ae:	e023      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	3b41      	subs	r3, #65	; 0x41
 80039c2:	221f      	movs	r2, #31
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43da      	mvns	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	400a      	ands	r2, r1
 80039d0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	4618      	mov	r0, r3
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	3b41      	subs	r3, #65	; 0x41
 80039ec:	fa00 f203 	lsl.w	r2, r0, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a2a      	ldr	r2, [pc, #168]	; (8003aa8 <HAL_ADC_ConfigChannel+0x284>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d10a      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x1f4>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a0a:	d105      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003a0c:	4b27      	ldr	r3, [pc, #156]	; (8003aac <HAL_ADC_ConfigChannel+0x288>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	4a26      	ldr	r2, [pc, #152]	; (8003aac <HAL_ADC_ConfigChannel+0x288>)
 8003a12:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003a16:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a22      	ldr	r2, [pc, #136]	; (8003aa8 <HAL_ADC_ConfigChannel+0x284>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d109      	bne.n	8003a36 <HAL_ADC_ConfigChannel+0x212>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b12      	cmp	r3, #18
 8003a28:	d105      	bne.n	8003a36 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003a2a:	4b20      	ldr	r3, [pc, #128]	; (8003aac <HAL_ADC_ConfigChannel+0x288>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	4a1f      	ldr	r2, [pc, #124]	; (8003aac <HAL_ADC_ConfigChannel+0x288>)
 8003a30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a34:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1b      	ldr	r2, [pc, #108]	; (8003aa8 <HAL_ADC_ConfigChannel+0x284>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d125      	bne.n	8003a8c <HAL_ADC_ConfigChannel+0x268>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a17      	ldr	r2, [pc, #92]	; (8003aa4 <HAL_ADC_ConfigChannel+0x280>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d003      	beq.n	8003a52 <HAL_ADC_ConfigChannel+0x22e>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b11      	cmp	r3, #17
 8003a50:	d11c      	bne.n	8003a8c <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003a52:	4b16      	ldr	r3, [pc, #88]	; (8003aac <HAL_ADC_ConfigChannel+0x288>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4a15      	ldr	r2, [pc, #84]	; (8003aac <HAL_ADC_ConfigChannel+0x288>)
 8003a58:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a5c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a10      	ldr	r2, [pc, #64]	; (8003aa4 <HAL_ADC_ConfigChannel+0x280>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d111      	bne.n	8003a8c <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003a68:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <HAL_ADC_ConfigChannel+0x28c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a11      	ldr	r2, [pc, #68]	; (8003ab4 <HAL_ADC_ConfigChannel+0x290>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0c9a      	lsrs	r2, r3, #18
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003a7e:	e002      	b.n	8003a86 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1f9      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	10000012 	.word	0x10000012
 8003aa8:	40012000 	.word	0x40012000
 8003aac:	40012300 	.word	0x40012300
 8003ab0:	200000b0 	.word	0x200000b0
 8003ab4:	431bde83 	.word	0x431bde83

08003ab8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003ac0:	4b78      	ldr	r3, [pc, #480]	; (8003ca4 <ADC_Init+0x1ec>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	4a77      	ldr	r2, [pc, #476]	; (8003ca4 <ADC_Init+0x1ec>)
 8003ac6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003aca:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003acc:	4b75      	ldr	r3, [pc, #468]	; (8003ca4 <ADC_Init+0x1ec>)
 8003ace:	685a      	ldr	r2, [r3, #4]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	4973      	ldr	r1, [pc, #460]	; (8003ca4 <ADC_Init+0x1ec>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ae8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6859      	ldr	r1, [r3, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	021a      	lsls	r2, r3, #8
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003b0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6859      	ldr	r1, [r3, #4]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6899      	ldr	r1, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68da      	ldr	r2, [r3, #12]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b46:	4a58      	ldr	r2, [pc, #352]	; (8003ca8 <ADC_Init+0x1f0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d022      	beq.n	8003b92 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b5a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6899      	ldr	r1, [r3, #8]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6899      	ldr	r1, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	609a      	str	r2, [r3, #8]
 8003b90:	e00f      	b.n	8003bb2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ba0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003bb0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0202 	bic.w	r2, r2, #2
 8003bc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6899      	ldr	r1, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	005a      	lsls	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d01b      	beq.n	8003c18 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685a      	ldr	r2, [r3, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003bfe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6859      	ldr	r1, [r3, #4]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	035a      	lsls	r2, r3, #13
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	430a      	orrs	r2, r1
 8003c14:	605a      	str	r2, [r3, #4]
 8003c16:	e007      	b.n	8003c28 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c26:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	3b01      	subs	r3, #1
 8003c44:	051a      	lsls	r2, r3, #20
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6899      	ldr	r1, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c6a:	025a      	lsls	r2, r3, #9
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6899      	ldr	r1, [r3, #8]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	029a      	lsls	r2, r3, #10
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	609a      	str	r2, [r3, #8]
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	40012300 	.word	0x40012300
 8003ca8:	0f000001 	.word	0x0f000001

08003cac <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d13c      	bne.n	8003d40 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d12b      	bne.n	8003d38 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d127      	bne.n	8003d38 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d006      	beq.n	8003d04 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d119      	bne.n	8003d38 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0220 	bic.w	r2, r2, #32
 8003d12:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d105      	bne.n	8003d38 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d30:	f043 0201 	orr.w	r2, r3, #1
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f7ff fd4b 	bl	80037d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d3e:	e00e      	b.n	8003d5e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f7ff fd5f 	bl	8003810 <HAL_ADC_ErrorCallback>
}
 8003d52:	e004      	b.n	8003d5e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	4798      	blx	r3
}
 8003d5e:	bf00      	nop
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b084      	sub	sp, #16
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d72:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f7ff fd37 	bl	80037e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d7a:	bf00      	nop
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2240      	movs	r2, #64	; 0x40
 8003d94:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9a:	f043 0204 	orr.w	r2, r3, #4
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f7ff fd34 	bl	8003810 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <__NVIC_SetPriorityGrouping+0x40>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003de0:	4013      	ands	r3, r2
 8003de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003dec:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <__NVIC_SetPriorityGrouping+0x44>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003df2:	4a04      	ldr	r2, [pc, #16]	; (8003e04 <__NVIC_SetPriorityGrouping+0x40>)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	60d3      	str	r3, [r2, #12]
}
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	e000ed00 	.word	0xe000ed00
 8003e08:	05fa0000 	.word	0x05fa0000

08003e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e10:	4b04      	ldr	r3, [pc, #16]	; (8003e24 <__NVIC_GetPriorityGrouping+0x18>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	0a1b      	lsrs	r3, r3, #8
 8003e16:	f003 0307 	and.w	r3, r3, #7
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	e000ed00 	.word	0xe000ed00

08003e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	db0b      	blt.n	8003e52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	f003 021f 	and.w	r2, r3, #31
 8003e40:	4907      	ldr	r1, [pc, #28]	; (8003e60 <__NVIC_EnableIRQ+0x38>)
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	095b      	lsrs	r3, r3, #5
 8003e48:	2001      	movs	r0, #1
 8003e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	e000e100 	.word	0xe000e100

08003e64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	6039      	str	r1, [r7, #0]
 8003e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	db0a      	blt.n	8003e8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	b2da      	uxtb	r2, r3
 8003e7c:	490c      	ldr	r1, [pc, #48]	; (8003eb0 <__NVIC_SetPriority+0x4c>)
 8003e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e82:	0112      	lsls	r2, r2, #4
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	440b      	add	r3, r1
 8003e88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e8c:	e00a      	b.n	8003ea4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	4908      	ldr	r1, [pc, #32]	; (8003eb4 <__NVIC_SetPriority+0x50>)
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	3b04      	subs	r3, #4
 8003e9c:	0112      	lsls	r2, r2, #4
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	761a      	strb	r2, [r3, #24]
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	e000e100 	.word	0xe000e100
 8003eb4:	e000ed00 	.word	0xe000ed00

08003eb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	; 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f1c3 0307 	rsb	r3, r3, #7
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	bf28      	it	cs
 8003ed6:	2304      	movcs	r3, #4
 8003ed8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	3304      	adds	r3, #4
 8003ede:	2b06      	cmp	r3, #6
 8003ee0:	d902      	bls.n	8003ee8 <NVIC_EncodePriority+0x30>
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	3b03      	subs	r3, #3
 8003ee6:	e000      	b.n	8003eea <NVIC_EncodePriority+0x32>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	401a      	ands	r2, r3
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f00:	f04f 31ff 	mov.w	r1, #4294967295
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0a:	43d9      	mvns	r1, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f10:	4313      	orrs	r3, r2
         );
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3724      	adds	r7, #36	; 0x24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
	...

08003f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f30:	d301      	bcc.n	8003f36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f32:	2301      	movs	r3, #1
 8003f34:	e00f      	b.n	8003f56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f36:	4a0a      	ldr	r2, [pc, #40]	; (8003f60 <SysTick_Config+0x40>)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f3e:	210f      	movs	r1, #15
 8003f40:	f04f 30ff 	mov.w	r0, #4294967295
 8003f44:	f7ff ff8e 	bl	8003e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f48:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <SysTick_Config+0x40>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f4e:	4b04      	ldr	r3, [pc, #16]	; (8003f60 <SysTick_Config+0x40>)
 8003f50:	2207      	movs	r2, #7
 8003f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	e000e010 	.word	0xe000e010

08003f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff ff29 	bl	8003dc4 <__NVIC_SetPriorityGrouping>
}
 8003f72:	bf00      	nop
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b086      	sub	sp, #24
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	4603      	mov	r3, r0
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f8c:	f7ff ff3e 	bl	8003e0c <__NVIC_GetPriorityGrouping>
 8003f90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	6978      	ldr	r0, [r7, #20]
 8003f98:	f7ff ff8e 	bl	8003eb8 <NVIC_EncodePriority>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff ff5d 	bl	8003e64 <__NVIC_SetPriority>
}
 8003faa:	bf00      	nop
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff ff31 	bl	8003e28 <__NVIC_EnableIRQ>
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7ff ffa2 	bl	8003f20 <SysTick_Config>
 8003fdc:	4603      	mov	r3, r0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
	...

08003fe8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ff4:	f7ff f8e4 	bl	80031c0 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d101      	bne.n	8004004 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e099      	b.n	8004138 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0201 	bic.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004024:	e00f      	b.n	8004046 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004026:	f7ff f8cb 	bl	80031c0 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b05      	cmp	r3, #5
 8004032:	d908      	bls.n	8004046 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2220      	movs	r2, #32
 8004038:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2203      	movs	r2, #3
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e078      	b.n	8004138 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e8      	bne.n	8004026 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4b38      	ldr	r3, [pc, #224]	; (8004140 <HAL_DMA_Init+0x158>)
 8004060:	4013      	ands	r3, r2
 8004062:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004072:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800407e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800408a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	2b04      	cmp	r3, #4
 800409e:	d107      	bne.n	80040b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	4313      	orrs	r3, r2
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	f023 0307 	bic.w	r3, r3, #7
 80040c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d117      	bne.n	800410a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00e      	beq.n	800410a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fb09 	bl	8004704 <DMA_CheckFifoParam>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2240      	movs	r2, #64	; 0x40
 80040fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004106:	2301      	movs	r3, #1
 8004108:	e016      	b.n	8004138 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 fac0 	bl	8004698 <DMA_CalcBaseAndBitshift>
 8004118:	4603      	mov	r3, r0
 800411a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004120:	223f      	movs	r2, #63	; 0x3f
 8004122:	409a      	lsls	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3718      	adds	r7, #24
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	e010803f 	.word	0xe010803f

08004144 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800415a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004162:	2b01      	cmp	r3, #1
 8004164:	d101      	bne.n	800416a <HAL_DMA_Start_IT+0x26>
 8004166:	2302      	movs	r3, #2
 8004168:	e048      	b.n	80041fc <HAL_DMA_Start_IT+0xb8>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d137      	bne.n	80041ee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2202      	movs	r2, #2
 8004182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 fa52 	bl	800463c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419c:	223f      	movs	r2, #63	; 0x3f
 800419e:	409a      	lsls	r2, r3
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0216 	orr.w	r2, r2, #22
 80041b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695a      	ldr	r2, [r3, #20]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041c2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d007      	beq.n	80041dc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0208 	orr.w	r2, r2, #8
 80041da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	e005      	b.n	80041fa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041f6:	2302      	movs	r3, #2
 80041f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004210:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004212:	f7fe ffd5 	bl	80031c0 <HAL_GetTick>
 8004216:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d008      	beq.n	8004236 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2280      	movs	r2, #128	; 0x80
 8004228:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e052      	b.n	80042dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f022 0216 	bic.w	r2, r2, #22
 8004244:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695a      	ldr	r2, [r3, #20]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004254:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d103      	bne.n	8004266 <HAL_DMA_Abort+0x62>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004262:	2b00      	cmp	r3, #0
 8004264:	d007      	beq.n	8004276 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0208 	bic.w	r2, r2, #8
 8004274:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0201 	bic.w	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004286:	e013      	b.n	80042b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004288:	f7fe ff9a 	bl	80031c0 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b05      	cmp	r3, #5
 8004294:	d90c      	bls.n	80042b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2220      	movs	r2, #32
 800429a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2203      	movs	r2, #3
 80042a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e015      	b.n	80042dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1e4      	bne.n	8004288 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c2:	223f      	movs	r2, #63	; 0x3f
 80042c4:	409a      	lsls	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d004      	beq.n	8004302 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2280      	movs	r2, #128	; 0x80
 80042fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e00c      	b.n	800431c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2205      	movs	r2, #5
 8004306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0201 	bic.w	r2, r2, #1
 8004318:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004330:	2300      	movs	r3, #0
 8004332:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004334:	4b92      	ldr	r3, [pc, #584]	; (8004580 <HAL_DMA_IRQHandler+0x258>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a92      	ldr	r2, [pc, #584]	; (8004584 <HAL_DMA_IRQHandler+0x25c>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	0a9b      	lsrs	r3, r3, #10
 8004340:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004346:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004352:	2208      	movs	r2, #8
 8004354:	409a      	lsls	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	4013      	ands	r3, r2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01a      	beq.n	8004394 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d013      	beq.n	8004394 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0204 	bic.w	r2, r2, #4
 800437a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004380:	2208      	movs	r2, #8
 8004382:	409a      	lsls	r2, r3
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438c:	f043 0201 	orr.w	r2, r3, #1
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004398:	2201      	movs	r2, #1
 800439a:	409a      	lsls	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4013      	ands	r3, r2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d012      	beq.n	80043ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00b      	beq.n	80043ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b6:	2201      	movs	r2, #1
 80043b8:	409a      	lsls	r2, r3
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c2:	f043 0202 	orr.w	r2, r3, #2
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ce:	2204      	movs	r2, #4
 80043d0:	409a      	lsls	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	4013      	ands	r3, r2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d012      	beq.n	8004400 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00b      	beq.n	8004400 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ec:	2204      	movs	r2, #4
 80043ee:	409a      	lsls	r2, r3
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f8:	f043 0204 	orr.w	r2, r3, #4
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004404:	2210      	movs	r2, #16
 8004406:	409a      	lsls	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4013      	ands	r3, r2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d043      	beq.n	8004498 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0308 	and.w	r3, r3, #8
 800441a:	2b00      	cmp	r3, #0
 800441c:	d03c      	beq.n	8004498 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004422:	2210      	movs	r2, #16
 8004424:	409a      	lsls	r2, r3
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d018      	beq.n	800446a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d108      	bne.n	8004458 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444a:	2b00      	cmp	r3, #0
 800444c:	d024      	beq.n	8004498 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	4798      	blx	r3
 8004456:	e01f      	b.n	8004498 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800445c:	2b00      	cmp	r3, #0
 800445e:	d01b      	beq.n	8004498 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	4798      	blx	r3
 8004468:	e016      	b.n	8004498 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004474:	2b00      	cmp	r3, #0
 8004476:	d107      	bne.n	8004488 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0208 	bic.w	r2, r2, #8
 8004486:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449c:	2220      	movs	r2, #32
 800449e:	409a      	lsls	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f000 808e 	beq.w	80045c6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0310 	and.w	r3, r3, #16
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f000 8086 	beq.w	80045c6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044be:	2220      	movs	r2, #32
 80044c0:	409a      	lsls	r2, r3
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b05      	cmp	r3, #5
 80044d0:	d136      	bne.n	8004540 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0216 	bic.w	r2, r2, #22
 80044e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	695a      	ldr	r2, [r3, #20]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d103      	bne.n	8004502 <HAL_DMA_IRQHandler+0x1da>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d007      	beq.n	8004512 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 0208 	bic.w	r2, r2, #8
 8004510:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004516:	223f      	movs	r2, #63	; 0x3f
 8004518:	409a      	lsls	r2, r3
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004532:	2b00      	cmp	r3, #0
 8004534:	d07d      	beq.n	8004632 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	4798      	blx	r3
        }
        return;
 800453e:	e078      	b.n	8004632 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d01c      	beq.n	8004588 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d108      	bne.n	800456e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004560:	2b00      	cmp	r3, #0
 8004562:	d030      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	4798      	blx	r3
 800456c:	e02b      	b.n	80045c6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004572:	2b00      	cmp	r3, #0
 8004574:	d027      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	4798      	blx	r3
 800457e:	e022      	b.n	80045c6 <HAL_DMA_IRQHandler+0x29e>
 8004580:	200000b0 	.word	0x200000b0
 8004584:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10f      	bne.n	80045b6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0210 	bic.w	r2, r2, #16
 80045a4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d032      	beq.n	8004634 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d022      	beq.n	8004620 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2205      	movs	r2, #5
 80045de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0201 	bic.w	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	3301      	adds	r3, #1
 80045f6:	60bb      	str	r3, [r7, #8]
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d307      	bcc.n	800460e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1f2      	bne.n	80045f2 <HAL_DMA_IRQHandler+0x2ca>
 800460c:	e000      	b.n	8004610 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800460e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	4798      	blx	r3
 8004630:	e000      	b.n	8004634 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004632:	bf00      	nop
    }
  }
}
 8004634:	3718      	adds	r7, #24
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop

0800463c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
 8004648:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004658:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b40      	cmp	r3, #64	; 0x40
 8004668:	d108      	bne.n	800467c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800467a:	e007      	b.n	800468c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	60da      	str	r2, [r3, #12]
}
 800468c:	bf00      	nop
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	3b10      	subs	r3, #16
 80046a8:	4a13      	ldr	r2, [pc, #76]	; (80046f8 <DMA_CalcBaseAndBitshift+0x60>)
 80046aa:	fba2 2303 	umull	r2, r3, r2, r3
 80046ae:	091b      	lsrs	r3, r3, #4
 80046b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046b2:	4a12      	ldr	r2, [pc, #72]	; (80046fc <DMA_CalcBaseAndBitshift+0x64>)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4413      	add	r3, r2
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2b03      	cmp	r3, #3
 80046c4:	d908      	bls.n	80046d8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <DMA_CalcBaseAndBitshift+0x68>)
 80046ce:	4013      	ands	r3, r2
 80046d0:	1d1a      	adds	r2, r3, #4
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	659a      	str	r2, [r3, #88]	; 0x58
 80046d6:	e006      	b.n	80046e6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	4b08      	ldr	r3, [pc, #32]	; (8004700 <DMA_CalcBaseAndBitshift+0x68>)
 80046e0:	4013      	ands	r3, r2
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	aaaaaaab 	.word	0xaaaaaaab
 80046fc:	0800c128 	.word	0x0800c128
 8004700:	fffffc00 	.word	0xfffffc00

08004704 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004714:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d11f      	bne.n	800475e <DMA_CheckFifoParam+0x5a>
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	2b03      	cmp	r3, #3
 8004722:	d856      	bhi.n	80047d2 <DMA_CheckFifoParam+0xce>
 8004724:	a201      	add	r2, pc, #4	; (adr r2, 800472c <DMA_CheckFifoParam+0x28>)
 8004726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472a:	bf00      	nop
 800472c:	0800473d 	.word	0x0800473d
 8004730:	0800474f 	.word	0x0800474f
 8004734:	0800473d 	.word	0x0800473d
 8004738:	080047d3 	.word	0x080047d3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004740:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d046      	beq.n	80047d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800474c:	e043      	b.n	80047d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004752:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004756:	d140      	bne.n	80047da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800475c:	e03d      	b.n	80047da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004766:	d121      	bne.n	80047ac <DMA_CheckFifoParam+0xa8>
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b03      	cmp	r3, #3
 800476c:	d837      	bhi.n	80047de <DMA_CheckFifoParam+0xda>
 800476e:	a201      	add	r2, pc, #4	; (adr r2, 8004774 <DMA_CheckFifoParam+0x70>)
 8004770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004774:	08004785 	.word	0x08004785
 8004778:	0800478b 	.word	0x0800478b
 800477c:	08004785 	.word	0x08004785
 8004780:	0800479d 	.word	0x0800479d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	73fb      	strb	r3, [r7, #15]
      break;
 8004788:	e030      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d025      	beq.n	80047e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800479a:	e022      	b.n	80047e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80047a4:	d11f      	bne.n	80047e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80047aa:	e01c      	b.n	80047e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d903      	bls.n	80047ba <DMA_CheckFifoParam+0xb6>
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	2b03      	cmp	r3, #3
 80047b6:	d003      	beq.n	80047c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047b8:	e018      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	73fb      	strb	r3, [r7, #15]
      break;
 80047be:	e015      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00e      	beq.n	80047ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	73fb      	strb	r3, [r7, #15]
      break;
 80047d0:	e00b      	b.n	80047ea <DMA_CheckFifoParam+0xe6>
      break;
 80047d2:	bf00      	nop
 80047d4:	e00a      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      break;
 80047d6:	bf00      	nop
 80047d8:	e008      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      break;
 80047da:	bf00      	nop
 80047dc:	e006      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      break;
 80047de:	bf00      	nop
 80047e0:	e004      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      break;
 80047e2:	bf00      	nop
 80047e4:	e002      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      break;   
 80047e6:	bf00      	nop
 80047e8:	e000      	b.n	80047ec <DMA_CheckFifoParam+0xe8>
      break;
 80047ea:	bf00      	nop
    }
  } 
  
  return status; 
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3714      	adds	r7, #20
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop

080047fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b089      	sub	sp, #36	; 0x24
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004806:	2300      	movs	r3, #0
 8004808:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800480a:	2300      	movs	r3, #0
 800480c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800480e:	2300      	movs	r3, #0
 8004810:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004812:	2300      	movs	r3, #0
 8004814:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004816:	2300      	movs	r3, #0
 8004818:	61fb      	str	r3, [r7, #28]
 800481a:	e175      	b.n	8004b08 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800481c:	2201      	movs	r2, #1
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	4013      	ands	r3, r2
 800482e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	429a      	cmp	r2, r3
 8004836:	f040 8164 	bne.w	8004b02 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d00b      	beq.n	800485a <HAL_GPIO_Init+0x5e>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	2b02      	cmp	r3, #2
 8004848:	d007      	beq.n	800485a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800484e:	2b11      	cmp	r3, #17
 8004850:	d003      	beq.n	800485a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b12      	cmp	r3, #18
 8004858:	d130      	bne.n	80048bc <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	005b      	lsls	r3, r3, #1
 8004864:	2203      	movs	r2, #3
 8004866:	fa02 f303 	lsl.w	r3, r2, r3
 800486a:	43db      	mvns	r3, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	4013      	ands	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	69ba      	ldr	r2, [r7, #24]
 8004880:	4313      	orrs	r3, r2
 8004882:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	69ba      	ldr	r2, [r7, #24]
 8004888:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004890:	2201      	movs	r2, #1
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	fa02 f303 	lsl.w	r3, r2, r3
 8004898:	43db      	mvns	r3, r3
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	4013      	ands	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	091b      	lsrs	r3, r3, #4
 80048a6:	f003 0201 	and.w	r2, r3, #1
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	2203      	movs	r2, #3
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	43db      	mvns	r3, r3
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	4013      	ands	r3, r2
 80048d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	689a      	ldr	r2, [r3, #8]
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	fa02 f303 	lsl.w	r3, r2, r3
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d003      	beq.n	80048fc <HAL_GPIO_Init+0x100>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2b12      	cmp	r3, #18
 80048fa:	d123      	bne.n	8004944 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	08da      	lsrs	r2, r3, #3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3208      	adds	r2, #8
 8004904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	220f      	movs	r2, #15
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43db      	mvns	r3, r3
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	4013      	ands	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	691a      	ldr	r2, [r3, #16]
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	f003 0307 	and.w	r3, r3, #7
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4313      	orrs	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	08da      	lsrs	r2, r3, #3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	3208      	adds	r2, #8
 800493e:	69b9      	ldr	r1, [r7, #24]
 8004940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	2203      	movs	r2, #3
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	4013      	ands	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f003 0203 	and.w	r2, r3, #3
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	f000 80be 	beq.w	8004b02 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004986:	4b66      	ldr	r3, [pc, #408]	; (8004b20 <HAL_GPIO_Init+0x324>)
 8004988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498a:	4a65      	ldr	r2, [pc, #404]	; (8004b20 <HAL_GPIO_Init+0x324>)
 800498c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004990:	6453      	str	r3, [r2, #68]	; 0x44
 8004992:	4b63      	ldr	r3, [pc, #396]	; (8004b20 <HAL_GPIO_Init+0x324>)
 8004994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800499e:	4a61      	ldr	r2, [pc, #388]	; (8004b24 <HAL_GPIO_Init+0x328>)
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	089b      	lsrs	r3, r3, #2
 80049a4:	3302      	adds	r3, #2
 80049a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f003 0303 	and.w	r3, r3, #3
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	220f      	movs	r2, #15
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	43db      	mvns	r3, r3
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	4013      	ands	r3, r2
 80049c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a58      	ldr	r2, [pc, #352]	; (8004b28 <HAL_GPIO_Init+0x32c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d037      	beq.n	8004a3a <HAL_GPIO_Init+0x23e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a57      	ldr	r2, [pc, #348]	; (8004b2c <HAL_GPIO_Init+0x330>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d031      	beq.n	8004a36 <HAL_GPIO_Init+0x23a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a56      	ldr	r2, [pc, #344]	; (8004b30 <HAL_GPIO_Init+0x334>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d02b      	beq.n	8004a32 <HAL_GPIO_Init+0x236>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a55      	ldr	r2, [pc, #340]	; (8004b34 <HAL_GPIO_Init+0x338>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d025      	beq.n	8004a2e <HAL_GPIO_Init+0x232>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a54      	ldr	r2, [pc, #336]	; (8004b38 <HAL_GPIO_Init+0x33c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d01f      	beq.n	8004a2a <HAL_GPIO_Init+0x22e>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a53      	ldr	r2, [pc, #332]	; (8004b3c <HAL_GPIO_Init+0x340>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d019      	beq.n	8004a26 <HAL_GPIO_Init+0x22a>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a52      	ldr	r2, [pc, #328]	; (8004b40 <HAL_GPIO_Init+0x344>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d013      	beq.n	8004a22 <HAL_GPIO_Init+0x226>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a51      	ldr	r2, [pc, #324]	; (8004b44 <HAL_GPIO_Init+0x348>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00d      	beq.n	8004a1e <HAL_GPIO_Init+0x222>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a50      	ldr	r2, [pc, #320]	; (8004b48 <HAL_GPIO_Init+0x34c>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d007      	beq.n	8004a1a <HAL_GPIO_Init+0x21e>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a4f      	ldr	r2, [pc, #316]	; (8004b4c <HAL_GPIO_Init+0x350>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d101      	bne.n	8004a16 <HAL_GPIO_Init+0x21a>
 8004a12:	2309      	movs	r3, #9
 8004a14:	e012      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a16:	230a      	movs	r3, #10
 8004a18:	e010      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a1a:	2308      	movs	r3, #8
 8004a1c:	e00e      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a1e:	2307      	movs	r3, #7
 8004a20:	e00c      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a22:	2306      	movs	r3, #6
 8004a24:	e00a      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a26:	2305      	movs	r3, #5
 8004a28:	e008      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a2a:	2304      	movs	r3, #4
 8004a2c:	e006      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e004      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e002      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a36:	2301      	movs	r3, #1
 8004a38:	e000      	b.n	8004a3c <HAL_GPIO_Init+0x240>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	69fa      	ldr	r2, [r7, #28]
 8004a3e:	f002 0203 	and.w	r2, r2, #3
 8004a42:	0092      	lsls	r2, r2, #2
 8004a44:	4093      	lsls	r3, r2
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004a4c:	4935      	ldr	r1, [pc, #212]	; (8004b24 <HAL_GPIO_Init+0x328>)
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	089b      	lsrs	r3, r3, #2
 8004a52:	3302      	adds	r3, #2
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a5a:	4b3d      	ldr	r3, [pc, #244]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	43db      	mvns	r3, r3
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4013      	ands	r3, r2
 8004a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a7e:	4a34      	ldr	r2, [pc, #208]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004a84:	4b32      	ldr	r3, [pc, #200]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	4013      	ands	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004aa8:	4a29      	ldr	r2, [pc, #164]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aae:	4b28      	ldr	r3, [pc, #160]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4013      	ands	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ad2:	4a1f      	ldr	r2, [pc, #124]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ad8:	4b1d      	ldr	r3, [pc, #116]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	43db      	mvns	r3, r3
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d003      	beq.n	8004afc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004afc:	4a14      	ldr	r2, [pc, #80]	; (8004b50 <HAL_GPIO_Init+0x354>)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	3301      	adds	r3, #1
 8004b06:	61fb      	str	r3, [r7, #28]
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	2b0f      	cmp	r3, #15
 8004b0c:	f67f ae86 	bls.w	800481c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	3724      	adds	r7, #36	; 0x24
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40023800 	.word	0x40023800
 8004b24:	40013800 	.word	0x40013800
 8004b28:	40020000 	.word	0x40020000
 8004b2c:	40020400 	.word	0x40020400
 8004b30:	40020800 	.word	0x40020800
 8004b34:	40020c00 	.word	0x40020c00
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	40021400 	.word	0x40021400
 8004b40:	40021800 	.word	0x40021800
 8004b44:	40021c00 	.word	0x40021c00
 8004b48:	40022000 	.word	0x40022000
 8004b4c:	40022400 	.word	0x40022400
 8004b50:	40013c00 	.word	0x40013c00

08004b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691a      	ldr	r2, [r3, #16]
 8004b64:	887b      	ldrh	r3, [r7, #2]
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d002      	beq.n	8004b72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
 8004b70:	e001      	b.n	8004b76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b72:	2300      	movs	r3, #0
 8004b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	807b      	strh	r3, [r7, #2]
 8004b90:	4613      	mov	r3, r2
 8004b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b94:	787b      	ldrb	r3, [r7, #1]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b9a:	887a      	ldrh	r2, [r7, #2]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004ba0:	e003      	b.n	8004baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004ba2:	887b      	ldrh	r3, [r7, #2]
 8004ba4:	041a      	lsls	r2, r3, #16
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	619a      	str	r2, [r3, #24]
}
 8004baa:	bf00      	nop
 8004bac:	370c      	adds	r7, #12
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b085      	sub	sp, #20
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bc8:	887a      	ldrh	r2, [r7, #2]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	041a      	lsls	r2, r3, #16
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	43d9      	mvns	r1, r3
 8004bd4:	887b      	ldrh	r3, [r7, #2]
 8004bd6:	400b      	ands	r3, r1
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	619a      	str	r2, [r3, #24]
}
 8004bde:	bf00      	nop
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
	...

08004bec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004bf6:	4b23      	ldr	r3, [pc, #140]	; (8004c84 <HAL_PWREx_EnableOverDrive+0x98>)
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	4a22      	ldr	r2, [pc, #136]	; (8004c84 <HAL_PWREx_EnableOverDrive+0x98>)
 8004bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c00:	6413      	str	r3, [r2, #64]	; 0x40
 8004c02:	4b20      	ldr	r3, [pc, #128]	; (8004c84 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004c0e:	4b1e      	ldr	r3, [pc, #120]	; (8004c88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a1d      	ldr	r2, [pc, #116]	; (8004c88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c18:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c1a:	f7fe fad1 	bl	80031c0 <HAL_GetTick>
 8004c1e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c20:	e009      	b.n	8004c36 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c22:	f7fe facd 	bl	80031c0 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c30:	d901      	bls.n	8004c36 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e022      	b.n	8004c7c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c36:	4b14      	ldr	r3, [pc, #80]	; (8004c88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c42:	d1ee      	bne.n	8004c22 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004c44:	4b10      	ldr	r3, [pc, #64]	; (8004c88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a0f      	ldr	r2, [pc, #60]	; (8004c88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c4e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c50:	f7fe fab6 	bl	80031c0 <HAL_GetTick>
 8004c54:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c56:	e009      	b.n	8004c6c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c58:	f7fe fab2 	bl	80031c0 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c66:	d901      	bls.n	8004c6c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e007      	b.n	8004c7c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c6c:	4b06      	ldr	r3, [pc, #24]	; (8004c88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c78:	d1ee      	bne.n	8004c58 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	40023800 	.word	0x40023800
 8004c88:	40007000 	.word	0x40007000

08004c8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004c94:	2300      	movs	r3, #0
 8004c96:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e29b      	b.n	80051da <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 8087 	beq.w	8004dbe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cb0:	4b96      	ldr	r3, [pc, #600]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f003 030c 	and.w	r3, r3, #12
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d00c      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cbc:	4b93      	ldr	r3, [pc, #588]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f003 030c 	and.w	r3, r3, #12
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d112      	bne.n	8004cee <HAL_RCC_OscConfig+0x62>
 8004cc8:	4b90      	ldr	r3, [pc, #576]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cd0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cd4:	d10b      	bne.n	8004cee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd6:	4b8d      	ldr	r3, [pc, #564]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d06c      	beq.n	8004dbc <HAL_RCC_OscConfig+0x130>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d168      	bne.n	8004dbc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e275      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cf6:	d106      	bne.n	8004d06 <HAL_RCC_OscConfig+0x7a>
 8004cf8:	4b84      	ldr	r3, [pc, #528]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a83      	ldr	r2, [pc, #524]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d02:	6013      	str	r3, [r2, #0]
 8004d04:	e02e      	b.n	8004d64 <HAL_RCC_OscConfig+0xd8>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCC_OscConfig+0x9c>
 8004d0e:	4b7f      	ldr	r3, [pc, #508]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a7e      	ldr	r2, [pc, #504]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	4b7c      	ldr	r3, [pc, #496]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a7b      	ldr	r2, [pc, #492]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	e01d      	b.n	8004d64 <HAL_RCC_OscConfig+0xd8>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d30:	d10c      	bne.n	8004d4c <HAL_RCC_OscConfig+0xc0>
 8004d32:	4b76      	ldr	r3, [pc, #472]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a75      	ldr	r2, [pc, #468]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d3c:	6013      	str	r3, [r2, #0]
 8004d3e:	4b73      	ldr	r3, [pc, #460]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a72      	ldr	r2, [pc, #456]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	e00b      	b.n	8004d64 <HAL_RCC_OscConfig+0xd8>
 8004d4c:	4b6f      	ldr	r3, [pc, #444]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a6e      	ldr	r2, [pc, #440]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d56:	6013      	str	r3, [r2, #0]
 8004d58:	4b6c      	ldr	r3, [pc, #432]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a6b      	ldr	r2, [pc, #428]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d013      	beq.n	8004d94 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d6c:	f7fe fa28 	bl	80031c0 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d74:	f7fe fa24 	bl	80031c0 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b64      	cmp	r3, #100	; 0x64
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e229      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d86:	4b61      	ldr	r3, [pc, #388]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0f0      	beq.n	8004d74 <HAL_RCC_OscConfig+0xe8>
 8004d92:	e014      	b.n	8004dbe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d94:	f7fe fa14 	bl	80031c0 <HAL_GetTick>
 8004d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d9a:	e008      	b.n	8004dae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d9c:	f7fe fa10 	bl	80031c0 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b64      	cmp	r3, #100	; 0x64
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e215      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dae:	4b57      	ldr	r3, [pc, #348]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1f0      	bne.n	8004d9c <HAL_RCC_OscConfig+0x110>
 8004dba:	e000      	b.n	8004dbe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d069      	beq.n	8004e9e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dca:	4b50      	ldr	r3, [pc, #320]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 030c 	and.w	r3, r3, #12
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00b      	beq.n	8004dee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dd6:	4b4d      	ldr	r3, [pc, #308]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f003 030c 	and.w	r3, r3, #12
 8004dde:	2b08      	cmp	r3, #8
 8004de0:	d11c      	bne.n	8004e1c <HAL_RCC_OscConfig+0x190>
 8004de2:	4b4a      	ldr	r3, [pc, #296]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d116      	bne.n	8004e1c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dee:	4b47      	ldr	r3, [pc, #284]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d005      	beq.n	8004e06 <HAL_RCC_OscConfig+0x17a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d001      	beq.n	8004e06 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e1e9      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e06:	4b41      	ldr	r3, [pc, #260]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	00db      	lsls	r3, r3, #3
 8004e14:	493d      	ldr	r1, [pc, #244]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e1a:	e040      	b.n	8004e9e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d023      	beq.n	8004e6c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e24:	4b39      	ldr	r3, [pc, #228]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a38      	ldr	r2, [pc, #224]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e2a:	f043 0301 	orr.w	r3, r3, #1
 8004e2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e30:	f7fe f9c6 	bl	80031c0 <HAL_GetTick>
 8004e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e38:	f7fe f9c2 	bl	80031c0 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e1c7      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e4a:	4b30      	ldr	r3, [pc, #192]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0f0      	beq.n	8004e38 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e56:	4b2d      	ldr	r3, [pc, #180]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	4929      	ldr	r1, [pc, #164]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	600b      	str	r3, [r1, #0]
 8004e6a:	e018      	b.n	8004e9e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e6c:	4b27      	ldr	r3, [pc, #156]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a26      	ldr	r2, [pc, #152]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e72:	f023 0301 	bic.w	r3, r3, #1
 8004e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e78:	f7fe f9a2 	bl	80031c0 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e7e:	e008      	b.n	8004e92 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e80:	f7fe f99e 	bl	80031c0 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e1a3      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e92:	4b1e      	ldr	r3, [pc, #120]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1f0      	bne.n	8004e80 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d038      	beq.n	8004f1c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d019      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eb2:	4b16      	ldr	r3, [pc, #88]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004eb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eb6:	4a15      	ldr	r2, [pc, #84]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ebe:	f7fe f97f 	bl	80031c0 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec6:	f7fe f97b 	bl	80031c0 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e180      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ed8:	4b0c      	ldr	r3, [pc, #48]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x23a>
 8004ee4:	e01a      	b.n	8004f1c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ee6:	4b09      	ldr	r3, [pc, #36]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004ee8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eea:	4a08      	ldr	r2, [pc, #32]	; (8004f0c <HAL_RCC_OscConfig+0x280>)
 8004eec:	f023 0301 	bic.w	r3, r3, #1
 8004ef0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef2:	f7fe f965 	bl	80031c0 <HAL_GetTick>
 8004ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef8:	e00a      	b.n	8004f10 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efa:	f7fe f961 	bl	80031c0 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d903      	bls.n	8004f10 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e166      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
 8004f0c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f10:	4b92      	ldr	r3, [pc, #584]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1ee      	bne.n	8004efa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0304 	and.w	r3, r3, #4
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 80a4 	beq.w	8005072 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f2a:	4b8c      	ldr	r3, [pc, #560]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10d      	bne.n	8004f52 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f36:	4b89      	ldr	r3, [pc, #548]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3a:	4a88      	ldr	r2, [pc, #544]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f40:	6413      	str	r3, [r2, #64]	; 0x40
 8004f42:	4b86      	ldr	r3, [pc, #536]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f4a:	60bb      	str	r3, [r7, #8]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f52:	4b83      	ldr	r3, [pc, #524]	; (8005160 <HAL_RCC_OscConfig+0x4d4>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d118      	bne.n	8004f90 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004f5e:	4b80      	ldr	r3, [pc, #512]	; (8005160 <HAL_RCC_OscConfig+0x4d4>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a7f      	ldr	r2, [pc, #508]	; (8005160 <HAL_RCC_OscConfig+0x4d4>)
 8004f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f6a:	f7fe f929 	bl	80031c0 <HAL_GetTick>
 8004f6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f70:	e008      	b.n	8004f84 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f72:	f7fe f925 	bl	80031c0 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	2b64      	cmp	r3, #100	; 0x64
 8004f7e:	d901      	bls.n	8004f84 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e12a      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f84:	4b76      	ldr	r3, [pc, #472]	; (8005160 <HAL_RCC_OscConfig+0x4d4>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d0f0      	beq.n	8004f72 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d106      	bne.n	8004fa6 <HAL_RCC_OscConfig+0x31a>
 8004f98:	4b70      	ldr	r3, [pc, #448]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9c:	4a6f      	ldr	r2, [pc, #444]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa4:	e02d      	b.n	8005002 <HAL_RCC_OscConfig+0x376>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10c      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x33c>
 8004fae:	4b6b      	ldr	r3, [pc, #428]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb2:	4a6a      	ldr	r2, [pc, #424]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fb4:	f023 0301 	bic.w	r3, r3, #1
 8004fb8:	6713      	str	r3, [r2, #112]	; 0x70
 8004fba:	4b68      	ldr	r3, [pc, #416]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fbe:	4a67      	ldr	r2, [pc, #412]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fc0:	f023 0304 	bic.w	r3, r3, #4
 8004fc4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fc6:	e01c      	b.n	8005002 <HAL_RCC_OscConfig+0x376>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2b05      	cmp	r3, #5
 8004fce:	d10c      	bne.n	8004fea <HAL_RCC_OscConfig+0x35e>
 8004fd0:	4b62      	ldr	r3, [pc, #392]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd4:	4a61      	ldr	r2, [pc, #388]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fd6:	f043 0304 	orr.w	r3, r3, #4
 8004fda:	6713      	str	r3, [r2, #112]	; 0x70
 8004fdc:	4b5f      	ldr	r3, [pc, #380]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe0:	4a5e      	ldr	r2, [pc, #376]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fe2:	f043 0301 	orr.w	r3, r3, #1
 8004fe6:	6713      	str	r3, [r2, #112]	; 0x70
 8004fe8:	e00b      	b.n	8005002 <HAL_RCC_OscConfig+0x376>
 8004fea:	4b5c      	ldr	r3, [pc, #368]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fee:	4a5b      	ldr	r2, [pc, #364]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004ff0:	f023 0301 	bic.w	r3, r3, #1
 8004ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8004ff6:	4b59      	ldr	r3, [pc, #356]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffa:	4a58      	ldr	r2, [pc, #352]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8004ffc:	f023 0304 	bic.w	r3, r3, #4
 8005000:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d015      	beq.n	8005036 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800500a:	f7fe f8d9 	bl	80031c0 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005010:	e00a      	b.n	8005028 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005012:	f7fe f8d5 	bl	80031c0 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005020:	4293      	cmp	r3, r2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e0d8      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005028:	4b4c      	ldr	r3, [pc, #304]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 800502a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d0ee      	beq.n	8005012 <HAL_RCC_OscConfig+0x386>
 8005034:	e014      	b.n	8005060 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005036:	f7fe f8c3 	bl	80031c0 <HAL_GetTick>
 800503a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800503c:	e00a      	b.n	8005054 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7fe f8bf 	bl	80031c0 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	f241 3288 	movw	r2, #5000	; 0x1388
 800504c:	4293      	cmp	r3, r2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e0c2      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005054:	4b41      	ldr	r3, [pc, #260]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8005056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1ee      	bne.n	800503e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005060:	7dfb      	ldrb	r3, [r7, #23]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d105      	bne.n	8005072 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005066:	4b3d      	ldr	r3, [pc, #244]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	4a3c      	ldr	r2, [pc, #240]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 800506c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005070:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	f000 80ae 	beq.w	80051d8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800507c:	4b37      	ldr	r3, [pc, #220]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f003 030c 	and.w	r3, r3, #12
 8005084:	2b08      	cmp	r3, #8
 8005086:	d06d      	beq.n	8005164 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	2b02      	cmp	r3, #2
 800508e:	d14b      	bne.n	8005128 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005090:	4b32      	ldr	r3, [pc, #200]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a31      	ldr	r2, [pc, #196]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8005096:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800509a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509c:	f7fe f890 	bl	80031c0 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a4:	f7fe f88c 	bl	80031c0 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e091      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050b6:	4b29      	ldr	r3, [pc, #164]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1f0      	bne.n	80050a4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69da      	ldr	r2, [r3, #28]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d0:	019b      	lsls	r3, r3, #6
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d8:	085b      	lsrs	r3, r3, #1
 80050da:	3b01      	subs	r3, #1
 80050dc:	041b      	lsls	r3, r3, #16
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e4:	061b      	lsls	r3, r3, #24
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ec:	071b      	lsls	r3, r3, #28
 80050ee:	491b      	ldr	r1, [pc, #108]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050f4:	4b19      	ldr	r3, [pc, #100]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a18      	ldr	r2, [pc, #96]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 80050fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005100:	f7fe f85e 	bl	80031c0 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005108:	f7fe f85a 	bl	80031c0 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e05f      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800511a:	4b10      	ldr	r3, [pc, #64]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0f0      	beq.n	8005108 <HAL_RCC_OscConfig+0x47c>
 8005126:	e057      	b.n	80051d8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005128:	4b0c      	ldr	r3, [pc, #48]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a0b      	ldr	r2, [pc, #44]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 800512e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7fe f844 	bl	80031c0 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513c:	f7fe f840 	bl	80031c0 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e045      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800514e:	4b03      	ldr	r3, [pc, #12]	; (800515c <HAL_RCC_OscConfig+0x4d0>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0x4b0>
 800515a:	e03d      	b.n	80051d8 <HAL_RCC_OscConfig+0x54c>
 800515c:	40023800 	.word	0x40023800
 8005160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005164:	4b1f      	ldr	r3, [pc, #124]	; (80051e4 <HAL_RCC_OscConfig+0x558>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d030      	beq.n	80051d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800517c:	429a      	cmp	r2, r3
 800517e:	d129      	bne.n	80051d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800518a:	429a      	cmp	r2, r3
 800518c:	d122      	bne.n	80051d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005194:	4013      	ands	r3, r2
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800519a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800519c:	4293      	cmp	r3, r2
 800519e:	d119      	bne.n	80051d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051aa:	085b      	lsrs	r3, r3, #1
 80051ac:	3b01      	subs	r3, #1
 80051ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d10f      	bne.n	80051d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d107      	bne.n	80051d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ce:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d001      	beq.n	80051d8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e000      	b.n	80051da <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3718      	adds	r7, #24
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	40023800 	.word	0x40023800

080051e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80051f2:	2300      	movs	r3, #0
 80051f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0d0      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005200:	4b6a      	ldr	r3, [pc, #424]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 030f 	and.w	r3, r3, #15
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	429a      	cmp	r2, r3
 800520c:	d910      	bls.n	8005230 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800520e:	4b67      	ldr	r3, [pc, #412]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f023 020f 	bic.w	r2, r3, #15
 8005216:	4965      	ldr	r1, [pc, #404]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	4313      	orrs	r3, r2
 800521c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800521e:	4b63      	ldr	r3, [pc, #396]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d001      	beq.n	8005230 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0b8      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d020      	beq.n	800527e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d005      	beq.n	8005254 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005248:	4b59      	ldr	r3, [pc, #356]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	4a58      	ldr	r2, [pc, #352]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 800524e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005252:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005260:	4b53      	ldr	r3, [pc, #332]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	4a52      	ldr	r2, [pc, #328]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005266:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800526a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800526c:	4b50      	ldr	r3, [pc, #320]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	494d      	ldr	r1, [pc, #308]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 800527a:	4313      	orrs	r3, r2
 800527c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d040      	beq.n	800530c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d107      	bne.n	80052a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005292:	4b47      	ldr	r3, [pc, #284]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d115      	bne.n	80052ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e07f      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d107      	bne.n	80052ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052aa:	4b41      	ldr	r3, [pc, #260]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d109      	bne.n	80052ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e073      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ba:	4b3d      	ldr	r3, [pc, #244]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e06b      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052ca:	4b39      	ldr	r3, [pc, #228]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f023 0203 	bic.w	r2, r3, #3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	4936      	ldr	r1, [pc, #216]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052dc:	f7fd ff70 	bl	80031c0 <HAL_GetTick>
 80052e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052e2:	e00a      	b.n	80052fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052e4:	f7fd ff6c 	bl	80031c0 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e053      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052fa:	4b2d      	ldr	r3, [pc, #180]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f003 020c 	and.w	r2, r3, #12
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	429a      	cmp	r2, r3
 800530a:	d1eb      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800530c:	4b27      	ldr	r3, [pc, #156]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 030f 	and.w	r3, r3, #15
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	429a      	cmp	r2, r3
 8005318:	d210      	bcs.n	800533c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800531a:	4b24      	ldr	r3, [pc, #144]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f023 020f 	bic.w	r2, r3, #15
 8005322:	4922      	ldr	r1, [pc, #136]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	4313      	orrs	r3, r2
 8005328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800532a:	4b20      	ldr	r3, [pc, #128]	; (80053ac <HAL_RCC_ClockConfig+0x1c4>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 030f 	and.w	r3, r3, #15
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d001      	beq.n	800533c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e032      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005348:	4b19      	ldr	r3, [pc, #100]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	4916      	ldr	r1, [pc, #88]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005356:	4313      	orrs	r3, r2
 8005358:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d009      	beq.n	800537a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005366:	4b12      	ldr	r3, [pc, #72]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	490e      	ldr	r1, [pc, #56]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005376:	4313      	orrs	r3, r2
 8005378:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800537a:	f000 f821 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 800537e:	4602      	mov	r2, r0
 8005380:	4b0b      	ldr	r3, [pc, #44]	; (80053b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	091b      	lsrs	r3, r3, #4
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	490a      	ldr	r1, [pc, #40]	; (80053b4 <HAL_RCC_ClockConfig+0x1cc>)
 800538c:	5ccb      	ldrb	r3, [r1, r3]
 800538e:	fa22 f303 	lsr.w	r3, r2, r3
 8005392:	4a09      	ldr	r2, [pc, #36]	; (80053b8 <HAL_RCC_ClockConfig+0x1d0>)
 8005394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005396:	4b09      	ldr	r3, [pc, #36]	; (80053bc <HAL_RCC_ClockConfig+0x1d4>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4618      	mov	r0, r3
 800539c:	f7fd fecc 	bl	8003138 <HAL_InitTick>

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	40023c00 	.word	0x40023c00
 80053b0:	40023800 	.word	0x40023800
 80053b4:	0800c110 	.word	0x0800c110
 80053b8:	200000b0 	.word	0x200000b0
 80053bc:	200001e4 	.word	0x200001e4

080053c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053c0:	b5b0      	push	{r4, r5, r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80053c6:	2100      	movs	r1, #0
 80053c8:	6079      	str	r1, [r7, #4]
 80053ca:	2100      	movs	r1, #0
 80053cc:	60f9      	str	r1, [r7, #12]
 80053ce:	2100      	movs	r1, #0
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80053d2:	2100      	movs	r1, #0
 80053d4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053d6:	4952      	ldr	r1, [pc, #328]	; (8005520 <HAL_RCC_GetSysClockFreq+0x160>)
 80053d8:	6889      	ldr	r1, [r1, #8]
 80053da:	f001 010c 	and.w	r1, r1, #12
 80053de:	2908      	cmp	r1, #8
 80053e0:	d00d      	beq.n	80053fe <HAL_RCC_GetSysClockFreq+0x3e>
 80053e2:	2908      	cmp	r1, #8
 80053e4:	f200 8094 	bhi.w	8005510 <HAL_RCC_GetSysClockFreq+0x150>
 80053e8:	2900      	cmp	r1, #0
 80053ea:	d002      	beq.n	80053f2 <HAL_RCC_GetSysClockFreq+0x32>
 80053ec:	2904      	cmp	r1, #4
 80053ee:	d003      	beq.n	80053f8 <HAL_RCC_GetSysClockFreq+0x38>
 80053f0:	e08e      	b.n	8005510 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053f2:	4b4c      	ldr	r3, [pc, #304]	; (8005524 <HAL_RCC_GetSysClockFreq+0x164>)
 80053f4:	60bb      	str	r3, [r7, #8]
      break;
 80053f6:	e08e      	b.n	8005516 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053f8:	4b4b      	ldr	r3, [pc, #300]	; (8005528 <HAL_RCC_GetSysClockFreq+0x168>)
 80053fa:	60bb      	str	r3, [r7, #8]
      break;
 80053fc:	e08b      	b.n	8005516 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053fe:	4948      	ldr	r1, [pc, #288]	; (8005520 <HAL_RCC_GetSysClockFreq+0x160>)
 8005400:	6849      	ldr	r1, [r1, #4]
 8005402:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005406:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005408:	4945      	ldr	r1, [pc, #276]	; (8005520 <HAL_RCC_GetSysClockFreq+0x160>)
 800540a:	6849      	ldr	r1, [r1, #4]
 800540c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005410:	2900      	cmp	r1, #0
 8005412:	d024      	beq.n	800545e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005414:	4942      	ldr	r1, [pc, #264]	; (8005520 <HAL_RCC_GetSysClockFreq+0x160>)
 8005416:	6849      	ldr	r1, [r1, #4]
 8005418:	0989      	lsrs	r1, r1, #6
 800541a:	4608      	mov	r0, r1
 800541c:	f04f 0100 	mov.w	r1, #0
 8005420:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005424:	f04f 0500 	mov.w	r5, #0
 8005428:	ea00 0204 	and.w	r2, r0, r4
 800542c:	ea01 0305 	and.w	r3, r1, r5
 8005430:	493d      	ldr	r1, [pc, #244]	; (8005528 <HAL_RCC_GetSysClockFreq+0x168>)
 8005432:	fb01 f003 	mul.w	r0, r1, r3
 8005436:	2100      	movs	r1, #0
 8005438:	fb01 f102 	mul.w	r1, r1, r2
 800543c:	1844      	adds	r4, r0, r1
 800543e:	493a      	ldr	r1, [pc, #232]	; (8005528 <HAL_RCC_GetSysClockFreq+0x168>)
 8005440:	fba2 0101 	umull	r0, r1, r2, r1
 8005444:	1863      	adds	r3, r4, r1
 8005446:	4619      	mov	r1, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	461a      	mov	r2, r3
 800544c:	f04f 0300 	mov.w	r3, #0
 8005450:	f7fa ff5e 	bl	8000310 <__aeabi_uldivmod>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1
 8005458:	4613      	mov	r3, r2
 800545a:	60fb      	str	r3, [r7, #12]
 800545c:	e04a      	b.n	80054f4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800545e:	4b30      	ldr	r3, [pc, #192]	; (8005520 <HAL_RCC_GetSysClockFreq+0x160>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	099b      	lsrs	r3, r3, #6
 8005464:	461a      	mov	r2, r3
 8005466:	f04f 0300 	mov.w	r3, #0
 800546a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800546e:	f04f 0100 	mov.w	r1, #0
 8005472:	ea02 0400 	and.w	r4, r2, r0
 8005476:	ea03 0501 	and.w	r5, r3, r1
 800547a:	4620      	mov	r0, r4
 800547c:	4629      	mov	r1, r5
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	014b      	lsls	r3, r1, #5
 8005488:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800548c:	0142      	lsls	r2, r0, #5
 800548e:	4610      	mov	r0, r2
 8005490:	4619      	mov	r1, r3
 8005492:	1b00      	subs	r0, r0, r4
 8005494:	eb61 0105 	sbc.w	r1, r1, r5
 8005498:	f04f 0200 	mov.w	r2, #0
 800549c:	f04f 0300 	mov.w	r3, #0
 80054a0:	018b      	lsls	r3, r1, #6
 80054a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80054a6:	0182      	lsls	r2, r0, #6
 80054a8:	1a12      	subs	r2, r2, r0
 80054aa:	eb63 0301 	sbc.w	r3, r3, r1
 80054ae:	f04f 0000 	mov.w	r0, #0
 80054b2:	f04f 0100 	mov.w	r1, #0
 80054b6:	00d9      	lsls	r1, r3, #3
 80054b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80054bc:	00d0      	lsls	r0, r2, #3
 80054be:	4602      	mov	r2, r0
 80054c0:	460b      	mov	r3, r1
 80054c2:	1912      	adds	r2, r2, r4
 80054c4:	eb45 0303 	adc.w	r3, r5, r3
 80054c8:	f04f 0000 	mov.w	r0, #0
 80054cc:	f04f 0100 	mov.w	r1, #0
 80054d0:	0299      	lsls	r1, r3, #10
 80054d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80054d6:	0290      	lsls	r0, r2, #10
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4610      	mov	r0, r2
 80054de:	4619      	mov	r1, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f04f 0300 	mov.w	r3, #0
 80054e8:	f7fa ff12 	bl	8000310 <__aeabi_uldivmod>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4613      	mov	r3, r2
 80054f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80054f4:	4b0a      	ldr	r3, [pc, #40]	; (8005520 <HAL_RCC_GetSysClockFreq+0x160>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	0c1b      	lsrs	r3, r3, #16
 80054fa:	f003 0303 	and.w	r3, r3, #3
 80054fe:	3301      	adds	r3, #1
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	fbb2 f3f3 	udiv	r3, r2, r3
 800550c:	60bb      	str	r3, [r7, #8]
      break;
 800550e:	e002      	b.n	8005516 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005510:	4b04      	ldr	r3, [pc, #16]	; (8005524 <HAL_RCC_GetSysClockFreq+0x164>)
 8005512:	60bb      	str	r3, [r7, #8]
      break;
 8005514:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005516:	68bb      	ldr	r3, [r7, #8]
}
 8005518:	4618      	mov	r0, r3
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bdb0      	pop	{r4, r5, r7, pc}
 8005520:	40023800 	.word	0x40023800
 8005524:	00f42400 	.word	0x00f42400
 8005528:	017d7840 	.word	0x017d7840

0800552c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005530:	4b03      	ldr	r3, [pc, #12]	; (8005540 <HAL_RCC_GetHCLKFreq+0x14>)
 8005532:	681b      	ldr	r3, [r3, #0]
}
 8005534:	4618      	mov	r0, r3
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	200000b0 	.word	0x200000b0

08005544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005548:	f7ff fff0 	bl	800552c <HAL_RCC_GetHCLKFreq>
 800554c:	4602      	mov	r2, r0
 800554e:	4b05      	ldr	r3, [pc, #20]	; (8005564 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	0a9b      	lsrs	r3, r3, #10
 8005554:	f003 0307 	and.w	r3, r3, #7
 8005558:	4903      	ldr	r1, [pc, #12]	; (8005568 <HAL_RCC_GetPCLK1Freq+0x24>)
 800555a:	5ccb      	ldrb	r3, [r1, r3]
 800555c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005560:	4618      	mov	r0, r3
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40023800 	.word	0x40023800
 8005568:	0800c120 	.word	0x0800c120

0800556c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005570:	f7ff ffdc 	bl	800552c <HAL_RCC_GetHCLKFreq>
 8005574:	4602      	mov	r2, r0
 8005576:	4b05      	ldr	r3, [pc, #20]	; (800558c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	0b5b      	lsrs	r3, r3, #13
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	4903      	ldr	r1, [pc, #12]	; (8005590 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005582:	5ccb      	ldrb	r3, [r1, r3]
 8005584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005588:	4618      	mov	r0, r3
 800558a:	bd80      	pop	{r7, pc}
 800558c:	40023800 	.word	0x40023800
 8005590:	0800c120 	.word	0x0800c120

08005594 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800559c:	2300      	movs	r3, #0
 800559e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80055a0:	2300      	movs	r3, #0
 80055a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80055a4:	2300      	movs	r3, #0
 80055a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80055a8:	2300      	movs	r3, #0
 80055aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80055ac:	2300      	movs	r3, #0
 80055ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d012      	beq.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80055bc:	4b69      	ldr	r3, [pc, #420]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	4a68      	ldr	r2, [pc, #416]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80055c6:	6093      	str	r3, [r2, #8]
 80055c8:	4b66      	ldr	r3, [pc, #408]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ca:	689a      	ldr	r2, [r3, #8]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055d0:	4964      	ldr	r1, [pc, #400]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d2:	4313      	orrs	r3, r2
 80055d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80055de:	2301      	movs	r3, #1
 80055e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d017      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055ee:	4b5d      	ldr	r3, [pc, #372]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fc:	4959      	ldr	r1, [pc, #356]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005608:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800560c:	d101      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800560e:	2301      	movs	r3, #1
 8005610:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800561a:	2301      	movs	r3, #1
 800561c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d017      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800562a:	4b4e      	ldr	r3, [pc, #312]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800562c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005630:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005638:	494a      	ldr	r1, [pc, #296]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005648:	d101      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800564a:	2301      	movs	r3, #1
 800564c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005656:	2301      	movs	r3, #1
 8005658:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005666:	2301      	movs	r3, #1
 8005668:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 808b 	beq.w	800578e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005678:	4b3a      	ldr	r3, [pc, #232]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	4a39      	ldr	r2, [pc, #228]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800567e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005682:	6413      	str	r3, [r2, #64]	; 0x40
 8005684:	4b37      	ldr	r3, [pc, #220]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800568c:	60bb      	str	r3, [r7, #8]
 800568e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005690:	4b35      	ldr	r3, [pc, #212]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a34      	ldr	r2, [pc, #208]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800569a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800569c:	f7fd fd90 	bl	80031c0 <HAL_GetTick>
 80056a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80056a2:	e008      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056a4:	f7fd fd8c 	bl	80031c0 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b64      	cmp	r3, #100	; 0x64
 80056b0:	d901      	bls.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e38f      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80056b6:	4b2c      	ldr	r3, [pc, #176]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d0f0      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056c2:	4b28      	ldr	r3, [pc, #160]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d035      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d02e      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056e0:	4b20      	ldr	r3, [pc, #128]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056ea:	4b1e      	ldr	r3, [pc, #120]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ee:	4a1d      	ldr	r2, [pc, #116]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056f4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056f6:	4b1b      	ldr	r3, [pc, #108]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fa:	4a1a      	ldr	r2, [pc, #104]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005700:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005702:	4a18      	ldr	r2, [pc, #96]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005708:	4b16      	ldr	r3, [pc, #88]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800570a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	2b01      	cmp	r3, #1
 8005712:	d114      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005714:	f7fd fd54 	bl	80031c0 <HAL_GetTick>
 8005718:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800571a:	e00a      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800571c:	f7fd fd50 	bl	80031c0 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	f241 3288 	movw	r2, #5000	; 0x1388
 800572a:	4293      	cmp	r3, r2
 800572c:	d901      	bls.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e351      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005732:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d0ee      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005746:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800574a:	d111      	bne.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800574c:	4b05      	ldr	r3, [pc, #20]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005758:	4b04      	ldr	r3, [pc, #16]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800575a:	400b      	ands	r3, r1
 800575c:	4901      	ldr	r1, [pc, #4]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800575e:	4313      	orrs	r3, r2
 8005760:	608b      	str	r3, [r1, #8]
 8005762:	e00b      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005764:	40023800 	.word	0x40023800
 8005768:	40007000 	.word	0x40007000
 800576c:	0ffffcff 	.word	0x0ffffcff
 8005770:	4bb3      	ldr	r3, [pc, #716]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	4ab2      	ldr	r2, [pc, #712]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005776:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800577a:	6093      	str	r3, [r2, #8]
 800577c:	4bb0      	ldr	r3, [pc, #704]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800577e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005788:	49ad      	ldr	r1, [pc, #692]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800578a:	4313      	orrs	r3, r2
 800578c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0310 	and.w	r3, r3, #16
 8005796:	2b00      	cmp	r3, #0
 8005798:	d010      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800579a:	4ba9      	ldr	r3, [pc, #676]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800579c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057a0:	4aa7      	ldr	r2, [pc, #668]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80057aa:	4ba5      	ldr	r3, [pc, #660]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b4:	49a2      	ldr	r1, [pc, #648]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00a      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057c8:	4b9d      	ldr	r3, [pc, #628]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057d6:	499a      	ldr	r1, [pc, #616]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00a      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057ea:	4b95      	ldr	r3, [pc, #596]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057f8:	4991      	ldr	r1, [pc, #580]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00a      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800580c:	4b8c      	ldr	r3, [pc, #560]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800580e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005812:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800581a:	4989      	ldr	r1, [pc, #548]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800581c:	4313      	orrs	r3, r2
 800581e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00a      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800582e:	4b84      	ldr	r3, [pc, #528]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005834:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800583c:	4980      	ldr	r1, [pc, #512]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800583e:	4313      	orrs	r3, r2
 8005840:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00a      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005850:	4b7b      	ldr	r3, [pc, #492]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005856:	f023 0203 	bic.w	r2, r3, #3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800585e:	4978      	ldr	r1, [pc, #480]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005860:	4313      	orrs	r3, r2
 8005862:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00a      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005872:	4b73      	ldr	r3, [pc, #460]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005878:	f023 020c 	bic.w	r2, r3, #12
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005880:	496f      	ldr	r1, [pc, #444]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005882:	4313      	orrs	r3, r2
 8005884:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00a      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005894:	4b6a      	ldr	r3, [pc, #424]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800589a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a2:	4967      	ldr	r1, [pc, #412]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00a      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058b6:	4b62      	ldr	r3, [pc, #392]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058c4:	495e      	ldr	r1, [pc, #376]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00a      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058d8:	4b59      	ldr	r3, [pc, #356]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e6:	4956      	ldr	r1, [pc, #344]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00a      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80058fa:	4b51      	ldr	r3, [pc, #324]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005900:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005908:	494d      	ldr	r1, [pc, #308]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800590a:	4313      	orrs	r3, r2
 800590c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800591c:	4b48      	ldr	r3, [pc, #288]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800591e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005922:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800592a:	4945      	ldr	r1, [pc, #276]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800592c:	4313      	orrs	r3, r2
 800592e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800593e:	4b40      	ldr	r3, [pc, #256]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005944:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800594c:	493c      	ldr	r1, [pc, #240]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00a      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005960:	4b37      	ldr	r3, [pc, #220]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005966:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800596e:	4934      	ldr	r1, [pc, #208]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005970:	4313      	orrs	r3, r2
 8005972:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d011      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005982:	4b2f      	ldr	r3, [pc, #188]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005988:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005990:	492b      	ldr	r1, [pc, #172]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005992:	4313      	orrs	r3, r2
 8005994:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800599c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059a0:	d101      	bne.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80059a2:	2301      	movs	r3, #1
 80059a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0308 	and.w	r3, r3, #8
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80059b2:	2301      	movs	r3, #1
 80059b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00a      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059c2:	4b1f      	ldr	r3, [pc, #124]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059c8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059d0:	491b      	ldr	r1, [pc, #108]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00b      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059e4:	4b16      	ldr	r3, [pc, #88]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059f4:	4912      	ldr	r1, [pc, #72]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00b      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005a08:	4b0d      	ldr	r3, [pc, #52]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a0e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a18:	4909      	ldr	r1, [pc, #36]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00f      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a2c:	4b04      	ldr	r3, [pc, #16]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a32:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a3c:	e002      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005a3e:	bf00      	nop
 8005a40:	40023800 	.word	0x40023800
 8005a44:	4986      	ldr	r1, [pc, #536]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00b      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005a58:	4b81      	ldr	r3, [pc, #516]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a5e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a68:	497d      	ldr	r1, [pc, #500]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d006      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 80d6 	beq.w	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a84:	4b76      	ldr	r3, [pc, #472]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a75      	ldr	r2, [pc, #468]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a8a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a90:	f7fd fb96 	bl	80031c0 <HAL_GetTick>
 8005a94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a96:	e008      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a98:	f7fd fb92 	bl	80031c0 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	; 0x64
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e195      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005aaa:	4b6d      	ldr	r3, [pc, #436]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1f0      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d021      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d11d      	bne.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005aca:	4b65      	ldr	r3, [pc, #404]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ad0:	0c1b      	lsrs	r3, r3, #16
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ad8:	4b61      	ldr	r3, [pc, #388]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ade:	0e1b      	lsrs	r3, r3, #24
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	019a      	lsls	r2, r3, #6
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	041b      	lsls	r3, r3, #16
 8005af0:	431a      	orrs	r2, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	061b      	lsls	r3, r3, #24
 8005af6:	431a      	orrs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	071b      	lsls	r3, r3, #28
 8005afe:	4958      	ldr	r1, [pc, #352]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d004      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b1a:	d00a      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d02e      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b30:	d129      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b32:	4b4b      	ldr	r3, [pc, #300]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b38:	0c1b      	lsrs	r3, r3, #16
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005b40:	4b47      	ldr	r3, [pc, #284]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b46:	0f1b      	lsrs	r3, r3, #28
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	019a      	lsls	r2, r3, #6
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	041b      	lsls	r3, r3, #16
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	061b      	lsls	r3, r3, #24
 8005b60:	431a      	orrs	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	071b      	lsls	r3, r3, #28
 8005b66:	493e      	ldr	r1, [pc, #248]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005b6e:	4b3c      	ldr	r3, [pc, #240]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b74:	f023 021f 	bic.w	r2, r3, #31
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	4938      	ldr	r1, [pc, #224]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b80:	4313      	orrs	r3, r2
 8005b82:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d01d      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b92:	4b33      	ldr	r3, [pc, #204]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b98:	0e1b      	lsrs	r3, r3, #24
 8005b9a:	f003 030f 	and.w	r3, r3, #15
 8005b9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ba0:	4b2f      	ldr	r3, [pc, #188]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ba6:	0f1b      	lsrs	r3, r3, #28
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	019a      	lsls	r2, r3, #6
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	041b      	lsls	r3, r3, #16
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	061b      	lsls	r3, r3, #24
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	071b      	lsls	r3, r3, #28
 8005bc6:	4926      	ldr	r1, [pc, #152]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d011      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	019a      	lsls	r2, r3, #6
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	041b      	lsls	r3, r3, #16
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	061b      	lsls	r3, r3, #24
 8005bee:	431a      	orrs	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	071b      	lsls	r3, r3, #28
 8005bf6:	491a      	ldr	r1, [pc, #104]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005bfe:	4b18      	ldr	r3, [pc, #96]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a17      	ldr	r2, [pc, #92]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c04:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c0a:	f7fd fad9 	bl	80031c0 <HAL_GetTick>
 8005c0e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c10:	e008      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c12:	f7fd fad5 	bl	80031c0 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	2b64      	cmp	r3, #100	; 0x64
 8005c1e:	d901      	bls.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e0d8      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c24:	4b0e      	ldr	r3, [pc, #56]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d0f0      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	f040 80ce 	bne.w	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005c38:	4b09      	ldr	r3, [pc, #36]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a08      	ldr	r2, [pc, #32]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c44:	f7fd fabc 	bl	80031c0 <HAL_GetTick>
 8005c48:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c4a:	e00b      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c4c:	f7fd fab8 	bl	80031c0 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b64      	cmp	r3, #100	; 0x64
 8005c58:	d904      	bls.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e0bb      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005c5e:	bf00      	nop
 8005c60:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c64:	4b5e      	ldr	r3, [pc, #376]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c70:	d0ec      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d009      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d02e      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d12a      	bne.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c9a:	4b51      	ldr	r3, [pc, #324]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca0:	0c1b      	lsrs	r3, r3, #16
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ca8:	4b4d      	ldr	r3, [pc, #308]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cae:	0f1b      	lsrs	r3, r3, #28
 8005cb0:	f003 0307 	and.w	r3, r3, #7
 8005cb4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	019a      	lsls	r2, r3, #6
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	041b      	lsls	r3, r3, #16
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	061b      	lsls	r3, r3, #24
 8005cc8:	431a      	orrs	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	071b      	lsls	r3, r3, #28
 8005cce:	4944      	ldr	r1, [pc, #272]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005cd6:	4b42      	ldr	r3, [pc, #264]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cdc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	021b      	lsls	r3, r3, #8
 8005ce8:	493d      	ldr	r1, [pc, #244]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d022      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d04:	d11d      	bne.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d06:	4b36      	ldr	r3, [pc, #216]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d0c:	0e1b      	lsrs	r3, r3, #24
 8005d0e:	f003 030f 	and.w	r3, r3, #15
 8005d12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d14:	4b32      	ldr	r3, [pc, #200]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d1a:	0f1b      	lsrs	r3, r3, #28
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	019a      	lsls	r2, r3, #6
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a1b      	ldr	r3, [r3, #32]
 8005d2c:	041b      	lsls	r3, r3, #16
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	061b      	lsls	r3, r3, #24
 8005d34:	431a      	orrs	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	071b      	lsls	r3, r3, #28
 8005d3a:	4929      	ldr	r1, [pc, #164]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0308 	and.w	r3, r3, #8
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d028      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d4e:	4b24      	ldr	r3, [pc, #144]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d54:	0e1b      	lsrs	r3, r3, #24
 8005d56:	f003 030f 	and.w	r3, r3, #15
 8005d5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d5c:	4b20      	ldr	r3, [pc, #128]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d62:	0c1b      	lsrs	r3, r3, #16
 8005d64:	f003 0303 	and.w	r3, r3, #3
 8005d68:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	019a      	lsls	r2, r3, #6
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	041b      	lsls	r3, r3, #16
 8005d74:	431a      	orrs	r2, r3
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	061b      	lsls	r3, r3, #24
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	071b      	lsls	r3, r3, #28
 8005d82:	4917      	ldr	r1, [pc, #92]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005d8a:	4b15      	ldr	r3, [pc, #84]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d98:	4911      	ldr	r1, [pc, #68]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005da0:	4b0f      	ldr	r3, [pc, #60]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a0e      	ldr	r2, [pc, #56]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005da6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005daa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dac:	f7fd fa08 	bl	80031c0 <HAL_GetTick>
 8005db0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005db2:	e008      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005db4:	f7fd fa04 	bl	80031c0 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b64      	cmp	r3, #100	; 0x64
 8005dc0:	d901      	bls.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e007      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005dc6:	4b06      	ldr	r3, [pc, #24]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dd2:	d1ef      	bne.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3720      	adds	r7, #32
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	40023800 	.word	0x40023800

08005de4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d101      	bne.n	8005df6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e09d      	b.n	8005f32 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d108      	bne.n	8005e10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e06:	d009      	beq.n	8005e1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	61da      	str	r2, [r3, #28]
 8005e0e:	e005      	b.n	8005e1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d106      	bne.n	8005e3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f7fc fab2 	bl	80023a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e5c:	d902      	bls.n	8005e64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]
 8005e62:	e002      	b.n	8005e6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005e72:	d007      	beq.n	8005e84 <HAL_SPI_Init+0xa0>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e7c:	d002      	beq.n	8005e84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e94:	431a      	orrs	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0302 	and.w	r3, r3, #2
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	431a      	orrs	r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ebc:	431a      	orrs	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec6:	ea42 0103 	orr.w	r1, r2, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ece:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	0c1b      	lsrs	r3, r3, #16
 8005ee0:	f003 0204 	and.w	r2, r3, #4
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	f003 0310 	and.w	r3, r3, #16
 8005eec:	431a      	orrs	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef2:	f003 0308 	and.w	r3, r3, #8
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005f00:	ea42 0103 	orr.w	r1, r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	69da      	ldr	r2, [r3, #28]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b088      	sub	sp, #32
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	60f8      	str	r0, [r7, #12]
 8005f42:	60b9      	str	r1, [r7, #8]
 8005f44:	603b      	str	r3, [r7, #0]
 8005f46:	4613      	mov	r3, r2
 8005f48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_SPI_Transmit+0x22>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e158      	b.n	800620e <HAL_SPI_Transmit+0x2d4>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f64:	f7fd f92c 	bl	80031c0 <HAL_GetTick>
 8005f68:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005f6a:	88fb      	ldrh	r3, [r7, #6]
 8005f6c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d002      	beq.n	8005f80 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005f7e:	e13d      	b.n	80061fc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <HAL_SPI_Transmit+0x52>
 8005f86:	88fb      	ldrh	r3, [r7, #6]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d102      	bne.n	8005f92 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005f90:	e134      	b.n	80061fc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2203      	movs	r2, #3
 8005f96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	88fa      	ldrh	r2, [r7, #6]
 8005faa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	88fa      	ldrh	r2, [r7, #6]
 8005fb0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fdc:	d10f      	bne.n	8005ffe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ffc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006008:	2b40      	cmp	r3, #64	; 0x40
 800600a:	d007      	beq.n	800601c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800601a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006024:	d94b      	bls.n	80060be <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d002      	beq.n	8006034 <HAL_SPI_Transmit+0xfa>
 800602e:	8afb      	ldrh	r3, [r7, #22]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d13e      	bne.n	80060b2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006038:	881a      	ldrh	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006044:	1c9a      	adds	r2, r3, #2
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800604e:	b29b      	uxth	r3, r3
 8006050:	3b01      	subs	r3, #1
 8006052:	b29a      	uxth	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006058:	e02b      	b.n	80060b2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b02      	cmp	r3, #2
 8006066:	d112      	bne.n	800608e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606c:	881a      	ldrh	r2, [r3, #0]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006078:	1c9a      	adds	r2, r3, #2
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006082:	b29b      	uxth	r3, r3
 8006084:	3b01      	subs	r3, #1
 8006086:	b29a      	uxth	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800608c:	e011      	b.n	80060b2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800608e:	f7fd f897 	bl	80031c0 <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	429a      	cmp	r2, r3
 800609c:	d803      	bhi.n	80060a6 <HAL_SPI_Transmit+0x16c>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a4:	d102      	bne.n	80060ac <HAL_SPI_Transmit+0x172>
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d102      	bne.n	80060b2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80060b0:	e0a4      	b.n	80061fc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1ce      	bne.n	800605a <HAL_SPI_Transmit+0x120>
 80060bc:	e07c      	b.n	80061b8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <HAL_SPI_Transmit+0x192>
 80060c6:	8afb      	ldrh	r3, [r7, #22]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d170      	bne.n	80061ae <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d912      	bls.n	80060fc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060da:	881a      	ldrh	r2, [r3, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e6:	1c9a      	adds	r2, r3, #2
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	3b02      	subs	r3, #2
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80060fa:	e058      	b.n	80061ae <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	330c      	adds	r3, #12
 8006106:	7812      	ldrb	r2, [r2, #0]
 8006108:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800610e:	1c5a      	adds	r2, r3, #1
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006118:	b29b      	uxth	r3, r3
 800611a:	3b01      	subs	r3, #1
 800611c:	b29a      	uxth	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006122:	e044      	b.n	80061ae <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b02      	cmp	r3, #2
 8006130:	d12b      	bne.n	800618a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006136:	b29b      	uxth	r3, r3
 8006138:	2b01      	cmp	r3, #1
 800613a:	d912      	bls.n	8006162 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006140:	881a      	ldrh	r2, [r3, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614c:	1c9a      	adds	r2, r3, #2
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b02      	subs	r3, #2
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006160:	e025      	b.n	80061ae <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	330c      	adds	r3, #12
 800616c:	7812      	ldrb	r2, [r2, #0]
 800616e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006188:	e011      	b.n	80061ae <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800618a:	f7fd f819 	bl	80031c0 <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d803      	bhi.n	80061a2 <HAL_SPI_Transmit+0x268>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a0:	d102      	bne.n	80061a8 <HAL_SPI_Transmit+0x26e>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d102      	bne.n	80061ae <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80061ac:	e026      	b.n	80061fc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1b5      	bne.n	8006124 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	6839      	ldr	r1, [r7, #0]
 80061bc:	68f8      	ldr	r0, [r7, #12]
 80061be:	f000 fc77 	bl	8006ab0 <SPI_EndRxTxTransaction>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d002      	beq.n	80061ce <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d10a      	bne.n	80061ec <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061d6:	2300      	movs	r3, #0
 80061d8:	613b      	str	r3, [r7, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	613b      	str	r3, [r7, #16]
 80061ea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d002      	beq.n	80061fa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	77fb      	strb	r3, [r7, #31]
 80061f8:	e000      	b.n	80061fc <HAL_SPI_Transmit+0x2c2>
  }

error:
 80061fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800620c:	7ffb      	ldrb	r3, [r7, #31]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3720      	adds	r7, #32
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006216:	b580      	push	{r7, lr}
 8006218:	b08a      	sub	sp, #40	; 0x28
 800621a:	af00      	add	r7, sp, #0
 800621c:	60f8      	str	r0, [r7, #12]
 800621e:	60b9      	str	r1, [r7, #8]
 8006220:	607a      	str	r2, [r7, #4]
 8006222:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006224:	2301      	movs	r3, #1
 8006226:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006228:	2300      	movs	r3, #0
 800622a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_SPI_TransmitReceive+0x26>
 8006238:	2302      	movs	r3, #2
 800623a:	e1fb      	b.n	8006634 <HAL_SPI_TransmitReceive+0x41e>
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006244:	f7fc ffbc 	bl	80031c0 <HAL_GetTick>
 8006248:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006250:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006258:	887b      	ldrh	r3, [r7, #2]
 800625a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800625c:	887b      	ldrh	r3, [r7, #2]
 800625e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006260:	7efb      	ldrb	r3, [r7, #27]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d00e      	beq.n	8006284 <HAL_SPI_TransmitReceive+0x6e>
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800626c:	d106      	bne.n	800627c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d102      	bne.n	800627c <HAL_SPI_TransmitReceive+0x66>
 8006276:	7efb      	ldrb	r3, [r7, #27]
 8006278:	2b04      	cmp	r3, #4
 800627a:	d003      	beq.n	8006284 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800627c:	2302      	movs	r3, #2
 800627e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006282:	e1cd      	b.n	8006620 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d005      	beq.n	8006296 <HAL_SPI_TransmitReceive+0x80>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <HAL_SPI_TransmitReceive+0x80>
 8006290:	887b      	ldrh	r3, [r7, #2]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d103      	bne.n	800629e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800629c:	e1c0      	b.n	8006620 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b04      	cmp	r3, #4
 80062a8:	d003      	beq.n	80062b2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2205      	movs	r2, #5
 80062ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	887a      	ldrh	r2, [r7, #2]
 80062c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	887a      	ldrh	r2, [r7, #2]
 80062ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	68ba      	ldr	r2, [r7, #8]
 80062d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	887a      	ldrh	r2, [r7, #2]
 80062d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	887a      	ldrh	r2, [r7, #2]
 80062de:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062f4:	d802      	bhi.n	80062fc <HAL_SPI_TransmitReceive+0xe6>
 80062f6:	8a3b      	ldrh	r3, [r7, #16]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d908      	bls.n	800630e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	685a      	ldr	r2, [r3, #4]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800630a:	605a      	str	r2, [r3, #4]
 800630c:	e007      	b.n	800631e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800631c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006328:	2b40      	cmp	r3, #64	; 0x40
 800632a:	d007      	beq.n	800633c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800633a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006344:	d97c      	bls.n	8006440 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d002      	beq.n	8006354 <HAL_SPI_TransmitReceive+0x13e>
 800634e:	8a7b      	ldrh	r3, [r7, #18]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d169      	bne.n	8006428 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006358:	881a      	ldrh	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006364:	1c9a      	adds	r2, r3, #2
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800636e:	b29b      	uxth	r3, r3
 8006370:	3b01      	subs	r3, #1
 8006372:	b29a      	uxth	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006378:	e056      	b.n	8006428 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f003 0302 	and.w	r3, r3, #2
 8006384:	2b02      	cmp	r3, #2
 8006386:	d11b      	bne.n	80063c0 <HAL_SPI_TransmitReceive+0x1aa>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800638c:	b29b      	uxth	r3, r3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d016      	beq.n	80063c0 <HAL_SPI_TransmitReceive+0x1aa>
 8006392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006394:	2b01      	cmp	r3, #1
 8006396:	d113      	bne.n	80063c0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639c:	881a      	ldrh	r2, [r3, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a8:	1c9a      	adds	r2, r3, #2
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	3b01      	subs	r3, #1
 80063b6:	b29a      	uxth	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063bc:	2300      	movs	r3, #0
 80063be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d11c      	bne.n	8006408 <HAL_SPI_TransmitReceive+0x1f2>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d016      	beq.n	8006408 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e4:	b292      	uxth	r2, r2
 80063e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ec:	1c9a      	adds	r2, r3, #2
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	3b01      	subs	r3, #1
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006404:	2301      	movs	r3, #1
 8006406:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006408:	f7fc feda 	bl	80031c0 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006414:	429a      	cmp	r2, r3
 8006416:	d807      	bhi.n	8006428 <HAL_SPI_TransmitReceive+0x212>
 8006418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641e:	d003      	beq.n	8006428 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006426:	e0fb      	b.n	8006620 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800642c:	b29b      	uxth	r3, r3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1a3      	bne.n	800637a <HAL_SPI_TransmitReceive+0x164>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006438:	b29b      	uxth	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d19d      	bne.n	800637a <HAL_SPI_TransmitReceive+0x164>
 800643e:	e0df      	b.n	8006600 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d003      	beq.n	8006450 <HAL_SPI_TransmitReceive+0x23a>
 8006448:	8a7b      	ldrh	r3, [r7, #18]
 800644a:	2b01      	cmp	r3, #1
 800644c:	f040 80cb 	bne.w	80065e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b01      	cmp	r3, #1
 8006458:	d912      	bls.n	8006480 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645e:	881a      	ldrh	r2, [r3, #0]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646a:	1c9a      	adds	r2, r3, #2
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006474:	b29b      	uxth	r3, r3
 8006476:	3b02      	subs	r3, #2
 8006478:	b29a      	uxth	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800647e:	e0b2      	b.n	80065e6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	330c      	adds	r3, #12
 800648a:	7812      	ldrb	r2, [r2, #0]
 800648c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006492:	1c5a      	adds	r2, r3, #1
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800649c:	b29b      	uxth	r3, r3
 800649e:	3b01      	subs	r3, #1
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064a6:	e09e      	b.n	80065e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d134      	bne.n	8006520 <HAL_SPI_TransmitReceive+0x30a>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d02f      	beq.n	8006520 <HAL_SPI_TransmitReceive+0x30a>
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d12c      	bne.n	8006520 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d912      	bls.n	80064f6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d4:	881a      	ldrh	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e0:	1c9a      	adds	r2, r3, #2
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	3b02      	subs	r3, #2
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064f4:	e012      	b.n	800651c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	330c      	adds	r3, #12
 8006500:	7812      	ldrb	r2, [r2, #0]
 8006502:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006508:	1c5a      	adds	r2, r3, #1
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800651c:	2300      	movs	r3, #0
 800651e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b01      	cmp	r3, #1
 800652c:	d148      	bne.n	80065c0 <HAL_SPI_TransmitReceive+0x3aa>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006534:	b29b      	uxth	r3, r3
 8006536:	2b00      	cmp	r3, #0
 8006538:	d042      	beq.n	80065c0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006540:	b29b      	uxth	r3, r3
 8006542:	2b01      	cmp	r3, #1
 8006544:	d923      	bls.n	800658e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68da      	ldr	r2, [r3, #12]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006550:	b292      	uxth	r2, r2
 8006552:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006558:	1c9a      	adds	r2, r3, #2
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006564:	b29b      	uxth	r3, r3
 8006566:	3b02      	subs	r3, #2
 8006568:	b29a      	uxth	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006576:	b29b      	uxth	r3, r3
 8006578:	2b01      	cmp	r3, #1
 800657a:	d81f      	bhi.n	80065bc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685a      	ldr	r2, [r3, #4]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800658a:	605a      	str	r2, [r3, #4]
 800658c:	e016      	b.n	80065bc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f103 020c 	add.w	r2, r3, #12
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	7812      	ldrb	r2, [r2, #0]
 800659c:	b2d2      	uxtb	r2, r2
 800659e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	3b01      	subs	r3, #1
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065bc:	2301      	movs	r3, #1
 80065be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80065c0:	f7fc fdfe 	bl	80031c0 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d803      	bhi.n	80065d8 <HAL_SPI_TransmitReceive+0x3c2>
 80065d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d6:	d102      	bne.n	80065de <HAL_SPI_TransmitReceive+0x3c8>
 80065d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d103      	bne.n	80065e6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80065e4:	e01c      	b.n	8006620 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f47f af5b 	bne.w	80064a8 <HAL_SPI_TransmitReceive+0x292>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f47f af54 	bne.w	80064a8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006600:	69fa      	ldr	r2, [r7, #28]
 8006602:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f000 fa53 	bl	8006ab0 <SPI_EndRxTxTransaction>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d006      	beq.n	800661e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2220      	movs	r2, #32
 800661a:	661a      	str	r2, [r3, #96]	; 0x60
 800661c:	e000      	b.n	8006620 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800661e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006630:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006634:	4618      	mov	r0, r3
 8006636:	3728      	adds	r7, #40	; 0x28
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	099b      	lsrs	r3, r3, #6
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b00      	cmp	r3, #0
 800665e:	d10f      	bne.n	8006680 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	099b      	lsrs	r3, r3, #6
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d004      	beq.n	8006680 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	4798      	blx	r3
    return;
 800667e:	e0d7      	b.n	8006830 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	085b      	lsrs	r3, r3, #1
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00a      	beq.n	80066a2 <HAL_SPI_IRQHandler+0x66>
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	09db      	lsrs	r3, r3, #7
 8006690:	f003 0301 	and.w	r3, r3, #1
 8006694:	2b00      	cmp	r3, #0
 8006696:	d004      	beq.n	80066a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	4798      	blx	r3
    return;
 80066a0:	e0c6      	b.n	8006830 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	095b      	lsrs	r3, r3, #5
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10c      	bne.n	80066c8 <HAL_SPI_IRQHandler+0x8c>
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	099b      	lsrs	r3, r3, #6
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d106      	bne.n	80066c8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	0a1b      	lsrs	r3, r3, #8
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f000 80b4 	beq.w	8006830 <HAL_SPI_IRQHandler+0x1f4>
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	095b      	lsrs	r3, r3, #5
 80066cc:	f003 0301 	and.w	r3, r3, #1
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 80ad 	beq.w	8006830 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	099b      	lsrs	r3, r3, #6
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d023      	beq.n	800672a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	d011      	beq.n	8006712 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066f2:	f043 0204 	orr.w	r2, r3, #4
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	617b      	str	r3, [r7, #20]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	617b      	str	r3, [r7, #20]
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	e00b      	b.n	800672a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006712:	2300      	movs	r3, #0
 8006714:	613b      	str	r3, [r7, #16]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	613b      	str	r3, [r7, #16]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	613b      	str	r3, [r7, #16]
 8006726:	693b      	ldr	r3, [r7, #16]
        return;
 8006728:	e082      	b.n	8006830 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	095b      	lsrs	r3, r3, #5
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d014      	beq.n	8006760 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800673a:	f043 0201 	orr.w	r2, r3, #1
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006742:	2300      	movs	r3, #0
 8006744:	60fb      	str	r3, [r7, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	60fb      	str	r3, [r7, #12]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800675c:	601a      	str	r2, [r3, #0]
 800675e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	0a1b      	lsrs	r3, r3, #8
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00c      	beq.n	8006786 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006770:	f043 0208 	orr.w	r2, r3, #8
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006778:	2300      	movs	r3, #0
 800677a:	60bb      	str	r3, [r7, #8]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	60bb      	str	r3, [r7, #8]
 8006784:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678a:	2b00      	cmp	r3, #0
 800678c:	d04f      	beq.n	800682e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	685a      	ldr	r2, [r3, #4]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800679c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	f003 0302 	and.w	r3, r3, #2
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d104      	bne.n	80067ba <HAL_SPI_IRQHandler+0x17e>
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d034      	beq.n	8006824 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 0203 	bic.w	r2, r2, #3
 80067c8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d011      	beq.n	80067f6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d6:	4a18      	ldr	r2, [pc, #96]	; (8006838 <HAL_SPI_IRQHandler+0x1fc>)
 80067d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067de:	4618      	mov	r0, r3
 80067e0:	f7fd fd80 	bl	80042e4 <HAL_DMA_Abort_IT>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d005      	beq.n	80067f6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d016      	beq.n	800682c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006802:	4a0d      	ldr	r2, [pc, #52]	; (8006838 <HAL_SPI_IRQHandler+0x1fc>)
 8006804:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800680a:	4618      	mov	r0, r3
 800680c:	f7fd fd6a 	bl	80042e4 <HAL_DMA_Abort_IT>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00a      	beq.n	800682c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800681a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006822:	e003      	b.n	800682c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 f809 	bl	800683c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800682a:	e000      	b.n	800682e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800682c:	bf00      	nop
    return;
 800682e:	bf00      	nop
  }
}
 8006830:	3720      	adds	r7, #32
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	08006851 	.word	0x08006851

0800683c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f7ff ffe5 	bl	800683c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006872:	bf00      	nop
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
	...

0800687c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b088      	sub	sp, #32
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	603b      	str	r3, [r7, #0]
 8006888:	4613      	mov	r3, r2
 800688a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800688c:	f7fc fc98 	bl	80031c0 <HAL_GetTick>
 8006890:	4602      	mov	r2, r0
 8006892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006894:	1a9b      	subs	r3, r3, r2
 8006896:	683a      	ldr	r2, [r7, #0]
 8006898:	4413      	add	r3, r2
 800689a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800689c:	f7fc fc90 	bl	80031c0 <HAL_GetTick>
 80068a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80068a2:	4b39      	ldr	r3, [pc, #228]	; (8006988 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	015b      	lsls	r3, r3, #5
 80068a8:	0d1b      	lsrs	r3, r3, #20
 80068aa:	69fa      	ldr	r2, [r7, #28]
 80068ac:	fb02 f303 	mul.w	r3, r2, r3
 80068b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068b2:	e054      	b.n	800695e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ba:	d050      	beq.n	800695e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068bc:	f7fc fc80 	bl	80031c0 <HAL_GetTick>
 80068c0:	4602      	mov	r2, r0
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	69fa      	ldr	r2, [r7, #28]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d902      	bls.n	80068d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d13d      	bne.n	800694e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80068e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068ea:	d111      	bne.n	8006910 <SPI_WaitFlagStateUntilTimeout+0x94>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068f4:	d004      	beq.n	8006900 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068fe:	d107      	bne.n	8006910 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800690e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006914:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006918:	d10f      	bne.n	800693a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006928:	601a      	str	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006938:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e017      	b.n	800697e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	3b01      	subs	r3, #1
 800695c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689a      	ldr	r2, [r3, #8]
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	4013      	ands	r3, r2
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	429a      	cmp	r2, r3
 800696c:	bf0c      	ite	eq
 800696e:	2301      	moveq	r3, #1
 8006970:	2300      	movne	r3, #0
 8006972:	b2db      	uxtb	r3, r3
 8006974:	461a      	mov	r2, r3
 8006976:	79fb      	ldrb	r3, [r7, #7]
 8006978:	429a      	cmp	r2, r3
 800697a:	d19b      	bne.n	80068b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3720      	adds	r7, #32
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	200000b0 	.word	0x200000b0

0800698c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b088      	sub	sp, #32
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
 8006998:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800699a:	f7fc fc11 	bl	80031c0 <HAL_GetTick>
 800699e:	4602      	mov	r2, r0
 80069a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a2:	1a9b      	subs	r3, r3, r2
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	4413      	add	r3, r2
 80069a8:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80069aa:	f7fc fc09 	bl	80031c0 <HAL_GetTick>
 80069ae:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80069b0:	4b3e      	ldr	r3, [pc, #248]	; (8006aac <SPI_WaitFifoStateUntilTimeout+0x120>)
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	4613      	mov	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	4413      	add	r3, r2
 80069ba:	00da      	lsls	r2, r3, #3
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	0d1b      	lsrs	r3, r3, #20
 80069c0:	69fa      	ldr	r2, [r7, #28]
 80069c2:	fb02 f303 	mul.w	r3, r2, r3
 80069c6:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80069c8:	e062      	b.n	8006a90 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80069d0:	d109      	bne.n	80069e6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d106      	bne.n	80069e6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	330c      	adds	r3, #12
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80069e4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ec:	d050      	beq.n	8006a90 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069ee:	f7fc fbe7 	bl	80031c0 <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	69fa      	ldr	r2, [r7, #28]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d902      	bls.n	8006a04 <SPI_WaitFifoStateUntilTimeout+0x78>
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d13d      	bne.n	8006a80 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	685a      	ldr	r2, [r3, #4]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a12:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a1c:	d111      	bne.n	8006a42 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a26:	d004      	beq.n	8006a32 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a30:	d107      	bne.n	8006a42 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a40:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a4a:	d10f      	bne.n	8006a6c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a5a:	601a      	str	r2, [r3, #0]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a6a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e010      	b.n	8006aa2 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8006a86:	2300      	movs	r3, #0
 8006a88:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689a      	ldr	r2, [r3, #8]
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	4013      	ands	r3, r2
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d194      	bne.n	80069ca <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3720      	adds	r7, #32
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	200000b0 	.word	0x200000b0

08006ab0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af02      	add	r7, sp, #8
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	9300      	str	r3, [sp, #0]
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f7ff ff5f 	bl	800698c <SPI_WaitFifoStateUntilTimeout>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d007      	beq.n	8006ae4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ad8:	f043 0220 	orr.w	r2, r3, #32
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e027      	b.n	8006b34 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	9300      	str	r3, [sp, #0]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	2200      	movs	r2, #0
 8006aec:	2180      	movs	r1, #128	; 0x80
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f7ff fec4 	bl	800687c <SPI_WaitFlagStateUntilTimeout>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d007      	beq.n	8006b0a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006afe:	f043 0220 	orr.w	r2, r3, #32
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e014      	b.n	8006b34 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	9300      	str	r3, [sp, #0]
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f7ff ff38 	bl	800698c <SPI_WaitFifoStateUntilTimeout>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d007      	beq.n	8006b32 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b26:	f043 0220 	orr.w	r2, r3, #32
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e000      	b.n	8006b34 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e049      	b.n	8006be2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d106      	bne.n	8006b68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f7fb ff7e 	bl	8002a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	3304      	adds	r3, #4
 8006b78:	4619      	mov	r1, r3
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	f000 fdcc 	bl	8007718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
	...

08006bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d001      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e054      	b.n	8006cae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2202      	movs	r2, #2
 8006c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0201 	orr.w	r2, r2, #1
 8006c1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a26      	ldr	r2, [pc, #152]	; (8006cbc <HAL_TIM_Base_Start_IT+0xd0>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d022      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c2e:	d01d      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a22      	ldr	r2, [pc, #136]	; (8006cc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d018      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a21      	ldr	r2, [pc, #132]	; (8006cc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d013      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a1f      	ldr	r2, [pc, #124]	; (8006cc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d00e      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a1e      	ldr	r2, [pc, #120]	; (8006ccc <HAL_TIM_Base_Start_IT+0xe0>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d009      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a1c      	ldr	r2, [pc, #112]	; (8006cd0 <HAL_TIM_Base_Start_IT+0xe4>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d004      	beq.n	8006c6c <HAL_TIM_Base_Start_IT+0x80>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a1b      	ldr	r2, [pc, #108]	; (8006cd4 <HAL_TIM_Base_Start_IT+0xe8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d115      	bne.n	8006c98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689a      	ldr	r2, [r3, #8]
 8006c72:	4b19      	ldr	r3, [pc, #100]	; (8006cd8 <HAL_TIM_Base_Start_IT+0xec>)
 8006c74:	4013      	ands	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b06      	cmp	r3, #6
 8006c7c:	d015      	beq.n	8006caa <HAL_TIM_Base_Start_IT+0xbe>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c84:	d011      	beq.n	8006caa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 0201 	orr.w	r2, r2, #1
 8006c94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c96:	e008      	b.n	8006caa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f042 0201 	orr.w	r2, r2, #1
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	e000      	b.n	8006cac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006caa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3714      	adds	r7, #20
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	40010000 	.word	0x40010000
 8006cc0:	40000400 	.word	0x40000400
 8006cc4:	40000800 	.word	0x40000800
 8006cc8:	40000c00 	.word	0x40000c00
 8006ccc:	40010400 	.word	0x40010400
 8006cd0:	40014000 	.word	0x40014000
 8006cd4:	40001800 	.word	0x40001800
 8006cd8:	00010007 	.word	0x00010007

08006cdc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f022 0201 	bic.w	r2, r2, #1
 8006cf2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	6a1a      	ldr	r2, [r3, #32]
 8006cfa:	f241 1311 	movw	r3, #4369	; 0x1111
 8006cfe:	4013      	ands	r3, r2
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10f      	bne.n	8006d24 <HAL_TIM_Base_Stop_IT+0x48>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	6a1a      	ldr	r2, [r3, #32]
 8006d0a:	f240 4344 	movw	r3, #1092	; 0x444
 8006d0e:	4013      	ands	r3, r2
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d107      	bne.n	8006d24 <HAL_TIM_Base_Stop_IT+0x48>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f022 0201 	bic.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	370c      	adds	r7, #12
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d3a:	b580      	push	{r7, lr}
 8006d3c:	b082      	sub	sp, #8
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e049      	b.n	8006de0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d106      	bne.n	8006d66 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7fb fedd 	bl	8002b20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2202      	movs	r2, #2
 8006d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	3304      	adds	r3, #4
 8006d76:	4619      	mov	r1, r3
 8006d78:	4610      	mov	r0, r2
 8006d7a:	f000 fccd 	bl	8007718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2201      	movs	r2, #1
 8006da2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2201      	movs	r2, #1
 8006db2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2201      	movs	r2, #1
 8006dba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d109      	bne.n	8006e0c <HAL_TIM_PWM_Start+0x24>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	bf14      	ite	ne
 8006e04:	2301      	movne	r3, #1
 8006e06:	2300      	moveq	r3, #0
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	e03c      	b.n	8006e86 <HAL_TIM_PWM_Start+0x9e>
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	2b04      	cmp	r3, #4
 8006e10:	d109      	bne.n	8006e26 <HAL_TIM_PWM_Start+0x3e>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	bf14      	ite	ne
 8006e1e:	2301      	movne	r3, #1
 8006e20:	2300      	moveq	r3, #0
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	e02f      	b.n	8006e86 <HAL_TIM_PWM_Start+0x9e>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b08      	cmp	r3, #8
 8006e2a:	d109      	bne.n	8006e40 <HAL_TIM_PWM_Start+0x58>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	bf14      	ite	ne
 8006e38:	2301      	movne	r3, #1
 8006e3a:	2300      	moveq	r3, #0
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	e022      	b.n	8006e86 <HAL_TIM_PWM_Start+0x9e>
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2b0c      	cmp	r3, #12
 8006e44:	d109      	bne.n	8006e5a <HAL_TIM_PWM_Start+0x72>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	bf14      	ite	ne
 8006e52:	2301      	movne	r3, #1
 8006e54:	2300      	moveq	r3, #0
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	e015      	b.n	8006e86 <HAL_TIM_PWM_Start+0x9e>
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b10      	cmp	r3, #16
 8006e5e:	d109      	bne.n	8006e74 <HAL_TIM_PWM_Start+0x8c>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	bf14      	ite	ne
 8006e6c:	2301      	movne	r3, #1
 8006e6e:	2300      	moveq	r3, #0
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	e008      	b.n	8006e86 <HAL_TIM_PWM_Start+0x9e>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	bf14      	ite	ne
 8006e80:	2301      	movne	r3, #1
 8006e82:	2300      	moveq	r3, #0
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e092      	b.n	8006fb4 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d104      	bne.n	8006e9e <HAL_TIM_PWM_Start+0xb6>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e9c:	e023      	b.n	8006ee6 <HAL_TIM_PWM_Start+0xfe>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b04      	cmp	r3, #4
 8006ea2:	d104      	bne.n	8006eae <HAL_TIM_PWM_Start+0xc6>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006eac:	e01b      	b.n	8006ee6 <HAL_TIM_PWM_Start+0xfe>
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	2b08      	cmp	r3, #8
 8006eb2:	d104      	bne.n	8006ebe <HAL_TIM_PWM_Start+0xd6>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ebc:	e013      	b.n	8006ee6 <HAL_TIM_PWM_Start+0xfe>
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	2b0c      	cmp	r3, #12
 8006ec2:	d104      	bne.n	8006ece <HAL_TIM_PWM_Start+0xe6>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ecc:	e00b      	b.n	8006ee6 <HAL_TIM_PWM_Start+0xfe>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b10      	cmp	r3, #16
 8006ed2:	d104      	bne.n	8006ede <HAL_TIM_PWM_Start+0xf6>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006edc:	e003      	b.n	8006ee6 <HAL_TIM_PWM_Start+0xfe>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2202      	movs	r2, #2
 8006ee2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2201      	movs	r2, #1
 8006eec:	6839      	ldr	r1, [r7, #0]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 ffaa 	bl	8007e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a30      	ldr	r2, [pc, #192]	; (8006fbc <HAL_TIM_PWM_Start+0x1d4>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d004      	beq.n	8006f08 <HAL_TIM_PWM_Start+0x120>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a2f      	ldr	r2, [pc, #188]	; (8006fc0 <HAL_TIM_PWM_Start+0x1d8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d101      	bne.n	8006f0c <HAL_TIM_PWM_Start+0x124>
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e000      	b.n	8006f0e <HAL_TIM_PWM_Start+0x126>
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d007      	beq.n	8006f22 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a25      	ldr	r2, [pc, #148]	; (8006fbc <HAL_TIM_PWM_Start+0x1d4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d022      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f34:	d01d      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a22      	ldr	r2, [pc, #136]	; (8006fc4 <HAL_TIM_PWM_Start+0x1dc>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d018      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a20      	ldr	r2, [pc, #128]	; (8006fc8 <HAL_TIM_PWM_Start+0x1e0>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d013      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a1f      	ldr	r2, [pc, #124]	; (8006fcc <HAL_TIM_PWM_Start+0x1e4>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d00e      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a19      	ldr	r2, [pc, #100]	; (8006fc0 <HAL_TIM_PWM_Start+0x1d8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d009      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a1b      	ldr	r2, [pc, #108]	; (8006fd0 <HAL_TIM_PWM_Start+0x1e8>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d004      	beq.n	8006f72 <HAL_TIM_PWM_Start+0x18a>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a19      	ldr	r2, [pc, #100]	; (8006fd4 <HAL_TIM_PWM_Start+0x1ec>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d115      	bne.n	8006f9e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	689a      	ldr	r2, [r3, #8]
 8006f78:	4b17      	ldr	r3, [pc, #92]	; (8006fd8 <HAL_TIM_PWM_Start+0x1f0>)
 8006f7a:	4013      	ands	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b06      	cmp	r3, #6
 8006f82:	d015      	beq.n	8006fb0 <HAL_TIM_PWM_Start+0x1c8>
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f8a:	d011      	beq.n	8006fb0 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f042 0201 	orr.w	r2, r2, #1
 8006f9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f9c:	e008      	b.n	8006fb0 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f042 0201 	orr.w	r2, r2, #1
 8006fac:	601a      	str	r2, [r3, #0]
 8006fae:	e000      	b.n	8006fb2 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	40010000 	.word	0x40010000
 8006fc0:	40010400 	.word	0x40010400
 8006fc4:	40000400 	.word	0x40000400
 8006fc8:	40000800 	.word	0x40000800
 8006fcc:	40000c00 	.word	0x40000c00
 8006fd0:	40014000 	.word	0x40014000
 8006fd4:	40001800 	.word	0x40001800
 8006fd8:	00010007 	.word	0x00010007

08006fdc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2200      	movs	r2, #0
 8006fec:	6839      	ldr	r1, [r7, #0]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f000 ff2a 	bl	8007e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a36      	ldr	r2, [pc, #216]	; (80070d4 <HAL_TIM_PWM_Stop+0xf8>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d004      	beq.n	8007008 <HAL_TIM_PWM_Stop+0x2c>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a35      	ldr	r2, [pc, #212]	; (80070d8 <HAL_TIM_PWM_Stop+0xfc>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d101      	bne.n	800700c <HAL_TIM_PWM_Stop+0x30>
 8007008:	2301      	movs	r3, #1
 800700a:	e000      	b.n	800700e <HAL_TIM_PWM_Stop+0x32>
 800700c:	2300      	movs	r3, #0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d017      	beq.n	8007042 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	6a1a      	ldr	r2, [r3, #32]
 8007018:	f241 1311 	movw	r3, #4369	; 0x1111
 800701c:	4013      	ands	r3, r2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10f      	bne.n	8007042 <HAL_TIM_PWM_Stop+0x66>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6a1a      	ldr	r2, [r3, #32]
 8007028:	f240 4344 	movw	r3, #1092	; 0x444
 800702c:	4013      	ands	r3, r2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d107      	bne.n	8007042 <HAL_TIM_PWM_Stop+0x66>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007040:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6a1a      	ldr	r2, [r3, #32]
 8007048:	f241 1311 	movw	r3, #4369	; 0x1111
 800704c:	4013      	ands	r3, r2
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10f      	bne.n	8007072 <HAL_TIM_PWM_Stop+0x96>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6a1a      	ldr	r2, [r3, #32]
 8007058:	f240 4344 	movw	r3, #1092	; 0x444
 800705c:	4013      	ands	r3, r2
 800705e:	2b00      	cmp	r3, #0
 8007060:	d107      	bne.n	8007072 <HAL_TIM_PWM_Stop+0x96>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 0201 	bic.w	r2, r2, #1
 8007070:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d104      	bne.n	8007082 <HAL_TIM_PWM_Stop+0xa6>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007080:	e023      	b.n	80070ca <HAL_TIM_PWM_Stop+0xee>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b04      	cmp	r3, #4
 8007086:	d104      	bne.n	8007092 <HAL_TIM_PWM_Stop+0xb6>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007090:	e01b      	b.n	80070ca <HAL_TIM_PWM_Stop+0xee>
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	2b08      	cmp	r3, #8
 8007096:	d104      	bne.n	80070a2 <HAL_TIM_PWM_Stop+0xc6>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070a0:	e013      	b.n	80070ca <HAL_TIM_PWM_Stop+0xee>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b0c      	cmp	r3, #12
 80070a6:	d104      	bne.n	80070b2 <HAL_TIM_PWM_Stop+0xd6>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80070b0:	e00b      	b.n	80070ca <HAL_TIM_PWM_Stop+0xee>
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2b10      	cmp	r3, #16
 80070b6:	d104      	bne.n	80070c2 <HAL_TIM_PWM_Stop+0xe6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070c0:	e003      	b.n	80070ca <HAL_TIM_PWM_Stop+0xee>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3708      	adds	r7, #8
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	40010000 	.word	0x40010000
 80070d8:	40010400 	.word	0x40010400

080070dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b02      	cmp	r3, #2
 80070f0:	d122      	bne.n	8007138 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f003 0302 	and.w	r3, r3, #2
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d11b      	bne.n	8007138 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0202 	mvn.w	r2, #2
 8007108:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2201      	movs	r2, #1
 800710e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	f003 0303 	and.w	r3, r3, #3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fadc 	bl	80076dc <HAL_TIM_IC_CaptureCallback>
 8007124:	e005      	b.n	8007132 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 face 	bl	80076c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 fadf 	bl	80076f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f003 0304 	and.w	r3, r3, #4
 8007142:	2b04      	cmp	r3, #4
 8007144:	d122      	bne.n	800718c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f003 0304 	and.w	r3, r3, #4
 8007150:	2b04      	cmp	r3, #4
 8007152:	d11b      	bne.n	800718c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f06f 0204 	mvn.w	r2, #4
 800715c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2202      	movs	r2, #2
 8007162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 fab2 	bl	80076dc <HAL_TIM_IC_CaptureCallback>
 8007178:	e005      	b.n	8007186 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 faa4 	bl	80076c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 fab5 	bl	80076f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	691b      	ldr	r3, [r3, #16]
 8007192:	f003 0308 	and.w	r3, r3, #8
 8007196:	2b08      	cmp	r3, #8
 8007198:	d122      	bne.n	80071e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	f003 0308 	and.w	r3, r3, #8
 80071a4:	2b08      	cmp	r3, #8
 80071a6:	d11b      	bne.n	80071e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f06f 0208 	mvn.w	r2, #8
 80071b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2204      	movs	r2, #4
 80071b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	f003 0303 	and.w	r3, r3, #3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d003      	beq.n	80071ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fa88 	bl	80076dc <HAL_TIM_IC_CaptureCallback>
 80071cc:	e005      	b.n	80071da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa7a 	bl	80076c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 fa8b 	bl	80076f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	f003 0310 	and.w	r3, r3, #16
 80071ea:	2b10      	cmp	r3, #16
 80071ec:	d122      	bne.n	8007234 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f003 0310 	and.w	r3, r3, #16
 80071f8:	2b10      	cmp	r3, #16
 80071fa:	d11b      	bne.n	8007234 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f06f 0210 	mvn.w	r2, #16
 8007204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2208      	movs	r2, #8
 800720a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 fa5e 	bl	80076dc <HAL_TIM_IC_CaptureCallback>
 8007220:	e005      	b.n	800722e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa50 	bl	80076c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fa61 	bl	80076f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	f003 0301 	and.w	r3, r3, #1
 800723e:	2b01      	cmp	r3, #1
 8007240:	d10e      	bne.n	8007260 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	f003 0301 	and.w	r3, r3, #1
 800724c:	2b01      	cmp	r3, #1
 800724e:	d107      	bne.n	8007260 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0201 	mvn.w	r2, #1
 8007258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7fb fd18 	bl	8002c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800726a:	2b80      	cmp	r3, #128	; 0x80
 800726c:	d10e      	bne.n	800728c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007278:	2b80      	cmp	r3, #128	; 0x80
 800727a:	d107      	bne.n	800728c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 fe9c 	bl	8007fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800729a:	d10e      	bne.n	80072ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072a6:	2b80      	cmp	r3, #128	; 0x80
 80072a8:	d107      	bne.n	80072ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80072b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fe8f 	bl	8007fd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c4:	2b40      	cmp	r3, #64	; 0x40
 80072c6:	d10e      	bne.n	80072e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d2:	2b40      	cmp	r3, #64	; 0x40
 80072d4:	d107      	bne.n	80072e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 fa0f 	bl	8007704 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	f003 0320 	and.w	r3, r3, #32
 80072f0:	2b20      	cmp	r3, #32
 80072f2:	d10e      	bne.n	8007312 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	f003 0320 	and.w	r3, r3, #32
 80072fe:	2b20      	cmp	r3, #32
 8007300:	d107      	bne.n	8007312 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f06f 0220 	mvn.w	r2, #32
 800730a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fe4f 	bl	8007fb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007312:	bf00      	nop
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
	...

0800731c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800732e:	2b01      	cmp	r3, #1
 8007330:	d101      	bne.n	8007336 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007332:	2302      	movs	r3, #2
 8007334:	e0fd      	b.n	8007532 <HAL_TIM_PWM_ConfigChannel+0x216>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2201      	movs	r2, #1
 800733a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2b14      	cmp	r3, #20
 8007342:	f200 80f0 	bhi.w	8007526 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007346:	a201      	add	r2, pc, #4	; (adr r2, 800734c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734c:	080073a1 	.word	0x080073a1
 8007350:	08007527 	.word	0x08007527
 8007354:	08007527 	.word	0x08007527
 8007358:	08007527 	.word	0x08007527
 800735c:	080073e1 	.word	0x080073e1
 8007360:	08007527 	.word	0x08007527
 8007364:	08007527 	.word	0x08007527
 8007368:	08007527 	.word	0x08007527
 800736c:	08007423 	.word	0x08007423
 8007370:	08007527 	.word	0x08007527
 8007374:	08007527 	.word	0x08007527
 8007378:	08007527 	.word	0x08007527
 800737c:	08007463 	.word	0x08007463
 8007380:	08007527 	.word	0x08007527
 8007384:	08007527 	.word	0x08007527
 8007388:	08007527 	.word	0x08007527
 800738c:	080074a5 	.word	0x080074a5
 8007390:	08007527 	.word	0x08007527
 8007394:	08007527 	.word	0x08007527
 8007398:	08007527 	.word	0x08007527
 800739c:	080074e5 	.word	0x080074e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68b9      	ldr	r1, [r7, #8]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 fa56 	bl	8007858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699a      	ldr	r2, [r3, #24]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f042 0208 	orr.w	r2, r2, #8
 80073ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	699a      	ldr	r2, [r3, #24]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f022 0204 	bic.w	r2, r2, #4
 80073ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6999      	ldr	r1, [r3, #24]
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	691a      	ldr	r2, [r3, #16]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	430a      	orrs	r2, r1
 80073dc:	619a      	str	r2, [r3, #24]
      break;
 80073de:	e0a3      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68b9      	ldr	r1, [r7, #8]
 80073e6:	4618      	mov	r0, r3
 80073e8:	f000 faa8 	bl	800793c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	699a      	ldr	r2, [r3, #24]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	699a      	ldr	r2, [r3, #24]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800740a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6999      	ldr	r1, [r3, #24]
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	021a      	lsls	r2, r3, #8
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	619a      	str	r2, [r3, #24]
      break;
 8007420:	e082      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	4618      	mov	r0, r3
 800742a:	f000 faff 	bl	8007a2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69da      	ldr	r2, [r3, #28]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f042 0208 	orr.w	r2, r2, #8
 800743c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69da      	ldr	r2, [r3, #28]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 0204 	bic.w	r2, r2, #4
 800744c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	69d9      	ldr	r1, [r3, #28]
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	691a      	ldr	r2, [r3, #16]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	430a      	orrs	r2, r1
 800745e:	61da      	str	r2, [r3, #28]
      break;
 8007460:	e062      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68b9      	ldr	r1, [r7, #8]
 8007468:	4618      	mov	r0, r3
 800746a:	f000 fb55 	bl	8007b18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	69da      	ldr	r2, [r3, #28]
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800747c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	69da      	ldr	r2, [r3, #28]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800748c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	69d9      	ldr	r1, [r3, #28]
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	021a      	lsls	r2, r3, #8
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	430a      	orrs	r2, r1
 80074a0:	61da      	str	r2, [r3, #28]
      break;
 80074a2:	e041      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68b9      	ldr	r1, [r7, #8]
 80074aa:	4618      	mov	r0, r3
 80074ac:	f000 fb8c 	bl	8007bc8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f042 0208 	orr.w	r2, r2, #8
 80074be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f022 0204 	bic.w	r2, r2, #4
 80074ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	691a      	ldr	r2, [r3, #16]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80074e2:	e021      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68b9      	ldr	r1, [r7, #8]
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fbbe 	bl	8007c6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800750e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	021a      	lsls	r2, r3, #8
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	430a      	orrs	r2, r1
 8007522:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007524:	e000      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007526:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3710      	adds	r7, #16
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop

0800753c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800754c:	2b01      	cmp	r3, #1
 800754e:	d101      	bne.n	8007554 <HAL_TIM_ConfigClockSource+0x18>
 8007550:	2302      	movs	r3, #2
 8007552:	e0b3      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x180>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2202      	movs	r2, #2
 8007560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	4b55      	ldr	r3, [pc, #340]	; (80076c4 <HAL_TIM_ConfigClockSource+0x188>)
 8007570:	4013      	ands	r3, r2
 8007572:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800757a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800758c:	d03e      	beq.n	800760c <HAL_TIM_ConfigClockSource+0xd0>
 800758e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007592:	f200 8087 	bhi.w	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 8007596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800759a:	f000 8085 	beq.w	80076a8 <HAL_TIM_ConfigClockSource+0x16c>
 800759e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075a2:	d87f      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075a4:	2b70      	cmp	r3, #112	; 0x70
 80075a6:	d01a      	beq.n	80075de <HAL_TIM_ConfigClockSource+0xa2>
 80075a8:	2b70      	cmp	r3, #112	; 0x70
 80075aa:	d87b      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075ac:	2b60      	cmp	r3, #96	; 0x60
 80075ae:	d050      	beq.n	8007652 <HAL_TIM_ConfigClockSource+0x116>
 80075b0:	2b60      	cmp	r3, #96	; 0x60
 80075b2:	d877      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075b4:	2b50      	cmp	r3, #80	; 0x50
 80075b6:	d03c      	beq.n	8007632 <HAL_TIM_ConfigClockSource+0xf6>
 80075b8:	2b50      	cmp	r3, #80	; 0x50
 80075ba:	d873      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075bc:	2b40      	cmp	r3, #64	; 0x40
 80075be:	d058      	beq.n	8007672 <HAL_TIM_ConfigClockSource+0x136>
 80075c0:	2b40      	cmp	r3, #64	; 0x40
 80075c2:	d86f      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075c4:	2b30      	cmp	r3, #48	; 0x30
 80075c6:	d064      	beq.n	8007692 <HAL_TIM_ConfigClockSource+0x156>
 80075c8:	2b30      	cmp	r3, #48	; 0x30
 80075ca:	d86b      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075cc:	2b20      	cmp	r3, #32
 80075ce:	d060      	beq.n	8007692 <HAL_TIM_ConfigClockSource+0x156>
 80075d0:	2b20      	cmp	r3, #32
 80075d2:	d867      	bhi.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d05c      	beq.n	8007692 <HAL_TIM_ConfigClockSource+0x156>
 80075d8:	2b10      	cmp	r3, #16
 80075da:	d05a      	beq.n	8007692 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80075dc:	e062      	b.n	80076a4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6818      	ldr	r0, [r3, #0]
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	6899      	ldr	r1, [r3, #8]
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	685a      	ldr	r2, [r3, #4]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f000 fc0b 	bl	8007e08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007600:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	609a      	str	r2, [r3, #8]
      break;
 800760a:	e04e      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6818      	ldr	r0, [r3, #0]
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	6899      	ldr	r1, [r3, #8]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	685a      	ldr	r2, [r3, #4]
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f000 fbf4 	bl	8007e08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689a      	ldr	r2, [r3, #8]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800762e:	609a      	str	r2, [r3, #8]
      break;
 8007630:	e03b      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6818      	ldr	r0, [r3, #0]
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	6859      	ldr	r1, [r3, #4]
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	461a      	mov	r2, r3
 8007640:	f000 fb68 	bl	8007d14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2150      	movs	r1, #80	; 0x50
 800764a:	4618      	mov	r0, r3
 800764c:	f000 fbc1 	bl	8007dd2 <TIM_ITRx_SetConfig>
      break;
 8007650:	e02b      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6818      	ldr	r0, [r3, #0]
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	6859      	ldr	r1, [r3, #4]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	461a      	mov	r2, r3
 8007660:	f000 fb87 	bl	8007d72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2160      	movs	r1, #96	; 0x60
 800766a:	4618      	mov	r0, r3
 800766c:	f000 fbb1 	bl	8007dd2 <TIM_ITRx_SetConfig>
      break;
 8007670:	e01b      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6818      	ldr	r0, [r3, #0]
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	6859      	ldr	r1, [r3, #4]
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	68db      	ldr	r3, [r3, #12]
 800767e:	461a      	mov	r2, r3
 8007680:	f000 fb48 	bl	8007d14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2140      	movs	r1, #64	; 0x40
 800768a:	4618      	mov	r0, r3
 800768c:	f000 fba1 	bl	8007dd2 <TIM_ITRx_SetConfig>
      break;
 8007690:	e00b      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4619      	mov	r1, r3
 800769c:	4610      	mov	r0, r2
 800769e:	f000 fb98 	bl	8007dd2 <TIM_ITRx_SetConfig>
        break;
 80076a2:	e002      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80076a4:	bf00      	nop
 80076a6:	e000      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80076a8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	fffeff88 	.word	0xfffeff88

080076c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800770c:	bf00      	nop
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a40      	ldr	r2, [pc, #256]	; (800782c <TIM_Base_SetConfig+0x114>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d013      	beq.n	8007758 <TIM_Base_SetConfig+0x40>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007736:	d00f      	beq.n	8007758 <TIM_Base_SetConfig+0x40>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a3d      	ldr	r2, [pc, #244]	; (8007830 <TIM_Base_SetConfig+0x118>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d00b      	beq.n	8007758 <TIM_Base_SetConfig+0x40>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a3c      	ldr	r2, [pc, #240]	; (8007834 <TIM_Base_SetConfig+0x11c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d007      	beq.n	8007758 <TIM_Base_SetConfig+0x40>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a3b      	ldr	r2, [pc, #236]	; (8007838 <TIM_Base_SetConfig+0x120>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d003      	beq.n	8007758 <TIM_Base_SetConfig+0x40>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a3a      	ldr	r2, [pc, #232]	; (800783c <TIM_Base_SetConfig+0x124>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d108      	bne.n	800776a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800775e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	4313      	orrs	r3, r2
 8007768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a2f      	ldr	r2, [pc, #188]	; (800782c <TIM_Base_SetConfig+0x114>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d02b      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007778:	d027      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a2c      	ldr	r2, [pc, #176]	; (8007830 <TIM_Base_SetConfig+0x118>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d023      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a2b      	ldr	r2, [pc, #172]	; (8007834 <TIM_Base_SetConfig+0x11c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d01f      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a2a      	ldr	r2, [pc, #168]	; (8007838 <TIM_Base_SetConfig+0x120>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d01b      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a29      	ldr	r2, [pc, #164]	; (800783c <TIM_Base_SetConfig+0x124>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d017      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a28      	ldr	r2, [pc, #160]	; (8007840 <TIM_Base_SetConfig+0x128>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d013      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a27      	ldr	r2, [pc, #156]	; (8007844 <TIM_Base_SetConfig+0x12c>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d00f      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a26      	ldr	r2, [pc, #152]	; (8007848 <TIM_Base_SetConfig+0x130>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d00b      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a25      	ldr	r2, [pc, #148]	; (800784c <TIM_Base_SetConfig+0x134>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d007      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a24      	ldr	r2, [pc, #144]	; (8007850 <TIM_Base_SetConfig+0x138>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d003      	beq.n	80077ca <TIM_Base_SetConfig+0xb2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a23      	ldr	r2, [pc, #140]	; (8007854 <TIM_Base_SetConfig+0x13c>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d108      	bne.n	80077dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	4313      	orrs	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	689a      	ldr	r2, [r3, #8]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a0a      	ldr	r2, [pc, #40]	; (800782c <TIM_Base_SetConfig+0x114>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d003      	beq.n	8007810 <TIM_Base_SetConfig+0xf8>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a0c      	ldr	r2, [pc, #48]	; (800783c <TIM_Base_SetConfig+0x124>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d103      	bne.n	8007818 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	691a      	ldr	r2, [r3, #16]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	615a      	str	r2, [r3, #20]
}
 800781e:	bf00      	nop
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	40010000 	.word	0x40010000
 8007830:	40000400 	.word	0x40000400
 8007834:	40000800 	.word	0x40000800
 8007838:	40000c00 	.word	0x40000c00
 800783c:	40010400 	.word	0x40010400
 8007840:	40014000 	.word	0x40014000
 8007844:	40014400 	.word	0x40014400
 8007848:	40014800 	.word	0x40014800
 800784c:	40001800 	.word	0x40001800
 8007850:	40001c00 	.word	0x40001c00
 8007854:	40002000 	.word	0x40002000

08007858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007858:	b480      	push	{r7}
 800785a:	b087      	sub	sp, #28
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	f023 0201 	bic.w	r2, r3, #1
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	4b2b      	ldr	r3, [pc, #172]	; (8007930 <TIM_OC1_SetConfig+0xd8>)
 8007884:	4013      	ands	r3, r2
 8007886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f023 0303 	bic.w	r3, r3, #3
 800788e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	4313      	orrs	r3, r2
 8007898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	f023 0302 	bic.w	r3, r3, #2
 80078a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a21      	ldr	r2, [pc, #132]	; (8007934 <TIM_OC1_SetConfig+0xdc>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d003      	beq.n	80078bc <TIM_OC1_SetConfig+0x64>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a20      	ldr	r2, [pc, #128]	; (8007938 <TIM_OC1_SetConfig+0xe0>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d10c      	bne.n	80078d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f023 0308 	bic.w	r3, r3, #8
 80078c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f023 0304 	bic.w	r3, r3, #4
 80078d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a16      	ldr	r2, [pc, #88]	; (8007934 <TIM_OC1_SetConfig+0xdc>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d003      	beq.n	80078e6 <TIM_OC1_SetConfig+0x8e>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a15      	ldr	r2, [pc, #84]	; (8007938 <TIM_OC1_SetConfig+0xe0>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d111      	bne.n	800790a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	693a      	ldr	r2, [r7, #16]
 80078fc:	4313      	orrs	r3, r2
 80078fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	699b      	ldr	r3, [r3, #24]
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	4313      	orrs	r3, r2
 8007908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	685a      	ldr	r2, [r3, #4]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	621a      	str	r2, [r3, #32]
}
 8007924:	bf00      	nop
 8007926:	371c      	adds	r7, #28
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr
 8007930:	fffeff8f 	.word	0xfffeff8f
 8007934:	40010000 	.word	0x40010000
 8007938:	40010400 	.word	0x40010400

0800793c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800793c:	b480      	push	{r7}
 800793e:	b087      	sub	sp, #28
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	f023 0210 	bic.w	r2, r3, #16
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a1b      	ldr	r3, [r3, #32]
 8007956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	4b2e      	ldr	r3, [pc, #184]	; (8007a20 <TIM_OC2_SetConfig+0xe4>)
 8007968:	4013      	ands	r3, r2
 800796a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	021b      	lsls	r3, r3, #8
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	4313      	orrs	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	f023 0320 	bic.w	r3, r3, #32
 8007986:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	011b      	lsls	r3, r3, #4
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	4313      	orrs	r3, r2
 8007992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a23      	ldr	r2, [pc, #140]	; (8007a24 <TIM_OC2_SetConfig+0xe8>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d003      	beq.n	80079a4 <TIM_OC2_SetConfig+0x68>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a22      	ldr	r2, [pc, #136]	; (8007a28 <TIM_OC2_SetConfig+0xec>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d10d      	bne.n	80079c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a18      	ldr	r2, [pc, #96]	; (8007a24 <TIM_OC2_SetConfig+0xe8>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d003      	beq.n	80079d0 <TIM_OC2_SetConfig+0x94>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a17      	ldr	r2, [pc, #92]	; (8007a28 <TIM_OC2_SetConfig+0xec>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d113      	bne.n	80079f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	695b      	ldr	r3, [r3, #20]
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	693a      	ldr	r2, [r7, #16]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	693a      	ldr	r2, [r7, #16]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	685a      	ldr	r2, [r3, #4]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	621a      	str	r2, [r3, #32]
}
 8007a12:	bf00      	nop
 8007a14:	371c      	adds	r7, #28
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	feff8fff 	.word	0xfeff8fff
 8007a24:	40010000 	.word	0x40010000
 8007a28:	40010400 	.word	0x40010400

08007a2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	4b2d      	ldr	r3, [pc, #180]	; (8007b0c <TIM_OC3_SetConfig+0xe0>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f023 0303 	bic.w	r3, r3, #3
 8007a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	021b      	lsls	r3, r3, #8
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a22      	ldr	r2, [pc, #136]	; (8007b10 <TIM_OC3_SetConfig+0xe4>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d003      	beq.n	8007a92 <TIM_OC3_SetConfig+0x66>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a21      	ldr	r2, [pc, #132]	; (8007b14 <TIM_OC3_SetConfig+0xe8>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d10d      	bne.n	8007aae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	021b      	lsls	r3, r3, #8
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a17      	ldr	r2, [pc, #92]	; (8007b10 <TIM_OC3_SetConfig+0xe4>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_OC3_SetConfig+0x92>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a16      	ldr	r2, [pc, #88]	; (8007b14 <TIM_OC3_SetConfig+0xe8>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d113      	bne.n	8007ae6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	695b      	ldr	r3, [r3, #20]
 8007ad2:	011b      	lsls	r3, r3, #4
 8007ad4:	693a      	ldr	r2, [r7, #16]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	685a      	ldr	r2, [r3, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	621a      	str	r2, [r3, #32]
}
 8007b00:	bf00      	nop
 8007b02:	371c      	adds	r7, #28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	fffeff8f 	.word	0xfffeff8f
 8007b10:	40010000 	.word	0x40010000
 8007b14:	40010400 	.word	0x40010400

08007b18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b087      	sub	sp, #28
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	69db      	ldr	r3, [r3, #28]
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	4b1e      	ldr	r3, [pc, #120]	; (8007bbc <TIM_OC4_SetConfig+0xa4>)
 8007b44:	4013      	ands	r3, r2
 8007b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	021b      	lsls	r3, r3, #8
 8007b56:	68fa      	ldr	r2, [r7, #12]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	031b      	lsls	r3, r3, #12
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a13      	ldr	r2, [pc, #76]	; (8007bc0 <TIM_OC4_SetConfig+0xa8>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d003      	beq.n	8007b80 <TIM_OC4_SetConfig+0x68>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a12      	ldr	r2, [pc, #72]	; (8007bc4 <TIM_OC4_SetConfig+0xac>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d109      	bne.n	8007b94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	019b      	lsls	r3, r3, #6
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	697a      	ldr	r2, [r7, #20]
 8007b98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	685a      	ldr	r2, [r3, #4]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	693a      	ldr	r2, [r7, #16]
 8007bac:	621a      	str	r2, [r3, #32]
}
 8007bae:	bf00      	nop
 8007bb0:	371c      	adds	r7, #28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	feff8fff 	.word	0xfeff8fff
 8007bc0:	40010000 	.word	0x40010000
 8007bc4:	40010400 	.word	0x40010400

08007bc8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b087      	sub	sp, #28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a1b      	ldr	r3, [r3, #32]
 8007bd6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a1b      	ldr	r3, [r3, #32]
 8007be2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007bf0:	68fa      	ldr	r2, [r7, #12]
 8007bf2:	4b1b      	ldr	r3, [pc, #108]	; (8007c60 <TIM_OC5_SetConfig+0x98>)
 8007bf4:	4013      	ands	r3, r2
 8007bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007c08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	041b      	lsls	r3, r3, #16
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a12      	ldr	r2, [pc, #72]	; (8007c64 <TIM_OC5_SetConfig+0x9c>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d003      	beq.n	8007c26 <TIM_OC5_SetConfig+0x5e>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a11      	ldr	r2, [pc, #68]	; (8007c68 <TIM_OC5_SetConfig+0xa0>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d109      	bne.n	8007c3a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	021b      	lsls	r3, r3, #8
 8007c34:	697a      	ldr	r2, [r7, #20]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	697a      	ldr	r2, [r7, #20]
 8007c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	685a      	ldr	r2, [r3, #4]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	621a      	str	r2, [r3, #32]
}
 8007c54:	bf00      	nop
 8007c56:	371c      	adds	r7, #28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr
 8007c60:	fffeff8f 	.word	0xfffeff8f
 8007c64:	40010000 	.word	0x40010000
 8007c68:	40010400 	.word	0x40010400

08007c6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b087      	sub	sp, #28
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	4b1c      	ldr	r3, [pc, #112]	; (8007d08 <TIM_OC6_SetConfig+0x9c>)
 8007c98:	4013      	ands	r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	021b      	lsls	r3, r3, #8
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	051b      	lsls	r3, r3, #20
 8007cb6:	693a      	ldr	r2, [r7, #16]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a13      	ldr	r2, [pc, #76]	; (8007d0c <TIM_OC6_SetConfig+0xa0>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d003      	beq.n	8007ccc <TIM_OC6_SetConfig+0x60>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a12      	ldr	r2, [pc, #72]	; (8007d10 <TIM_OC6_SetConfig+0xa4>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d109      	bne.n	8007ce0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	695b      	ldr	r3, [r3, #20]
 8007cd8:	029b      	lsls	r3, r3, #10
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	68fa      	ldr	r2, [r7, #12]
 8007cea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	693a      	ldr	r2, [r7, #16]
 8007cf8:	621a      	str	r2, [r3, #32]
}
 8007cfa:	bf00      	nop
 8007cfc:	371c      	adds	r7, #28
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	feff8fff 	.word	0xfeff8fff
 8007d0c:	40010000 	.word	0x40010000
 8007d10:	40010400 	.word	0x40010400

08007d14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6a1b      	ldr	r3, [r3, #32]
 8007d24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	f023 0201 	bic.w	r2, r3, #1
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	699b      	ldr	r3, [r3, #24]
 8007d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	011b      	lsls	r3, r3, #4
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	f023 030a 	bic.w	r3, r3, #10
 8007d50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	697a      	ldr	r2, [r7, #20]
 8007d64:	621a      	str	r2, [r3, #32]
}
 8007d66:	bf00      	nop
 8007d68:	371c      	adds	r7, #28
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr

08007d72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d72:	b480      	push	{r7}
 8007d74:	b087      	sub	sp, #28
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	60f8      	str	r0, [r7, #12]
 8007d7a:	60b9      	str	r1, [r7, #8]
 8007d7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	f023 0210 	bic.w	r2, r3, #16
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	031b      	lsls	r3, r3, #12
 8007da2:	697a      	ldr	r2, [r7, #20]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007dae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	011b      	lsls	r3, r3, #4
 8007db4:	693a      	ldr	r2, [r7, #16]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	697a      	ldr	r2, [r7, #20]
 8007dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	621a      	str	r2, [r3, #32]
}
 8007dc6:	bf00      	nop
 8007dc8:	371c      	adds	r7, #28
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr

08007dd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dd2:	b480      	push	{r7}
 8007dd4:	b085      	sub	sp, #20
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
 8007dda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007dea:	683a      	ldr	r2, [r7, #0]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	f043 0307 	orr.w	r3, r3, #7
 8007df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	609a      	str	r2, [r3, #8]
}
 8007dfc:	bf00      	nop
 8007dfe:	3714      	adds	r7, #20
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b087      	sub	sp, #28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
 8007e14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	021a      	lsls	r2, r3, #8
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	431a      	orrs	r2, r3
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	609a      	str	r2, [r3, #8]
}
 8007e3c:	bf00      	nop
 8007e3e:	371c      	adds	r7, #28
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	f003 031f 	and.w	r3, r3, #31
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6a1a      	ldr	r2, [r3, #32]
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	43db      	mvns	r3, r3
 8007e6a:	401a      	ands	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6a1a      	ldr	r2, [r3, #32]
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	f003 031f 	and.w	r3, r3, #31
 8007e7a:	6879      	ldr	r1, [r7, #4]
 8007e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e80:	431a      	orrs	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	621a      	str	r2, [r3, #32]
}
 8007e86:	bf00      	nop
 8007e88:	371c      	adds	r7, #28
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
	...

08007e94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d101      	bne.n	8007eac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ea8:	2302      	movs	r3, #2
 8007eaa:	e06d      	b.n	8007f88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2202      	movs	r2, #2
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a30      	ldr	r2, [pc, #192]	; (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d004      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a2f      	ldr	r2, [pc, #188]	; (8007f98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d108      	bne.n	8007ef2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ee6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68fa      	ldr	r2, [r7, #12]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	68fa      	ldr	r2, [r7, #12]
 8007f0a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a20      	ldr	r2, [pc, #128]	; (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d022      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f1e:	d01d      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a1d      	ldr	r2, [pc, #116]	; (8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d018      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a1c      	ldr	r2, [pc, #112]	; (8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d013      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a1a      	ldr	r2, [pc, #104]	; (8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d00e      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a15      	ldr	r2, [pc, #84]	; (8007f98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d009      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a16      	ldr	r2, [pc, #88]	; (8007fa8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d004      	beq.n	8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a15      	ldr	r2, [pc, #84]	; (8007fac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d10c      	bne.n	8007f76 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68ba      	ldr	r2, [r7, #8]
 8007f74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3714      	adds	r7, #20
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr
 8007f94:	40010000 	.word	0x40010000
 8007f98:	40010400 	.word	0x40010400
 8007f9c:	40000400 	.word	0x40000400
 8007fa0:	40000800 	.word	0x40000800
 8007fa4:	40000c00 	.word	0x40000c00
 8007fa8:	40014000 	.word	0x40014000
 8007fac:	40001800 	.word	0x40001800

08007fb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d101      	bne.n	8007ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e040      	b.n	8008080 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008002:	2b00      	cmp	r3, #0
 8008004:	d106      	bne.n	8008014 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f7fa ff08 	bl	8002e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2224      	movs	r2, #36	; 0x24
 8008018:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f022 0201 	bic.w	r2, r2, #1
 8008028:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 faf0 	bl	8008610 <UART_SetConfig>
 8008030:	4603      	mov	r3, r0
 8008032:	2b01      	cmp	r3, #1
 8008034:	d101      	bne.n	800803a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e022      	b.n	8008080 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803e:	2b00      	cmp	r3, #0
 8008040:	d002      	beq.n	8008048 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 fd46 	bl	8008ad4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685a      	ldr	r2, [r3, #4]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008056:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	689a      	ldr	r2, [r3, #8]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008066:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f042 0201 	orr.w	r2, r2, #1
 8008076:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fdcd 	bl	8008c18 <UART_CheckIdleState>
 800807e:	4603      	mov	r3, r0
}
 8008080:	4618      	mov	r0, r3
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	4613      	mov	r3, r2
 8008094:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800809a:	2b20      	cmp	r3, #32
 800809c:	d145      	bne.n	800812a <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d002      	beq.n	80080aa <HAL_UART_Transmit_IT+0x22>
 80080a4:	88fb      	ldrh	r3, [r7, #6]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d101      	bne.n	80080ae <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e03e      	b.n	800812c <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d101      	bne.n	80080bc <HAL_UART_Transmit_IT+0x34>
 80080b8:	2302      	movs	r3, #2
 80080ba:	e037      	b.n	800812c <HAL_UART_Transmit_IT+0xa4>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	88fa      	ldrh	r2, [r7, #6]
 80080ce:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	88fa      	ldrh	r2, [r7, #6]
 80080d6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2221      	movs	r2, #33	; 0x21
 80080ec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080f6:	d107      	bne.n	8008108 <HAL_UART_Transmit_IT+0x80>
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d103      	bne.n	8008108 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	4a0d      	ldr	r2, [pc, #52]	; (8008138 <HAL_UART_Transmit_IT+0xb0>)
 8008104:	669a      	str	r2, [r3, #104]	; 0x68
 8008106:	e002      	b.n	800810e <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4a0c      	ldr	r2, [pc, #48]	; (800813c <HAL_UART_Transmit_IT+0xb4>)
 800810c:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008124:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008126:	2300      	movs	r3, #0
 8008128:	e000      	b.n	800812c <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 800812a:	2302      	movs	r3, #2
  }
}
 800812c:	4618      	mov	r0, r3
 800812e:	3714      	adds	r7, #20
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr
 8008138:	08008fb1 	.word	0x08008fb1
 800813c:	08008f3f 	.word	0x08008f3f

08008140 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	4613      	mov	r3, r2
 800814c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008152:	2b20      	cmp	r3, #32
 8008154:	d12c      	bne.n	80081b0 <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d002      	beq.n	8008162 <HAL_UART_Receive_IT+0x22>
 800815c:	88fb      	ldrh	r3, [r7, #6]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e025      	b.n	80081b2 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800816c:	2b01      	cmp	r3, #1
 800816e:	d101      	bne.n	8008174 <HAL_UART_Receive_IT+0x34>
 8008170:	2302      	movs	r3, #2
 8008172:	e01e      	b.n	80081b2 <HAL_UART_Receive_IT+0x72>
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d007      	beq.n	80081a0 <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800819e:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80081a0:	88fb      	ldrh	r3, [r7, #6]
 80081a2:	461a      	mov	r2, r3
 80081a4:	68b9      	ldr	r1, [r7, #8]
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f000 fdfc 	bl	8008da4 <UART_Start_Receive_IT>
 80081ac:	4603      	mov	r3, r0
 80081ae:	e000      	b.n	80081b2 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 80081b0:	2302      	movs	r3, #2
  }
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3710      	adds	r7, #16
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
	...

080081bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b088      	sub	sp, #32
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	69db      	ldr	r3, [r3, #28]
 80081ca:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80081dc:	69fa      	ldr	r2, [r7, #28]
 80081de:	f640 030f 	movw	r3, #2063	; 0x80f
 80081e2:	4013      	ands	r3, r2
 80081e4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d113      	bne.n	8008214 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	f003 0320 	and.w	r3, r3, #32
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00e      	beq.n	8008214 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	f003 0320 	and.w	r3, r3, #32
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d009      	beq.n	8008214 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 81cc 	beq.w	80085a2 <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	4798      	blx	r3
      }
      return;
 8008212:	e1c6      	b.n	80085a2 <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	2b00      	cmp	r3, #0
 8008218:	f000 80e3 	beq.w	80083e2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b00      	cmp	r3, #0
 8008224:	d105      	bne.n	8008232 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008226:	69ba      	ldr	r2, [r7, #24]
 8008228:	4ba5      	ldr	r3, [pc, #660]	; (80084c0 <HAL_UART_IRQHandler+0x304>)
 800822a:	4013      	ands	r3, r2
 800822c:	2b00      	cmp	r3, #0
 800822e:	f000 80d8 	beq.w	80083e2 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	f003 0301 	and.w	r3, r3, #1
 8008238:	2b00      	cmp	r3, #0
 800823a:	d010      	beq.n	800825e <HAL_UART_IRQHandler+0xa2>
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00b      	beq.n	800825e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	2201      	movs	r2, #1
 800824c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008254:	f043 0201 	orr.w	r2, r3, #1
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800825e:	69fb      	ldr	r3, [r7, #28]
 8008260:	f003 0302 	and.w	r3, r3, #2
 8008264:	2b00      	cmp	r3, #0
 8008266:	d010      	beq.n	800828a <HAL_UART_IRQHandler+0xce>
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00b      	beq.n	800828a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2202      	movs	r2, #2
 8008278:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008280:	f043 0204 	orr.w	r2, r3, #4
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800828a:	69fb      	ldr	r3, [r7, #28]
 800828c:	f003 0304 	and.w	r3, r3, #4
 8008290:	2b00      	cmp	r3, #0
 8008292:	d010      	beq.n	80082b6 <HAL_UART_IRQHandler+0xfa>
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	f003 0301 	and.w	r3, r3, #1
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00b      	beq.n	80082b6 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2204      	movs	r2, #4
 80082a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082ac:	f043 0202 	orr.w	r2, r3, #2
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	f003 0308 	and.w	r3, r3, #8
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d015      	beq.n	80082ec <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	f003 0320 	and.w	r3, r3, #32
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d104      	bne.n	80082d4 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00b      	beq.n	80082ec <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2208      	movs	r2, #8
 80082da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082e2:	f043 0208 	orr.w	r2, r3, #8
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d011      	beq.n	800831a <HAL_UART_IRQHandler+0x15e>
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00c      	beq.n	800831a <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008308:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008310:	f043 0220 	orr.w	r2, r3, #32
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008320:	2b00      	cmp	r3, #0
 8008322:	f000 8140 	beq.w	80085a6 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	f003 0320 	and.w	r3, r3, #32
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00c      	beq.n	800834a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008330:	69bb      	ldr	r3, [r7, #24]
 8008332:	f003 0320 	and.w	r3, r3, #32
 8008336:	2b00      	cmp	r3, #0
 8008338:	d007      	beq.n	800834a <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800833e:	2b00      	cmp	r3, #0
 8008340:	d003      	beq.n	800834a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008350:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800835c:	2b40      	cmp	r3, #64	; 0x40
 800835e:	d004      	beq.n	800836a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008366:	2b00      	cmp	r3, #0
 8008368:	d031      	beq.n	80083ce <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fda2 	bl	8008eb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837a:	2b40      	cmp	r3, #64	; 0x40
 800837c:	d123      	bne.n	80083c6 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	689a      	ldr	r2, [r3, #8]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800838c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008392:	2b00      	cmp	r3, #0
 8008394:	d013      	beq.n	80083be <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800839a:	4a4a      	ldr	r2, [pc, #296]	; (80084c4 <HAL_UART_IRQHandler+0x308>)
 800839c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7fb ff9e 	bl	80042e4 <HAL_DMA_Abort_IT>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d017      	beq.n	80083de <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80083b8:	4610      	mov	r0, r2
 80083ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083bc:	e00f      	b.n	80083de <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f906 	bl	80085d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c4:	e00b      	b.n	80083de <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f902 	bl	80085d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083cc:	e007      	b.n	80083de <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 f8fe 	bl	80085d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80083dc:	e0e3      	b.n	80085a6 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083de:	bf00      	nop
    return;
 80083e0:	e0e1      	b.n	80085a6 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	f040 80a7 	bne.w	800853a <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	f003 0310 	and.w	r3, r3, #16
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	f000 80a1 	beq.w	800853a <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	f003 0310 	and.w	r3, r3, #16
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f000 809b 	beq.w	800853a <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2210      	movs	r2, #16
 800840a:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008416:	2b40      	cmp	r3, #64	; 0x40
 8008418:	d156      	bne.n	80084c8 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8008424:	893b      	ldrh	r3, [r7, #8]
 8008426:	2b00      	cmp	r3, #0
 8008428:	f000 80bf 	beq.w	80085aa <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008432:	893a      	ldrh	r2, [r7, #8]
 8008434:	429a      	cmp	r2, r3
 8008436:	f080 80b8 	bcs.w	80085aa <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	893a      	ldrh	r2, [r7, #8]
 800843e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008446:	69db      	ldr	r3, [r3, #28]
 8008448:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800844c:	d02a      	beq.n	80084a4 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800845c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689a      	ldr	r2, [r3, #8]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f022 0201 	bic.w	r2, r2, #1
 800846c:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	689a      	ldr	r2, [r3, #8]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800847c:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2220      	movs	r2, #32
 8008482:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f022 0210 	bic.w	r2, r2, #16
 8008498:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fb feb0 	bl	8004204 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	1ad3      	subs	r3, r2, r3
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	4619      	mov	r1, r3
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f893 	bl	80085e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80084be:	e074      	b.n	80085aa <HAL_UART_IRQHandler+0x3ee>
 80084c0:	04000120 	.word	0x04000120
 80084c4:	08008f13 	.word	0x08008f13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d063      	beq.n	80085ae <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 80084e6:	897b      	ldrh	r3, [r7, #10]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d060      	beq.n	80085ae <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80084fa:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	689a      	ldr	r2, [r3, #8]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0201 	bic.w	r2, r2, #1
 800850a:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2220      	movs	r2, #32
 8008510:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f022 0210 	bic.w	r2, r2, #16
 800852c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800852e:	897b      	ldrh	r3, [r7, #10]
 8008530:	4619      	mov	r1, r3
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f856 	bl	80085e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008538:	e039      	b.n	80085ae <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008540:	2b00      	cmp	r3, #0
 8008542:	d00d      	beq.n	8008560 <HAL_UART_IRQHandler+0x3a4>
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800854a:	2b00      	cmp	r3, #0
 800854c:	d008      	beq.n	8008560 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008556:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 f84f 	bl	80085fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800855e:	e029      	b.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00d      	beq.n	8008586 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008570:	2b00      	cmp	r3, #0
 8008572:	d008      	beq.n	8008586 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008578:	2b00      	cmp	r3, #0
 800857a:	d01a      	beq.n	80085b2 <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	4798      	blx	r3
    }
    return;
 8008584:	e015      	b.n	80085b2 <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800858c:	2b00      	cmp	r3, #0
 800858e:	d011      	beq.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00c      	beq.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 fd46 	bl	800902c <UART_EndTransmit_IT>
    return;
 80085a0:	e008      	b.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
      return;
 80085a2:	bf00      	nop
 80085a4:	e006      	b.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
    return;
 80085a6:	bf00      	nop
 80085a8:	e004      	b.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
      return;
 80085aa:	bf00      	nop
 80085ac:	e002      	b.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
      return;
 80085ae:	bf00      	nop
 80085b0:	e000      	b.n	80085b4 <HAL_UART_IRQHandler+0x3f8>
    return;
 80085b2:	bf00      	nop
  }

}
 80085b4:	3720      	adds	r7, #32
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop

080085bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	460b      	mov	r3, r1
 80085ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085f0:	bf00      	nop
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b088      	sub	sp, #32
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008618:	2300      	movs	r3, #0
 800861a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	689a      	ldr	r2, [r3, #8]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	691b      	ldr	r3, [r3, #16]
 8008624:	431a      	orrs	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	431a      	orrs	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	4313      	orrs	r3, r2
 8008632:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	4ba7      	ldr	r3, [pc, #668]	; (80088d8 <UART_SetConfig+0x2c8>)
 800863c:	4013      	ands	r3, r2
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	6812      	ldr	r2, [r2, #0]
 8008642:	6979      	ldr	r1, [r7, #20]
 8008644:	430b      	orrs	r3, r1
 8008646:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68da      	ldr	r2, [r3, #12]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	430a      	orrs	r2, r1
 800865c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	699b      	ldr	r3, [r3, #24]
 8008662:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6a1b      	ldr	r3, [r3, #32]
 8008668:	697a      	ldr	r2, [r7, #20]
 800866a:	4313      	orrs	r3, r2
 800866c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	697a      	ldr	r2, [r7, #20]
 800867e:	430a      	orrs	r2, r1
 8008680:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a95      	ldr	r2, [pc, #596]	; (80088dc <UART_SetConfig+0x2cc>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d120      	bne.n	80086ce <UART_SetConfig+0xbe>
 800868c:	4b94      	ldr	r3, [pc, #592]	; (80088e0 <UART_SetConfig+0x2d0>)
 800868e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008692:	f003 0303 	and.w	r3, r3, #3
 8008696:	2b03      	cmp	r3, #3
 8008698:	d816      	bhi.n	80086c8 <UART_SetConfig+0xb8>
 800869a:	a201      	add	r2, pc, #4	; (adr r2, 80086a0 <UART_SetConfig+0x90>)
 800869c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a0:	080086b1 	.word	0x080086b1
 80086a4:	080086bd 	.word	0x080086bd
 80086a8:	080086b7 	.word	0x080086b7
 80086ac:	080086c3 	.word	0x080086c3
 80086b0:	2301      	movs	r3, #1
 80086b2:	77fb      	strb	r3, [r7, #31]
 80086b4:	e14f      	b.n	8008956 <UART_SetConfig+0x346>
 80086b6:	2302      	movs	r3, #2
 80086b8:	77fb      	strb	r3, [r7, #31]
 80086ba:	e14c      	b.n	8008956 <UART_SetConfig+0x346>
 80086bc:	2304      	movs	r3, #4
 80086be:	77fb      	strb	r3, [r7, #31]
 80086c0:	e149      	b.n	8008956 <UART_SetConfig+0x346>
 80086c2:	2308      	movs	r3, #8
 80086c4:	77fb      	strb	r3, [r7, #31]
 80086c6:	e146      	b.n	8008956 <UART_SetConfig+0x346>
 80086c8:	2310      	movs	r3, #16
 80086ca:	77fb      	strb	r3, [r7, #31]
 80086cc:	e143      	b.n	8008956 <UART_SetConfig+0x346>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a84      	ldr	r2, [pc, #528]	; (80088e4 <UART_SetConfig+0x2d4>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d132      	bne.n	800873e <UART_SetConfig+0x12e>
 80086d8:	4b81      	ldr	r3, [pc, #516]	; (80088e0 <UART_SetConfig+0x2d0>)
 80086da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086de:	f003 030c 	and.w	r3, r3, #12
 80086e2:	2b0c      	cmp	r3, #12
 80086e4:	d828      	bhi.n	8008738 <UART_SetConfig+0x128>
 80086e6:	a201      	add	r2, pc, #4	; (adr r2, 80086ec <UART_SetConfig+0xdc>)
 80086e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ec:	08008721 	.word	0x08008721
 80086f0:	08008739 	.word	0x08008739
 80086f4:	08008739 	.word	0x08008739
 80086f8:	08008739 	.word	0x08008739
 80086fc:	0800872d 	.word	0x0800872d
 8008700:	08008739 	.word	0x08008739
 8008704:	08008739 	.word	0x08008739
 8008708:	08008739 	.word	0x08008739
 800870c:	08008727 	.word	0x08008727
 8008710:	08008739 	.word	0x08008739
 8008714:	08008739 	.word	0x08008739
 8008718:	08008739 	.word	0x08008739
 800871c:	08008733 	.word	0x08008733
 8008720:	2300      	movs	r3, #0
 8008722:	77fb      	strb	r3, [r7, #31]
 8008724:	e117      	b.n	8008956 <UART_SetConfig+0x346>
 8008726:	2302      	movs	r3, #2
 8008728:	77fb      	strb	r3, [r7, #31]
 800872a:	e114      	b.n	8008956 <UART_SetConfig+0x346>
 800872c:	2304      	movs	r3, #4
 800872e:	77fb      	strb	r3, [r7, #31]
 8008730:	e111      	b.n	8008956 <UART_SetConfig+0x346>
 8008732:	2308      	movs	r3, #8
 8008734:	77fb      	strb	r3, [r7, #31]
 8008736:	e10e      	b.n	8008956 <UART_SetConfig+0x346>
 8008738:	2310      	movs	r3, #16
 800873a:	77fb      	strb	r3, [r7, #31]
 800873c:	e10b      	b.n	8008956 <UART_SetConfig+0x346>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a69      	ldr	r2, [pc, #420]	; (80088e8 <UART_SetConfig+0x2d8>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d120      	bne.n	800878a <UART_SetConfig+0x17a>
 8008748:	4b65      	ldr	r3, [pc, #404]	; (80088e0 <UART_SetConfig+0x2d0>)
 800874a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800874e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008752:	2b30      	cmp	r3, #48	; 0x30
 8008754:	d013      	beq.n	800877e <UART_SetConfig+0x16e>
 8008756:	2b30      	cmp	r3, #48	; 0x30
 8008758:	d814      	bhi.n	8008784 <UART_SetConfig+0x174>
 800875a:	2b20      	cmp	r3, #32
 800875c:	d009      	beq.n	8008772 <UART_SetConfig+0x162>
 800875e:	2b20      	cmp	r3, #32
 8008760:	d810      	bhi.n	8008784 <UART_SetConfig+0x174>
 8008762:	2b00      	cmp	r3, #0
 8008764:	d002      	beq.n	800876c <UART_SetConfig+0x15c>
 8008766:	2b10      	cmp	r3, #16
 8008768:	d006      	beq.n	8008778 <UART_SetConfig+0x168>
 800876a:	e00b      	b.n	8008784 <UART_SetConfig+0x174>
 800876c:	2300      	movs	r3, #0
 800876e:	77fb      	strb	r3, [r7, #31]
 8008770:	e0f1      	b.n	8008956 <UART_SetConfig+0x346>
 8008772:	2302      	movs	r3, #2
 8008774:	77fb      	strb	r3, [r7, #31]
 8008776:	e0ee      	b.n	8008956 <UART_SetConfig+0x346>
 8008778:	2304      	movs	r3, #4
 800877a:	77fb      	strb	r3, [r7, #31]
 800877c:	e0eb      	b.n	8008956 <UART_SetConfig+0x346>
 800877e:	2308      	movs	r3, #8
 8008780:	77fb      	strb	r3, [r7, #31]
 8008782:	e0e8      	b.n	8008956 <UART_SetConfig+0x346>
 8008784:	2310      	movs	r3, #16
 8008786:	77fb      	strb	r3, [r7, #31]
 8008788:	e0e5      	b.n	8008956 <UART_SetConfig+0x346>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a57      	ldr	r2, [pc, #348]	; (80088ec <UART_SetConfig+0x2dc>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d120      	bne.n	80087d6 <UART_SetConfig+0x1c6>
 8008794:	4b52      	ldr	r3, [pc, #328]	; (80088e0 <UART_SetConfig+0x2d0>)
 8008796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800879a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800879e:	2bc0      	cmp	r3, #192	; 0xc0
 80087a0:	d013      	beq.n	80087ca <UART_SetConfig+0x1ba>
 80087a2:	2bc0      	cmp	r3, #192	; 0xc0
 80087a4:	d814      	bhi.n	80087d0 <UART_SetConfig+0x1c0>
 80087a6:	2b80      	cmp	r3, #128	; 0x80
 80087a8:	d009      	beq.n	80087be <UART_SetConfig+0x1ae>
 80087aa:	2b80      	cmp	r3, #128	; 0x80
 80087ac:	d810      	bhi.n	80087d0 <UART_SetConfig+0x1c0>
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d002      	beq.n	80087b8 <UART_SetConfig+0x1a8>
 80087b2:	2b40      	cmp	r3, #64	; 0x40
 80087b4:	d006      	beq.n	80087c4 <UART_SetConfig+0x1b4>
 80087b6:	e00b      	b.n	80087d0 <UART_SetConfig+0x1c0>
 80087b8:	2300      	movs	r3, #0
 80087ba:	77fb      	strb	r3, [r7, #31]
 80087bc:	e0cb      	b.n	8008956 <UART_SetConfig+0x346>
 80087be:	2302      	movs	r3, #2
 80087c0:	77fb      	strb	r3, [r7, #31]
 80087c2:	e0c8      	b.n	8008956 <UART_SetConfig+0x346>
 80087c4:	2304      	movs	r3, #4
 80087c6:	77fb      	strb	r3, [r7, #31]
 80087c8:	e0c5      	b.n	8008956 <UART_SetConfig+0x346>
 80087ca:	2308      	movs	r3, #8
 80087cc:	77fb      	strb	r3, [r7, #31]
 80087ce:	e0c2      	b.n	8008956 <UART_SetConfig+0x346>
 80087d0:	2310      	movs	r3, #16
 80087d2:	77fb      	strb	r3, [r7, #31]
 80087d4:	e0bf      	b.n	8008956 <UART_SetConfig+0x346>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a45      	ldr	r2, [pc, #276]	; (80088f0 <UART_SetConfig+0x2e0>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d125      	bne.n	800882c <UART_SetConfig+0x21c>
 80087e0:	4b3f      	ldr	r3, [pc, #252]	; (80088e0 <UART_SetConfig+0x2d0>)
 80087e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087ee:	d017      	beq.n	8008820 <UART_SetConfig+0x210>
 80087f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087f4:	d817      	bhi.n	8008826 <UART_SetConfig+0x216>
 80087f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087fa:	d00b      	beq.n	8008814 <UART_SetConfig+0x204>
 80087fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008800:	d811      	bhi.n	8008826 <UART_SetConfig+0x216>
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <UART_SetConfig+0x1fe>
 8008806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800880a:	d006      	beq.n	800881a <UART_SetConfig+0x20a>
 800880c:	e00b      	b.n	8008826 <UART_SetConfig+0x216>
 800880e:	2300      	movs	r3, #0
 8008810:	77fb      	strb	r3, [r7, #31]
 8008812:	e0a0      	b.n	8008956 <UART_SetConfig+0x346>
 8008814:	2302      	movs	r3, #2
 8008816:	77fb      	strb	r3, [r7, #31]
 8008818:	e09d      	b.n	8008956 <UART_SetConfig+0x346>
 800881a:	2304      	movs	r3, #4
 800881c:	77fb      	strb	r3, [r7, #31]
 800881e:	e09a      	b.n	8008956 <UART_SetConfig+0x346>
 8008820:	2308      	movs	r3, #8
 8008822:	77fb      	strb	r3, [r7, #31]
 8008824:	e097      	b.n	8008956 <UART_SetConfig+0x346>
 8008826:	2310      	movs	r3, #16
 8008828:	77fb      	strb	r3, [r7, #31]
 800882a:	e094      	b.n	8008956 <UART_SetConfig+0x346>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a30      	ldr	r2, [pc, #192]	; (80088f4 <UART_SetConfig+0x2e4>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d125      	bne.n	8008882 <UART_SetConfig+0x272>
 8008836:	4b2a      	ldr	r3, [pc, #168]	; (80088e0 <UART_SetConfig+0x2d0>)
 8008838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800883c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008840:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008844:	d017      	beq.n	8008876 <UART_SetConfig+0x266>
 8008846:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800884a:	d817      	bhi.n	800887c <UART_SetConfig+0x26c>
 800884c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008850:	d00b      	beq.n	800886a <UART_SetConfig+0x25a>
 8008852:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008856:	d811      	bhi.n	800887c <UART_SetConfig+0x26c>
 8008858:	2b00      	cmp	r3, #0
 800885a:	d003      	beq.n	8008864 <UART_SetConfig+0x254>
 800885c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008860:	d006      	beq.n	8008870 <UART_SetConfig+0x260>
 8008862:	e00b      	b.n	800887c <UART_SetConfig+0x26c>
 8008864:	2301      	movs	r3, #1
 8008866:	77fb      	strb	r3, [r7, #31]
 8008868:	e075      	b.n	8008956 <UART_SetConfig+0x346>
 800886a:	2302      	movs	r3, #2
 800886c:	77fb      	strb	r3, [r7, #31]
 800886e:	e072      	b.n	8008956 <UART_SetConfig+0x346>
 8008870:	2304      	movs	r3, #4
 8008872:	77fb      	strb	r3, [r7, #31]
 8008874:	e06f      	b.n	8008956 <UART_SetConfig+0x346>
 8008876:	2308      	movs	r3, #8
 8008878:	77fb      	strb	r3, [r7, #31]
 800887a:	e06c      	b.n	8008956 <UART_SetConfig+0x346>
 800887c:	2310      	movs	r3, #16
 800887e:	77fb      	strb	r3, [r7, #31]
 8008880:	e069      	b.n	8008956 <UART_SetConfig+0x346>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a1c      	ldr	r2, [pc, #112]	; (80088f8 <UART_SetConfig+0x2e8>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d137      	bne.n	80088fc <UART_SetConfig+0x2ec>
 800888c:	4b14      	ldr	r3, [pc, #80]	; (80088e0 <UART_SetConfig+0x2d0>)
 800888e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008892:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008896:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800889a:	d017      	beq.n	80088cc <UART_SetConfig+0x2bc>
 800889c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80088a0:	d817      	bhi.n	80088d2 <UART_SetConfig+0x2c2>
 80088a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088a6:	d00b      	beq.n	80088c0 <UART_SetConfig+0x2b0>
 80088a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088ac:	d811      	bhi.n	80088d2 <UART_SetConfig+0x2c2>
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <UART_SetConfig+0x2aa>
 80088b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088b6:	d006      	beq.n	80088c6 <UART_SetConfig+0x2b6>
 80088b8:	e00b      	b.n	80088d2 <UART_SetConfig+0x2c2>
 80088ba:	2300      	movs	r3, #0
 80088bc:	77fb      	strb	r3, [r7, #31]
 80088be:	e04a      	b.n	8008956 <UART_SetConfig+0x346>
 80088c0:	2302      	movs	r3, #2
 80088c2:	77fb      	strb	r3, [r7, #31]
 80088c4:	e047      	b.n	8008956 <UART_SetConfig+0x346>
 80088c6:	2304      	movs	r3, #4
 80088c8:	77fb      	strb	r3, [r7, #31]
 80088ca:	e044      	b.n	8008956 <UART_SetConfig+0x346>
 80088cc:	2308      	movs	r3, #8
 80088ce:	77fb      	strb	r3, [r7, #31]
 80088d0:	e041      	b.n	8008956 <UART_SetConfig+0x346>
 80088d2:	2310      	movs	r3, #16
 80088d4:	77fb      	strb	r3, [r7, #31]
 80088d6:	e03e      	b.n	8008956 <UART_SetConfig+0x346>
 80088d8:	efff69f3 	.word	0xefff69f3
 80088dc:	40011000 	.word	0x40011000
 80088e0:	40023800 	.word	0x40023800
 80088e4:	40004400 	.word	0x40004400
 80088e8:	40004800 	.word	0x40004800
 80088ec:	40004c00 	.word	0x40004c00
 80088f0:	40005000 	.word	0x40005000
 80088f4:	40011400 	.word	0x40011400
 80088f8:	40007800 	.word	0x40007800
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a71      	ldr	r2, [pc, #452]	; (8008ac8 <UART_SetConfig+0x4b8>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d125      	bne.n	8008952 <UART_SetConfig+0x342>
 8008906:	4b71      	ldr	r3, [pc, #452]	; (8008acc <UART_SetConfig+0x4bc>)
 8008908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800890c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008910:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008914:	d017      	beq.n	8008946 <UART_SetConfig+0x336>
 8008916:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800891a:	d817      	bhi.n	800894c <UART_SetConfig+0x33c>
 800891c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008920:	d00b      	beq.n	800893a <UART_SetConfig+0x32a>
 8008922:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008926:	d811      	bhi.n	800894c <UART_SetConfig+0x33c>
 8008928:	2b00      	cmp	r3, #0
 800892a:	d003      	beq.n	8008934 <UART_SetConfig+0x324>
 800892c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008930:	d006      	beq.n	8008940 <UART_SetConfig+0x330>
 8008932:	e00b      	b.n	800894c <UART_SetConfig+0x33c>
 8008934:	2300      	movs	r3, #0
 8008936:	77fb      	strb	r3, [r7, #31]
 8008938:	e00d      	b.n	8008956 <UART_SetConfig+0x346>
 800893a:	2302      	movs	r3, #2
 800893c:	77fb      	strb	r3, [r7, #31]
 800893e:	e00a      	b.n	8008956 <UART_SetConfig+0x346>
 8008940:	2304      	movs	r3, #4
 8008942:	77fb      	strb	r3, [r7, #31]
 8008944:	e007      	b.n	8008956 <UART_SetConfig+0x346>
 8008946:	2308      	movs	r3, #8
 8008948:	77fb      	strb	r3, [r7, #31]
 800894a:	e004      	b.n	8008956 <UART_SetConfig+0x346>
 800894c:	2310      	movs	r3, #16
 800894e:	77fb      	strb	r3, [r7, #31]
 8008950:	e001      	b.n	8008956 <UART_SetConfig+0x346>
 8008952:	2310      	movs	r3, #16
 8008954:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800895e:	d15b      	bne.n	8008a18 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8008960:	7ffb      	ldrb	r3, [r7, #31]
 8008962:	2b08      	cmp	r3, #8
 8008964:	d827      	bhi.n	80089b6 <UART_SetConfig+0x3a6>
 8008966:	a201      	add	r2, pc, #4	; (adr r2, 800896c <UART_SetConfig+0x35c>)
 8008968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800896c:	08008991 	.word	0x08008991
 8008970:	08008999 	.word	0x08008999
 8008974:	080089a1 	.word	0x080089a1
 8008978:	080089b7 	.word	0x080089b7
 800897c:	080089a7 	.word	0x080089a7
 8008980:	080089b7 	.word	0x080089b7
 8008984:	080089b7 	.word	0x080089b7
 8008988:	080089b7 	.word	0x080089b7
 800898c:	080089af 	.word	0x080089af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008990:	f7fc fdd8 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
 8008994:	61b8      	str	r0, [r7, #24]
        break;
 8008996:	e013      	b.n	80089c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008998:	f7fc fde8 	bl	800556c <HAL_RCC_GetPCLK2Freq>
 800899c:	61b8      	str	r0, [r7, #24]
        break;
 800899e:	e00f      	b.n	80089c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089a0:	4b4b      	ldr	r3, [pc, #300]	; (8008ad0 <UART_SetConfig+0x4c0>)
 80089a2:	61bb      	str	r3, [r7, #24]
        break;
 80089a4:	e00c      	b.n	80089c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089a6:	f7fc fd0b 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 80089aa:	61b8      	str	r0, [r7, #24]
        break;
 80089ac:	e008      	b.n	80089c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089b2:	61bb      	str	r3, [r7, #24]
        break;
 80089b4:	e004      	b.n	80089c0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80089b6:	2300      	movs	r3, #0
 80089b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	77bb      	strb	r3, [r7, #30]
        break;
 80089be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d074      	beq.n	8008ab0 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	005a      	lsls	r2, r3, #1
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	085b      	lsrs	r3, r3, #1
 80089d0:	441a      	add	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089da:	b29b      	uxth	r3, r3
 80089dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	2b0f      	cmp	r3, #15
 80089e2:	d916      	bls.n	8008a12 <UART_SetConfig+0x402>
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089ea:	d212      	bcs.n	8008a12 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	f023 030f 	bic.w	r3, r3, #15
 80089f4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	085b      	lsrs	r3, r3, #1
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	f003 0307 	and.w	r3, r3, #7
 8008a00:	b29a      	uxth	r2, r3
 8008a02:	89fb      	ldrh	r3, [r7, #14]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	89fa      	ldrh	r2, [r7, #14]
 8008a0e:	60da      	str	r2, [r3, #12]
 8008a10:	e04e      	b.n	8008ab0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	77bb      	strb	r3, [r7, #30]
 8008a16:	e04b      	b.n	8008ab0 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a18:	7ffb      	ldrb	r3, [r7, #31]
 8008a1a:	2b08      	cmp	r3, #8
 8008a1c:	d827      	bhi.n	8008a6e <UART_SetConfig+0x45e>
 8008a1e:	a201      	add	r2, pc, #4	; (adr r2, 8008a24 <UART_SetConfig+0x414>)
 8008a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a24:	08008a49 	.word	0x08008a49
 8008a28:	08008a51 	.word	0x08008a51
 8008a2c:	08008a59 	.word	0x08008a59
 8008a30:	08008a6f 	.word	0x08008a6f
 8008a34:	08008a5f 	.word	0x08008a5f
 8008a38:	08008a6f 	.word	0x08008a6f
 8008a3c:	08008a6f 	.word	0x08008a6f
 8008a40:	08008a6f 	.word	0x08008a6f
 8008a44:	08008a67 	.word	0x08008a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a48:	f7fc fd7c 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
 8008a4c:	61b8      	str	r0, [r7, #24]
        break;
 8008a4e:	e013      	b.n	8008a78 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a50:	f7fc fd8c 	bl	800556c <HAL_RCC_GetPCLK2Freq>
 8008a54:	61b8      	str	r0, [r7, #24]
        break;
 8008a56:	e00f      	b.n	8008a78 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a58:	4b1d      	ldr	r3, [pc, #116]	; (8008ad0 <UART_SetConfig+0x4c0>)
 8008a5a:	61bb      	str	r3, [r7, #24]
        break;
 8008a5c:	e00c      	b.n	8008a78 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a5e:	f7fc fcaf 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 8008a62:	61b8      	str	r0, [r7, #24]
        break;
 8008a64:	e008      	b.n	8008a78 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a6a:	61bb      	str	r3, [r7, #24]
        break;
 8008a6c:	e004      	b.n	8008a78 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	77bb      	strb	r3, [r7, #30]
        break;
 8008a76:	bf00      	nop
    }

    if (pclk != 0U)
 8008a78:	69bb      	ldr	r3, [r7, #24]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d018      	beq.n	8008ab0 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	085a      	lsrs	r2, r3, #1
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	441a      	add	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	2b0f      	cmp	r3, #15
 8008a98:	d908      	bls.n	8008aac <UART_SetConfig+0x49c>
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008aa0:	d204      	bcs.n	8008aac <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	60da      	str	r2, [r3, #12]
 8008aaa:	e001      	b.n	8008ab0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008abc:	7fbb      	ldrb	r3, [r7, #30]
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3720      	adds	r7, #32
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	40007c00 	.word	0x40007c00
 8008acc:	40023800 	.word	0x40023800
 8008ad0:	00f42400 	.word	0x00f42400

08008ad4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae0:	f003 0301 	and.w	r3, r3, #1
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00a      	beq.n	8008afe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	f003 0302 	and.w	r3, r3, #2
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00a      	beq.n	8008b20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	f003 0304 	and.w	r3, r3, #4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d00a      	beq.n	8008b42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b46:	f003 0308 	and.w	r3, r3, #8
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00a      	beq.n	8008b64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	430a      	orrs	r2, r1
 8008b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b68:	f003 0310 	and.w	r3, r3, #16
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d00a      	beq.n	8008b86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	430a      	orrs	r2, r1
 8008b84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8a:	f003 0320 	and.w	r3, r3, #32
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d00a      	beq.n	8008ba8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d01a      	beq.n	8008bea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bd2:	d10a      	bne.n	8008bea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	430a      	orrs	r2, r1
 8008be8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00a      	beq.n	8008c0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	430a      	orrs	r2, r1
 8008c0a:	605a      	str	r2, [r3, #4]
  }
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af02      	add	r7, sp, #8
 8008c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c28:	f7fa faca 	bl	80031c0 <HAL_GetTick>
 8008c2c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 0308 	and.w	r3, r3, #8
 8008c38:	2b08      	cmp	r3, #8
 8008c3a:	d10e      	bne.n	8008c5a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c40:	9300      	str	r3, [sp, #0]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f82d 	bl	8008caa <UART_WaitOnFlagUntilTimeout>
 8008c50:	4603      	mov	r3, r0
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d001      	beq.n	8008c5a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c56:	2303      	movs	r3, #3
 8008c58:	e023      	b.n	8008ca2 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 0304 	and.w	r3, r3, #4
 8008c64:	2b04      	cmp	r3, #4
 8008c66:	d10e      	bne.n	8008c86 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f817 	bl	8008caa <UART_WaitOnFlagUntilTimeout>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d001      	beq.n	8008c86 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c82:	2303      	movs	r3, #3
 8008c84:	e00d      	b.n	8008ca2 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2220      	movs	r2, #32
 8008c8a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	60f8      	str	r0, [r7, #12]
 8008cb2:	60b9      	str	r1, [r7, #8]
 8008cb4:	603b      	str	r3, [r7, #0]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cba:	e05e      	b.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cbc:	69bb      	ldr	r3, [r7, #24]
 8008cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc2:	d05a      	beq.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cc4:	f7fa fa7c 	bl	80031c0 <HAL_GetTick>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	69ba      	ldr	r2, [r7, #24]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d302      	bcc.n	8008cda <UART_WaitOnFlagUntilTimeout+0x30>
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d11b      	bne.n	8008d12 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008ce8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	689a      	ldr	r2, [r3, #8]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f022 0201 	bic.w	r2, r2, #1
 8008cf8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2220      	movs	r2, #32
 8008cfe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2220      	movs	r2, #32
 8008d04:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e043      	b.n	8008d9a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 0304 	and.w	r3, r3, #4
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d02c      	beq.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	69db      	ldr	r3, [r3, #28]
 8008d26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d2e:	d124      	bne.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d38:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d48:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	689a      	ldr	r2, [r3, #8]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0201 	bic.w	r2, r2, #1
 8008d58:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2220      	movs	r2, #32
 8008d5e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2220      	movs	r2, #32
 8008d64:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e00f      	b.n	8008d9a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	69da      	ldr	r2, [r3, #28]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	4013      	ands	r3, r2
 8008d84:	68ba      	ldr	r2, [r7, #8]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	bf0c      	ite	eq
 8008d8a:	2301      	moveq	r3, #1
 8008d8c:	2300      	movne	r3, #0
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	461a      	mov	r2, r3
 8008d92:	79fb      	ldrb	r3, [r7, #7]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d091      	beq.n	8008cbc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	4613      	mov	r3, r2
 8008db0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	68ba      	ldr	r2, [r7, #8]
 8008db6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	88fa      	ldrh	r2, [r7, #6]
 8008dbc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	88fa      	ldrh	r2, [r7, #6]
 8008dc4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dd6:	d10e      	bne.n	8008df6 <UART_Start_Receive_IT+0x52>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	691b      	ldr	r3, [r3, #16]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d105      	bne.n	8008dec <UART_Start_Receive_IT+0x48>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008de6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008dea:	e02d      	b.n	8008e48 <UART_Start_Receive_IT+0xa4>
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	22ff      	movs	r2, #255	; 0xff
 8008df0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008df4:	e028      	b.n	8008e48 <UART_Start_Receive_IT+0xa4>
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d10d      	bne.n	8008e1a <UART_Start_Receive_IT+0x76>
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d104      	bne.n	8008e10 <UART_Start_Receive_IT+0x6c>
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	22ff      	movs	r2, #255	; 0xff
 8008e0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e0e:	e01b      	b.n	8008e48 <UART_Start_Receive_IT+0xa4>
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	227f      	movs	r2, #127	; 0x7f
 8008e14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e18:	e016      	b.n	8008e48 <UART_Start_Receive_IT+0xa4>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e22:	d10d      	bne.n	8008e40 <UART_Start_Receive_IT+0x9c>
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d104      	bne.n	8008e36 <UART_Start_Receive_IT+0x92>
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	227f      	movs	r2, #127	; 0x7f
 8008e30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e34:	e008      	b.n	8008e48 <UART_Start_Receive_IT+0xa4>
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	223f      	movs	r2, #63	; 0x3f
 8008e3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e3e:	e003      	b.n	8008e48 <UART_Start_Receive_IT+0xa4>
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2222      	movs	r2, #34	; 0x22
 8008e54:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	689a      	ldr	r2, [r3, #8]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f042 0201 	orr.w	r2, r2, #1
 8008e64:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e6e:	d107      	bne.n	8008e80 <UART_Start_Receive_IT+0xdc>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d103      	bne.n	8008e80 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4a0c      	ldr	r2, [pc, #48]	; (8008eac <UART_Start_Receive_IT+0x108>)
 8008e7c:	665a      	str	r2, [r3, #100]	; 0x64
 8008e7e:	e002      	b.n	8008e86 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4a0b      	ldr	r2, [pc, #44]	; (8008eb0 <UART_Start_Receive_IT+0x10c>)
 8008e84:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008e9c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3714      	adds	r7, #20
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr
 8008eac:	08009133 	.word	0x08009133
 8008eb0:	0800905f 	.word	0x0800905f

08008eb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008eca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	689a      	ldr	r2, [r3, #8]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f022 0201 	bic.w	r2, r2, #1
 8008eda:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d107      	bne.n	8008ef4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 0210 	bic.w	r2, r2, #16
 8008ef2:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2220      	movs	r2, #32
 8008ef8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008f06:	bf00      	nop
 8008f08:	370c      	adds	r7, #12
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b084      	sub	sp, #16
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f30:	68f8      	ldr	r0, [r7, #12]
 8008f32:	f7ff fb4d 	bl	80085d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f36:	bf00      	nop
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	b083      	sub	sp, #12
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f4a:	2b21      	cmp	r3, #33	; 0x21
 8008f4c:	d12a      	bne.n	8008fa4 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d110      	bne.n	8008f7c <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f68:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f78:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008f7a:	e013      	b.n	8008fa4 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f80:	781a      	ldrb	r2, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f8c:	1c5a      	adds	r2, r3, #1
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	3b01      	subs	r3, #1
 8008f9c:	b29a      	uxth	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fbc:	2b21      	cmp	r3, #33	; 0x21
 8008fbe:	d12f      	bne.n	8009020 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d110      	bne.n	8008fee <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008fda:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fea:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008fec:	e018      	b.n	8009020 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ff2:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	881b      	ldrh	r3, [r3, #0]
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009002:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009008:	1c9a      	adds	r2, r3, #2
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009014:	b29b      	uxth	r3, r3
 8009016:	3b01      	subs	r3, #1
 8009018:	b29a      	uxth	r2, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8009020:	bf00      	nop
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b082      	sub	sp, #8
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009042:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2220      	movs	r2, #32
 8009048:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f7ff fab3 	bl	80085bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009056:	bf00      	nop
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b084      	sub	sp, #16
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800906c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009072:	2b22      	cmp	r3, #34	; 0x22
 8009074:	d151      	bne.n	800911a <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800907e:	89bb      	ldrh	r3, [r7, #12]
 8009080:	b2d9      	uxtb	r1, r3
 8009082:	89fb      	ldrh	r3, [r7, #14]
 8009084:	b2da      	uxtb	r2, r3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800908a:	400a      	ands	r2, r1
 800908c:	b2d2      	uxtb	r2, r2
 800908e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009094:	1c5a      	adds	r2, r3, #1
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	3b01      	subs	r3, #1
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d138      	bne.n	800912a <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80090c6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	689a      	ldr	r2, [r3, #8]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f022 0201 	bic.w	r2, r2, #1
 80090d6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2220      	movs	r2, #32
 80090dc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d10f      	bne.n	800910c <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f022 0210 	bic.w	r2, r2, #16
 80090fa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009102:	4619      	mov	r1, r3
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f7ff fa6d 	bl	80085e4 <HAL_UARTEx_RxEventCallback>
 800910a:	e002      	b.n	8009112 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f7f9 ff89 	bl	8003024 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009118:	e007      	b.n	800912a <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	699a      	ldr	r2, [r3, #24]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f042 0208 	orr.w	r2, r2, #8
 8009128:	619a      	str	r2, [r3, #24]
}
 800912a:	bf00      	nop
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009132:	b580      	push	{r7, lr}
 8009134:	b084      	sub	sp, #16
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009140:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009146:	2b22      	cmp	r3, #34	; 0x22
 8009148:	d151      	bne.n	80091ee <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009150:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009156:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8009158:	89ba      	ldrh	r2, [r7, #12]
 800915a:	89fb      	ldrh	r3, [r7, #14]
 800915c:	4013      	ands	r3, r2
 800915e:	b29a      	uxth	r2, r3
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009168:	1c9a      	adds	r2, r3, #2
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009174:	b29b      	uxth	r3, r3
 8009176:	3b01      	subs	r3, #1
 8009178:	b29a      	uxth	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009186:	b29b      	uxth	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	d138      	bne.n	80091fe <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800919a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	689a      	ldr	r2, [r3, #8]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 0201 	bic.w	r2, r2, #1
 80091aa:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2220      	movs	r2, #32
 80091b0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d10f      	bne.n	80091e0 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f022 0210 	bic.w	r2, r2, #16
 80091ce:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f7ff fa03 	bl	80085e4 <HAL_UARTEx_RxEventCallback>
 80091de:	e002      	b.n	80091e6 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7f9 ff1f 	bl	8003024 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80091ec:	e007      	b.n	80091fe <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	699a      	ldr	r2, [r3, #24]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f042 0208 	orr.w	r2, r2, #8
 80091fc:	619a      	str	r2, [r3, #24]
}
 80091fe:	bf00      	nop
 8009200:	3710      	adds	r7, #16
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}
	...

08009208 <__errno>:
 8009208:	4b01      	ldr	r3, [pc, #4]	; (8009210 <__errno+0x8>)
 800920a:	6818      	ldr	r0, [r3, #0]
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	200001ec 	.word	0x200001ec

08009214 <__libc_init_array>:
 8009214:	b570      	push	{r4, r5, r6, lr}
 8009216:	4d0d      	ldr	r5, [pc, #52]	; (800924c <__libc_init_array+0x38>)
 8009218:	4c0d      	ldr	r4, [pc, #52]	; (8009250 <__libc_init_array+0x3c>)
 800921a:	1b64      	subs	r4, r4, r5
 800921c:	10a4      	asrs	r4, r4, #2
 800921e:	2600      	movs	r6, #0
 8009220:	42a6      	cmp	r6, r4
 8009222:	d109      	bne.n	8009238 <__libc_init_array+0x24>
 8009224:	4d0b      	ldr	r5, [pc, #44]	; (8009254 <__libc_init_array+0x40>)
 8009226:	4c0c      	ldr	r4, [pc, #48]	; (8009258 <__libc_init_array+0x44>)
 8009228:	f002 fea6 	bl	800bf78 <_init>
 800922c:	1b64      	subs	r4, r4, r5
 800922e:	10a4      	asrs	r4, r4, #2
 8009230:	2600      	movs	r6, #0
 8009232:	42a6      	cmp	r6, r4
 8009234:	d105      	bne.n	8009242 <__libc_init_array+0x2e>
 8009236:	bd70      	pop	{r4, r5, r6, pc}
 8009238:	f855 3b04 	ldr.w	r3, [r5], #4
 800923c:	4798      	blx	r3
 800923e:	3601      	adds	r6, #1
 8009240:	e7ee      	b.n	8009220 <__libc_init_array+0xc>
 8009242:	f855 3b04 	ldr.w	r3, [r5], #4
 8009246:	4798      	blx	r3
 8009248:	3601      	adds	r6, #1
 800924a:	e7f2      	b.n	8009232 <__libc_init_array+0x1e>
 800924c:	0800c584 	.word	0x0800c584
 8009250:	0800c584 	.word	0x0800c584
 8009254:	0800c584 	.word	0x0800c584
 8009258:	0800c588 	.word	0x0800c588

0800925c <malloc>:
 800925c:	4b02      	ldr	r3, [pc, #8]	; (8009268 <malloc+0xc>)
 800925e:	4601      	mov	r1, r0
 8009260:	6818      	ldr	r0, [r3, #0]
 8009262:	f000 b863 	b.w	800932c <_malloc_r>
 8009266:	bf00      	nop
 8009268:	200001ec 	.word	0x200001ec

0800926c <free>:
 800926c:	4b02      	ldr	r3, [pc, #8]	; (8009278 <free+0xc>)
 800926e:	4601      	mov	r1, r0
 8009270:	6818      	ldr	r0, [r3, #0]
 8009272:	f000 b80b 	b.w	800928c <_free_r>
 8009276:	bf00      	nop
 8009278:	200001ec 	.word	0x200001ec

0800927c <memset>:
 800927c:	4402      	add	r2, r0
 800927e:	4603      	mov	r3, r0
 8009280:	4293      	cmp	r3, r2
 8009282:	d100      	bne.n	8009286 <memset+0xa>
 8009284:	4770      	bx	lr
 8009286:	f803 1b01 	strb.w	r1, [r3], #1
 800928a:	e7f9      	b.n	8009280 <memset+0x4>

0800928c <_free_r>:
 800928c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800928e:	2900      	cmp	r1, #0
 8009290:	d048      	beq.n	8009324 <_free_r+0x98>
 8009292:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009296:	9001      	str	r0, [sp, #4]
 8009298:	2b00      	cmp	r3, #0
 800929a:	f1a1 0404 	sub.w	r4, r1, #4
 800929e:	bfb8      	it	lt
 80092a0:	18e4      	addlt	r4, r4, r3
 80092a2:	f001 fbdf 	bl	800aa64 <__malloc_lock>
 80092a6:	4a20      	ldr	r2, [pc, #128]	; (8009328 <_free_r+0x9c>)
 80092a8:	9801      	ldr	r0, [sp, #4]
 80092aa:	6813      	ldr	r3, [r2, #0]
 80092ac:	4615      	mov	r5, r2
 80092ae:	b933      	cbnz	r3, 80092be <_free_r+0x32>
 80092b0:	6063      	str	r3, [r4, #4]
 80092b2:	6014      	str	r4, [r2, #0]
 80092b4:	b003      	add	sp, #12
 80092b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092ba:	f001 bbd9 	b.w	800aa70 <__malloc_unlock>
 80092be:	42a3      	cmp	r3, r4
 80092c0:	d90b      	bls.n	80092da <_free_r+0x4e>
 80092c2:	6821      	ldr	r1, [r4, #0]
 80092c4:	1862      	adds	r2, r4, r1
 80092c6:	4293      	cmp	r3, r2
 80092c8:	bf04      	itt	eq
 80092ca:	681a      	ldreq	r2, [r3, #0]
 80092cc:	685b      	ldreq	r3, [r3, #4]
 80092ce:	6063      	str	r3, [r4, #4]
 80092d0:	bf04      	itt	eq
 80092d2:	1852      	addeq	r2, r2, r1
 80092d4:	6022      	streq	r2, [r4, #0]
 80092d6:	602c      	str	r4, [r5, #0]
 80092d8:	e7ec      	b.n	80092b4 <_free_r+0x28>
 80092da:	461a      	mov	r2, r3
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	b10b      	cbz	r3, 80092e4 <_free_r+0x58>
 80092e0:	42a3      	cmp	r3, r4
 80092e2:	d9fa      	bls.n	80092da <_free_r+0x4e>
 80092e4:	6811      	ldr	r1, [r2, #0]
 80092e6:	1855      	adds	r5, r2, r1
 80092e8:	42a5      	cmp	r5, r4
 80092ea:	d10b      	bne.n	8009304 <_free_r+0x78>
 80092ec:	6824      	ldr	r4, [r4, #0]
 80092ee:	4421      	add	r1, r4
 80092f0:	1854      	adds	r4, r2, r1
 80092f2:	42a3      	cmp	r3, r4
 80092f4:	6011      	str	r1, [r2, #0]
 80092f6:	d1dd      	bne.n	80092b4 <_free_r+0x28>
 80092f8:	681c      	ldr	r4, [r3, #0]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	6053      	str	r3, [r2, #4]
 80092fe:	4421      	add	r1, r4
 8009300:	6011      	str	r1, [r2, #0]
 8009302:	e7d7      	b.n	80092b4 <_free_r+0x28>
 8009304:	d902      	bls.n	800930c <_free_r+0x80>
 8009306:	230c      	movs	r3, #12
 8009308:	6003      	str	r3, [r0, #0]
 800930a:	e7d3      	b.n	80092b4 <_free_r+0x28>
 800930c:	6825      	ldr	r5, [r4, #0]
 800930e:	1961      	adds	r1, r4, r5
 8009310:	428b      	cmp	r3, r1
 8009312:	bf04      	itt	eq
 8009314:	6819      	ldreq	r1, [r3, #0]
 8009316:	685b      	ldreq	r3, [r3, #4]
 8009318:	6063      	str	r3, [r4, #4]
 800931a:	bf04      	itt	eq
 800931c:	1949      	addeq	r1, r1, r5
 800931e:	6021      	streq	r1, [r4, #0]
 8009320:	6054      	str	r4, [r2, #4]
 8009322:	e7c7      	b.n	80092b4 <_free_r+0x28>
 8009324:	b003      	add	sp, #12
 8009326:	bd30      	pop	{r4, r5, pc}
 8009328:	20000420 	.word	0x20000420

0800932c <_malloc_r>:
 800932c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800932e:	1ccd      	adds	r5, r1, #3
 8009330:	f025 0503 	bic.w	r5, r5, #3
 8009334:	3508      	adds	r5, #8
 8009336:	2d0c      	cmp	r5, #12
 8009338:	bf38      	it	cc
 800933a:	250c      	movcc	r5, #12
 800933c:	2d00      	cmp	r5, #0
 800933e:	4606      	mov	r6, r0
 8009340:	db01      	blt.n	8009346 <_malloc_r+0x1a>
 8009342:	42a9      	cmp	r1, r5
 8009344:	d903      	bls.n	800934e <_malloc_r+0x22>
 8009346:	230c      	movs	r3, #12
 8009348:	6033      	str	r3, [r6, #0]
 800934a:	2000      	movs	r0, #0
 800934c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800934e:	f001 fb89 	bl	800aa64 <__malloc_lock>
 8009352:	4921      	ldr	r1, [pc, #132]	; (80093d8 <_malloc_r+0xac>)
 8009354:	680a      	ldr	r2, [r1, #0]
 8009356:	4614      	mov	r4, r2
 8009358:	b99c      	cbnz	r4, 8009382 <_malloc_r+0x56>
 800935a:	4f20      	ldr	r7, [pc, #128]	; (80093dc <_malloc_r+0xb0>)
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	b923      	cbnz	r3, 800936a <_malloc_r+0x3e>
 8009360:	4621      	mov	r1, r4
 8009362:	4630      	mov	r0, r6
 8009364:	f000 fc86 	bl	8009c74 <_sbrk_r>
 8009368:	6038      	str	r0, [r7, #0]
 800936a:	4629      	mov	r1, r5
 800936c:	4630      	mov	r0, r6
 800936e:	f000 fc81 	bl	8009c74 <_sbrk_r>
 8009372:	1c43      	adds	r3, r0, #1
 8009374:	d123      	bne.n	80093be <_malloc_r+0x92>
 8009376:	230c      	movs	r3, #12
 8009378:	6033      	str	r3, [r6, #0]
 800937a:	4630      	mov	r0, r6
 800937c:	f001 fb78 	bl	800aa70 <__malloc_unlock>
 8009380:	e7e3      	b.n	800934a <_malloc_r+0x1e>
 8009382:	6823      	ldr	r3, [r4, #0]
 8009384:	1b5b      	subs	r3, r3, r5
 8009386:	d417      	bmi.n	80093b8 <_malloc_r+0x8c>
 8009388:	2b0b      	cmp	r3, #11
 800938a:	d903      	bls.n	8009394 <_malloc_r+0x68>
 800938c:	6023      	str	r3, [r4, #0]
 800938e:	441c      	add	r4, r3
 8009390:	6025      	str	r5, [r4, #0]
 8009392:	e004      	b.n	800939e <_malloc_r+0x72>
 8009394:	6863      	ldr	r3, [r4, #4]
 8009396:	42a2      	cmp	r2, r4
 8009398:	bf0c      	ite	eq
 800939a:	600b      	streq	r3, [r1, #0]
 800939c:	6053      	strne	r3, [r2, #4]
 800939e:	4630      	mov	r0, r6
 80093a0:	f001 fb66 	bl	800aa70 <__malloc_unlock>
 80093a4:	f104 000b 	add.w	r0, r4, #11
 80093a8:	1d23      	adds	r3, r4, #4
 80093aa:	f020 0007 	bic.w	r0, r0, #7
 80093ae:	1ac2      	subs	r2, r0, r3
 80093b0:	d0cc      	beq.n	800934c <_malloc_r+0x20>
 80093b2:	1a1b      	subs	r3, r3, r0
 80093b4:	50a3      	str	r3, [r4, r2]
 80093b6:	e7c9      	b.n	800934c <_malloc_r+0x20>
 80093b8:	4622      	mov	r2, r4
 80093ba:	6864      	ldr	r4, [r4, #4]
 80093bc:	e7cc      	b.n	8009358 <_malloc_r+0x2c>
 80093be:	1cc4      	adds	r4, r0, #3
 80093c0:	f024 0403 	bic.w	r4, r4, #3
 80093c4:	42a0      	cmp	r0, r4
 80093c6:	d0e3      	beq.n	8009390 <_malloc_r+0x64>
 80093c8:	1a21      	subs	r1, r4, r0
 80093ca:	4630      	mov	r0, r6
 80093cc:	f000 fc52 	bl	8009c74 <_sbrk_r>
 80093d0:	3001      	adds	r0, #1
 80093d2:	d1dd      	bne.n	8009390 <_malloc_r+0x64>
 80093d4:	e7cf      	b.n	8009376 <_malloc_r+0x4a>
 80093d6:	bf00      	nop
 80093d8:	20000420 	.word	0x20000420
 80093dc:	20000424 	.word	0x20000424

080093e0 <__cvt>:
 80093e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093e2:	ed2d 8b02 	vpush	{d8}
 80093e6:	eeb0 8b40 	vmov.f64	d8, d0
 80093ea:	b085      	sub	sp, #20
 80093ec:	4617      	mov	r7, r2
 80093ee:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80093f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80093f2:	ee18 2a90 	vmov	r2, s17
 80093f6:	f025 0520 	bic.w	r5, r5, #32
 80093fa:	2a00      	cmp	r2, #0
 80093fc:	bfb6      	itet	lt
 80093fe:	222d      	movlt	r2, #45	; 0x2d
 8009400:	2200      	movge	r2, #0
 8009402:	eeb1 8b40 	vneglt.f64	d8, d0
 8009406:	2d46      	cmp	r5, #70	; 0x46
 8009408:	460c      	mov	r4, r1
 800940a:	701a      	strb	r2, [r3, #0]
 800940c:	d004      	beq.n	8009418 <__cvt+0x38>
 800940e:	2d45      	cmp	r5, #69	; 0x45
 8009410:	d100      	bne.n	8009414 <__cvt+0x34>
 8009412:	3401      	adds	r4, #1
 8009414:	2102      	movs	r1, #2
 8009416:	e000      	b.n	800941a <__cvt+0x3a>
 8009418:	2103      	movs	r1, #3
 800941a:	ab03      	add	r3, sp, #12
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	ab02      	add	r3, sp, #8
 8009420:	9300      	str	r3, [sp, #0]
 8009422:	4622      	mov	r2, r4
 8009424:	4633      	mov	r3, r6
 8009426:	eeb0 0b48 	vmov.f64	d0, d8
 800942a:	f000 fd75 	bl	8009f18 <_dtoa_r>
 800942e:	2d47      	cmp	r5, #71	; 0x47
 8009430:	d109      	bne.n	8009446 <__cvt+0x66>
 8009432:	07fb      	lsls	r3, r7, #31
 8009434:	d407      	bmi.n	8009446 <__cvt+0x66>
 8009436:	9b03      	ldr	r3, [sp, #12]
 8009438:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800943a:	1a1b      	subs	r3, r3, r0
 800943c:	6013      	str	r3, [r2, #0]
 800943e:	b005      	add	sp, #20
 8009440:	ecbd 8b02 	vpop	{d8}
 8009444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009446:	2d46      	cmp	r5, #70	; 0x46
 8009448:	eb00 0204 	add.w	r2, r0, r4
 800944c:	d10c      	bne.n	8009468 <__cvt+0x88>
 800944e:	7803      	ldrb	r3, [r0, #0]
 8009450:	2b30      	cmp	r3, #48	; 0x30
 8009452:	d107      	bne.n	8009464 <__cvt+0x84>
 8009454:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800945c:	bf1c      	itt	ne
 800945e:	f1c4 0401 	rsbne	r4, r4, #1
 8009462:	6034      	strne	r4, [r6, #0]
 8009464:	6833      	ldr	r3, [r6, #0]
 8009466:	441a      	add	r2, r3
 8009468:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800946c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009470:	bf08      	it	eq
 8009472:	9203      	streq	r2, [sp, #12]
 8009474:	2130      	movs	r1, #48	; 0x30
 8009476:	9b03      	ldr	r3, [sp, #12]
 8009478:	4293      	cmp	r3, r2
 800947a:	d2dc      	bcs.n	8009436 <__cvt+0x56>
 800947c:	1c5c      	adds	r4, r3, #1
 800947e:	9403      	str	r4, [sp, #12]
 8009480:	7019      	strb	r1, [r3, #0]
 8009482:	e7f8      	b.n	8009476 <__cvt+0x96>

08009484 <__exponent>:
 8009484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009486:	4603      	mov	r3, r0
 8009488:	2900      	cmp	r1, #0
 800948a:	bfb8      	it	lt
 800948c:	4249      	neglt	r1, r1
 800948e:	f803 2b02 	strb.w	r2, [r3], #2
 8009492:	bfb4      	ite	lt
 8009494:	222d      	movlt	r2, #45	; 0x2d
 8009496:	222b      	movge	r2, #43	; 0x2b
 8009498:	2909      	cmp	r1, #9
 800949a:	7042      	strb	r2, [r0, #1]
 800949c:	dd2a      	ble.n	80094f4 <__exponent+0x70>
 800949e:	f10d 0407 	add.w	r4, sp, #7
 80094a2:	46a4      	mov	ip, r4
 80094a4:	270a      	movs	r7, #10
 80094a6:	46a6      	mov	lr, r4
 80094a8:	460a      	mov	r2, r1
 80094aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80094ae:	fb07 1516 	mls	r5, r7, r6, r1
 80094b2:	3530      	adds	r5, #48	; 0x30
 80094b4:	2a63      	cmp	r2, #99	; 0x63
 80094b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80094ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80094be:	4631      	mov	r1, r6
 80094c0:	dcf1      	bgt.n	80094a6 <__exponent+0x22>
 80094c2:	3130      	adds	r1, #48	; 0x30
 80094c4:	f1ae 0502 	sub.w	r5, lr, #2
 80094c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80094cc:	1c44      	adds	r4, r0, #1
 80094ce:	4629      	mov	r1, r5
 80094d0:	4561      	cmp	r1, ip
 80094d2:	d30a      	bcc.n	80094ea <__exponent+0x66>
 80094d4:	f10d 0209 	add.w	r2, sp, #9
 80094d8:	eba2 020e 	sub.w	r2, r2, lr
 80094dc:	4565      	cmp	r5, ip
 80094de:	bf88      	it	hi
 80094e0:	2200      	movhi	r2, #0
 80094e2:	4413      	add	r3, r2
 80094e4:	1a18      	subs	r0, r3, r0
 80094e6:	b003      	add	sp, #12
 80094e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80094f2:	e7ed      	b.n	80094d0 <__exponent+0x4c>
 80094f4:	2330      	movs	r3, #48	; 0x30
 80094f6:	3130      	adds	r1, #48	; 0x30
 80094f8:	7083      	strb	r3, [r0, #2]
 80094fa:	70c1      	strb	r1, [r0, #3]
 80094fc:	1d03      	adds	r3, r0, #4
 80094fe:	e7f1      	b.n	80094e4 <__exponent+0x60>

08009500 <_printf_float>:
 8009500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009504:	b08b      	sub	sp, #44	; 0x2c
 8009506:	460c      	mov	r4, r1
 8009508:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800950c:	4616      	mov	r6, r2
 800950e:	461f      	mov	r7, r3
 8009510:	4605      	mov	r5, r0
 8009512:	f001 fa95 	bl	800aa40 <_localeconv_r>
 8009516:	f8d0 b000 	ldr.w	fp, [r0]
 800951a:	4658      	mov	r0, fp
 800951c:	f7f6 fe9a 	bl	8000254 <strlen>
 8009520:	2300      	movs	r3, #0
 8009522:	9308      	str	r3, [sp, #32]
 8009524:	f8d8 3000 	ldr.w	r3, [r8]
 8009528:	f894 9018 	ldrb.w	r9, [r4, #24]
 800952c:	6822      	ldr	r2, [r4, #0]
 800952e:	3307      	adds	r3, #7
 8009530:	f023 0307 	bic.w	r3, r3, #7
 8009534:	f103 0108 	add.w	r1, r3, #8
 8009538:	f8c8 1000 	str.w	r1, [r8]
 800953c:	4682      	mov	sl, r0
 800953e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009542:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8009546:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80097a8 <_printf_float+0x2a8>
 800954a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800954e:	eeb0 6bc0 	vabs.f64	d6, d0
 8009552:	eeb4 6b47 	vcmp.f64	d6, d7
 8009556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800955a:	dd24      	ble.n	80095a6 <_printf_float+0xa6>
 800955c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009564:	d502      	bpl.n	800956c <_printf_float+0x6c>
 8009566:	232d      	movs	r3, #45	; 0x2d
 8009568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800956c:	4b90      	ldr	r3, [pc, #576]	; (80097b0 <_printf_float+0x2b0>)
 800956e:	4891      	ldr	r0, [pc, #580]	; (80097b4 <_printf_float+0x2b4>)
 8009570:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009574:	bf94      	ite	ls
 8009576:	4698      	movls	r8, r3
 8009578:	4680      	movhi	r8, r0
 800957a:	2303      	movs	r3, #3
 800957c:	6123      	str	r3, [r4, #16]
 800957e:	f022 0204 	bic.w	r2, r2, #4
 8009582:	2300      	movs	r3, #0
 8009584:	6022      	str	r2, [r4, #0]
 8009586:	9304      	str	r3, [sp, #16]
 8009588:	9700      	str	r7, [sp, #0]
 800958a:	4633      	mov	r3, r6
 800958c:	aa09      	add	r2, sp, #36	; 0x24
 800958e:	4621      	mov	r1, r4
 8009590:	4628      	mov	r0, r5
 8009592:	f000 f9d3 	bl	800993c <_printf_common>
 8009596:	3001      	adds	r0, #1
 8009598:	f040 808a 	bne.w	80096b0 <_printf_float+0x1b0>
 800959c:	f04f 30ff 	mov.w	r0, #4294967295
 80095a0:	b00b      	add	sp, #44	; 0x2c
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a6:	eeb4 0b40 	vcmp.f64	d0, d0
 80095aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ae:	d709      	bvc.n	80095c4 <_printf_float+0xc4>
 80095b0:	ee10 3a90 	vmov	r3, s1
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	bfbc      	itt	lt
 80095b8:	232d      	movlt	r3, #45	; 0x2d
 80095ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80095be:	487e      	ldr	r0, [pc, #504]	; (80097b8 <_printf_float+0x2b8>)
 80095c0:	4b7e      	ldr	r3, [pc, #504]	; (80097bc <_printf_float+0x2bc>)
 80095c2:	e7d5      	b.n	8009570 <_printf_float+0x70>
 80095c4:	6863      	ldr	r3, [r4, #4]
 80095c6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80095ca:	9104      	str	r1, [sp, #16]
 80095cc:	1c59      	adds	r1, r3, #1
 80095ce:	d13c      	bne.n	800964a <_printf_float+0x14a>
 80095d0:	2306      	movs	r3, #6
 80095d2:	6063      	str	r3, [r4, #4]
 80095d4:	2300      	movs	r3, #0
 80095d6:	9303      	str	r3, [sp, #12]
 80095d8:	ab08      	add	r3, sp, #32
 80095da:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80095de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80095e2:	ab07      	add	r3, sp, #28
 80095e4:	6861      	ldr	r1, [r4, #4]
 80095e6:	9300      	str	r3, [sp, #0]
 80095e8:	6022      	str	r2, [r4, #0]
 80095ea:	f10d 031b 	add.w	r3, sp, #27
 80095ee:	4628      	mov	r0, r5
 80095f0:	f7ff fef6 	bl	80093e0 <__cvt>
 80095f4:	9b04      	ldr	r3, [sp, #16]
 80095f6:	9907      	ldr	r1, [sp, #28]
 80095f8:	2b47      	cmp	r3, #71	; 0x47
 80095fa:	4680      	mov	r8, r0
 80095fc:	d108      	bne.n	8009610 <_printf_float+0x110>
 80095fe:	1cc8      	adds	r0, r1, #3
 8009600:	db02      	blt.n	8009608 <_printf_float+0x108>
 8009602:	6863      	ldr	r3, [r4, #4]
 8009604:	4299      	cmp	r1, r3
 8009606:	dd41      	ble.n	800968c <_printf_float+0x18c>
 8009608:	f1a9 0902 	sub.w	r9, r9, #2
 800960c:	fa5f f989 	uxtb.w	r9, r9
 8009610:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009614:	d820      	bhi.n	8009658 <_printf_float+0x158>
 8009616:	3901      	subs	r1, #1
 8009618:	464a      	mov	r2, r9
 800961a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800961e:	9107      	str	r1, [sp, #28]
 8009620:	f7ff ff30 	bl	8009484 <__exponent>
 8009624:	9a08      	ldr	r2, [sp, #32]
 8009626:	9004      	str	r0, [sp, #16]
 8009628:	1813      	adds	r3, r2, r0
 800962a:	2a01      	cmp	r2, #1
 800962c:	6123      	str	r3, [r4, #16]
 800962e:	dc02      	bgt.n	8009636 <_printf_float+0x136>
 8009630:	6822      	ldr	r2, [r4, #0]
 8009632:	07d2      	lsls	r2, r2, #31
 8009634:	d501      	bpl.n	800963a <_printf_float+0x13a>
 8009636:	3301      	adds	r3, #1
 8009638:	6123      	str	r3, [r4, #16]
 800963a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d0a2      	beq.n	8009588 <_printf_float+0x88>
 8009642:	232d      	movs	r3, #45	; 0x2d
 8009644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009648:	e79e      	b.n	8009588 <_printf_float+0x88>
 800964a:	9904      	ldr	r1, [sp, #16]
 800964c:	2947      	cmp	r1, #71	; 0x47
 800964e:	d1c1      	bne.n	80095d4 <_printf_float+0xd4>
 8009650:	2b00      	cmp	r3, #0
 8009652:	d1bf      	bne.n	80095d4 <_printf_float+0xd4>
 8009654:	2301      	movs	r3, #1
 8009656:	e7bc      	b.n	80095d2 <_printf_float+0xd2>
 8009658:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800965c:	d118      	bne.n	8009690 <_printf_float+0x190>
 800965e:	2900      	cmp	r1, #0
 8009660:	6863      	ldr	r3, [r4, #4]
 8009662:	dd0b      	ble.n	800967c <_printf_float+0x17c>
 8009664:	6121      	str	r1, [r4, #16]
 8009666:	b913      	cbnz	r3, 800966e <_printf_float+0x16e>
 8009668:	6822      	ldr	r2, [r4, #0]
 800966a:	07d0      	lsls	r0, r2, #31
 800966c:	d502      	bpl.n	8009674 <_printf_float+0x174>
 800966e:	3301      	adds	r3, #1
 8009670:	440b      	add	r3, r1
 8009672:	6123      	str	r3, [r4, #16]
 8009674:	2300      	movs	r3, #0
 8009676:	65a1      	str	r1, [r4, #88]	; 0x58
 8009678:	9304      	str	r3, [sp, #16]
 800967a:	e7de      	b.n	800963a <_printf_float+0x13a>
 800967c:	b913      	cbnz	r3, 8009684 <_printf_float+0x184>
 800967e:	6822      	ldr	r2, [r4, #0]
 8009680:	07d2      	lsls	r2, r2, #31
 8009682:	d501      	bpl.n	8009688 <_printf_float+0x188>
 8009684:	3302      	adds	r3, #2
 8009686:	e7f4      	b.n	8009672 <_printf_float+0x172>
 8009688:	2301      	movs	r3, #1
 800968a:	e7f2      	b.n	8009672 <_printf_float+0x172>
 800968c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009690:	9b08      	ldr	r3, [sp, #32]
 8009692:	4299      	cmp	r1, r3
 8009694:	db05      	blt.n	80096a2 <_printf_float+0x1a2>
 8009696:	6823      	ldr	r3, [r4, #0]
 8009698:	6121      	str	r1, [r4, #16]
 800969a:	07d8      	lsls	r0, r3, #31
 800969c:	d5ea      	bpl.n	8009674 <_printf_float+0x174>
 800969e:	1c4b      	adds	r3, r1, #1
 80096a0:	e7e7      	b.n	8009672 <_printf_float+0x172>
 80096a2:	2900      	cmp	r1, #0
 80096a4:	bfd4      	ite	le
 80096a6:	f1c1 0202 	rsble	r2, r1, #2
 80096aa:	2201      	movgt	r2, #1
 80096ac:	4413      	add	r3, r2
 80096ae:	e7e0      	b.n	8009672 <_printf_float+0x172>
 80096b0:	6823      	ldr	r3, [r4, #0]
 80096b2:	055a      	lsls	r2, r3, #21
 80096b4:	d407      	bmi.n	80096c6 <_printf_float+0x1c6>
 80096b6:	6923      	ldr	r3, [r4, #16]
 80096b8:	4642      	mov	r2, r8
 80096ba:	4631      	mov	r1, r6
 80096bc:	4628      	mov	r0, r5
 80096be:	47b8      	blx	r7
 80096c0:	3001      	adds	r0, #1
 80096c2:	d12a      	bne.n	800971a <_printf_float+0x21a>
 80096c4:	e76a      	b.n	800959c <_printf_float+0x9c>
 80096c6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80096ca:	f240 80e2 	bls.w	8009892 <_printf_float+0x392>
 80096ce:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80096d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80096d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096da:	d133      	bne.n	8009744 <_printf_float+0x244>
 80096dc:	4a38      	ldr	r2, [pc, #224]	; (80097c0 <_printf_float+0x2c0>)
 80096de:	2301      	movs	r3, #1
 80096e0:	4631      	mov	r1, r6
 80096e2:	4628      	mov	r0, r5
 80096e4:	47b8      	blx	r7
 80096e6:	3001      	adds	r0, #1
 80096e8:	f43f af58 	beq.w	800959c <_printf_float+0x9c>
 80096ec:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	db02      	blt.n	80096fa <_printf_float+0x1fa>
 80096f4:	6823      	ldr	r3, [r4, #0]
 80096f6:	07d8      	lsls	r0, r3, #31
 80096f8:	d50f      	bpl.n	800971a <_printf_float+0x21a>
 80096fa:	4653      	mov	r3, sl
 80096fc:	465a      	mov	r2, fp
 80096fe:	4631      	mov	r1, r6
 8009700:	4628      	mov	r0, r5
 8009702:	47b8      	blx	r7
 8009704:	3001      	adds	r0, #1
 8009706:	f43f af49 	beq.w	800959c <_printf_float+0x9c>
 800970a:	f04f 0800 	mov.w	r8, #0
 800970e:	f104 091a 	add.w	r9, r4, #26
 8009712:	9b08      	ldr	r3, [sp, #32]
 8009714:	3b01      	subs	r3, #1
 8009716:	4543      	cmp	r3, r8
 8009718:	dc09      	bgt.n	800972e <_printf_float+0x22e>
 800971a:	6823      	ldr	r3, [r4, #0]
 800971c:	079b      	lsls	r3, r3, #30
 800971e:	f100 8108 	bmi.w	8009932 <_printf_float+0x432>
 8009722:	68e0      	ldr	r0, [r4, #12]
 8009724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009726:	4298      	cmp	r0, r3
 8009728:	bfb8      	it	lt
 800972a:	4618      	movlt	r0, r3
 800972c:	e738      	b.n	80095a0 <_printf_float+0xa0>
 800972e:	2301      	movs	r3, #1
 8009730:	464a      	mov	r2, r9
 8009732:	4631      	mov	r1, r6
 8009734:	4628      	mov	r0, r5
 8009736:	47b8      	blx	r7
 8009738:	3001      	adds	r0, #1
 800973a:	f43f af2f 	beq.w	800959c <_printf_float+0x9c>
 800973e:	f108 0801 	add.w	r8, r8, #1
 8009742:	e7e6      	b.n	8009712 <_printf_float+0x212>
 8009744:	9b07      	ldr	r3, [sp, #28]
 8009746:	2b00      	cmp	r3, #0
 8009748:	dc3c      	bgt.n	80097c4 <_printf_float+0x2c4>
 800974a:	4a1d      	ldr	r2, [pc, #116]	; (80097c0 <_printf_float+0x2c0>)
 800974c:	2301      	movs	r3, #1
 800974e:	4631      	mov	r1, r6
 8009750:	4628      	mov	r0, r5
 8009752:	47b8      	blx	r7
 8009754:	3001      	adds	r0, #1
 8009756:	f43f af21 	beq.w	800959c <_printf_float+0x9c>
 800975a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800975e:	4313      	orrs	r3, r2
 8009760:	d102      	bne.n	8009768 <_printf_float+0x268>
 8009762:	6823      	ldr	r3, [r4, #0]
 8009764:	07d9      	lsls	r1, r3, #31
 8009766:	d5d8      	bpl.n	800971a <_printf_float+0x21a>
 8009768:	4653      	mov	r3, sl
 800976a:	465a      	mov	r2, fp
 800976c:	4631      	mov	r1, r6
 800976e:	4628      	mov	r0, r5
 8009770:	47b8      	blx	r7
 8009772:	3001      	adds	r0, #1
 8009774:	f43f af12 	beq.w	800959c <_printf_float+0x9c>
 8009778:	f04f 0900 	mov.w	r9, #0
 800977c:	f104 0a1a 	add.w	sl, r4, #26
 8009780:	9b07      	ldr	r3, [sp, #28]
 8009782:	425b      	negs	r3, r3
 8009784:	454b      	cmp	r3, r9
 8009786:	dc01      	bgt.n	800978c <_printf_float+0x28c>
 8009788:	9b08      	ldr	r3, [sp, #32]
 800978a:	e795      	b.n	80096b8 <_printf_float+0x1b8>
 800978c:	2301      	movs	r3, #1
 800978e:	4652      	mov	r2, sl
 8009790:	4631      	mov	r1, r6
 8009792:	4628      	mov	r0, r5
 8009794:	47b8      	blx	r7
 8009796:	3001      	adds	r0, #1
 8009798:	f43f af00 	beq.w	800959c <_printf_float+0x9c>
 800979c:	f109 0901 	add.w	r9, r9, #1
 80097a0:	e7ee      	b.n	8009780 <_printf_float+0x280>
 80097a2:	bf00      	nop
 80097a4:	f3af 8000 	nop.w
 80097a8:	ffffffff 	.word	0xffffffff
 80097ac:	7fefffff 	.word	0x7fefffff
 80097b0:	0800c134 	.word	0x0800c134
 80097b4:	0800c138 	.word	0x0800c138
 80097b8:	0800c140 	.word	0x0800c140
 80097bc:	0800c13c 	.word	0x0800c13c
 80097c0:	0800c144 	.word	0x0800c144
 80097c4:	9a08      	ldr	r2, [sp, #32]
 80097c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80097c8:	429a      	cmp	r2, r3
 80097ca:	bfa8      	it	ge
 80097cc:	461a      	movge	r2, r3
 80097ce:	2a00      	cmp	r2, #0
 80097d0:	4691      	mov	r9, r2
 80097d2:	dc38      	bgt.n	8009846 <_printf_float+0x346>
 80097d4:	2300      	movs	r3, #0
 80097d6:	9305      	str	r3, [sp, #20]
 80097d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097dc:	f104 021a 	add.w	r2, r4, #26
 80097e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80097e2:	9905      	ldr	r1, [sp, #20]
 80097e4:	9304      	str	r3, [sp, #16]
 80097e6:	eba3 0309 	sub.w	r3, r3, r9
 80097ea:	428b      	cmp	r3, r1
 80097ec:	dc33      	bgt.n	8009856 <_printf_float+0x356>
 80097ee:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	db3c      	blt.n	8009870 <_printf_float+0x370>
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	07da      	lsls	r2, r3, #31
 80097fa:	d439      	bmi.n	8009870 <_printf_float+0x370>
 80097fc:	9a08      	ldr	r2, [sp, #32]
 80097fe:	9b04      	ldr	r3, [sp, #16]
 8009800:	9907      	ldr	r1, [sp, #28]
 8009802:	1ad3      	subs	r3, r2, r3
 8009804:	eba2 0901 	sub.w	r9, r2, r1
 8009808:	4599      	cmp	r9, r3
 800980a:	bfa8      	it	ge
 800980c:	4699      	movge	r9, r3
 800980e:	f1b9 0f00 	cmp.w	r9, #0
 8009812:	dc35      	bgt.n	8009880 <_printf_float+0x380>
 8009814:	f04f 0800 	mov.w	r8, #0
 8009818:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800981c:	f104 0a1a 	add.w	sl, r4, #26
 8009820:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009824:	1a9b      	subs	r3, r3, r2
 8009826:	eba3 0309 	sub.w	r3, r3, r9
 800982a:	4543      	cmp	r3, r8
 800982c:	f77f af75 	ble.w	800971a <_printf_float+0x21a>
 8009830:	2301      	movs	r3, #1
 8009832:	4652      	mov	r2, sl
 8009834:	4631      	mov	r1, r6
 8009836:	4628      	mov	r0, r5
 8009838:	47b8      	blx	r7
 800983a:	3001      	adds	r0, #1
 800983c:	f43f aeae 	beq.w	800959c <_printf_float+0x9c>
 8009840:	f108 0801 	add.w	r8, r8, #1
 8009844:	e7ec      	b.n	8009820 <_printf_float+0x320>
 8009846:	4613      	mov	r3, r2
 8009848:	4631      	mov	r1, r6
 800984a:	4642      	mov	r2, r8
 800984c:	4628      	mov	r0, r5
 800984e:	47b8      	blx	r7
 8009850:	3001      	adds	r0, #1
 8009852:	d1bf      	bne.n	80097d4 <_printf_float+0x2d4>
 8009854:	e6a2      	b.n	800959c <_printf_float+0x9c>
 8009856:	2301      	movs	r3, #1
 8009858:	4631      	mov	r1, r6
 800985a:	4628      	mov	r0, r5
 800985c:	9204      	str	r2, [sp, #16]
 800985e:	47b8      	blx	r7
 8009860:	3001      	adds	r0, #1
 8009862:	f43f ae9b 	beq.w	800959c <_printf_float+0x9c>
 8009866:	9b05      	ldr	r3, [sp, #20]
 8009868:	9a04      	ldr	r2, [sp, #16]
 800986a:	3301      	adds	r3, #1
 800986c:	9305      	str	r3, [sp, #20]
 800986e:	e7b7      	b.n	80097e0 <_printf_float+0x2e0>
 8009870:	4653      	mov	r3, sl
 8009872:	465a      	mov	r2, fp
 8009874:	4631      	mov	r1, r6
 8009876:	4628      	mov	r0, r5
 8009878:	47b8      	blx	r7
 800987a:	3001      	adds	r0, #1
 800987c:	d1be      	bne.n	80097fc <_printf_float+0x2fc>
 800987e:	e68d      	b.n	800959c <_printf_float+0x9c>
 8009880:	9a04      	ldr	r2, [sp, #16]
 8009882:	464b      	mov	r3, r9
 8009884:	4442      	add	r2, r8
 8009886:	4631      	mov	r1, r6
 8009888:	4628      	mov	r0, r5
 800988a:	47b8      	blx	r7
 800988c:	3001      	adds	r0, #1
 800988e:	d1c1      	bne.n	8009814 <_printf_float+0x314>
 8009890:	e684      	b.n	800959c <_printf_float+0x9c>
 8009892:	9a08      	ldr	r2, [sp, #32]
 8009894:	2a01      	cmp	r2, #1
 8009896:	dc01      	bgt.n	800989c <_printf_float+0x39c>
 8009898:	07db      	lsls	r3, r3, #31
 800989a:	d537      	bpl.n	800990c <_printf_float+0x40c>
 800989c:	2301      	movs	r3, #1
 800989e:	4642      	mov	r2, r8
 80098a0:	4631      	mov	r1, r6
 80098a2:	4628      	mov	r0, r5
 80098a4:	47b8      	blx	r7
 80098a6:	3001      	adds	r0, #1
 80098a8:	f43f ae78 	beq.w	800959c <_printf_float+0x9c>
 80098ac:	4653      	mov	r3, sl
 80098ae:	465a      	mov	r2, fp
 80098b0:	4631      	mov	r1, r6
 80098b2:	4628      	mov	r0, r5
 80098b4:	47b8      	blx	r7
 80098b6:	3001      	adds	r0, #1
 80098b8:	f43f ae70 	beq.w	800959c <_printf_float+0x9c>
 80098bc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80098c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80098c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098c8:	d01b      	beq.n	8009902 <_printf_float+0x402>
 80098ca:	9b08      	ldr	r3, [sp, #32]
 80098cc:	f108 0201 	add.w	r2, r8, #1
 80098d0:	3b01      	subs	r3, #1
 80098d2:	4631      	mov	r1, r6
 80098d4:	4628      	mov	r0, r5
 80098d6:	47b8      	blx	r7
 80098d8:	3001      	adds	r0, #1
 80098da:	d10e      	bne.n	80098fa <_printf_float+0x3fa>
 80098dc:	e65e      	b.n	800959c <_printf_float+0x9c>
 80098de:	2301      	movs	r3, #1
 80098e0:	464a      	mov	r2, r9
 80098e2:	4631      	mov	r1, r6
 80098e4:	4628      	mov	r0, r5
 80098e6:	47b8      	blx	r7
 80098e8:	3001      	adds	r0, #1
 80098ea:	f43f ae57 	beq.w	800959c <_printf_float+0x9c>
 80098ee:	f108 0801 	add.w	r8, r8, #1
 80098f2:	9b08      	ldr	r3, [sp, #32]
 80098f4:	3b01      	subs	r3, #1
 80098f6:	4543      	cmp	r3, r8
 80098f8:	dcf1      	bgt.n	80098de <_printf_float+0x3de>
 80098fa:	9b04      	ldr	r3, [sp, #16]
 80098fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009900:	e6db      	b.n	80096ba <_printf_float+0x1ba>
 8009902:	f04f 0800 	mov.w	r8, #0
 8009906:	f104 091a 	add.w	r9, r4, #26
 800990a:	e7f2      	b.n	80098f2 <_printf_float+0x3f2>
 800990c:	2301      	movs	r3, #1
 800990e:	4642      	mov	r2, r8
 8009910:	e7df      	b.n	80098d2 <_printf_float+0x3d2>
 8009912:	2301      	movs	r3, #1
 8009914:	464a      	mov	r2, r9
 8009916:	4631      	mov	r1, r6
 8009918:	4628      	mov	r0, r5
 800991a:	47b8      	blx	r7
 800991c:	3001      	adds	r0, #1
 800991e:	f43f ae3d 	beq.w	800959c <_printf_float+0x9c>
 8009922:	f108 0801 	add.w	r8, r8, #1
 8009926:	68e3      	ldr	r3, [r4, #12]
 8009928:	9909      	ldr	r1, [sp, #36]	; 0x24
 800992a:	1a5b      	subs	r3, r3, r1
 800992c:	4543      	cmp	r3, r8
 800992e:	dcf0      	bgt.n	8009912 <_printf_float+0x412>
 8009930:	e6f7      	b.n	8009722 <_printf_float+0x222>
 8009932:	f04f 0800 	mov.w	r8, #0
 8009936:	f104 0919 	add.w	r9, r4, #25
 800993a:	e7f4      	b.n	8009926 <_printf_float+0x426>

0800993c <_printf_common>:
 800993c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009940:	4616      	mov	r6, r2
 8009942:	4699      	mov	r9, r3
 8009944:	688a      	ldr	r2, [r1, #8]
 8009946:	690b      	ldr	r3, [r1, #16]
 8009948:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800994c:	4293      	cmp	r3, r2
 800994e:	bfb8      	it	lt
 8009950:	4613      	movlt	r3, r2
 8009952:	6033      	str	r3, [r6, #0]
 8009954:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009958:	4607      	mov	r7, r0
 800995a:	460c      	mov	r4, r1
 800995c:	b10a      	cbz	r2, 8009962 <_printf_common+0x26>
 800995e:	3301      	adds	r3, #1
 8009960:	6033      	str	r3, [r6, #0]
 8009962:	6823      	ldr	r3, [r4, #0]
 8009964:	0699      	lsls	r1, r3, #26
 8009966:	bf42      	ittt	mi
 8009968:	6833      	ldrmi	r3, [r6, #0]
 800996a:	3302      	addmi	r3, #2
 800996c:	6033      	strmi	r3, [r6, #0]
 800996e:	6825      	ldr	r5, [r4, #0]
 8009970:	f015 0506 	ands.w	r5, r5, #6
 8009974:	d106      	bne.n	8009984 <_printf_common+0x48>
 8009976:	f104 0a19 	add.w	sl, r4, #25
 800997a:	68e3      	ldr	r3, [r4, #12]
 800997c:	6832      	ldr	r2, [r6, #0]
 800997e:	1a9b      	subs	r3, r3, r2
 8009980:	42ab      	cmp	r3, r5
 8009982:	dc26      	bgt.n	80099d2 <_printf_common+0x96>
 8009984:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009988:	1e13      	subs	r3, r2, #0
 800998a:	6822      	ldr	r2, [r4, #0]
 800998c:	bf18      	it	ne
 800998e:	2301      	movne	r3, #1
 8009990:	0692      	lsls	r2, r2, #26
 8009992:	d42b      	bmi.n	80099ec <_printf_common+0xb0>
 8009994:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009998:	4649      	mov	r1, r9
 800999a:	4638      	mov	r0, r7
 800999c:	47c0      	blx	r8
 800999e:	3001      	adds	r0, #1
 80099a0:	d01e      	beq.n	80099e0 <_printf_common+0xa4>
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	68e5      	ldr	r5, [r4, #12]
 80099a6:	6832      	ldr	r2, [r6, #0]
 80099a8:	f003 0306 	and.w	r3, r3, #6
 80099ac:	2b04      	cmp	r3, #4
 80099ae:	bf08      	it	eq
 80099b0:	1aad      	subeq	r5, r5, r2
 80099b2:	68a3      	ldr	r3, [r4, #8]
 80099b4:	6922      	ldr	r2, [r4, #16]
 80099b6:	bf0c      	ite	eq
 80099b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099bc:	2500      	movne	r5, #0
 80099be:	4293      	cmp	r3, r2
 80099c0:	bfc4      	itt	gt
 80099c2:	1a9b      	subgt	r3, r3, r2
 80099c4:	18ed      	addgt	r5, r5, r3
 80099c6:	2600      	movs	r6, #0
 80099c8:	341a      	adds	r4, #26
 80099ca:	42b5      	cmp	r5, r6
 80099cc:	d11a      	bne.n	8009a04 <_printf_common+0xc8>
 80099ce:	2000      	movs	r0, #0
 80099d0:	e008      	b.n	80099e4 <_printf_common+0xa8>
 80099d2:	2301      	movs	r3, #1
 80099d4:	4652      	mov	r2, sl
 80099d6:	4649      	mov	r1, r9
 80099d8:	4638      	mov	r0, r7
 80099da:	47c0      	blx	r8
 80099dc:	3001      	adds	r0, #1
 80099de:	d103      	bne.n	80099e8 <_printf_common+0xac>
 80099e0:	f04f 30ff 	mov.w	r0, #4294967295
 80099e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099e8:	3501      	adds	r5, #1
 80099ea:	e7c6      	b.n	800997a <_printf_common+0x3e>
 80099ec:	18e1      	adds	r1, r4, r3
 80099ee:	1c5a      	adds	r2, r3, #1
 80099f0:	2030      	movs	r0, #48	; 0x30
 80099f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80099f6:	4422      	add	r2, r4
 80099f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80099fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a00:	3302      	adds	r3, #2
 8009a02:	e7c7      	b.n	8009994 <_printf_common+0x58>
 8009a04:	2301      	movs	r3, #1
 8009a06:	4622      	mov	r2, r4
 8009a08:	4649      	mov	r1, r9
 8009a0a:	4638      	mov	r0, r7
 8009a0c:	47c0      	blx	r8
 8009a0e:	3001      	adds	r0, #1
 8009a10:	d0e6      	beq.n	80099e0 <_printf_common+0xa4>
 8009a12:	3601      	adds	r6, #1
 8009a14:	e7d9      	b.n	80099ca <_printf_common+0x8e>
	...

08009a18 <_printf_i>:
 8009a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a1c:	460c      	mov	r4, r1
 8009a1e:	4691      	mov	r9, r2
 8009a20:	7e27      	ldrb	r7, [r4, #24]
 8009a22:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009a24:	2f78      	cmp	r7, #120	; 0x78
 8009a26:	4680      	mov	r8, r0
 8009a28:	469a      	mov	sl, r3
 8009a2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a2e:	d807      	bhi.n	8009a40 <_printf_i+0x28>
 8009a30:	2f62      	cmp	r7, #98	; 0x62
 8009a32:	d80a      	bhi.n	8009a4a <_printf_i+0x32>
 8009a34:	2f00      	cmp	r7, #0
 8009a36:	f000 80d8 	beq.w	8009bea <_printf_i+0x1d2>
 8009a3a:	2f58      	cmp	r7, #88	; 0x58
 8009a3c:	f000 80a3 	beq.w	8009b86 <_printf_i+0x16e>
 8009a40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009a44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009a48:	e03a      	b.n	8009ac0 <_printf_i+0xa8>
 8009a4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009a4e:	2b15      	cmp	r3, #21
 8009a50:	d8f6      	bhi.n	8009a40 <_printf_i+0x28>
 8009a52:	a001      	add	r0, pc, #4	; (adr r0, 8009a58 <_printf_i+0x40>)
 8009a54:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009a58:	08009ab1 	.word	0x08009ab1
 8009a5c:	08009ac5 	.word	0x08009ac5
 8009a60:	08009a41 	.word	0x08009a41
 8009a64:	08009a41 	.word	0x08009a41
 8009a68:	08009a41 	.word	0x08009a41
 8009a6c:	08009a41 	.word	0x08009a41
 8009a70:	08009ac5 	.word	0x08009ac5
 8009a74:	08009a41 	.word	0x08009a41
 8009a78:	08009a41 	.word	0x08009a41
 8009a7c:	08009a41 	.word	0x08009a41
 8009a80:	08009a41 	.word	0x08009a41
 8009a84:	08009bd1 	.word	0x08009bd1
 8009a88:	08009af5 	.word	0x08009af5
 8009a8c:	08009bb3 	.word	0x08009bb3
 8009a90:	08009a41 	.word	0x08009a41
 8009a94:	08009a41 	.word	0x08009a41
 8009a98:	08009bf3 	.word	0x08009bf3
 8009a9c:	08009a41 	.word	0x08009a41
 8009aa0:	08009af5 	.word	0x08009af5
 8009aa4:	08009a41 	.word	0x08009a41
 8009aa8:	08009a41 	.word	0x08009a41
 8009aac:	08009bbb 	.word	0x08009bbb
 8009ab0:	680b      	ldr	r3, [r1, #0]
 8009ab2:	1d1a      	adds	r2, r3, #4
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	600a      	str	r2, [r1, #0]
 8009ab8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009abc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	e0a3      	b.n	8009c0c <_printf_i+0x1f4>
 8009ac4:	6825      	ldr	r5, [r4, #0]
 8009ac6:	6808      	ldr	r0, [r1, #0]
 8009ac8:	062e      	lsls	r6, r5, #24
 8009aca:	f100 0304 	add.w	r3, r0, #4
 8009ace:	d50a      	bpl.n	8009ae6 <_printf_i+0xce>
 8009ad0:	6805      	ldr	r5, [r0, #0]
 8009ad2:	600b      	str	r3, [r1, #0]
 8009ad4:	2d00      	cmp	r5, #0
 8009ad6:	da03      	bge.n	8009ae0 <_printf_i+0xc8>
 8009ad8:	232d      	movs	r3, #45	; 0x2d
 8009ada:	426d      	negs	r5, r5
 8009adc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ae0:	485e      	ldr	r0, [pc, #376]	; (8009c5c <_printf_i+0x244>)
 8009ae2:	230a      	movs	r3, #10
 8009ae4:	e019      	b.n	8009b1a <_printf_i+0x102>
 8009ae6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009aea:	6805      	ldr	r5, [r0, #0]
 8009aec:	600b      	str	r3, [r1, #0]
 8009aee:	bf18      	it	ne
 8009af0:	b22d      	sxthne	r5, r5
 8009af2:	e7ef      	b.n	8009ad4 <_printf_i+0xbc>
 8009af4:	680b      	ldr	r3, [r1, #0]
 8009af6:	6825      	ldr	r5, [r4, #0]
 8009af8:	1d18      	adds	r0, r3, #4
 8009afa:	6008      	str	r0, [r1, #0]
 8009afc:	0628      	lsls	r0, r5, #24
 8009afe:	d501      	bpl.n	8009b04 <_printf_i+0xec>
 8009b00:	681d      	ldr	r5, [r3, #0]
 8009b02:	e002      	b.n	8009b0a <_printf_i+0xf2>
 8009b04:	0669      	lsls	r1, r5, #25
 8009b06:	d5fb      	bpl.n	8009b00 <_printf_i+0xe8>
 8009b08:	881d      	ldrh	r5, [r3, #0]
 8009b0a:	4854      	ldr	r0, [pc, #336]	; (8009c5c <_printf_i+0x244>)
 8009b0c:	2f6f      	cmp	r7, #111	; 0x6f
 8009b0e:	bf0c      	ite	eq
 8009b10:	2308      	moveq	r3, #8
 8009b12:	230a      	movne	r3, #10
 8009b14:	2100      	movs	r1, #0
 8009b16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b1a:	6866      	ldr	r6, [r4, #4]
 8009b1c:	60a6      	str	r6, [r4, #8]
 8009b1e:	2e00      	cmp	r6, #0
 8009b20:	bfa2      	ittt	ge
 8009b22:	6821      	ldrge	r1, [r4, #0]
 8009b24:	f021 0104 	bicge.w	r1, r1, #4
 8009b28:	6021      	strge	r1, [r4, #0]
 8009b2a:	b90d      	cbnz	r5, 8009b30 <_printf_i+0x118>
 8009b2c:	2e00      	cmp	r6, #0
 8009b2e:	d04d      	beq.n	8009bcc <_printf_i+0x1b4>
 8009b30:	4616      	mov	r6, r2
 8009b32:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b36:	fb03 5711 	mls	r7, r3, r1, r5
 8009b3a:	5dc7      	ldrb	r7, [r0, r7]
 8009b3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b40:	462f      	mov	r7, r5
 8009b42:	42bb      	cmp	r3, r7
 8009b44:	460d      	mov	r5, r1
 8009b46:	d9f4      	bls.n	8009b32 <_printf_i+0x11a>
 8009b48:	2b08      	cmp	r3, #8
 8009b4a:	d10b      	bne.n	8009b64 <_printf_i+0x14c>
 8009b4c:	6823      	ldr	r3, [r4, #0]
 8009b4e:	07df      	lsls	r7, r3, #31
 8009b50:	d508      	bpl.n	8009b64 <_printf_i+0x14c>
 8009b52:	6923      	ldr	r3, [r4, #16]
 8009b54:	6861      	ldr	r1, [r4, #4]
 8009b56:	4299      	cmp	r1, r3
 8009b58:	bfde      	ittt	le
 8009b5a:	2330      	movle	r3, #48	; 0x30
 8009b5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b64:	1b92      	subs	r2, r2, r6
 8009b66:	6122      	str	r2, [r4, #16]
 8009b68:	f8cd a000 	str.w	sl, [sp]
 8009b6c:	464b      	mov	r3, r9
 8009b6e:	aa03      	add	r2, sp, #12
 8009b70:	4621      	mov	r1, r4
 8009b72:	4640      	mov	r0, r8
 8009b74:	f7ff fee2 	bl	800993c <_printf_common>
 8009b78:	3001      	adds	r0, #1
 8009b7a:	d14c      	bne.n	8009c16 <_printf_i+0x1fe>
 8009b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b80:	b004      	add	sp, #16
 8009b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b86:	4835      	ldr	r0, [pc, #212]	; (8009c5c <_printf_i+0x244>)
 8009b88:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009b8c:	6823      	ldr	r3, [r4, #0]
 8009b8e:	680e      	ldr	r6, [r1, #0]
 8009b90:	061f      	lsls	r7, r3, #24
 8009b92:	f856 5b04 	ldr.w	r5, [r6], #4
 8009b96:	600e      	str	r6, [r1, #0]
 8009b98:	d514      	bpl.n	8009bc4 <_printf_i+0x1ac>
 8009b9a:	07d9      	lsls	r1, r3, #31
 8009b9c:	bf44      	itt	mi
 8009b9e:	f043 0320 	orrmi.w	r3, r3, #32
 8009ba2:	6023      	strmi	r3, [r4, #0]
 8009ba4:	b91d      	cbnz	r5, 8009bae <_printf_i+0x196>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	f023 0320 	bic.w	r3, r3, #32
 8009bac:	6023      	str	r3, [r4, #0]
 8009bae:	2310      	movs	r3, #16
 8009bb0:	e7b0      	b.n	8009b14 <_printf_i+0xfc>
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	f043 0320 	orr.w	r3, r3, #32
 8009bb8:	6023      	str	r3, [r4, #0]
 8009bba:	2378      	movs	r3, #120	; 0x78
 8009bbc:	4828      	ldr	r0, [pc, #160]	; (8009c60 <_printf_i+0x248>)
 8009bbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009bc2:	e7e3      	b.n	8009b8c <_printf_i+0x174>
 8009bc4:	065e      	lsls	r6, r3, #25
 8009bc6:	bf48      	it	mi
 8009bc8:	b2ad      	uxthmi	r5, r5
 8009bca:	e7e6      	b.n	8009b9a <_printf_i+0x182>
 8009bcc:	4616      	mov	r6, r2
 8009bce:	e7bb      	b.n	8009b48 <_printf_i+0x130>
 8009bd0:	680b      	ldr	r3, [r1, #0]
 8009bd2:	6826      	ldr	r6, [r4, #0]
 8009bd4:	6960      	ldr	r0, [r4, #20]
 8009bd6:	1d1d      	adds	r5, r3, #4
 8009bd8:	600d      	str	r5, [r1, #0]
 8009bda:	0635      	lsls	r5, r6, #24
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	d501      	bpl.n	8009be4 <_printf_i+0x1cc>
 8009be0:	6018      	str	r0, [r3, #0]
 8009be2:	e002      	b.n	8009bea <_printf_i+0x1d2>
 8009be4:	0671      	lsls	r1, r6, #25
 8009be6:	d5fb      	bpl.n	8009be0 <_printf_i+0x1c8>
 8009be8:	8018      	strh	r0, [r3, #0]
 8009bea:	2300      	movs	r3, #0
 8009bec:	6123      	str	r3, [r4, #16]
 8009bee:	4616      	mov	r6, r2
 8009bf0:	e7ba      	b.n	8009b68 <_printf_i+0x150>
 8009bf2:	680b      	ldr	r3, [r1, #0]
 8009bf4:	1d1a      	adds	r2, r3, #4
 8009bf6:	600a      	str	r2, [r1, #0]
 8009bf8:	681e      	ldr	r6, [r3, #0]
 8009bfa:	6862      	ldr	r2, [r4, #4]
 8009bfc:	2100      	movs	r1, #0
 8009bfe:	4630      	mov	r0, r6
 8009c00:	f7f6 fb36 	bl	8000270 <memchr>
 8009c04:	b108      	cbz	r0, 8009c0a <_printf_i+0x1f2>
 8009c06:	1b80      	subs	r0, r0, r6
 8009c08:	6060      	str	r0, [r4, #4]
 8009c0a:	6863      	ldr	r3, [r4, #4]
 8009c0c:	6123      	str	r3, [r4, #16]
 8009c0e:	2300      	movs	r3, #0
 8009c10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c14:	e7a8      	b.n	8009b68 <_printf_i+0x150>
 8009c16:	6923      	ldr	r3, [r4, #16]
 8009c18:	4632      	mov	r2, r6
 8009c1a:	4649      	mov	r1, r9
 8009c1c:	4640      	mov	r0, r8
 8009c1e:	47d0      	blx	sl
 8009c20:	3001      	adds	r0, #1
 8009c22:	d0ab      	beq.n	8009b7c <_printf_i+0x164>
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	079b      	lsls	r3, r3, #30
 8009c28:	d413      	bmi.n	8009c52 <_printf_i+0x23a>
 8009c2a:	68e0      	ldr	r0, [r4, #12]
 8009c2c:	9b03      	ldr	r3, [sp, #12]
 8009c2e:	4298      	cmp	r0, r3
 8009c30:	bfb8      	it	lt
 8009c32:	4618      	movlt	r0, r3
 8009c34:	e7a4      	b.n	8009b80 <_printf_i+0x168>
 8009c36:	2301      	movs	r3, #1
 8009c38:	4632      	mov	r2, r6
 8009c3a:	4649      	mov	r1, r9
 8009c3c:	4640      	mov	r0, r8
 8009c3e:	47d0      	blx	sl
 8009c40:	3001      	adds	r0, #1
 8009c42:	d09b      	beq.n	8009b7c <_printf_i+0x164>
 8009c44:	3501      	adds	r5, #1
 8009c46:	68e3      	ldr	r3, [r4, #12]
 8009c48:	9903      	ldr	r1, [sp, #12]
 8009c4a:	1a5b      	subs	r3, r3, r1
 8009c4c:	42ab      	cmp	r3, r5
 8009c4e:	dcf2      	bgt.n	8009c36 <_printf_i+0x21e>
 8009c50:	e7eb      	b.n	8009c2a <_printf_i+0x212>
 8009c52:	2500      	movs	r5, #0
 8009c54:	f104 0619 	add.w	r6, r4, #25
 8009c58:	e7f5      	b.n	8009c46 <_printf_i+0x22e>
 8009c5a:	bf00      	nop
 8009c5c:	0800c146 	.word	0x0800c146
 8009c60:	0800c157 	.word	0x0800c157

08009c64 <realloc>:
 8009c64:	4b02      	ldr	r3, [pc, #8]	; (8009c70 <realloc+0xc>)
 8009c66:	460a      	mov	r2, r1
 8009c68:	4601      	mov	r1, r0
 8009c6a:	6818      	ldr	r0, [r3, #0]
 8009c6c:	f001 ba93 	b.w	800b196 <_realloc_r>
 8009c70:	200001ec 	.word	0x200001ec

08009c74 <_sbrk_r>:
 8009c74:	b538      	push	{r3, r4, r5, lr}
 8009c76:	4d06      	ldr	r5, [pc, #24]	; (8009c90 <_sbrk_r+0x1c>)
 8009c78:	2300      	movs	r3, #0
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	4608      	mov	r0, r1
 8009c7e:	602b      	str	r3, [r5, #0]
 8009c80:	f7f8 fd9a 	bl	80027b8 <_sbrk>
 8009c84:	1c43      	adds	r3, r0, #1
 8009c86:	d102      	bne.n	8009c8e <_sbrk_r+0x1a>
 8009c88:	682b      	ldr	r3, [r5, #0]
 8009c8a:	b103      	cbz	r3, 8009c8e <_sbrk_r+0x1a>
 8009c8c:	6023      	str	r3, [r4, #0]
 8009c8e:	bd38      	pop	{r3, r4, r5, pc}
 8009c90:	2000088c 	.word	0x2000088c

08009c94 <sniprintf>:
 8009c94:	b40c      	push	{r2, r3}
 8009c96:	b530      	push	{r4, r5, lr}
 8009c98:	4b17      	ldr	r3, [pc, #92]	; (8009cf8 <sniprintf+0x64>)
 8009c9a:	1e0c      	subs	r4, r1, #0
 8009c9c:	681d      	ldr	r5, [r3, #0]
 8009c9e:	b09d      	sub	sp, #116	; 0x74
 8009ca0:	da08      	bge.n	8009cb4 <sniprintf+0x20>
 8009ca2:	238b      	movs	r3, #139	; 0x8b
 8009ca4:	602b      	str	r3, [r5, #0]
 8009ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8009caa:	b01d      	add	sp, #116	; 0x74
 8009cac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009cb0:	b002      	add	sp, #8
 8009cb2:	4770      	bx	lr
 8009cb4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009cb8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009cbc:	bf14      	ite	ne
 8009cbe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009cc2:	4623      	moveq	r3, r4
 8009cc4:	9304      	str	r3, [sp, #16]
 8009cc6:	9307      	str	r3, [sp, #28]
 8009cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009ccc:	9002      	str	r0, [sp, #8]
 8009cce:	9006      	str	r0, [sp, #24]
 8009cd0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009cd4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009cd6:	ab21      	add	r3, sp, #132	; 0x84
 8009cd8:	a902      	add	r1, sp, #8
 8009cda:	4628      	mov	r0, r5
 8009cdc:	9301      	str	r3, [sp, #4]
 8009cde:	f001 fadb 	bl	800b298 <_svfiprintf_r>
 8009ce2:	1c43      	adds	r3, r0, #1
 8009ce4:	bfbc      	itt	lt
 8009ce6:	238b      	movlt	r3, #139	; 0x8b
 8009ce8:	602b      	strlt	r3, [r5, #0]
 8009cea:	2c00      	cmp	r4, #0
 8009cec:	d0dd      	beq.n	8009caa <sniprintf+0x16>
 8009cee:	9b02      	ldr	r3, [sp, #8]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	701a      	strb	r2, [r3, #0]
 8009cf4:	e7d9      	b.n	8009caa <sniprintf+0x16>
 8009cf6:	bf00      	nop
 8009cf8:	200001ec 	.word	0x200001ec

08009cfc <strcpy>:
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d02:	f803 2b01 	strb.w	r2, [r3], #1
 8009d06:	2a00      	cmp	r2, #0
 8009d08:	d1f9      	bne.n	8009cfe <strcpy+0x2>
 8009d0a:	4770      	bx	lr

08009d0c <strtok>:
 8009d0c:	4b16      	ldr	r3, [pc, #88]	; (8009d68 <strtok+0x5c>)
 8009d0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d10:	681e      	ldr	r6, [r3, #0]
 8009d12:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8009d14:	4605      	mov	r5, r0
 8009d16:	b9fc      	cbnz	r4, 8009d58 <strtok+0x4c>
 8009d18:	2050      	movs	r0, #80	; 0x50
 8009d1a:	9101      	str	r1, [sp, #4]
 8009d1c:	f7ff fa9e 	bl	800925c <malloc>
 8009d20:	9901      	ldr	r1, [sp, #4]
 8009d22:	65b0      	str	r0, [r6, #88]	; 0x58
 8009d24:	4602      	mov	r2, r0
 8009d26:	b920      	cbnz	r0, 8009d32 <strtok+0x26>
 8009d28:	4b10      	ldr	r3, [pc, #64]	; (8009d6c <strtok+0x60>)
 8009d2a:	4811      	ldr	r0, [pc, #68]	; (8009d70 <strtok+0x64>)
 8009d2c:	2157      	movs	r1, #87	; 0x57
 8009d2e:	f000 f849 	bl	8009dc4 <__assert_func>
 8009d32:	e9c0 4400 	strd	r4, r4, [r0]
 8009d36:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009d3a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009d3e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009d42:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009d46:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009d4a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009d4e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009d52:	6184      	str	r4, [r0, #24]
 8009d54:	7704      	strb	r4, [r0, #28]
 8009d56:	6244      	str	r4, [r0, #36]	; 0x24
 8009d58:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	b002      	add	sp, #8
 8009d60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009d64:	f000 b806 	b.w	8009d74 <__strtok_r>
 8009d68:	200001ec 	.word	0x200001ec
 8009d6c:	0800c168 	.word	0x0800c168
 8009d70:	0800c17f 	.word	0x0800c17f

08009d74 <__strtok_r>:
 8009d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d76:	b908      	cbnz	r0, 8009d7c <__strtok_r+0x8>
 8009d78:	6810      	ldr	r0, [r2, #0]
 8009d7a:	b188      	cbz	r0, 8009da0 <__strtok_r+0x2c>
 8009d7c:	4604      	mov	r4, r0
 8009d7e:	4620      	mov	r0, r4
 8009d80:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009d84:	460f      	mov	r7, r1
 8009d86:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009d8a:	b91e      	cbnz	r6, 8009d94 <__strtok_r+0x20>
 8009d8c:	b965      	cbnz	r5, 8009da8 <__strtok_r+0x34>
 8009d8e:	6015      	str	r5, [r2, #0]
 8009d90:	4628      	mov	r0, r5
 8009d92:	e005      	b.n	8009da0 <__strtok_r+0x2c>
 8009d94:	42b5      	cmp	r5, r6
 8009d96:	d1f6      	bne.n	8009d86 <__strtok_r+0x12>
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d1f0      	bne.n	8009d7e <__strtok_r+0xa>
 8009d9c:	6014      	str	r4, [r2, #0]
 8009d9e:	7003      	strb	r3, [r0, #0]
 8009da0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009da2:	461c      	mov	r4, r3
 8009da4:	e00c      	b.n	8009dc0 <__strtok_r+0x4c>
 8009da6:	b915      	cbnz	r5, 8009dae <__strtok_r+0x3a>
 8009da8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009dac:	460e      	mov	r6, r1
 8009dae:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009db2:	42ab      	cmp	r3, r5
 8009db4:	d1f7      	bne.n	8009da6 <__strtok_r+0x32>
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d0f3      	beq.n	8009da2 <__strtok_r+0x2e>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009dc0:	6014      	str	r4, [r2, #0]
 8009dc2:	e7ed      	b.n	8009da0 <__strtok_r+0x2c>

08009dc4 <__assert_func>:
 8009dc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dc6:	4614      	mov	r4, r2
 8009dc8:	461a      	mov	r2, r3
 8009dca:	4b09      	ldr	r3, [pc, #36]	; (8009df0 <__assert_func+0x2c>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4605      	mov	r5, r0
 8009dd0:	68d8      	ldr	r0, [r3, #12]
 8009dd2:	b14c      	cbz	r4, 8009de8 <__assert_func+0x24>
 8009dd4:	4b07      	ldr	r3, [pc, #28]	; (8009df4 <__assert_func+0x30>)
 8009dd6:	9100      	str	r1, [sp, #0]
 8009dd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ddc:	4906      	ldr	r1, [pc, #24]	; (8009df8 <__assert_func+0x34>)
 8009dde:	462b      	mov	r3, r5
 8009de0:	f000 fe1c 	bl	800aa1c <fiprintf>
 8009de4:	f001 fd72 	bl	800b8cc <abort>
 8009de8:	4b04      	ldr	r3, [pc, #16]	; (8009dfc <__assert_func+0x38>)
 8009dea:	461c      	mov	r4, r3
 8009dec:	e7f3      	b.n	8009dd6 <__assert_func+0x12>
 8009dee:	bf00      	nop
 8009df0:	200001ec 	.word	0x200001ec
 8009df4:	0800c1e0 	.word	0x0800c1e0
 8009df8:	0800c1ed 	.word	0x0800c1ed
 8009dfc:	0800c21b 	.word	0x0800c21b

08009e00 <quorem>:
 8009e00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	6903      	ldr	r3, [r0, #16]
 8009e06:	690c      	ldr	r4, [r1, #16]
 8009e08:	42a3      	cmp	r3, r4
 8009e0a:	4607      	mov	r7, r0
 8009e0c:	f2c0 8081 	blt.w	8009f12 <quorem+0x112>
 8009e10:	3c01      	subs	r4, #1
 8009e12:	f101 0814 	add.w	r8, r1, #20
 8009e16:	f100 0514 	add.w	r5, r0, #20
 8009e1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e1e:	9301      	str	r3, [sp, #4]
 8009e20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009e30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e34:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e38:	d331      	bcc.n	8009e9e <quorem+0x9e>
 8009e3a:	f04f 0e00 	mov.w	lr, #0
 8009e3e:	4640      	mov	r0, r8
 8009e40:	46ac      	mov	ip, r5
 8009e42:	46f2      	mov	sl, lr
 8009e44:	f850 2b04 	ldr.w	r2, [r0], #4
 8009e48:	b293      	uxth	r3, r2
 8009e4a:	fb06 e303 	mla	r3, r6, r3, lr
 8009e4e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009e52:	b29b      	uxth	r3, r3
 8009e54:	ebaa 0303 	sub.w	r3, sl, r3
 8009e58:	0c12      	lsrs	r2, r2, #16
 8009e5a:	f8dc a000 	ldr.w	sl, [ip]
 8009e5e:	fb06 e202 	mla	r2, r6, r2, lr
 8009e62:	fa13 f38a 	uxtah	r3, r3, sl
 8009e66:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009e6a:	fa1f fa82 	uxth.w	sl, r2
 8009e6e:	f8dc 2000 	ldr.w	r2, [ip]
 8009e72:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009e76:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e80:	4581      	cmp	r9, r0
 8009e82:	f84c 3b04 	str.w	r3, [ip], #4
 8009e86:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009e8a:	d2db      	bcs.n	8009e44 <quorem+0x44>
 8009e8c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009e90:	b92b      	cbnz	r3, 8009e9e <quorem+0x9e>
 8009e92:	9b01      	ldr	r3, [sp, #4]
 8009e94:	3b04      	subs	r3, #4
 8009e96:	429d      	cmp	r5, r3
 8009e98:	461a      	mov	r2, r3
 8009e9a:	d32e      	bcc.n	8009efa <quorem+0xfa>
 8009e9c:	613c      	str	r4, [r7, #16]
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	f001 f86a 	bl	800af78 <__mcmp>
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	db24      	blt.n	8009ef2 <quorem+0xf2>
 8009ea8:	3601      	adds	r6, #1
 8009eaa:	4628      	mov	r0, r5
 8009eac:	f04f 0c00 	mov.w	ip, #0
 8009eb0:	f858 2b04 	ldr.w	r2, [r8], #4
 8009eb4:	f8d0 e000 	ldr.w	lr, [r0]
 8009eb8:	b293      	uxth	r3, r2
 8009eba:	ebac 0303 	sub.w	r3, ip, r3
 8009ebe:	0c12      	lsrs	r2, r2, #16
 8009ec0:	fa13 f38e 	uxtah	r3, r3, lr
 8009ec4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009ec8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ed2:	45c1      	cmp	r9, r8
 8009ed4:	f840 3b04 	str.w	r3, [r0], #4
 8009ed8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009edc:	d2e8      	bcs.n	8009eb0 <quorem+0xb0>
 8009ede:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ee2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ee6:	b922      	cbnz	r2, 8009ef2 <quorem+0xf2>
 8009ee8:	3b04      	subs	r3, #4
 8009eea:	429d      	cmp	r5, r3
 8009eec:	461a      	mov	r2, r3
 8009eee:	d30a      	bcc.n	8009f06 <quorem+0x106>
 8009ef0:	613c      	str	r4, [r7, #16]
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	b003      	add	sp, #12
 8009ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009efa:	6812      	ldr	r2, [r2, #0]
 8009efc:	3b04      	subs	r3, #4
 8009efe:	2a00      	cmp	r2, #0
 8009f00:	d1cc      	bne.n	8009e9c <quorem+0x9c>
 8009f02:	3c01      	subs	r4, #1
 8009f04:	e7c7      	b.n	8009e96 <quorem+0x96>
 8009f06:	6812      	ldr	r2, [r2, #0]
 8009f08:	3b04      	subs	r3, #4
 8009f0a:	2a00      	cmp	r2, #0
 8009f0c:	d1f0      	bne.n	8009ef0 <quorem+0xf0>
 8009f0e:	3c01      	subs	r4, #1
 8009f10:	e7eb      	b.n	8009eea <quorem+0xea>
 8009f12:	2000      	movs	r0, #0
 8009f14:	e7ee      	b.n	8009ef4 <quorem+0xf4>
	...

08009f18 <_dtoa_r>:
 8009f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f1c:	ec59 8b10 	vmov	r8, r9, d0
 8009f20:	b095      	sub	sp, #84	; 0x54
 8009f22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009f24:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8009f26:	9107      	str	r1, [sp, #28]
 8009f28:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009f2c:	4606      	mov	r6, r0
 8009f2e:	9209      	str	r2, [sp, #36]	; 0x24
 8009f30:	9310      	str	r3, [sp, #64]	; 0x40
 8009f32:	b975      	cbnz	r5, 8009f52 <_dtoa_r+0x3a>
 8009f34:	2010      	movs	r0, #16
 8009f36:	f7ff f991 	bl	800925c <malloc>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	6270      	str	r0, [r6, #36]	; 0x24
 8009f3e:	b920      	cbnz	r0, 8009f4a <_dtoa_r+0x32>
 8009f40:	4bab      	ldr	r3, [pc, #684]	; (800a1f0 <_dtoa_r+0x2d8>)
 8009f42:	21ea      	movs	r1, #234	; 0xea
 8009f44:	48ab      	ldr	r0, [pc, #684]	; (800a1f4 <_dtoa_r+0x2dc>)
 8009f46:	f7ff ff3d 	bl	8009dc4 <__assert_func>
 8009f4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009f4e:	6005      	str	r5, [r0, #0]
 8009f50:	60c5      	str	r5, [r0, #12]
 8009f52:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009f54:	6819      	ldr	r1, [r3, #0]
 8009f56:	b151      	cbz	r1, 8009f6e <_dtoa_r+0x56>
 8009f58:	685a      	ldr	r2, [r3, #4]
 8009f5a:	604a      	str	r2, [r1, #4]
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	4093      	lsls	r3, r2
 8009f60:	608b      	str	r3, [r1, #8]
 8009f62:	4630      	mov	r0, r6
 8009f64:	f000 fdca 	bl	800aafc <_Bfree>
 8009f68:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	601a      	str	r2, [r3, #0]
 8009f6e:	f1b9 0300 	subs.w	r3, r9, #0
 8009f72:	bfbb      	ittet	lt
 8009f74:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009f78:	9303      	strlt	r3, [sp, #12]
 8009f7a:	2300      	movge	r3, #0
 8009f7c:	2201      	movlt	r2, #1
 8009f7e:	bfac      	ite	ge
 8009f80:	6023      	strge	r3, [r4, #0]
 8009f82:	6022      	strlt	r2, [r4, #0]
 8009f84:	4b9c      	ldr	r3, [pc, #624]	; (800a1f8 <_dtoa_r+0x2e0>)
 8009f86:	9c03      	ldr	r4, [sp, #12]
 8009f88:	43a3      	bics	r3, r4
 8009f8a:	d11a      	bne.n	8009fc2 <_dtoa_r+0xaa>
 8009f8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f8e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009f92:	6013      	str	r3, [r2, #0]
 8009f94:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009f98:	ea53 0308 	orrs.w	r3, r3, r8
 8009f9c:	f000 8512 	beq.w	800a9c4 <_dtoa_r+0xaac>
 8009fa0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fa2:	b953      	cbnz	r3, 8009fba <_dtoa_r+0xa2>
 8009fa4:	4b95      	ldr	r3, [pc, #596]	; (800a1fc <_dtoa_r+0x2e4>)
 8009fa6:	e01f      	b.n	8009fe8 <_dtoa_r+0xd0>
 8009fa8:	4b95      	ldr	r3, [pc, #596]	; (800a200 <_dtoa_r+0x2e8>)
 8009faa:	9300      	str	r3, [sp, #0]
 8009fac:	3308      	adds	r3, #8
 8009fae:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009fb0:	6013      	str	r3, [r2, #0]
 8009fb2:	9800      	ldr	r0, [sp, #0]
 8009fb4:	b015      	add	sp, #84	; 0x54
 8009fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fba:	4b90      	ldr	r3, [pc, #576]	; (800a1fc <_dtoa_r+0x2e4>)
 8009fbc:	9300      	str	r3, [sp, #0]
 8009fbe:	3303      	adds	r3, #3
 8009fc0:	e7f5      	b.n	8009fae <_dtoa_r+0x96>
 8009fc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009fc6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fce:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009fd2:	d10b      	bne.n	8009fec <_dtoa_r+0xd4>
 8009fd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	6013      	str	r3, [r2, #0]
 8009fda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 84ee 	beq.w	800a9be <_dtoa_r+0xaa6>
 8009fe2:	4888      	ldr	r0, [pc, #544]	; (800a204 <_dtoa_r+0x2ec>)
 8009fe4:	6018      	str	r0, [r3, #0]
 8009fe6:	1e43      	subs	r3, r0, #1
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	e7e2      	b.n	8009fb2 <_dtoa_r+0x9a>
 8009fec:	a913      	add	r1, sp, #76	; 0x4c
 8009fee:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009ff2:	aa12      	add	r2, sp, #72	; 0x48
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f001 f863 	bl	800b0c0 <__d2b>
 8009ffa:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8009ffe:	4605      	mov	r5, r0
 800a000:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a002:	2900      	cmp	r1, #0
 800a004:	d047      	beq.n	800a096 <_dtoa_r+0x17e>
 800a006:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a008:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a00c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a010:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a014:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a018:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a01c:	2400      	movs	r4, #0
 800a01e:	ec43 2b16 	vmov	d6, r2, r3
 800a022:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a026:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a1d8 <_dtoa_r+0x2c0>
 800a02a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a02e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a1e0 <_dtoa_r+0x2c8>
 800a032:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a036:	eeb0 7b46 	vmov.f64	d7, d6
 800a03a:	ee06 1a90 	vmov	s13, r1
 800a03e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a042:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a1e8 <_dtoa_r+0x2d0>
 800a046:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a04a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a04e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a056:	ee16 ba90 	vmov	fp, s13
 800a05a:	9411      	str	r4, [sp, #68]	; 0x44
 800a05c:	d508      	bpl.n	800a070 <_dtoa_r+0x158>
 800a05e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a062:	eeb4 6b47 	vcmp.f64	d6, d7
 800a066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a06a:	bf18      	it	ne
 800a06c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a070:	f1bb 0f16 	cmp.w	fp, #22
 800a074:	d832      	bhi.n	800a0dc <_dtoa_r+0x1c4>
 800a076:	4b64      	ldr	r3, [pc, #400]	; (800a208 <_dtoa_r+0x2f0>)
 800a078:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a07c:	ed93 7b00 	vldr	d7, [r3]
 800a080:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a084:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a08c:	d501      	bpl.n	800a092 <_dtoa_r+0x17a>
 800a08e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a092:	2300      	movs	r3, #0
 800a094:	e023      	b.n	800a0de <_dtoa_r+0x1c6>
 800a096:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a098:	4401      	add	r1, r0
 800a09a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a09e:	2b20      	cmp	r3, #32
 800a0a0:	bfc3      	ittte	gt
 800a0a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a0a6:	fa04 f303 	lslgt.w	r3, r4, r3
 800a0aa:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a0ae:	f1c3 0320 	rsble	r3, r3, #32
 800a0b2:	bfc6      	itte	gt
 800a0b4:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a0b8:	ea43 0308 	orrgt.w	r3, r3, r8
 800a0bc:	fa08 f303 	lslle.w	r3, r8, r3
 800a0c0:	ee07 3a90 	vmov	s15, r3
 800a0c4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a0c8:	3901      	subs	r1, #1
 800a0ca:	ed8d 7b00 	vstr	d7, [sp]
 800a0ce:	9c01      	ldr	r4, [sp, #4]
 800a0d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0d4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a0d8:	2401      	movs	r4, #1
 800a0da:	e7a0      	b.n	800a01e <_dtoa_r+0x106>
 800a0dc:	2301      	movs	r3, #1
 800a0de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0e0:	1a43      	subs	r3, r0, r1
 800a0e2:	1e5a      	subs	r2, r3, #1
 800a0e4:	bf45      	ittet	mi
 800a0e6:	f1c3 0301 	rsbmi	r3, r3, #1
 800a0ea:	9305      	strmi	r3, [sp, #20]
 800a0ec:	2300      	movpl	r3, #0
 800a0ee:	2300      	movmi	r3, #0
 800a0f0:	9206      	str	r2, [sp, #24]
 800a0f2:	bf54      	ite	pl
 800a0f4:	9305      	strpl	r3, [sp, #20]
 800a0f6:	9306      	strmi	r3, [sp, #24]
 800a0f8:	f1bb 0f00 	cmp.w	fp, #0
 800a0fc:	db18      	blt.n	800a130 <_dtoa_r+0x218>
 800a0fe:	9b06      	ldr	r3, [sp, #24]
 800a100:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a104:	445b      	add	r3, fp
 800a106:	9306      	str	r3, [sp, #24]
 800a108:	2300      	movs	r3, #0
 800a10a:	9a07      	ldr	r2, [sp, #28]
 800a10c:	2a09      	cmp	r2, #9
 800a10e:	d849      	bhi.n	800a1a4 <_dtoa_r+0x28c>
 800a110:	2a05      	cmp	r2, #5
 800a112:	bfc4      	itt	gt
 800a114:	3a04      	subgt	r2, #4
 800a116:	9207      	strgt	r2, [sp, #28]
 800a118:	9a07      	ldr	r2, [sp, #28]
 800a11a:	f1a2 0202 	sub.w	r2, r2, #2
 800a11e:	bfcc      	ite	gt
 800a120:	2400      	movgt	r4, #0
 800a122:	2401      	movle	r4, #1
 800a124:	2a03      	cmp	r2, #3
 800a126:	d848      	bhi.n	800a1ba <_dtoa_r+0x2a2>
 800a128:	e8df f002 	tbb	[pc, r2]
 800a12c:	3a2c2e0b 	.word	0x3a2c2e0b
 800a130:	9b05      	ldr	r3, [sp, #20]
 800a132:	2200      	movs	r2, #0
 800a134:	eba3 030b 	sub.w	r3, r3, fp
 800a138:	9305      	str	r3, [sp, #20]
 800a13a:	920e      	str	r2, [sp, #56]	; 0x38
 800a13c:	f1cb 0300 	rsb	r3, fp, #0
 800a140:	e7e3      	b.n	800a10a <_dtoa_r+0x1f2>
 800a142:	2200      	movs	r2, #0
 800a144:	9208      	str	r2, [sp, #32]
 800a146:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a148:	2a00      	cmp	r2, #0
 800a14a:	dc39      	bgt.n	800a1c0 <_dtoa_r+0x2a8>
 800a14c:	f04f 0a01 	mov.w	sl, #1
 800a150:	46d1      	mov	r9, sl
 800a152:	4652      	mov	r2, sl
 800a154:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a158:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a15a:	2100      	movs	r1, #0
 800a15c:	6079      	str	r1, [r7, #4]
 800a15e:	2004      	movs	r0, #4
 800a160:	f100 0c14 	add.w	ip, r0, #20
 800a164:	4594      	cmp	ip, r2
 800a166:	6879      	ldr	r1, [r7, #4]
 800a168:	d92f      	bls.n	800a1ca <_dtoa_r+0x2b2>
 800a16a:	4630      	mov	r0, r6
 800a16c:	930c      	str	r3, [sp, #48]	; 0x30
 800a16e:	f000 fc85 	bl	800aa7c <_Balloc>
 800a172:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a174:	9000      	str	r0, [sp, #0]
 800a176:	4602      	mov	r2, r0
 800a178:	2800      	cmp	r0, #0
 800a17a:	d149      	bne.n	800a210 <_dtoa_r+0x2f8>
 800a17c:	4b23      	ldr	r3, [pc, #140]	; (800a20c <_dtoa_r+0x2f4>)
 800a17e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a182:	e6df      	b.n	8009f44 <_dtoa_r+0x2c>
 800a184:	2201      	movs	r2, #1
 800a186:	e7dd      	b.n	800a144 <_dtoa_r+0x22c>
 800a188:	2200      	movs	r2, #0
 800a18a:	9208      	str	r2, [sp, #32]
 800a18c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a18e:	eb0b 0a02 	add.w	sl, fp, r2
 800a192:	f10a 0901 	add.w	r9, sl, #1
 800a196:	464a      	mov	r2, r9
 800a198:	2a01      	cmp	r2, #1
 800a19a:	bfb8      	it	lt
 800a19c:	2201      	movlt	r2, #1
 800a19e:	e7db      	b.n	800a158 <_dtoa_r+0x240>
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	e7f2      	b.n	800a18a <_dtoa_r+0x272>
 800a1a4:	2401      	movs	r4, #1
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a1ac:	f04f 3aff 	mov.w	sl, #4294967295
 800a1b0:	2100      	movs	r1, #0
 800a1b2:	46d1      	mov	r9, sl
 800a1b4:	2212      	movs	r2, #18
 800a1b6:	9109      	str	r1, [sp, #36]	; 0x24
 800a1b8:	e7ce      	b.n	800a158 <_dtoa_r+0x240>
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	9208      	str	r2, [sp, #32]
 800a1be:	e7f5      	b.n	800a1ac <_dtoa_r+0x294>
 800a1c0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a1c4:	46d1      	mov	r9, sl
 800a1c6:	4652      	mov	r2, sl
 800a1c8:	e7c6      	b.n	800a158 <_dtoa_r+0x240>
 800a1ca:	3101      	adds	r1, #1
 800a1cc:	6079      	str	r1, [r7, #4]
 800a1ce:	0040      	lsls	r0, r0, #1
 800a1d0:	e7c6      	b.n	800a160 <_dtoa_r+0x248>
 800a1d2:	bf00      	nop
 800a1d4:	f3af 8000 	nop.w
 800a1d8:	636f4361 	.word	0x636f4361
 800a1dc:	3fd287a7 	.word	0x3fd287a7
 800a1e0:	8b60c8b3 	.word	0x8b60c8b3
 800a1e4:	3fc68a28 	.word	0x3fc68a28
 800a1e8:	509f79fb 	.word	0x509f79fb
 800a1ec:	3fd34413 	.word	0x3fd34413
 800a1f0:	0800c168 	.word	0x0800c168
 800a1f4:	0800c229 	.word	0x0800c229
 800a1f8:	7ff00000 	.word	0x7ff00000
 800a1fc:	0800c225 	.word	0x0800c225
 800a200:	0800c21c 	.word	0x0800c21c
 800a204:	0800c145 	.word	0x0800c145
 800a208:	0800c328 	.word	0x0800c328
 800a20c:	0800c288 	.word	0x0800c288
 800a210:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a212:	9900      	ldr	r1, [sp, #0]
 800a214:	6011      	str	r1, [r2, #0]
 800a216:	f1b9 0f0e 	cmp.w	r9, #14
 800a21a:	d872      	bhi.n	800a302 <_dtoa_r+0x3ea>
 800a21c:	2c00      	cmp	r4, #0
 800a21e:	d070      	beq.n	800a302 <_dtoa_r+0x3ea>
 800a220:	f1bb 0f00 	cmp.w	fp, #0
 800a224:	f340 80a6 	ble.w	800a374 <_dtoa_r+0x45c>
 800a228:	49ca      	ldr	r1, [pc, #808]	; (800a554 <_dtoa_r+0x63c>)
 800a22a:	f00b 020f 	and.w	r2, fp, #15
 800a22e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a232:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a236:	ed92 7b00 	vldr	d7, [r2]
 800a23a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a23e:	f000 808d 	beq.w	800a35c <_dtoa_r+0x444>
 800a242:	4ac5      	ldr	r2, [pc, #788]	; (800a558 <_dtoa_r+0x640>)
 800a244:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a248:	ed92 6b08 	vldr	d6, [r2, #32]
 800a24c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a250:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a254:	f001 010f 	and.w	r1, r1, #15
 800a258:	2203      	movs	r2, #3
 800a25a:	48bf      	ldr	r0, [pc, #764]	; (800a558 <_dtoa_r+0x640>)
 800a25c:	2900      	cmp	r1, #0
 800a25e:	d17f      	bne.n	800a360 <_dtoa_r+0x448>
 800a260:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a264:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a268:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a26c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a26e:	2900      	cmp	r1, #0
 800a270:	f000 80b2 	beq.w	800a3d8 <_dtoa_r+0x4c0>
 800a274:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a278:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a27c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a284:	f140 80a8 	bpl.w	800a3d8 <_dtoa_r+0x4c0>
 800a288:	f1b9 0f00 	cmp.w	r9, #0
 800a28c:	f000 80a4 	beq.w	800a3d8 <_dtoa_r+0x4c0>
 800a290:	f1ba 0f00 	cmp.w	sl, #0
 800a294:	dd31      	ble.n	800a2fa <_dtoa_r+0x3e2>
 800a296:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a29a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a29e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a2a2:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a2a6:	3201      	adds	r2, #1
 800a2a8:	4650      	mov	r0, sl
 800a2aa:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a2ae:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a2b2:	ee07 2a90 	vmov	s15, r2
 800a2b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a2ba:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a2be:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a2c2:	9c03      	ldr	r4, [sp, #12]
 800a2c4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a2c8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	f040 8086 	bne.w	800a3de <_dtoa_r+0x4c6>
 800a2d2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a2d6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a2da:	ec42 1b17 	vmov	d7, r1, r2
 800a2de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a2e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2e6:	f300 8272 	bgt.w	800a7ce <_dtoa_r+0x8b6>
 800a2ea:	eeb1 7b47 	vneg.f64	d7, d7
 800a2ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2f6:	f100 8267 	bmi.w	800a7c8 <_dtoa_r+0x8b0>
 800a2fa:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a2fe:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a302:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a304:	2a00      	cmp	r2, #0
 800a306:	f2c0 8129 	blt.w	800a55c <_dtoa_r+0x644>
 800a30a:	f1bb 0f0e 	cmp.w	fp, #14
 800a30e:	f300 8125 	bgt.w	800a55c <_dtoa_r+0x644>
 800a312:	4b90      	ldr	r3, [pc, #576]	; (800a554 <_dtoa_r+0x63c>)
 800a314:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a318:	ed93 6b00 	vldr	d6, [r3]
 800a31c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f280 80c3 	bge.w	800a4aa <_dtoa_r+0x592>
 800a324:	f1b9 0f00 	cmp.w	r9, #0
 800a328:	f300 80bf 	bgt.w	800a4aa <_dtoa_r+0x592>
 800a32c:	f040 824c 	bne.w	800a7c8 <_dtoa_r+0x8b0>
 800a330:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a334:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a338:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a33c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a344:	464c      	mov	r4, r9
 800a346:	464f      	mov	r7, r9
 800a348:	f280 8222 	bge.w	800a790 <_dtoa_r+0x878>
 800a34c:	f8dd 8000 	ldr.w	r8, [sp]
 800a350:	2331      	movs	r3, #49	; 0x31
 800a352:	f808 3b01 	strb.w	r3, [r8], #1
 800a356:	f10b 0b01 	add.w	fp, fp, #1
 800a35a:	e21e      	b.n	800a79a <_dtoa_r+0x882>
 800a35c:	2202      	movs	r2, #2
 800a35e:	e77c      	b.n	800a25a <_dtoa_r+0x342>
 800a360:	07cc      	lsls	r4, r1, #31
 800a362:	d504      	bpl.n	800a36e <_dtoa_r+0x456>
 800a364:	ed90 6b00 	vldr	d6, [r0]
 800a368:	3201      	adds	r2, #1
 800a36a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a36e:	1049      	asrs	r1, r1, #1
 800a370:	3008      	adds	r0, #8
 800a372:	e773      	b.n	800a25c <_dtoa_r+0x344>
 800a374:	d02e      	beq.n	800a3d4 <_dtoa_r+0x4bc>
 800a376:	f1cb 0100 	rsb	r1, fp, #0
 800a37a:	4a76      	ldr	r2, [pc, #472]	; (800a554 <_dtoa_r+0x63c>)
 800a37c:	f001 000f 	and.w	r0, r1, #15
 800a380:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a384:	ed92 7b00 	vldr	d7, [r2]
 800a388:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a38c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a390:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a394:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a398:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a39c:	486e      	ldr	r0, [pc, #440]	; (800a558 <_dtoa_r+0x640>)
 800a39e:	1109      	asrs	r1, r1, #4
 800a3a0:	2400      	movs	r4, #0
 800a3a2:	2202      	movs	r2, #2
 800a3a4:	b939      	cbnz	r1, 800a3b6 <_dtoa_r+0x49e>
 800a3a6:	2c00      	cmp	r4, #0
 800a3a8:	f43f af60 	beq.w	800a26c <_dtoa_r+0x354>
 800a3ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3b4:	e75a      	b.n	800a26c <_dtoa_r+0x354>
 800a3b6:	07cf      	lsls	r7, r1, #31
 800a3b8:	d509      	bpl.n	800a3ce <_dtoa_r+0x4b6>
 800a3ba:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800a3be:	ed90 7b00 	vldr	d7, [r0]
 800a3c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a3c6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a3ca:	3201      	adds	r2, #1
 800a3cc:	2401      	movs	r4, #1
 800a3ce:	1049      	asrs	r1, r1, #1
 800a3d0:	3008      	adds	r0, #8
 800a3d2:	e7e7      	b.n	800a3a4 <_dtoa_r+0x48c>
 800a3d4:	2202      	movs	r2, #2
 800a3d6:	e749      	b.n	800a26c <_dtoa_r+0x354>
 800a3d8:	465f      	mov	r7, fp
 800a3da:	4648      	mov	r0, r9
 800a3dc:	e765      	b.n	800a2aa <_dtoa_r+0x392>
 800a3de:	ec42 1b17 	vmov	d7, r1, r2
 800a3e2:	4a5c      	ldr	r2, [pc, #368]	; (800a554 <_dtoa_r+0x63c>)
 800a3e4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a3e8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a3ec:	9a00      	ldr	r2, [sp, #0]
 800a3ee:	1814      	adds	r4, r2, r0
 800a3f0:	9a08      	ldr	r2, [sp, #32]
 800a3f2:	b352      	cbz	r2, 800a44a <_dtoa_r+0x532>
 800a3f4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a3f8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a3fc:	f8dd 8000 	ldr.w	r8, [sp]
 800a400:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a404:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a408:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a40c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a410:	ee14 2a90 	vmov	r2, s9
 800a414:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a418:	3230      	adds	r2, #48	; 0x30
 800a41a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a41e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a426:	f808 2b01 	strb.w	r2, [r8], #1
 800a42a:	d439      	bmi.n	800a4a0 <_dtoa_r+0x588>
 800a42c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a430:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a438:	d472      	bmi.n	800a520 <_dtoa_r+0x608>
 800a43a:	45a0      	cmp	r8, r4
 800a43c:	f43f af5d 	beq.w	800a2fa <_dtoa_r+0x3e2>
 800a440:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a444:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a448:	e7e0      	b.n	800a40c <_dtoa_r+0x4f4>
 800a44a:	f8dd 8000 	ldr.w	r8, [sp]
 800a44e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a452:	4621      	mov	r1, r4
 800a454:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a458:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a45c:	ee14 2a90 	vmov	r2, s9
 800a460:	3230      	adds	r2, #48	; 0x30
 800a462:	f808 2b01 	strb.w	r2, [r8], #1
 800a466:	45a0      	cmp	r8, r4
 800a468:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a46c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a470:	d118      	bne.n	800a4a4 <_dtoa_r+0x58c>
 800a472:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a476:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a47a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a482:	dc4d      	bgt.n	800a520 <_dtoa_r+0x608>
 800a484:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a488:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a490:	f57f af33 	bpl.w	800a2fa <_dtoa_r+0x3e2>
 800a494:	4688      	mov	r8, r1
 800a496:	3901      	subs	r1, #1
 800a498:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a49c:	2b30      	cmp	r3, #48	; 0x30
 800a49e:	d0f9      	beq.n	800a494 <_dtoa_r+0x57c>
 800a4a0:	46bb      	mov	fp, r7
 800a4a2:	e02a      	b.n	800a4fa <_dtoa_r+0x5e2>
 800a4a4:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a4a8:	e7d6      	b.n	800a458 <_dtoa_r+0x540>
 800a4aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a4ae:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a4b2:	f8dd 8000 	ldr.w	r8, [sp]
 800a4b6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a4ba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a4be:	ee15 3a10 	vmov	r3, s10
 800a4c2:	3330      	adds	r3, #48	; 0x30
 800a4c4:	f808 3b01 	strb.w	r3, [r8], #1
 800a4c8:	9b00      	ldr	r3, [sp, #0]
 800a4ca:	eba8 0303 	sub.w	r3, r8, r3
 800a4ce:	4599      	cmp	r9, r3
 800a4d0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a4d4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a4d8:	d133      	bne.n	800a542 <_dtoa_r+0x62a>
 800a4da:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a4de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4e6:	dc1a      	bgt.n	800a51e <_dtoa_r+0x606>
 800a4e8:	eeb4 7b46 	vcmp.f64	d7, d6
 800a4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4f0:	d103      	bne.n	800a4fa <_dtoa_r+0x5e2>
 800a4f2:	ee15 3a10 	vmov	r3, s10
 800a4f6:	07d9      	lsls	r1, r3, #31
 800a4f8:	d411      	bmi.n	800a51e <_dtoa_r+0x606>
 800a4fa:	4629      	mov	r1, r5
 800a4fc:	4630      	mov	r0, r6
 800a4fe:	f000 fafd 	bl	800aafc <_Bfree>
 800a502:	2300      	movs	r3, #0
 800a504:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a506:	f888 3000 	strb.w	r3, [r8]
 800a50a:	f10b 0301 	add.w	r3, fp, #1
 800a50e:	6013      	str	r3, [r2, #0]
 800a510:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a512:	2b00      	cmp	r3, #0
 800a514:	f43f ad4d 	beq.w	8009fb2 <_dtoa_r+0x9a>
 800a518:	f8c3 8000 	str.w	r8, [r3]
 800a51c:	e549      	b.n	8009fb2 <_dtoa_r+0x9a>
 800a51e:	465f      	mov	r7, fp
 800a520:	4643      	mov	r3, r8
 800a522:	4698      	mov	r8, r3
 800a524:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a528:	2a39      	cmp	r2, #57	; 0x39
 800a52a:	d106      	bne.n	800a53a <_dtoa_r+0x622>
 800a52c:	9a00      	ldr	r2, [sp, #0]
 800a52e:	429a      	cmp	r2, r3
 800a530:	d1f7      	bne.n	800a522 <_dtoa_r+0x60a>
 800a532:	9900      	ldr	r1, [sp, #0]
 800a534:	2230      	movs	r2, #48	; 0x30
 800a536:	3701      	adds	r7, #1
 800a538:	700a      	strb	r2, [r1, #0]
 800a53a:	781a      	ldrb	r2, [r3, #0]
 800a53c:	3201      	adds	r2, #1
 800a53e:	701a      	strb	r2, [r3, #0]
 800a540:	e7ae      	b.n	800a4a0 <_dtoa_r+0x588>
 800a542:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a546:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a54a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a54e:	d1b2      	bne.n	800a4b6 <_dtoa_r+0x59e>
 800a550:	e7d3      	b.n	800a4fa <_dtoa_r+0x5e2>
 800a552:	bf00      	nop
 800a554:	0800c328 	.word	0x0800c328
 800a558:	0800c300 	.word	0x0800c300
 800a55c:	9908      	ldr	r1, [sp, #32]
 800a55e:	2900      	cmp	r1, #0
 800a560:	f000 80d1 	beq.w	800a706 <_dtoa_r+0x7ee>
 800a564:	9907      	ldr	r1, [sp, #28]
 800a566:	2901      	cmp	r1, #1
 800a568:	f300 80b4 	bgt.w	800a6d4 <_dtoa_r+0x7bc>
 800a56c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a56e:	2900      	cmp	r1, #0
 800a570:	f000 80ac 	beq.w	800a6cc <_dtoa_r+0x7b4>
 800a574:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a578:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a57c:	461c      	mov	r4, r3
 800a57e:	930a      	str	r3, [sp, #40]	; 0x28
 800a580:	9b05      	ldr	r3, [sp, #20]
 800a582:	4413      	add	r3, r2
 800a584:	9305      	str	r3, [sp, #20]
 800a586:	9b06      	ldr	r3, [sp, #24]
 800a588:	2101      	movs	r1, #1
 800a58a:	4413      	add	r3, r2
 800a58c:	4630      	mov	r0, r6
 800a58e:	9306      	str	r3, [sp, #24]
 800a590:	f000 fb70 	bl	800ac74 <__i2b>
 800a594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a596:	4607      	mov	r7, r0
 800a598:	f1b8 0f00 	cmp.w	r8, #0
 800a59c:	dd0d      	ble.n	800a5ba <_dtoa_r+0x6a2>
 800a59e:	9a06      	ldr	r2, [sp, #24]
 800a5a0:	2a00      	cmp	r2, #0
 800a5a2:	dd0a      	ble.n	800a5ba <_dtoa_r+0x6a2>
 800a5a4:	4542      	cmp	r2, r8
 800a5a6:	9905      	ldr	r1, [sp, #20]
 800a5a8:	bfa8      	it	ge
 800a5aa:	4642      	movge	r2, r8
 800a5ac:	1a89      	subs	r1, r1, r2
 800a5ae:	9105      	str	r1, [sp, #20]
 800a5b0:	9906      	ldr	r1, [sp, #24]
 800a5b2:	eba8 0802 	sub.w	r8, r8, r2
 800a5b6:	1a8a      	subs	r2, r1, r2
 800a5b8:	9206      	str	r2, [sp, #24]
 800a5ba:	b303      	cbz	r3, 800a5fe <_dtoa_r+0x6e6>
 800a5bc:	9a08      	ldr	r2, [sp, #32]
 800a5be:	2a00      	cmp	r2, #0
 800a5c0:	f000 80a6 	beq.w	800a710 <_dtoa_r+0x7f8>
 800a5c4:	2c00      	cmp	r4, #0
 800a5c6:	dd13      	ble.n	800a5f0 <_dtoa_r+0x6d8>
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	4622      	mov	r2, r4
 800a5cc:	4630      	mov	r0, r6
 800a5ce:	930c      	str	r3, [sp, #48]	; 0x30
 800a5d0:	f000 fc0c 	bl	800adec <__pow5mult>
 800a5d4:	462a      	mov	r2, r5
 800a5d6:	4601      	mov	r1, r0
 800a5d8:	4607      	mov	r7, r0
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f000 fb60 	bl	800aca0 <__multiply>
 800a5e0:	4629      	mov	r1, r5
 800a5e2:	900a      	str	r0, [sp, #40]	; 0x28
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f000 fa89 	bl	800aafc <_Bfree>
 800a5ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5ee:	4615      	mov	r5, r2
 800a5f0:	1b1a      	subs	r2, r3, r4
 800a5f2:	d004      	beq.n	800a5fe <_dtoa_r+0x6e6>
 800a5f4:	4629      	mov	r1, r5
 800a5f6:	4630      	mov	r0, r6
 800a5f8:	f000 fbf8 	bl	800adec <__pow5mult>
 800a5fc:	4605      	mov	r5, r0
 800a5fe:	2101      	movs	r1, #1
 800a600:	4630      	mov	r0, r6
 800a602:	f000 fb37 	bl	800ac74 <__i2b>
 800a606:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a608:	2b00      	cmp	r3, #0
 800a60a:	4604      	mov	r4, r0
 800a60c:	f340 8082 	ble.w	800a714 <_dtoa_r+0x7fc>
 800a610:	461a      	mov	r2, r3
 800a612:	4601      	mov	r1, r0
 800a614:	4630      	mov	r0, r6
 800a616:	f000 fbe9 	bl	800adec <__pow5mult>
 800a61a:	9b07      	ldr	r3, [sp, #28]
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	4604      	mov	r4, r0
 800a620:	dd7b      	ble.n	800a71a <_dtoa_r+0x802>
 800a622:	2300      	movs	r3, #0
 800a624:	930a      	str	r3, [sp, #40]	; 0x28
 800a626:	6922      	ldr	r2, [r4, #16]
 800a628:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a62c:	6910      	ldr	r0, [r2, #16]
 800a62e:	f000 fad1 	bl	800abd4 <__hi0bits>
 800a632:	f1c0 0020 	rsb	r0, r0, #32
 800a636:	9b06      	ldr	r3, [sp, #24]
 800a638:	4418      	add	r0, r3
 800a63a:	f010 001f 	ands.w	r0, r0, #31
 800a63e:	f000 808d 	beq.w	800a75c <_dtoa_r+0x844>
 800a642:	f1c0 0220 	rsb	r2, r0, #32
 800a646:	2a04      	cmp	r2, #4
 800a648:	f340 8086 	ble.w	800a758 <_dtoa_r+0x840>
 800a64c:	f1c0 001c 	rsb	r0, r0, #28
 800a650:	9b05      	ldr	r3, [sp, #20]
 800a652:	4403      	add	r3, r0
 800a654:	9305      	str	r3, [sp, #20]
 800a656:	9b06      	ldr	r3, [sp, #24]
 800a658:	4403      	add	r3, r0
 800a65a:	4480      	add	r8, r0
 800a65c:	9306      	str	r3, [sp, #24]
 800a65e:	9b05      	ldr	r3, [sp, #20]
 800a660:	2b00      	cmp	r3, #0
 800a662:	dd05      	ble.n	800a670 <_dtoa_r+0x758>
 800a664:	4629      	mov	r1, r5
 800a666:	461a      	mov	r2, r3
 800a668:	4630      	mov	r0, r6
 800a66a:	f000 fc19 	bl	800aea0 <__lshift>
 800a66e:	4605      	mov	r5, r0
 800a670:	9b06      	ldr	r3, [sp, #24]
 800a672:	2b00      	cmp	r3, #0
 800a674:	dd05      	ble.n	800a682 <_dtoa_r+0x76a>
 800a676:	4621      	mov	r1, r4
 800a678:	461a      	mov	r2, r3
 800a67a:	4630      	mov	r0, r6
 800a67c:	f000 fc10 	bl	800aea0 <__lshift>
 800a680:	4604      	mov	r4, r0
 800a682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a684:	2b00      	cmp	r3, #0
 800a686:	d06b      	beq.n	800a760 <_dtoa_r+0x848>
 800a688:	4621      	mov	r1, r4
 800a68a:	4628      	mov	r0, r5
 800a68c:	f000 fc74 	bl	800af78 <__mcmp>
 800a690:	2800      	cmp	r0, #0
 800a692:	da65      	bge.n	800a760 <_dtoa_r+0x848>
 800a694:	2300      	movs	r3, #0
 800a696:	4629      	mov	r1, r5
 800a698:	220a      	movs	r2, #10
 800a69a:	4630      	mov	r0, r6
 800a69c:	f000 fa50 	bl	800ab40 <__multadd>
 800a6a0:	9b08      	ldr	r3, [sp, #32]
 800a6a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	f000 8192 	beq.w	800a9d2 <_dtoa_r+0xaba>
 800a6ae:	4639      	mov	r1, r7
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	220a      	movs	r2, #10
 800a6b4:	4630      	mov	r0, r6
 800a6b6:	f000 fa43 	bl	800ab40 <__multadd>
 800a6ba:	f1ba 0f00 	cmp.w	sl, #0
 800a6be:	4607      	mov	r7, r0
 800a6c0:	f300 808e 	bgt.w	800a7e0 <_dtoa_r+0x8c8>
 800a6c4:	9b07      	ldr	r3, [sp, #28]
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	dc51      	bgt.n	800a76e <_dtoa_r+0x856>
 800a6ca:	e089      	b.n	800a7e0 <_dtoa_r+0x8c8>
 800a6cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a6ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a6d2:	e751      	b.n	800a578 <_dtoa_r+0x660>
 800a6d4:	f109 34ff 	add.w	r4, r9, #4294967295
 800a6d8:	42a3      	cmp	r3, r4
 800a6da:	bfbf      	itttt	lt
 800a6dc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a6de:	1ae3      	sublt	r3, r4, r3
 800a6e0:	18d2      	addlt	r2, r2, r3
 800a6e2:	4613      	movlt	r3, r2
 800a6e4:	bfb7      	itett	lt
 800a6e6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a6e8:	1b1c      	subge	r4, r3, r4
 800a6ea:	4623      	movlt	r3, r4
 800a6ec:	2400      	movlt	r4, #0
 800a6ee:	f1b9 0f00 	cmp.w	r9, #0
 800a6f2:	bfb5      	itete	lt
 800a6f4:	9a05      	ldrlt	r2, [sp, #20]
 800a6f6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800a6fa:	eba2 0809 	sublt.w	r8, r2, r9
 800a6fe:	464a      	movge	r2, r9
 800a700:	bfb8      	it	lt
 800a702:	2200      	movlt	r2, #0
 800a704:	e73b      	b.n	800a57e <_dtoa_r+0x666>
 800a706:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a70a:	9f08      	ldr	r7, [sp, #32]
 800a70c:	461c      	mov	r4, r3
 800a70e:	e743      	b.n	800a598 <_dtoa_r+0x680>
 800a710:	461a      	mov	r2, r3
 800a712:	e76f      	b.n	800a5f4 <_dtoa_r+0x6dc>
 800a714:	9b07      	ldr	r3, [sp, #28]
 800a716:	2b01      	cmp	r3, #1
 800a718:	dc18      	bgt.n	800a74c <_dtoa_r+0x834>
 800a71a:	9b02      	ldr	r3, [sp, #8]
 800a71c:	b9b3      	cbnz	r3, 800a74c <_dtoa_r+0x834>
 800a71e:	9b03      	ldr	r3, [sp, #12]
 800a720:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a724:	b9a2      	cbnz	r2, 800a750 <_dtoa_r+0x838>
 800a726:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a72a:	0d12      	lsrs	r2, r2, #20
 800a72c:	0512      	lsls	r2, r2, #20
 800a72e:	b18a      	cbz	r2, 800a754 <_dtoa_r+0x83c>
 800a730:	9b05      	ldr	r3, [sp, #20]
 800a732:	3301      	adds	r3, #1
 800a734:	9305      	str	r3, [sp, #20]
 800a736:	9b06      	ldr	r3, [sp, #24]
 800a738:	3301      	adds	r3, #1
 800a73a:	9306      	str	r3, [sp, #24]
 800a73c:	2301      	movs	r3, #1
 800a73e:	930a      	str	r3, [sp, #40]	; 0x28
 800a740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a742:	2b00      	cmp	r3, #0
 800a744:	f47f af6f 	bne.w	800a626 <_dtoa_r+0x70e>
 800a748:	2001      	movs	r0, #1
 800a74a:	e774      	b.n	800a636 <_dtoa_r+0x71e>
 800a74c:	2300      	movs	r3, #0
 800a74e:	e7f6      	b.n	800a73e <_dtoa_r+0x826>
 800a750:	9b02      	ldr	r3, [sp, #8]
 800a752:	e7f4      	b.n	800a73e <_dtoa_r+0x826>
 800a754:	920a      	str	r2, [sp, #40]	; 0x28
 800a756:	e7f3      	b.n	800a740 <_dtoa_r+0x828>
 800a758:	d081      	beq.n	800a65e <_dtoa_r+0x746>
 800a75a:	4610      	mov	r0, r2
 800a75c:	301c      	adds	r0, #28
 800a75e:	e777      	b.n	800a650 <_dtoa_r+0x738>
 800a760:	f1b9 0f00 	cmp.w	r9, #0
 800a764:	dc37      	bgt.n	800a7d6 <_dtoa_r+0x8be>
 800a766:	9b07      	ldr	r3, [sp, #28]
 800a768:	2b02      	cmp	r3, #2
 800a76a:	dd34      	ble.n	800a7d6 <_dtoa_r+0x8be>
 800a76c:	46ca      	mov	sl, r9
 800a76e:	f1ba 0f00 	cmp.w	sl, #0
 800a772:	d10d      	bne.n	800a790 <_dtoa_r+0x878>
 800a774:	4621      	mov	r1, r4
 800a776:	4653      	mov	r3, sl
 800a778:	2205      	movs	r2, #5
 800a77a:	4630      	mov	r0, r6
 800a77c:	f000 f9e0 	bl	800ab40 <__multadd>
 800a780:	4601      	mov	r1, r0
 800a782:	4604      	mov	r4, r0
 800a784:	4628      	mov	r0, r5
 800a786:	f000 fbf7 	bl	800af78 <__mcmp>
 800a78a:	2800      	cmp	r0, #0
 800a78c:	f73f adde 	bgt.w	800a34c <_dtoa_r+0x434>
 800a790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a792:	f8dd 8000 	ldr.w	r8, [sp]
 800a796:	ea6f 0b03 	mvn.w	fp, r3
 800a79a:	f04f 0900 	mov.w	r9, #0
 800a79e:	4621      	mov	r1, r4
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f000 f9ab 	bl	800aafc <_Bfree>
 800a7a6:	2f00      	cmp	r7, #0
 800a7a8:	f43f aea7 	beq.w	800a4fa <_dtoa_r+0x5e2>
 800a7ac:	f1b9 0f00 	cmp.w	r9, #0
 800a7b0:	d005      	beq.n	800a7be <_dtoa_r+0x8a6>
 800a7b2:	45b9      	cmp	r9, r7
 800a7b4:	d003      	beq.n	800a7be <_dtoa_r+0x8a6>
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	f000 f99f 	bl	800aafc <_Bfree>
 800a7be:	4639      	mov	r1, r7
 800a7c0:	4630      	mov	r0, r6
 800a7c2:	f000 f99b 	bl	800aafc <_Bfree>
 800a7c6:	e698      	b.n	800a4fa <_dtoa_r+0x5e2>
 800a7c8:	2400      	movs	r4, #0
 800a7ca:	4627      	mov	r7, r4
 800a7cc:	e7e0      	b.n	800a790 <_dtoa_r+0x878>
 800a7ce:	46bb      	mov	fp, r7
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	4607      	mov	r7, r0
 800a7d4:	e5ba      	b.n	800a34c <_dtoa_r+0x434>
 800a7d6:	9b08      	ldr	r3, [sp, #32]
 800a7d8:	46ca      	mov	sl, r9
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 8100 	beq.w	800a9e0 <_dtoa_r+0xac8>
 800a7e0:	f1b8 0f00 	cmp.w	r8, #0
 800a7e4:	dd05      	ble.n	800a7f2 <_dtoa_r+0x8da>
 800a7e6:	4639      	mov	r1, r7
 800a7e8:	4642      	mov	r2, r8
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	f000 fb58 	bl	800aea0 <__lshift>
 800a7f0:	4607      	mov	r7, r0
 800a7f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d05d      	beq.n	800a8b4 <_dtoa_r+0x99c>
 800a7f8:	6879      	ldr	r1, [r7, #4]
 800a7fa:	4630      	mov	r0, r6
 800a7fc:	f000 f93e 	bl	800aa7c <_Balloc>
 800a800:	4680      	mov	r8, r0
 800a802:	b928      	cbnz	r0, 800a810 <_dtoa_r+0x8f8>
 800a804:	4b82      	ldr	r3, [pc, #520]	; (800aa10 <_dtoa_r+0xaf8>)
 800a806:	4602      	mov	r2, r0
 800a808:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a80c:	f7ff bb9a 	b.w	8009f44 <_dtoa_r+0x2c>
 800a810:	693a      	ldr	r2, [r7, #16]
 800a812:	3202      	adds	r2, #2
 800a814:	0092      	lsls	r2, r2, #2
 800a816:	f107 010c 	add.w	r1, r7, #12
 800a81a:	300c      	adds	r0, #12
 800a81c:	f000 f914 	bl	800aa48 <memcpy>
 800a820:	2201      	movs	r2, #1
 800a822:	4641      	mov	r1, r8
 800a824:	4630      	mov	r0, r6
 800a826:	f000 fb3b 	bl	800aea0 <__lshift>
 800a82a:	9b00      	ldr	r3, [sp, #0]
 800a82c:	3301      	adds	r3, #1
 800a82e:	9305      	str	r3, [sp, #20]
 800a830:	9b00      	ldr	r3, [sp, #0]
 800a832:	4453      	add	r3, sl
 800a834:	9309      	str	r3, [sp, #36]	; 0x24
 800a836:	9b02      	ldr	r3, [sp, #8]
 800a838:	f003 0301 	and.w	r3, r3, #1
 800a83c:	46b9      	mov	r9, r7
 800a83e:	9308      	str	r3, [sp, #32]
 800a840:	4607      	mov	r7, r0
 800a842:	9b05      	ldr	r3, [sp, #20]
 800a844:	4621      	mov	r1, r4
 800a846:	3b01      	subs	r3, #1
 800a848:	4628      	mov	r0, r5
 800a84a:	9302      	str	r3, [sp, #8]
 800a84c:	f7ff fad8 	bl	8009e00 <quorem>
 800a850:	4603      	mov	r3, r0
 800a852:	3330      	adds	r3, #48	; 0x30
 800a854:	9006      	str	r0, [sp, #24]
 800a856:	4649      	mov	r1, r9
 800a858:	4628      	mov	r0, r5
 800a85a:	930a      	str	r3, [sp, #40]	; 0x28
 800a85c:	f000 fb8c 	bl	800af78 <__mcmp>
 800a860:	463a      	mov	r2, r7
 800a862:	4682      	mov	sl, r0
 800a864:	4621      	mov	r1, r4
 800a866:	4630      	mov	r0, r6
 800a868:	f000 fba2 	bl	800afb0 <__mdiff>
 800a86c:	68c2      	ldr	r2, [r0, #12]
 800a86e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a870:	4680      	mov	r8, r0
 800a872:	bb0a      	cbnz	r2, 800a8b8 <_dtoa_r+0x9a0>
 800a874:	4601      	mov	r1, r0
 800a876:	4628      	mov	r0, r5
 800a878:	f000 fb7e 	bl	800af78 <__mcmp>
 800a87c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a87e:	4602      	mov	r2, r0
 800a880:	4641      	mov	r1, r8
 800a882:	4630      	mov	r0, r6
 800a884:	920e      	str	r2, [sp, #56]	; 0x38
 800a886:	930a      	str	r3, [sp, #40]	; 0x28
 800a888:	f000 f938 	bl	800aafc <_Bfree>
 800a88c:	9b07      	ldr	r3, [sp, #28]
 800a88e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a890:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a894:	ea43 0102 	orr.w	r1, r3, r2
 800a898:	9b08      	ldr	r3, [sp, #32]
 800a89a:	430b      	orrs	r3, r1
 800a89c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a89e:	d10d      	bne.n	800a8bc <_dtoa_r+0x9a4>
 800a8a0:	2b39      	cmp	r3, #57	; 0x39
 800a8a2:	d029      	beq.n	800a8f8 <_dtoa_r+0x9e0>
 800a8a4:	f1ba 0f00 	cmp.w	sl, #0
 800a8a8:	dd01      	ble.n	800a8ae <_dtoa_r+0x996>
 800a8aa:	9b06      	ldr	r3, [sp, #24]
 800a8ac:	3331      	adds	r3, #49	; 0x31
 800a8ae:	9a02      	ldr	r2, [sp, #8]
 800a8b0:	7013      	strb	r3, [r2, #0]
 800a8b2:	e774      	b.n	800a79e <_dtoa_r+0x886>
 800a8b4:	4638      	mov	r0, r7
 800a8b6:	e7b8      	b.n	800a82a <_dtoa_r+0x912>
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	e7e1      	b.n	800a880 <_dtoa_r+0x968>
 800a8bc:	f1ba 0f00 	cmp.w	sl, #0
 800a8c0:	db06      	blt.n	800a8d0 <_dtoa_r+0x9b8>
 800a8c2:	9907      	ldr	r1, [sp, #28]
 800a8c4:	ea41 0a0a 	orr.w	sl, r1, sl
 800a8c8:	9908      	ldr	r1, [sp, #32]
 800a8ca:	ea5a 0101 	orrs.w	r1, sl, r1
 800a8ce:	d120      	bne.n	800a912 <_dtoa_r+0x9fa>
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	ddec      	ble.n	800a8ae <_dtoa_r+0x996>
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	4630      	mov	r0, r6
 800a8da:	9305      	str	r3, [sp, #20]
 800a8dc:	f000 fae0 	bl	800aea0 <__lshift>
 800a8e0:	4621      	mov	r1, r4
 800a8e2:	4605      	mov	r5, r0
 800a8e4:	f000 fb48 	bl	800af78 <__mcmp>
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	9b05      	ldr	r3, [sp, #20]
 800a8ec:	dc02      	bgt.n	800a8f4 <_dtoa_r+0x9dc>
 800a8ee:	d1de      	bne.n	800a8ae <_dtoa_r+0x996>
 800a8f0:	07da      	lsls	r2, r3, #31
 800a8f2:	d5dc      	bpl.n	800a8ae <_dtoa_r+0x996>
 800a8f4:	2b39      	cmp	r3, #57	; 0x39
 800a8f6:	d1d8      	bne.n	800a8aa <_dtoa_r+0x992>
 800a8f8:	9a02      	ldr	r2, [sp, #8]
 800a8fa:	2339      	movs	r3, #57	; 0x39
 800a8fc:	7013      	strb	r3, [r2, #0]
 800a8fe:	4643      	mov	r3, r8
 800a900:	4698      	mov	r8, r3
 800a902:	3b01      	subs	r3, #1
 800a904:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a908:	2a39      	cmp	r2, #57	; 0x39
 800a90a:	d051      	beq.n	800a9b0 <_dtoa_r+0xa98>
 800a90c:	3201      	adds	r2, #1
 800a90e:	701a      	strb	r2, [r3, #0]
 800a910:	e745      	b.n	800a79e <_dtoa_r+0x886>
 800a912:	2a00      	cmp	r2, #0
 800a914:	dd03      	ble.n	800a91e <_dtoa_r+0xa06>
 800a916:	2b39      	cmp	r3, #57	; 0x39
 800a918:	d0ee      	beq.n	800a8f8 <_dtoa_r+0x9e0>
 800a91a:	3301      	adds	r3, #1
 800a91c:	e7c7      	b.n	800a8ae <_dtoa_r+0x996>
 800a91e:	9a05      	ldr	r2, [sp, #20]
 800a920:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a922:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a926:	428a      	cmp	r2, r1
 800a928:	d02b      	beq.n	800a982 <_dtoa_r+0xa6a>
 800a92a:	4629      	mov	r1, r5
 800a92c:	2300      	movs	r3, #0
 800a92e:	220a      	movs	r2, #10
 800a930:	4630      	mov	r0, r6
 800a932:	f000 f905 	bl	800ab40 <__multadd>
 800a936:	45b9      	cmp	r9, r7
 800a938:	4605      	mov	r5, r0
 800a93a:	f04f 0300 	mov.w	r3, #0
 800a93e:	f04f 020a 	mov.w	r2, #10
 800a942:	4649      	mov	r1, r9
 800a944:	4630      	mov	r0, r6
 800a946:	d107      	bne.n	800a958 <_dtoa_r+0xa40>
 800a948:	f000 f8fa 	bl	800ab40 <__multadd>
 800a94c:	4681      	mov	r9, r0
 800a94e:	4607      	mov	r7, r0
 800a950:	9b05      	ldr	r3, [sp, #20]
 800a952:	3301      	adds	r3, #1
 800a954:	9305      	str	r3, [sp, #20]
 800a956:	e774      	b.n	800a842 <_dtoa_r+0x92a>
 800a958:	f000 f8f2 	bl	800ab40 <__multadd>
 800a95c:	4639      	mov	r1, r7
 800a95e:	4681      	mov	r9, r0
 800a960:	2300      	movs	r3, #0
 800a962:	220a      	movs	r2, #10
 800a964:	4630      	mov	r0, r6
 800a966:	f000 f8eb 	bl	800ab40 <__multadd>
 800a96a:	4607      	mov	r7, r0
 800a96c:	e7f0      	b.n	800a950 <_dtoa_r+0xa38>
 800a96e:	f1ba 0f00 	cmp.w	sl, #0
 800a972:	9a00      	ldr	r2, [sp, #0]
 800a974:	bfcc      	ite	gt
 800a976:	46d0      	movgt	r8, sl
 800a978:	f04f 0801 	movle.w	r8, #1
 800a97c:	4490      	add	r8, r2
 800a97e:	f04f 0900 	mov.w	r9, #0
 800a982:	4629      	mov	r1, r5
 800a984:	2201      	movs	r2, #1
 800a986:	4630      	mov	r0, r6
 800a988:	9302      	str	r3, [sp, #8]
 800a98a:	f000 fa89 	bl	800aea0 <__lshift>
 800a98e:	4621      	mov	r1, r4
 800a990:	4605      	mov	r5, r0
 800a992:	f000 faf1 	bl	800af78 <__mcmp>
 800a996:	2800      	cmp	r0, #0
 800a998:	dcb1      	bgt.n	800a8fe <_dtoa_r+0x9e6>
 800a99a:	d102      	bne.n	800a9a2 <_dtoa_r+0xa8a>
 800a99c:	9b02      	ldr	r3, [sp, #8]
 800a99e:	07db      	lsls	r3, r3, #31
 800a9a0:	d4ad      	bmi.n	800a8fe <_dtoa_r+0x9e6>
 800a9a2:	4643      	mov	r3, r8
 800a9a4:	4698      	mov	r8, r3
 800a9a6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9aa:	2a30      	cmp	r2, #48	; 0x30
 800a9ac:	d0fa      	beq.n	800a9a4 <_dtoa_r+0xa8c>
 800a9ae:	e6f6      	b.n	800a79e <_dtoa_r+0x886>
 800a9b0:	9a00      	ldr	r2, [sp, #0]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d1a4      	bne.n	800a900 <_dtoa_r+0x9e8>
 800a9b6:	f10b 0b01 	add.w	fp, fp, #1
 800a9ba:	2331      	movs	r3, #49	; 0x31
 800a9bc:	e778      	b.n	800a8b0 <_dtoa_r+0x998>
 800a9be:	4b15      	ldr	r3, [pc, #84]	; (800aa14 <_dtoa_r+0xafc>)
 800a9c0:	f7ff bb12 	b.w	8009fe8 <_dtoa_r+0xd0>
 800a9c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	f47f aaee 	bne.w	8009fa8 <_dtoa_r+0x90>
 800a9cc:	4b12      	ldr	r3, [pc, #72]	; (800aa18 <_dtoa_r+0xb00>)
 800a9ce:	f7ff bb0b 	b.w	8009fe8 <_dtoa_r+0xd0>
 800a9d2:	f1ba 0f00 	cmp.w	sl, #0
 800a9d6:	dc03      	bgt.n	800a9e0 <_dtoa_r+0xac8>
 800a9d8:	9b07      	ldr	r3, [sp, #28]
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	f73f aec7 	bgt.w	800a76e <_dtoa_r+0x856>
 800a9e0:	f8dd 8000 	ldr.w	r8, [sp]
 800a9e4:	4621      	mov	r1, r4
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	f7ff fa0a 	bl	8009e00 <quorem>
 800a9ec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a9f0:	f808 3b01 	strb.w	r3, [r8], #1
 800a9f4:	9a00      	ldr	r2, [sp, #0]
 800a9f6:	eba8 0202 	sub.w	r2, r8, r2
 800a9fa:	4592      	cmp	sl, r2
 800a9fc:	ddb7      	ble.n	800a96e <_dtoa_r+0xa56>
 800a9fe:	4629      	mov	r1, r5
 800aa00:	2300      	movs	r3, #0
 800aa02:	220a      	movs	r2, #10
 800aa04:	4630      	mov	r0, r6
 800aa06:	f000 f89b 	bl	800ab40 <__multadd>
 800aa0a:	4605      	mov	r5, r0
 800aa0c:	e7ea      	b.n	800a9e4 <_dtoa_r+0xacc>
 800aa0e:	bf00      	nop
 800aa10:	0800c288 	.word	0x0800c288
 800aa14:	0800c144 	.word	0x0800c144
 800aa18:	0800c21c 	.word	0x0800c21c

0800aa1c <fiprintf>:
 800aa1c:	b40e      	push	{r1, r2, r3}
 800aa1e:	b503      	push	{r0, r1, lr}
 800aa20:	4601      	mov	r1, r0
 800aa22:	ab03      	add	r3, sp, #12
 800aa24:	4805      	ldr	r0, [pc, #20]	; (800aa3c <fiprintf+0x20>)
 800aa26:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa2a:	6800      	ldr	r0, [r0, #0]
 800aa2c:	9301      	str	r3, [sp, #4]
 800aa2e:	f000 fd5d 	bl	800b4ec <_vfiprintf_r>
 800aa32:	b002      	add	sp, #8
 800aa34:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa38:	b003      	add	sp, #12
 800aa3a:	4770      	bx	lr
 800aa3c:	200001ec 	.word	0x200001ec

0800aa40 <_localeconv_r>:
 800aa40:	4800      	ldr	r0, [pc, #0]	; (800aa44 <_localeconv_r+0x4>)
 800aa42:	4770      	bx	lr
 800aa44:	20000340 	.word	0x20000340

0800aa48 <memcpy>:
 800aa48:	440a      	add	r2, r1
 800aa4a:	4291      	cmp	r1, r2
 800aa4c:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa50:	d100      	bne.n	800aa54 <memcpy+0xc>
 800aa52:	4770      	bx	lr
 800aa54:	b510      	push	{r4, lr}
 800aa56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa5e:	4291      	cmp	r1, r2
 800aa60:	d1f9      	bne.n	800aa56 <memcpy+0xe>
 800aa62:	bd10      	pop	{r4, pc}

0800aa64 <__malloc_lock>:
 800aa64:	4801      	ldr	r0, [pc, #4]	; (800aa6c <__malloc_lock+0x8>)
 800aa66:	f001 b8f1 	b.w	800bc4c <__retarget_lock_acquire_recursive>
 800aa6a:	bf00      	nop
 800aa6c:	20000894 	.word	0x20000894

0800aa70 <__malloc_unlock>:
 800aa70:	4801      	ldr	r0, [pc, #4]	; (800aa78 <__malloc_unlock+0x8>)
 800aa72:	f001 b8ec 	b.w	800bc4e <__retarget_lock_release_recursive>
 800aa76:	bf00      	nop
 800aa78:	20000894 	.word	0x20000894

0800aa7c <_Balloc>:
 800aa7c:	b570      	push	{r4, r5, r6, lr}
 800aa7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aa80:	4604      	mov	r4, r0
 800aa82:	460d      	mov	r5, r1
 800aa84:	b976      	cbnz	r6, 800aaa4 <_Balloc+0x28>
 800aa86:	2010      	movs	r0, #16
 800aa88:	f7fe fbe8 	bl	800925c <malloc>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	6260      	str	r0, [r4, #36]	; 0x24
 800aa90:	b920      	cbnz	r0, 800aa9c <_Balloc+0x20>
 800aa92:	4b18      	ldr	r3, [pc, #96]	; (800aaf4 <_Balloc+0x78>)
 800aa94:	4818      	ldr	r0, [pc, #96]	; (800aaf8 <_Balloc+0x7c>)
 800aa96:	2166      	movs	r1, #102	; 0x66
 800aa98:	f7ff f994 	bl	8009dc4 <__assert_func>
 800aa9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aaa0:	6006      	str	r6, [r0, #0]
 800aaa2:	60c6      	str	r6, [r0, #12]
 800aaa4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aaa6:	68f3      	ldr	r3, [r6, #12]
 800aaa8:	b183      	cbz	r3, 800aacc <_Balloc+0x50>
 800aaaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aab2:	b9b8      	cbnz	r0, 800aae4 <_Balloc+0x68>
 800aab4:	2101      	movs	r1, #1
 800aab6:	fa01 f605 	lsl.w	r6, r1, r5
 800aaba:	1d72      	adds	r2, r6, #5
 800aabc:	0092      	lsls	r2, r2, #2
 800aabe:	4620      	mov	r0, r4
 800aac0:	f000 fb5a 	bl	800b178 <_calloc_r>
 800aac4:	b160      	cbz	r0, 800aae0 <_Balloc+0x64>
 800aac6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aaca:	e00e      	b.n	800aaea <_Balloc+0x6e>
 800aacc:	2221      	movs	r2, #33	; 0x21
 800aace:	2104      	movs	r1, #4
 800aad0:	4620      	mov	r0, r4
 800aad2:	f000 fb51 	bl	800b178 <_calloc_r>
 800aad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aad8:	60f0      	str	r0, [r6, #12]
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d1e4      	bne.n	800aaaa <_Balloc+0x2e>
 800aae0:	2000      	movs	r0, #0
 800aae2:	bd70      	pop	{r4, r5, r6, pc}
 800aae4:	6802      	ldr	r2, [r0, #0]
 800aae6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aaea:	2300      	movs	r3, #0
 800aaec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aaf0:	e7f7      	b.n	800aae2 <_Balloc+0x66>
 800aaf2:	bf00      	nop
 800aaf4:	0800c168 	.word	0x0800c168
 800aaf8:	0800c299 	.word	0x0800c299

0800aafc <_Bfree>:
 800aafc:	b570      	push	{r4, r5, r6, lr}
 800aafe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ab00:	4605      	mov	r5, r0
 800ab02:	460c      	mov	r4, r1
 800ab04:	b976      	cbnz	r6, 800ab24 <_Bfree+0x28>
 800ab06:	2010      	movs	r0, #16
 800ab08:	f7fe fba8 	bl	800925c <malloc>
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	6268      	str	r0, [r5, #36]	; 0x24
 800ab10:	b920      	cbnz	r0, 800ab1c <_Bfree+0x20>
 800ab12:	4b09      	ldr	r3, [pc, #36]	; (800ab38 <_Bfree+0x3c>)
 800ab14:	4809      	ldr	r0, [pc, #36]	; (800ab3c <_Bfree+0x40>)
 800ab16:	218a      	movs	r1, #138	; 0x8a
 800ab18:	f7ff f954 	bl	8009dc4 <__assert_func>
 800ab1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab20:	6006      	str	r6, [r0, #0]
 800ab22:	60c6      	str	r6, [r0, #12]
 800ab24:	b13c      	cbz	r4, 800ab36 <_Bfree+0x3a>
 800ab26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ab28:	6862      	ldr	r2, [r4, #4]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab30:	6021      	str	r1, [r4, #0]
 800ab32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab36:	bd70      	pop	{r4, r5, r6, pc}
 800ab38:	0800c168 	.word	0x0800c168
 800ab3c:	0800c299 	.word	0x0800c299

0800ab40 <__multadd>:
 800ab40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab44:	690e      	ldr	r6, [r1, #16]
 800ab46:	4607      	mov	r7, r0
 800ab48:	4698      	mov	r8, r3
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	f101 0014 	add.w	r0, r1, #20
 800ab50:	2300      	movs	r3, #0
 800ab52:	6805      	ldr	r5, [r0, #0]
 800ab54:	b2a9      	uxth	r1, r5
 800ab56:	fb02 8101 	mla	r1, r2, r1, r8
 800ab5a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ab5e:	0c2d      	lsrs	r5, r5, #16
 800ab60:	fb02 c505 	mla	r5, r2, r5, ip
 800ab64:	b289      	uxth	r1, r1
 800ab66:	3301      	adds	r3, #1
 800ab68:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ab6c:	429e      	cmp	r6, r3
 800ab6e:	f840 1b04 	str.w	r1, [r0], #4
 800ab72:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ab76:	dcec      	bgt.n	800ab52 <__multadd+0x12>
 800ab78:	f1b8 0f00 	cmp.w	r8, #0
 800ab7c:	d022      	beq.n	800abc4 <__multadd+0x84>
 800ab7e:	68a3      	ldr	r3, [r4, #8]
 800ab80:	42b3      	cmp	r3, r6
 800ab82:	dc19      	bgt.n	800abb8 <__multadd+0x78>
 800ab84:	6861      	ldr	r1, [r4, #4]
 800ab86:	4638      	mov	r0, r7
 800ab88:	3101      	adds	r1, #1
 800ab8a:	f7ff ff77 	bl	800aa7c <_Balloc>
 800ab8e:	4605      	mov	r5, r0
 800ab90:	b928      	cbnz	r0, 800ab9e <__multadd+0x5e>
 800ab92:	4602      	mov	r2, r0
 800ab94:	4b0d      	ldr	r3, [pc, #52]	; (800abcc <__multadd+0x8c>)
 800ab96:	480e      	ldr	r0, [pc, #56]	; (800abd0 <__multadd+0x90>)
 800ab98:	21b5      	movs	r1, #181	; 0xb5
 800ab9a:	f7ff f913 	bl	8009dc4 <__assert_func>
 800ab9e:	6922      	ldr	r2, [r4, #16]
 800aba0:	3202      	adds	r2, #2
 800aba2:	f104 010c 	add.w	r1, r4, #12
 800aba6:	0092      	lsls	r2, r2, #2
 800aba8:	300c      	adds	r0, #12
 800abaa:	f7ff ff4d 	bl	800aa48 <memcpy>
 800abae:	4621      	mov	r1, r4
 800abb0:	4638      	mov	r0, r7
 800abb2:	f7ff ffa3 	bl	800aafc <_Bfree>
 800abb6:	462c      	mov	r4, r5
 800abb8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800abbc:	3601      	adds	r6, #1
 800abbe:	f8c3 8014 	str.w	r8, [r3, #20]
 800abc2:	6126      	str	r6, [r4, #16]
 800abc4:	4620      	mov	r0, r4
 800abc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abca:	bf00      	nop
 800abcc:	0800c288 	.word	0x0800c288
 800abd0:	0800c299 	.word	0x0800c299

0800abd4 <__hi0bits>:
 800abd4:	0c03      	lsrs	r3, r0, #16
 800abd6:	041b      	lsls	r3, r3, #16
 800abd8:	b9d3      	cbnz	r3, 800ac10 <__hi0bits+0x3c>
 800abda:	0400      	lsls	r0, r0, #16
 800abdc:	2310      	movs	r3, #16
 800abde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800abe2:	bf04      	itt	eq
 800abe4:	0200      	lsleq	r0, r0, #8
 800abe6:	3308      	addeq	r3, #8
 800abe8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800abec:	bf04      	itt	eq
 800abee:	0100      	lsleq	r0, r0, #4
 800abf0:	3304      	addeq	r3, #4
 800abf2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800abf6:	bf04      	itt	eq
 800abf8:	0080      	lsleq	r0, r0, #2
 800abfa:	3302      	addeq	r3, #2
 800abfc:	2800      	cmp	r0, #0
 800abfe:	db05      	blt.n	800ac0c <__hi0bits+0x38>
 800ac00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac04:	f103 0301 	add.w	r3, r3, #1
 800ac08:	bf08      	it	eq
 800ac0a:	2320      	moveq	r3, #32
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	4770      	bx	lr
 800ac10:	2300      	movs	r3, #0
 800ac12:	e7e4      	b.n	800abde <__hi0bits+0xa>

0800ac14 <__lo0bits>:
 800ac14:	6803      	ldr	r3, [r0, #0]
 800ac16:	f013 0207 	ands.w	r2, r3, #7
 800ac1a:	4601      	mov	r1, r0
 800ac1c:	d00b      	beq.n	800ac36 <__lo0bits+0x22>
 800ac1e:	07da      	lsls	r2, r3, #31
 800ac20:	d424      	bmi.n	800ac6c <__lo0bits+0x58>
 800ac22:	0798      	lsls	r0, r3, #30
 800ac24:	bf49      	itett	mi
 800ac26:	085b      	lsrmi	r3, r3, #1
 800ac28:	089b      	lsrpl	r3, r3, #2
 800ac2a:	2001      	movmi	r0, #1
 800ac2c:	600b      	strmi	r3, [r1, #0]
 800ac2e:	bf5c      	itt	pl
 800ac30:	600b      	strpl	r3, [r1, #0]
 800ac32:	2002      	movpl	r0, #2
 800ac34:	4770      	bx	lr
 800ac36:	b298      	uxth	r0, r3
 800ac38:	b9b0      	cbnz	r0, 800ac68 <__lo0bits+0x54>
 800ac3a:	0c1b      	lsrs	r3, r3, #16
 800ac3c:	2010      	movs	r0, #16
 800ac3e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ac42:	bf04      	itt	eq
 800ac44:	0a1b      	lsreq	r3, r3, #8
 800ac46:	3008      	addeq	r0, #8
 800ac48:	071a      	lsls	r2, r3, #28
 800ac4a:	bf04      	itt	eq
 800ac4c:	091b      	lsreq	r3, r3, #4
 800ac4e:	3004      	addeq	r0, #4
 800ac50:	079a      	lsls	r2, r3, #30
 800ac52:	bf04      	itt	eq
 800ac54:	089b      	lsreq	r3, r3, #2
 800ac56:	3002      	addeq	r0, #2
 800ac58:	07da      	lsls	r2, r3, #31
 800ac5a:	d403      	bmi.n	800ac64 <__lo0bits+0x50>
 800ac5c:	085b      	lsrs	r3, r3, #1
 800ac5e:	f100 0001 	add.w	r0, r0, #1
 800ac62:	d005      	beq.n	800ac70 <__lo0bits+0x5c>
 800ac64:	600b      	str	r3, [r1, #0]
 800ac66:	4770      	bx	lr
 800ac68:	4610      	mov	r0, r2
 800ac6a:	e7e8      	b.n	800ac3e <__lo0bits+0x2a>
 800ac6c:	2000      	movs	r0, #0
 800ac6e:	4770      	bx	lr
 800ac70:	2020      	movs	r0, #32
 800ac72:	4770      	bx	lr

0800ac74 <__i2b>:
 800ac74:	b510      	push	{r4, lr}
 800ac76:	460c      	mov	r4, r1
 800ac78:	2101      	movs	r1, #1
 800ac7a:	f7ff feff 	bl	800aa7c <_Balloc>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	b928      	cbnz	r0, 800ac8e <__i2b+0x1a>
 800ac82:	4b05      	ldr	r3, [pc, #20]	; (800ac98 <__i2b+0x24>)
 800ac84:	4805      	ldr	r0, [pc, #20]	; (800ac9c <__i2b+0x28>)
 800ac86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ac8a:	f7ff f89b 	bl	8009dc4 <__assert_func>
 800ac8e:	2301      	movs	r3, #1
 800ac90:	6144      	str	r4, [r0, #20]
 800ac92:	6103      	str	r3, [r0, #16]
 800ac94:	bd10      	pop	{r4, pc}
 800ac96:	bf00      	nop
 800ac98:	0800c288 	.word	0x0800c288
 800ac9c:	0800c299 	.word	0x0800c299

0800aca0 <__multiply>:
 800aca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca4:	4614      	mov	r4, r2
 800aca6:	690a      	ldr	r2, [r1, #16]
 800aca8:	6923      	ldr	r3, [r4, #16]
 800acaa:	429a      	cmp	r2, r3
 800acac:	bfb8      	it	lt
 800acae:	460b      	movlt	r3, r1
 800acb0:	460d      	mov	r5, r1
 800acb2:	bfbc      	itt	lt
 800acb4:	4625      	movlt	r5, r4
 800acb6:	461c      	movlt	r4, r3
 800acb8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800acbc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800acc0:	68ab      	ldr	r3, [r5, #8]
 800acc2:	6869      	ldr	r1, [r5, #4]
 800acc4:	eb0a 0709 	add.w	r7, sl, r9
 800acc8:	42bb      	cmp	r3, r7
 800acca:	b085      	sub	sp, #20
 800accc:	bfb8      	it	lt
 800acce:	3101      	addlt	r1, #1
 800acd0:	f7ff fed4 	bl	800aa7c <_Balloc>
 800acd4:	b930      	cbnz	r0, 800ace4 <__multiply+0x44>
 800acd6:	4602      	mov	r2, r0
 800acd8:	4b42      	ldr	r3, [pc, #264]	; (800ade4 <__multiply+0x144>)
 800acda:	4843      	ldr	r0, [pc, #268]	; (800ade8 <__multiply+0x148>)
 800acdc:	f240 115d 	movw	r1, #349	; 0x15d
 800ace0:	f7ff f870 	bl	8009dc4 <__assert_func>
 800ace4:	f100 0614 	add.w	r6, r0, #20
 800ace8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800acec:	4633      	mov	r3, r6
 800acee:	2200      	movs	r2, #0
 800acf0:	4543      	cmp	r3, r8
 800acf2:	d31e      	bcc.n	800ad32 <__multiply+0x92>
 800acf4:	f105 0c14 	add.w	ip, r5, #20
 800acf8:	f104 0314 	add.w	r3, r4, #20
 800acfc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ad00:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ad04:	9202      	str	r2, [sp, #8]
 800ad06:	ebac 0205 	sub.w	r2, ip, r5
 800ad0a:	3a15      	subs	r2, #21
 800ad0c:	f022 0203 	bic.w	r2, r2, #3
 800ad10:	3204      	adds	r2, #4
 800ad12:	f105 0115 	add.w	r1, r5, #21
 800ad16:	458c      	cmp	ip, r1
 800ad18:	bf38      	it	cc
 800ad1a:	2204      	movcc	r2, #4
 800ad1c:	9201      	str	r2, [sp, #4]
 800ad1e:	9a02      	ldr	r2, [sp, #8]
 800ad20:	9303      	str	r3, [sp, #12]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d808      	bhi.n	800ad38 <__multiply+0x98>
 800ad26:	2f00      	cmp	r7, #0
 800ad28:	dc55      	bgt.n	800add6 <__multiply+0x136>
 800ad2a:	6107      	str	r7, [r0, #16]
 800ad2c:	b005      	add	sp, #20
 800ad2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad32:	f843 2b04 	str.w	r2, [r3], #4
 800ad36:	e7db      	b.n	800acf0 <__multiply+0x50>
 800ad38:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad3c:	f1ba 0f00 	cmp.w	sl, #0
 800ad40:	d020      	beq.n	800ad84 <__multiply+0xe4>
 800ad42:	f105 0e14 	add.w	lr, r5, #20
 800ad46:	46b1      	mov	r9, r6
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ad4e:	f8d9 b000 	ldr.w	fp, [r9]
 800ad52:	b2a1      	uxth	r1, r4
 800ad54:	fa1f fb8b 	uxth.w	fp, fp
 800ad58:	fb0a b101 	mla	r1, sl, r1, fp
 800ad5c:	4411      	add	r1, r2
 800ad5e:	f8d9 2000 	ldr.w	r2, [r9]
 800ad62:	0c24      	lsrs	r4, r4, #16
 800ad64:	0c12      	lsrs	r2, r2, #16
 800ad66:	fb0a 2404 	mla	r4, sl, r4, r2
 800ad6a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ad6e:	b289      	uxth	r1, r1
 800ad70:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ad74:	45f4      	cmp	ip, lr
 800ad76:	f849 1b04 	str.w	r1, [r9], #4
 800ad7a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ad7e:	d8e4      	bhi.n	800ad4a <__multiply+0xaa>
 800ad80:	9901      	ldr	r1, [sp, #4]
 800ad82:	5072      	str	r2, [r6, r1]
 800ad84:	9a03      	ldr	r2, [sp, #12]
 800ad86:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ad8a:	3304      	adds	r3, #4
 800ad8c:	f1b9 0f00 	cmp.w	r9, #0
 800ad90:	d01f      	beq.n	800add2 <__multiply+0x132>
 800ad92:	6834      	ldr	r4, [r6, #0]
 800ad94:	f105 0114 	add.w	r1, r5, #20
 800ad98:	46b6      	mov	lr, r6
 800ad9a:	f04f 0a00 	mov.w	sl, #0
 800ad9e:	880a      	ldrh	r2, [r1, #0]
 800ada0:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ada4:	fb09 b202 	mla	r2, r9, r2, fp
 800ada8:	4492      	add	sl, r2
 800adaa:	b2a4      	uxth	r4, r4
 800adac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800adb0:	f84e 4b04 	str.w	r4, [lr], #4
 800adb4:	f851 4b04 	ldr.w	r4, [r1], #4
 800adb8:	f8be 2000 	ldrh.w	r2, [lr]
 800adbc:	0c24      	lsrs	r4, r4, #16
 800adbe:	fb09 2404 	mla	r4, r9, r4, r2
 800adc2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800adc6:	458c      	cmp	ip, r1
 800adc8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800adcc:	d8e7      	bhi.n	800ad9e <__multiply+0xfe>
 800adce:	9a01      	ldr	r2, [sp, #4]
 800add0:	50b4      	str	r4, [r6, r2]
 800add2:	3604      	adds	r6, #4
 800add4:	e7a3      	b.n	800ad1e <__multiply+0x7e>
 800add6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1a5      	bne.n	800ad2a <__multiply+0x8a>
 800adde:	3f01      	subs	r7, #1
 800ade0:	e7a1      	b.n	800ad26 <__multiply+0x86>
 800ade2:	bf00      	nop
 800ade4:	0800c288 	.word	0x0800c288
 800ade8:	0800c299 	.word	0x0800c299

0800adec <__pow5mult>:
 800adec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adf0:	4615      	mov	r5, r2
 800adf2:	f012 0203 	ands.w	r2, r2, #3
 800adf6:	4606      	mov	r6, r0
 800adf8:	460f      	mov	r7, r1
 800adfa:	d007      	beq.n	800ae0c <__pow5mult+0x20>
 800adfc:	4c25      	ldr	r4, [pc, #148]	; (800ae94 <__pow5mult+0xa8>)
 800adfe:	3a01      	subs	r2, #1
 800ae00:	2300      	movs	r3, #0
 800ae02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae06:	f7ff fe9b 	bl	800ab40 <__multadd>
 800ae0a:	4607      	mov	r7, r0
 800ae0c:	10ad      	asrs	r5, r5, #2
 800ae0e:	d03d      	beq.n	800ae8c <__pow5mult+0xa0>
 800ae10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae12:	b97c      	cbnz	r4, 800ae34 <__pow5mult+0x48>
 800ae14:	2010      	movs	r0, #16
 800ae16:	f7fe fa21 	bl	800925c <malloc>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	6270      	str	r0, [r6, #36]	; 0x24
 800ae1e:	b928      	cbnz	r0, 800ae2c <__pow5mult+0x40>
 800ae20:	4b1d      	ldr	r3, [pc, #116]	; (800ae98 <__pow5mult+0xac>)
 800ae22:	481e      	ldr	r0, [pc, #120]	; (800ae9c <__pow5mult+0xb0>)
 800ae24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ae28:	f7fe ffcc 	bl	8009dc4 <__assert_func>
 800ae2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae30:	6004      	str	r4, [r0, #0]
 800ae32:	60c4      	str	r4, [r0, #12]
 800ae34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae3c:	b94c      	cbnz	r4, 800ae52 <__pow5mult+0x66>
 800ae3e:	f240 2171 	movw	r1, #625	; 0x271
 800ae42:	4630      	mov	r0, r6
 800ae44:	f7ff ff16 	bl	800ac74 <__i2b>
 800ae48:	2300      	movs	r3, #0
 800ae4a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae4e:	4604      	mov	r4, r0
 800ae50:	6003      	str	r3, [r0, #0]
 800ae52:	f04f 0900 	mov.w	r9, #0
 800ae56:	07eb      	lsls	r3, r5, #31
 800ae58:	d50a      	bpl.n	800ae70 <__pow5mult+0x84>
 800ae5a:	4639      	mov	r1, r7
 800ae5c:	4622      	mov	r2, r4
 800ae5e:	4630      	mov	r0, r6
 800ae60:	f7ff ff1e 	bl	800aca0 <__multiply>
 800ae64:	4639      	mov	r1, r7
 800ae66:	4680      	mov	r8, r0
 800ae68:	4630      	mov	r0, r6
 800ae6a:	f7ff fe47 	bl	800aafc <_Bfree>
 800ae6e:	4647      	mov	r7, r8
 800ae70:	106d      	asrs	r5, r5, #1
 800ae72:	d00b      	beq.n	800ae8c <__pow5mult+0xa0>
 800ae74:	6820      	ldr	r0, [r4, #0]
 800ae76:	b938      	cbnz	r0, 800ae88 <__pow5mult+0x9c>
 800ae78:	4622      	mov	r2, r4
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	f7ff ff0f 	bl	800aca0 <__multiply>
 800ae82:	6020      	str	r0, [r4, #0]
 800ae84:	f8c0 9000 	str.w	r9, [r0]
 800ae88:	4604      	mov	r4, r0
 800ae8a:	e7e4      	b.n	800ae56 <__pow5mult+0x6a>
 800ae8c:	4638      	mov	r0, r7
 800ae8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae92:	bf00      	nop
 800ae94:	0800c3f0 	.word	0x0800c3f0
 800ae98:	0800c168 	.word	0x0800c168
 800ae9c:	0800c299 	.word	0x0800c299

0800aea0 <__lshift>:
 800aea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aea4:	460c      	mov	r4, r1
 800aea6:	6849      	ldr	r1, [r1, #4]
 800aea8:	6923      	ldr	r3, [r4, #16]
 800aeaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aeae:	68a3      	ldr	r3, [r4, #8]
 800aeb0:	4607      	mov	r7, r0
 800aeb2:	4691      	mov	r9, r2
 800aeb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aeb8:	f108 0601 	add.w	r6, r8, #1
 800aebc:	42b3      	cmp	r3, r6
 800aebe:	db0b      	blt.n	800aed8 <__lshift+0x38>
 800aec0:	4638      	mov	r0, r7
 800aec2:	f7ff fddb 	bl	800aa7c <_Balloc>
 800aec6:	4605      	mov	r5, r0
 800aec8:	b948      	cbnz	r0, 800aede <__lshift+0x3e>
 800aeca:	4602      	mov	r2, r0
 800aecc:	4b28      	ldr	r3, [pc, #160]	; (800af70 <__lshift+0xd0>)
 800aece:	4829      	ldr	r0, [pc, #164]	; (800af74 <__lshift+0xd4>)
 800aed0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aed4:	f7fe ff76 	bl	8009dc4 <__assert_func>
 800aed8:	3101      	adds	r1, #1
 800aeda:	005b      	lsls	r3, r3, #1
 800aedc:	e7ee      	b.n	800aebc <__lshift+0x1c>
 800aede:	2300      	movs	r3, #0
 800aee0:	f100 0114 	add.w	r1, r0, #20
 800aee4:	f100 0210 	add.w	r2, r0, #16
 800aee8:	4618      	mov	r0, r3
 800aeea:	4553      	cmp	r3, sl
 800aeec:	db33      	blt.n	800af56 <__lshift+0xb6>
 800aeee:	6920      	ldr	r0, [r4, #16]
 800aef0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aef4:	f104 0314 	add.w	r3, r4, #20
 800aef8:	f019 091f 	ands.w	r9, r9, #31
 800aefc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af04:	d02b      	beq.n	800af5e <__lshift+0xbe>
 800af06:	f1c9 0e20 	rsb	lr, r9, #32
 800af0a:	468a      	mov	sl, r1
 800af0c:	2200      	movs	r2, #0
 800af0e:	6818      	ldr	r0, [r3, #0]
 800af10:	fa00 f009 	lsl.w	r0, r0, r9
 800af14:	4302      	orrs	r2, r0
 800af16:	f84a 2b04 	str.w	r2, [sl], #4
 800af1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af1e:	459c      	cmp	ip, r3
 800af20:	fa22 f20e 	lsr.w	r2, r2, lr
 800af24:	d8f3      	bhi.n	800af0e <__lshift+0x6e>
 800af26:	ebac 0304 	sub.w	r3, ip, r4
 800af2a:	3b15      	subs	r3, #21
 800af2c:	f023 0303 	bic.w	r3, r3, #3
 800af30:	3304      	adds	r3, #4
 800af32:	f104 0015 	add.w	r0, r4, #21
 800af36:	4584      	cmp	ip, r0
 800af38:	bf38      	it	cc
 800af3a:	2304      	movcc	r3, #4
 800af3c:	50ca      	str	r2, [r1, r3]
 800af3e:	b10a      	cbz	r2, 800af44 <__lshift+0xa4>
 800af40:	f108 0602 	add.w	r6, r8, #2
 800af44:	3e01      	subs	r6, #1
 800af46:	4638      	mov	r0, r7
 800af48:	612e      	str	r6, [r5, #16]
 800af4a:	4621      	mov	r1, r4
 800af4c:	f7ff fdd6 	bl	800aafc <_Bfree>
 800af50:	4628      	mov	r0, r5
 800af52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af56:	f842 0f04 	str.w	r0, [r2, #4]!
 800af5a:	3301      	adds	r3, #1
 800af5c:	e7c5      	b.n	800aeea <__lshift+0x4a>
 800af5e:	3904      	subs	r1, #4
 800af60:	f853 2b04 	ldr.w	r2, [r3], #4
 800af64:	f841 2f04 	str.w	r2, [r1, #4]!
 800af68:	459c      	cmp	ip, r3
 800af6a:	d8f9      	bhi.n	800af60 <__lshift+0xc0>
 800af6c:	e7ea      	b.n	800af44 <__lshift+0xa4>
 800af6e:	bf00      	nop
 800af70:	0800c288 	.word	0x0800c288
 800af74:	0800c299 	.word	0x0800c299

0800af78 <__mcmp>:
 800af78:	b530      	push	{r4, r5, lr}
 800af7a:	6902      	ldr	r2, [r0, #16]
 800af7c:	690c      	ldr	r4, [r1, #16]
 800af7e:	1b12      	subs	r2, r2, r4
 800af80:	d10e      	bne.n	800afa0 <__mcmp+0x28>
 800af82:	f100 0314 	add.w	r3, r0, #20
 800af86:	3114      	adds	r1, #20
 800af88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800af8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800af90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800af94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800af98:	42a5      	cmp	r5, r4
 800af9a:	d003      	beq.n	800afa4 <__mcmp+0x2c>
 800af9c:	d305      	bcc.n	800afaa <__mcmp+0x32>
 800af9e:	2201      	movs	r2, #1
 800afa0:	4610      	mov	r0, r2
 800afa2:	bd30      	pop	{r4, r5, pc}
 800afa4:	4283      	cmp	r3, r0
 800afa6:	d3f3      	bcc.n	800af90 <__mcmp+0x18>
 800afa8:	e7fa      	b.n	800afa0 <__mcmp+0x28>
 800afaa:	f04f 32ff 	mov.w	r2, #4294967295
 800afae:	e7f7      	b.n	800afa0 <__mcmp+0x28>

0800afb0 <__mdiff>:
 800afb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb4:	460c      	mov	r4, r1
 800afb6:	4606      	mov	r6, r0
 800afb8:	4611      	mov	r1, r2
 800afba:	4620      	mov	r0, r4
 800afbc:	4617      	mov	r7, r2
 800afbe:	f7ff ffdb 	bl	800af78 <__mcmp>
 800afc2:	1e05      	subs	r5, r0, #0
 800afc4:	d110      	bne.n	800afe8 <__mdiff+0x38>
 800afc6:	4629      	mov	r1, r5
 800afc8:	4630      	mov	r0, r6
 800afca:	f7ff fd57 	bl	800aa7c <_Balloc>
 800afce:	b930      	cbnz	r0, 800afde <__mdiff+0x2e>
 800afd0:	4b39      	ldr	r3, [pc, #228]	; (800b0b8 <__mdiff+0x108>)
 800afd2:	4602      	mov	r2, r0
 800afd4:	f240 2132 	movw	r1, #562	; 0x232
 800afd8:	4838      	ldr	r0, [pc, #224]	; (800b0bc <__mdiff+0x10c>)
 800afda:	f7fe fef3 	bl	8009dc4 <__assert_func>
 800afde:	2301      	movs	r3, #1
 800afe0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800afe4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe8:	bfa4      	itt	ge
 800afea:	463b      	movge	r3, r7
 800afec:	4627      	movge	r7, r4
 800afee:	4630      	mov	r0, r6
 800aff0:	6879      	ldr	r1, [r7, #4]
 800aff2:	bfa6      	itte	ge
 800aff4:	461c      	movge	r4, r3
 800aff6:	2500      	movge	r5, #0
 800aff8:	2501      	movlt	r5, #1
 800affa:	f7ff fd3f 	bl	800aa7c <_Balloc>
 800affe:	b920      	cbnz	r0, 800b00a <__mdiff+0x5a>
 800b000:	4b2d      	ldr	r3, [pc, #180]	; (800b0b8 <__mdiff+0x108>)
 800b002:	4602      	mov	r2, r0
 800b004:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b008:	e7e6      	b.n	800afd8 <__mdiff+0x28>
 800b00a:	693e      	ldr	r6, [r7, #16]
 800b00c:	60c5      	str	r5, [r0, #12]
 800b00e:	6925      	ldr	r5, [r4, #16]
 800b010:	f107 0114 	add.w	r1, r7, #20
 800b014:	f104 0914 	add.w	r9, r4, #20
 800b018:	f100 0e14 	add.w	lr, r0, #20
 800b01c:	f107 0210 	add.w	r2, r7, #16
 800b020:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b024:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b028:	46f2      	mov	sl, lr
 800b02a:	2700      	movs	r7, #0
 800b02c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b030:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b034:	fa1f f883 	uxth.w	r8, r3
 800b038:	fa17 f78b 	uxtah	r7, r7, fp
 800b03c:	0c1b      	lsrs	r3, r3, #16
 800b03e:	eba7 0808 	sub.w	r8, r7, r8
 800b042:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b046:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b04a:	fa1f f888 	uxth.w	r8, r8
 800b04e:	141f      	asrs	r7, r3, #16
 800b050:	454d      	cmp	r5, r9
 800b052:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b056:	f84a 3b04 	str.w	r3, [sl], #4
 800b05a:	d8e7      	bhi.n	800b02c <__mdiff+0x7c>
 800b05c:	1b2b      	subs	r3, r5, r4
 800b05e:	3b15      	subs	r3, #21
 800b060:	f023 0303 	bic.w	r3, r3, #3
 800b064:	3304      	adds	r3, #4
 800b066:	3415      	adds	r4, #21
 800b068:	42a5      	cmp	r5, r4
 800b06a:	bf38      	it	cc
 800b06c:	2304      	movcc	r3, #4
 800b06e:	4419      	add	r1, r3
 800b070:	4473      	add	r3, lr
 800b072:	469e      	mov	lr, r3
 800b074:	460d      	mov	r5, r1
 800b076:	4565      	cmp	r5, ip
 800b078:	d30e      	bcc.n	800b098 <__mdiff+0xe8>
 800b07a:	f10c 0203 	add.w	r2, ip, #3
 800b07e:	1a52      	subs	r2, r2, r1
 800b080:	f022 0203 	bic.w	r2, r2, #3
 800b084:	3903      	subs	r1, #3
 800b086:	458c      	cmp	ip, r1
 800b088:	bf38      	it	cc
 800b08a:	2200      	movcc	r2, #0
 800b08c:	441a      	add	r2, r3
 800b08e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b092:	b17b      	cbz	r3, 800b0b4 <__mdiff+0x104>
 800b094:	6106      	str	r6, [r0, #16]
 800b096:	e7a5      	b.n	800afe4 <__mdiff+0x34>
 800b098:	f855 8b04 	ldr.w	r8, [r5], #4
 800b09c:	fa17 f488 	uxtah	r4, r7, r8
 800b0a0:	1422      	asrs	r2, r4, #16
 800b0a2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b0a6:	b2a4      	uxth	r4, r4
 800b0a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b0ac:	f84e 4b04 	str.w	r4, [lr], #4
 800b0b0:	1417      	asrs	r7, r2, #16
 800b0b2:	e7e0      	b.n	800b076 <__mdiff+0xc6>
 800b0b4:	3e01      	subs	r6, #1
 800b0b6:	e7ea      	b.n	800b08e <__mdiff+0xde>
 800b0b8:	0800c288 	.word	0x0800c288
 800b0bc:	0800c299 	.word	0x0800c299

0800b0c0 <__d2b>:
 800b0c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0c4:	4689      	mov	r9, r1
 800b0c6:	2101      	movs	r1, #1
 800b0c8:	ec57 6b10 	vmov	r6, r7, d0
 800b0cc:	4690      	mov	r8, r2
 800b0ce:	f7ff fcd5 	bl	800aa7c <_Balloc>
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	b930      	cbnz	r0, 800b0e4 <__d2b+0x24>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	4b25      	ldr	r3, [pc, #148]	; (800b170 <__d2b+0xb0>)
 800b0da:	4826      	ldr	r0, [pc, #152]	; (800b174 <__d2b+0xb4>)
 800b0dc:	f240 310a 	movw	r1, #778	; 0x30a
 800b0e0:	f7fe fe70 	bl	8009dc4 <__assert_func>
 800b0e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b0e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b0ec:	bb35      	cbnz	r5, 800b13c <__d2b+0x7c>
 800b0ee:	2e00      	cmp	r6, #0
 800b0f0:	9301      	str	r3, [sp, #4]
 800b0f2:	d028      	beq.n	800b146 <__d2b+0x86>
 800b0f4:	4668      	mov	r0, sp
 800b0f6:	9600      	str	r6, [sp, #0]
 800b0f8:	f7ff fd8c 	bl	800ac14 <__lo0bits>
 800b0fc:	9900      	ldr	r1, [sp, #0]
 800b0fe:	b300      	cbz	r0, 800b142 <__d2b+0x82>
 800b100:	9a01      	ldr	r2, [sp, #4]
 800b102:	f1c0 0320 	rsb	r3, r0, #32
 800b106:	fa02 f303 	lsl.w	r3, r2, r3
 800b10a:	430b      	orrs	r3, r1
 800b10c:	40c2      	lsrs	r2, r0
 800b10e:	6163      	str	r3, [r4, #20]
 800b110:	9201      	str	r2, [sp, #4]
 800b112:	9b01      	ldr	r3, [sp, #4]
 800b114:	61a3      	str	r3, [r4, #24]
 800b116:	2b00      	cmp	r3, #0
 800b118:	bf14      	ite	ne
 800b11a:	2202      	movne	r2, #2
 800b11c:	2201      	moveq	r2, #1
 800b11e:	6122      	str	r2, [r4, #16]
 800b120:	b1d5      	cbz	r5, 800b158 <__d2b+0x98>
 800b122:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b126:	4405      	add	r5, r0
 800b128:	f8c9 5000 	str.w	r5, [r9]
 800b12c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b130:	f8c8 0000 	str.w	r0, [r8]
 800b134:	4620      	mov	r0, r4
 800b136:	b003      	add	sp, #12
 800b138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b13c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b140:	e7d5      	b.n	800b0ee <__d2b+0x2e>
 800b142:	6161      	str	r1, [r4, #20]
 800b144:	e7e5      	b.n	800b112 <__d2b+0x52>
 800b146:	a801      	add	r0, sp, #4
 800b148:	f7ff fd64 	bl	800ac14 <__lo0bits>
 800b14c:	9b01      	ldr	r3, [sp, #4]
 800b14e:	6163      	str	r3, [r4, #20]
 800b150:	2201      	movs	r2, #1
 800b152:	6122      	str	r2, [r4, #16]
 800b154:	3020      	adds	r0, #32
 800b156:	e7e3      	b.n	800b120 <__d2b+0x60>
 800b158:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b15c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b160:	f8c9 0000 	str.w	r0, [r9]
 800b164:	6918      	ldr	r0, [r3, #16]
 800b166:	f7ff fd35 	bl	800abd4 <__hi0bits>
 800b16a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b16e:	e7df      	b.n	800b130 <__d2b+0x70>
 800b170:	0800c288 	.word	0x0800c288
 800b174:	0800c299 	.word	0x0800c299

0800b178 <_calloc_r>:
 800b178:	b513      	push	{r0, r1, r4, lr}
 800b17a:	434a      	muls	r2, r1
 800b17c:	4611      	mov	r1, r2
 800b17e:	9201      	str	r2, [sp, #4]
 800b180:	f7fe f8d4 	bl	800932c <_malloc_r>
 800b184:	4604      	mov	r4, r0
 800b186:	b118      	cbz	r0, 800b190 <_calloc_r+0x18>
 800b188:	9a01      	ldr	r2, [sp, #4]
 800b18a:	2100      	movs	r1, #0
 800b18c:	f7fe f876 	bl	800927c <memset>
 800b190:	4620      	mov	r0, r4
 800b192:	b002      	add	sp, #8
 800b194:	bd10      	pop	{r4, pc}

0800b196 <_realloc_r>:
 800b196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b198:	4607      	mov	r7, r0
 800b19a:	4614      	mov	r4, r2
 800b19c:	460e      	mov	r6, r1
 800b19e:	b921      	cbnz	r1, 800b1aa <_realloc_r+0x14>
 800b1a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b1a4:	4611      	mov	r1, r2
 800b1a6:	f7fe b8c1 	b.w	800932c <_malloc_r>
 800b1aa:	b922      	cbnz	r2, 800b1b6 <_realloc_r+0x20>
 800b1ac:	f7fe f86e 	bl	800928c <_free_r>
 800b1b0:	4625      	mov	r5, r4
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1b6:	f000 fddb 	bl	800bd70 <_malloc_usable_size_r>
 800b1ba:	42a0      	cmp	r0, r4
 800b1bc:	d20f      	bcs.n	800b1de <_realloc_r+0x48>
 800b1be:	4621      	mov	r1, r4
 800b1c0:	4638      	mov	r0, r7
 800b1c2:	f7fe f8b3 	bl	800932c <_malloc_r>
 800b1c6:	4605      	mov	r5, r0
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d0f2      	beq.n	800b1b2 <_realloc_r+0x1c>
 800b1cc:	4631      	mov	r1, r6
 800b1ce:	4622      	mov	r2, r4
 800b1d0:	f7ff fc3a 	bl	800aa48 <memcpy>
 800b1d4:	4631      	mov	r1, r6
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	f7fe f858 	bl	800928c <_free_r>
 800b1dc:	e7e9      	b.n	800b1b2 <_realloc_r+0x1c>
 800b1de:	4635      	mov	r5, r6
 800b1e0:	e7e7      	b.n	800b1b2 <_realloc_r+0x1c>

0800b1e2 <__ssputs_r>:
 800b1e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1e6:	688e      	ldr	r6, [r1, #8]
 800b1e8:	429e      	cmp	r6, r3
 800b1ea:	4682      	mov	sl, r0
 800b1ec:	460c      	mov	r4, r1
 800b1ee:	4690      	mov	r8, r2
 800b1f0:	461f      	mov	r7, r3
 800b1f2:	d838      	bhi.n	800b266 <__ssputs_r+0x84>
 800b1f4:	898a      	ldrh	r2, [r1, #12]
 800b1f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b1fa:	d032      	beq.n	800b262 <__ssputs_r+0x80>
 800b1fc:	6825      	ldr	r5, [r4, #0]
 800b1fe:	6909      	ldr	r1, [r1, #16]
 800b200:	eba5 0901 	sub.w	r9, r5, r1
 800b204:	6965      	ldr	r5, [r4, #20]
 800b206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b20a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b20e:	3301      	adds	r3, #1
 800b210:	444b      	add	r3, r9
 800b212:	106d      	asrs	r5, r5, #1
 800b214:	429d      	cmp	r5, r3
 800b216:	bf38      	it	cc
 800b218:	461d      	movcc	r5, r3
 800b21a:	0553      	lsls	r3, r2, #21
 800b21c:	d531      	bpl.n	800b282 <__ssputs_r+0xa0>
 800b21e:	4629      	mov	r1, r5
 800b220:	f7fe f884 	bl	800932c <_malloc_r>
 800b224:	4606      	mov	r6, r0
 800b226:	b950      	cbnz	r0, 800b23e <__ssputs_r+0x5c>
 800b228:	230c      	movs	r3, #12
 800b22a:	f8ca 3000 	str.w	r3, [sl]
 800b22e:	89a3      	ldrh	r3, [r4, #12]
 800b230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b234:	81a3      	strh	r3, [r4, #12]
 800b236:	f04f 30ff 	mov.w	r0, #4294967295
 800b23a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b23e:	6921      	ldr	r1, [r4, #16]
 800b240:	464a      	mov	r2, r9
 800b242:	f7ff fc01 	bl	800aa48 <memcpy>
 800b246:	89a3      	ldrh	r3, [r4, #12]
 800b248:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b24c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b250:	81a3      	strh	r3, [r4, #12]
 800b252:	6126      	str	r6, [r4, #16]
 800b254:	6165      	str	r5, [r4, #20]
 800b256:	444e      	add	r6, r9
 800b258:	eba5 0509 	sub.w	r5, r5, r9
 800b25c:	6026      	str	r6, [r4, #0]
 800b25e:	60a5      	str	r5, [r4, #8]
 800b260:	463e      	mov	r6, r7
 800b262:	42be      	cmp	r6, r7
 800b264:	d900      	bls.n	800b268 <__ssputs_r+0x86>
 800b266:	463e      	mov	r6, r7
 800b268:	4632      	mov	r2, r6
 800b26a:	6820      	ldr	r0, [r4, #0]
 800b26c:	4641      	mov	r1, r8
 800b26e:	f000 fd65 	bl	800bd3c <memmove>
 800b272:	68a3      	ldr	r3, [r4, #8]
 800b274:	6822      	ldr	r2, [r4, #0]
 800b276:	1b9b      	subs	r3, r3, r6
 800b278:	4432      	add	r2, r6
 800b27a:	60a3      	str	r3, [r4, #8]
 800b27c:	6022      	str	r2, [r4, #0]
 800b27e:	2000      	movs	r0, #0
 800b280:	e7db      	b.n	800b23a <__ssputs_r+0x58>
 800b282:	462a      	mov	r2, r5
 800b284:	f7ff ff87 	bl	800b196 <_realloc_r>
 800b288:	4606      	mov	r6, r0
 800b28a:	2800      	cmp	r0, #0
 800b28c:	d1e1      	bne.n	800b252 <__ssputs_r+0x70>
 800b28e:	6921      	ldr	r1, [r4, #16]
 800b290:	4650      	mov	r0, sl
 800b292:	f7fd fffb 	bl	800928c <_free_r>
 800b296:	e7c7      	b.n	800b228 <__ssputs_r+0x46>

0800b298 <_svfiprintf_r>:
 800b298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29c:	4698      	mov	r8, r3
 800b29e:	898b      	ldrh	r3, [r1, #12]
 800b2a0:	061b      	lsls	r3, r3, #24
 800b2a2:	b09d      	sub	sp, #116	; 0x74
 800b2a4:	4607      	mov	r7, r0
 800b2a6:	460d      	mov	r5, r1
 800b2a8:	4614      	mov	r4, r2
 800b2aa:	d50e      	bpl.n	800b2ca <_svfiprintf_r+0x32>
 800b2ac:	690b      	ldr	r3, [r1, #16]
 800b2ae:	b963      	cbnz	r3, 800b2ca <_svfiprintf_r+0x32>
 800b2b0:	2140      	movs	r1, #64	; 0x40
 800b2b2:	f7fe f83b 	bl	800932c <_malloc_r>
 800b2b6:	6028      	str	r0, [r5, #0]
 800b2b8:	6128      	str	r0, [r5, #16]
 800b2ba:	b920      	cbnz	r0, 800b2c6 <_svfiprintf_r+0x2e>
 800b2bc:	230c      	movs	r3, #12
 800b2be:	603b      	str	r3, [r7, #0]
 800b2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c4:	e0d1      	b.n	800b46a <_svfiprintf_r+0x1d2>
 800b2c6:	2340      	movs	r3, #64	; 0x40
 800b2c8:	616b      	str	r3, [r5, #20]
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b2ce:	2320      	movs	r3, #32
 800b2d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2d8:	2330      	movs	r3, #48	; 0x30
 800b2da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b484 <_svfiprintf_r+0x1ec>
 800b2de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2e2:	f04f 0901 	mov.w	r9, #1
 800b2e6:	4623      	mov	r3, r4
 800b2e8:	469a      	mov	sl, r3
 800b2ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2ee:	b10a      	cbz	r2, 800b2f4 <_svfiprintf_r+0x5c>
 800b2f0:	2a25      	cmp	r2, #37	; 0x25
 800b2f2:	d1f9      	bne.n	800b2e8 <_svfiprintf_r+0x50>
 800b2f4:	ebba 0b04 	subs.w	fp, sl, r4
 800b2f8:	d00b      	beq.n	800b312 <_svfiprintf_r+0x7a>
 800b2fa:	465b      	mov	r3, fp
 800b2fc:	4622      	mov	r2, r4
 800b2fe:	4629      	mov	r1, r5
 800b300:	4638      	mov	r0, r7
 800b302:	f7ff ff6e 	bl	800b1e2 <__ssputs_r>
 800b306:	3001      	adds	r0, #1
 800b308:	f000 80aa 	beq.w	800b460 <_svfiprintf_r+0x1c8>
 800b30c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b30e:	445a      	add	r2, fp
 800b310:	9209      	str	r2, [sp, #36]	; 0x24
 800b312:	f89a 3000 	ldrb.w	r3, [sl]
 800b316:	2b00      	cmp	r3, #0
 800b318:	f000 80a2 	beq.w	800b460 <_svfiprintf_r+0x1c8>
 800b31c:	2300      	movs	r3, #0
 800b31e:	f04f 32ff 	mov.w	r2, #4294967295
 800b322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b326:	f10a 0a01 	add.w	sl, sl, #1
 800b32a:	9304      	str	r3, [sp, #16]
 800b32c:	9307      	str	r3, [sp, #28]
 800b32e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b332:	931a      	str	r3, [sp, #104]	; 0x68
 800b334:	4654      	mov	r4, sl
 800b336:	2205      	movs	r2, #5
 800b338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b33c:	4851      	ldr	r0, [pc, #324]	; (800b484 <_svfiprintf_r+0x1ec>)
 800b33e:	f7f4 ff97 	bl	8000270 <memchr>
 800b342:	9a04      	ldr	r2, [sp, #16]
 800b344:	b9d8      	cbnz	r0, 800b37e <_svfiprintf_r+0xe6>
 800b346:	06d0      	lsls	r0, r2, #27
 800b348:	bf44      	itt	mi
 800b34a:	2320      	movmi	r3, #32
 800b34c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b350:	0711      	lsls	r1, r2, #28
 800b352:	bf44      	itt	mi
 800b354:	232b      	movmi	r3, #43	; 0x2b
 800b356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b35a:	f89a 3000 	ldrb.w	r3, [sl]
 800b35e:	2b2a      	cmp	r3, #42	; 0x2a
 800b360:	d015      	beq.n	800b38e <_svfiprintf_r+0xf6>
 800b362:	9a07      	ldr	r2, [sp, #28]
 800b364:	4654      	mov	r4, sl
 800b366:	2000      	movs	r0, #0
 800b368:	f04f 0c0a 	mov.w	ip, #10
 800b36c:	4621      	mov	r1, r4
 800b36e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b372:	3b30      	subs	r3, #48	; 0x30
 800b374:	2b09      	cmp	r3, #9
 800b376:	d94e      	bls.n	800b416 <_svfiprintf_r+0x17e>
 800b378:	b1b0      	cbz	r0, 800b3a8 <_svfiprintf_r+0x110>
 800b37a:	9207      	str	r2, [sp, #28]
 800b37c:	e014      	b.n	800b3a8 <_svfiprintf_r+0x110>
 800b37e:	eba0 0308 	sub.w	r3, r0, r8
 800b382:	fa09 f303 	lsl.w	r3, r9, r3
 800b386:	4313      	orrs	r3, r2
 800b388:	9304      	str	r3, [sp, #16]
 800b38a:	46a2      	mov	sl, r4
 800b38c:	e7d2      	b.n	800b334 <_svfiprintf_r+0x9c>
 800b38e:	9b03      	ldr	r3, [sp, #12]
 800b390:	1d19      	adds	r1, r3, #4
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	9103      	str	r1, [sp, #12]
 800b396:	2b00      	cmp	r3, #0
 800b398:	bfbb      	ittet	lt
 800b39a:	425b      	neglt	r3, r3
 800b39c:	f042 0202 	orrlt.w	r2, r2, #2
 800b3a0:	9307      	strge	r3, [sp, #28]
 800b3a2:	9307      	strlt	r3, [sp, #28]
 800b3a4:	bfb8      	it	lt
 800b3a6:	9204      	strlt	r2, [sp, #16]
 800b3a8:	7823      	ldrb	r3, [r4, #0]
 800b3aa:	2b2e      	cmp	r3, #46	; 0x2e
 800b3ac:	d10c      	bne.n	800b3c8 <_svfiprintf_r+0x130>
 800b3ae:	7863      	ldrb	r3, [r4, #1]
 800b3b0:	2b2a      	cmp	r3, #42	; 0x2a
 800b3b2:	d135      	bne.n	800b420 <_svfiprintf_r+0x188>
 800b3b4:	9b03      	ldr	r3, [sp, #12]
 800b3b6:	1d1a      	adds	r2, r3, #4
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	9203      	str	r2, [sp, #12]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	bfb8      	it	lt
 800b3c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3c4:	3402      	adds	r4, #2
 800b3c6:	9305      	str	r3, [sp, #20]
 800b3c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b494 <_svfiprintf_r+0x1fc>
 800b3cc:	7821      	ldrb	r1, [r4, #0]
 800b3ce:	2203      	movs	r2, #3
 800b3d0:	4650      	mov	r0, sl
 800b3d2:	f7f4 ff4d 	bl	8000270 <memchr>
 800b3d6:	b140      	cbz	r0, 800b3ea <_svfiprintf_r+0x152>
 800b3d8:	2340      	movs	r3, #64	; 0x40
 800b3da:	eba0 000a 	sub.w	r0, r0, sl
 800b3de:	fa03 f000 	lsl.w	r0, r3, r0
 800b3e2:	9b04      	ldr	r3, [sp, #16]
 800b3e4:	4303      	orrs	r3, r0
 800b3e6:	3401      	adds	r4, #1
 800b3e8:	9304      	str	r3, [sp, #16]
 800b3ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3ee:	4826      	ldr	r0, [pc, #152]	; (800b488 <_svfiprintf_r+0x1f0>)
 800b3f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3f4:	2206      	movs	r2, #6
 800b3f6:	f7f4 ff3b 	bl	8000270 <memchr>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	d038      	beq.n	800b470 <_svfiprintf_r+0x1d8>
 800b3fe:	4b23      	ldr	r3, [pc, #140]	; (800b48c <_svfiprintf_r+0x1f4>)
 800b400:	bb1b      	cbnz	r3, 800b44a <_svfiprintf_r+0x1b2>
 800b402:	9b03      	ldr	r3, [sp, #12]
 800b404:	3307      	adds	r3, #7
 800b406:	f023 0307 	bic.w	r3, r3, #7
 800b40a:	3308      	adds	r3, #8
 800b40c:	9303      	str	r3, [sp, #12]
 800b40e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b410:	4433      	add	r3, r6
 800b412:	9309      	str	r3, [sp, #36]	; 0x24
 800b414:	e767      	b.n	800b2e6 <_svfiprintf_r+0x4e>
 800b416:	fb0c 3202 	mla	r2, ip, r2, r3
 800b41a:	460c      	mov	r4, r1
 800b41c:	2001      	movs	r0, #1
 800b41e:	e7a5      	b.n	800b36c <_svfiprintf_r+0xd4>
 800b420:	2300      	movs	r3, #0
 800b422:	3401      	adds	r4, #1
 800b424:	9305      	str	r3, [sp, #20]
 800b426:	4619      	mov	r1, r3
 800b428:	f04f 0c0a 	mov.w	ip, #10
 800b42c:	4620      	mov	r0, r4
 800b42e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b432:	3a30      	subs	r2, #48	; 0x30
 800b434:	2a09      	cmp	r2, #9
 800b436:	d903      	bls.n	800b440 <_svfiprintf_r+0x1a8>
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d0c5      	beq.n	800b3c8 <_svfiprintf_r+0x130>
 800b43c:	9105      	str	r1, [sp, #20]
 800b43e:	e7c3      	b.n	800b3c8 <_svfiprintf_r+0x130>
 800b440:	fb0c 2101 	mla	r1, ip, r1, r2
 800b444:	4604      	mov	r4, r0
 800b446:	2301      	movs	r3, #1
 800b448:	e7f0      	b.n	800b42c <_svfiprintf_r+0x194>
 800b44a:	ab03      	add	r3, sp, #12
 800b44c:	9300      	str	r3, [sp, #0]
 800b44e:	462a      	mov	r2, r5
 800b450:	4b0f      	ldr	r3, [pc, #60]	; (800b490 <_svfiprintf_r+0x1f8>)
 800b452:	a904      	add	r1, sp, #16
 800b454:	4638      	mov	r0, r7
 800b456:	f7fe f853 	bl	8009500 <_printf_float>
 800b45a:	1c42      	adds	r2, r0, #1
 800b45c:	4606      	mov	r6, r0
 800b45e:	d1d6      	bne.n	800b40e <_svfiprintf_r+0x176>
 800b460:	89ab      	ldrh	r3, [r5, #12]
 800b462:	065b      	lsls	r3, r3, #25
 800b464:	f53f af2c 	bmi.w	800b2c0 <_svfiprintf_r+0x28>
 800b468:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b46a:	b01d      	add	sp, #116	; 0x74
 800b46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b470:	ab03      	add	r3, sp, #12
 800b472:	9300      	str	r3, [sp, #0]
 800b474:	462a      	mov	r2, r5
 800b476:	4b06      	ldr	r3, [pc, #24]	; (800b490 <_svfiprintf_r+0x1f8>)
 800b478:	a904      	add	r1, sp, #16
 800b47a:	4638      	mov	r0, r7
 800b47c:	f7fe facc 	bl	8009a18 <_printf_i>
 800b480:	e7eb      	b.n	800b45a <_svfiprintf_r+0x1c2>
 800b482:	bf00      	nop
 800b484:	0800c3fc 	.word	0x0800c3fc
 800b488:	0800c406 	.word	0x0800c406
 800b48c:	08009501 	.word	0x08009501
 800b490:	0800b1e3 	.word	0x0800b1e3
 800b494:	0800c402 	.word	0x0800c402

0800b498 <__sfputc_r>:
 800b498:	6893      	ldr	r3, [r2, #8]
 800b49a:	3b01      	subs	r3, #1
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	b410      	push	{r4}
 800b4a0:	6093      	str	r3, [r2, #8]
 800b4a2:	da08      	bge.n	800b4b6 <__sfputc_r+0x1e>
 800b4a4:	6994      	ldr	r4, [r2, #24]
 800b4a6:	42a3      	cmp	r3, r4
 800b4a8:	db01      	blt.n	800b4ae <__sfputc_r+0x16>
 800b4aa:	290a      	cmp	r1, #10
 800b4ac:	d103      	bne.n	800b4b6 <__sfputc_r+0x1e>
 800b4ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4b2:	f000 b94b 	b.w	800b74c <__swbuf_r>
 800b4b6:	6813      	ldr	r3, [r2, #0]
 800b4b8:	1c58      	adds	r0, r3, #1
 800b4ba:	6010      	str	r0, [r2, #0]
 800b4bc:	7019      	strb	r1, [r3, #0]
 800b4be:	4608      	mov	r0, r1
 800b4c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4c4:	4770      	bx	lr

0800b4c6 <__sfputs_r>:
 800b4c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4c8:	4606      	mov	r6, r0
 800b4ca:	460f      	mov	r7, r1
 800b4cc:	4614      	mov	r4, r2
 800b4ce:	18d5      	adds	r5, r2, r3
 800b4d0:	42ac      	cmp	r4, r5
 800b4d2:	d101      	bne.n	800b4d8 <__sfputs_r+0x12>
 800b4d4:	2000      	movs	r0, #0
 800b4d6:	e007      	b.n	800b4e8 <__sfputs_r+0x22>
 800b4d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4dc:	463a      	mov	r2, r7
 800b4de:	4630      	mov	r0, r6
 800b4e0:	f7ff ffda 	bl	800b498 <__sfputc_r>
 800b4e4:	1c43      	adds	r3, r0, #1
 800b4e6:	d1f3      	bne.n	800b4d0 <__sfputs_r+0xa>
 800b4e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b4ec <_vfiprintf_r>:
 800b4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f0:	460d      	mov	r5, r1
 800b4f2:	b09d      	sub	sp, #116	; 0x74
 800b4f4:	4614      	mov	r4, r2
 800b4f6:	4698      	mov	r8, r3
 800b4f8:	4606      	mov	r6, r0
 800b4fa:	b118      	cbz	r0, 800b504 <_vfiprintf_r+0x18>
 800b4fc:	6983      	ldr	r3, [r0, #24]
 800b4fe:	b90b      	cbnz	r3, 800b504 <_vfiprintf_r+0x18>
 800b500:	f000 fb06 	bl	800bb10 <__sinit>
 800b504:	4b89      	ldr	r3, [pc, #548]	; (800b72c <_vfiprintf_r+0x240>)
 800b506:	429d      	cmp	r5, r3
 800b508:	d11b      	bne.n	800b542 <_vfiprintf_r+0x56>
 800b50a:	6875      	ldr	r5, [r6, #4]
 800b50c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b50e:	07d9      	lsls	r1, r3, #31
 800b510:	d405      	bmi.n	800b51e <_vfiprintf_r+0x32>
 800b512:	89ab      	ldrh	r3, [r5, #12]
 800b514:	059a      	lsls	r2, r3, #22
 800b516:	d402      	bmi.n	800b51e <_vfiprintf_r+0x32>
 800b518:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b51a:	f000 fb97 	bl	800bc4c <__retarget_lock_acquire_recursive>
 800b51e:	89ab      	ldrh	r3, [r5, #12]
 800b520:	071b      	lsls	r3, r3, #28
 800b522:	d501      	bpl.n	800b528 <_vfiprintf_r+0x3c>
 800b524:	692b      	ldr	r3, [r5, #16]
 800b526:	b9eb      	cbnz	r3, 800b564 <_vfiprintf_r+0x78>
 800b528:	4629      	mov	r1, r5
 800b52a:	4630      	mov	r0, r6
 800b52c:	f000 f960 	bl	800b7f0 <__swsetup_r>
 800b530:	b1c0      	cbz	r0, 800b564 <_vfiprintf_r+0x78>
 800b532:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b534:	07dc      	lsls	r4, r3, #31
 800b536:	d50e      	bpl.n	800b556 <_vfiprintf_r+0x6a>
 800b538:	f04f 30ff 	mov.w	r0, #4294967295
 800b53c:	b01d      	add	sp, #116	; 0x74
 800b53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b542:	4b7b      	ldr	r3, [pc, #492]	; (800b730 <_vfiprintf_r+0x244>)
 800b544:	429d      	cmp	r5, r3
 800b546:	d101      	bne.n	800b54c <_vfiprintf_r+0x60>
 800b548:	68b5      	ldr	r5, [r6, #8]
 800b54a:	e7df      	b.n	800b50c <_vfiprintf_r+0x20>
 800b54c:	4b79      	ldr	r3, [pc, #484]	; (800b734 <_vfiprintf_r+0x248>)
 800b54e:	429d      	cmp	r5, r3
 800b550:	bf08      	it	eq
 800b552:	68f5      	ldreq	r5, [r6, #12]
 800b554:	e7da      	b.n	800b50c <_vfiprintf_r+0x20>
 800b556:	89ab      	ldrh	r3, [r5, #12]
 800b558:	0598      	lsls	r0, r3, #22
 800b55a:	d4ed      	bmi.n	800b538 <_vfiprintf_r+0x4c>
 800b55c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b55e:	f000 fb76 	bl	800bc4e <__retarget_lock_release_recursive>
 800b562:	e7e9      	b.n	800b538 <_vfiprintf_r+0x4c>
 800b564:	2300      	movs	r3, #0
 800b566:	9309      	str	r3, [sp, #36]	; 0x24
 800b568:	2320      	movs	r3, #32
 800b56a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b56e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b572:	2330      	movs	r3, #48	; 0x30
 800b574:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b738 <_vfiprintf_r+0x24c>
 800b578:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b57c:	f04f 0901 	mov.w	r9, #1
 800b580:	4623      	mov	r3, r4
 800b582:	469a      	mov	sl, r3
 800b584:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b588:	b10a      	cbz	r2, 800b58e <_vfiprintf_r+0xa2>
 800b58a:	2a25      	cmp	r2, #37	; 0x25
 800b58c:	d1f9      	bne.n	800b582 <_vfiprintf_r+0x96>
 800b58e:	ebba 0b04 	subs.w	fp, sl, r4
 800b592:	d00b      	beq.n	800b5ac <_vfiprintf_r+0xc0>
 800b594:	465b      	mov	r3, fp
 800b596:	4622      	mov	r2, r4
 800b598:	4629      	mov	r1, r5
 800b59a:	4630      	mov	r0, r6
 800b59c:	f7ff ff93 	bl	800b4c6 <__sfputs_r>
 800b5a0:	3001      	adds	r0, #1
 800b5a2:	f000 80aa 	beq.w	800b6fa <_vfiprintf_r+0x20e>
 800b5a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5a8:	445a      	add	r2, fp
 800b5aa:	9209      	str	r2, [sp, #36]	; 0x24
 800b5ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f000 80a2 	beq.w	800b6fa <_vfiprintf_r+0x20e>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5c0:	f10a 0a01 	add.w	sl, sl, #1
 800b5c4:	9304      	str	r3, [sp, #16]
 800b5c6:	9307      	str	r3, [sp, #28]
 800b5c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5cc:	931a      	str	r3, [sp, #104]	; 0x68
 800b5ce:	4654      	mov	r4, sl
 800b5d0:	2205      	movs	r2, #5
 800b5d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5d6:	4858      	ldr	r0, [pc, #352]	; (800b738 <_vfiprintf_r+0x24c>)
 800b5d8:	f7f4 fe4a 	bl	8000270 <memchr>
 800b5dc:	9a04      	ldr	r2, [sp, #16]
 800b5de:	b9d8      	cbnz	r0, 800b618 <_vfiprintf_r+0x12c>
 800b5e0:	06d1      	lsls	r1, r2, #27
 800b5e2:	bf44      	itt	mi
 800b5e4:	2320      	movmi	r3, #32
 800b5e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5ea:	0713      	lsls	r3, r2, #28
 800b5ec:	bf44      	itt	mi
 800b5ee:	232b      	movmi	r3, #43	; 0x2b
 800b5f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b5f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b5fa:	d015      	beq.n	800b628 <_vfiprintf_r+0x13c>
 800b5fc:	9a07      	ldr	r2, [sp, #28]
 800b5fe:	4654      	mov	r4, sl
 800b600:	2000      	movs	r0, #0
 800b602:	f04f 0c0a 	mov.w	ip, #10
 800b606:	4621      	mov	r1, r4
 800b608:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b60c:	3b30      	subs	r3, #48	; 0x30
 800b60e:	2b09      	cmp	r3, #9
 800b610:	d94e      	bls.n	800b6b0 <_vfiprintf_r+0x1c4>
 800b612:	b1b0      	cbz	r0, 800b642 <_vfiprintf_r+0x156>
 800b614:	9207      	str	r2, [sp, #28]
 800b616:	e014      	b.n	800b642 <_vfiprintf_r+0x156>
 800b618:	eba0 0308 	sub.w	r3, r0, r8
 800b61c:	fa09 f303 	lsl.w	r3, r9, r3
 800b620:	4313      	orrs	r3, r2
 800b622:	9304      	str	r3, [sp, #16]
 800b624:	46a2      	mov	sl, r4
 800b626:	e7d2      	b.n	800b5ce <_vfiprintf_r+0xe2>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	1d19      	adds	r1, r3, #4
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	9103      	str	r1, [sp, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	bfbb      	ittet	lt
 800b634:	425b      	neglt	r3, r3
 800b636:	f042 0202 	orrlt.w	r2, r2, #2
 800b63a:	9307      	strge	r3, [sp, #28]
 800b63c:	9307      	strlt	r3, [sp, #28]
 800b63e:	bfb8      	it	lt
 800b640:	9204      	strlt	r2, [sp, #16]
 800b642:	7823      	ldrb	r3, [r4, #0]
 800b644:	2b2e      	cmp	r3, #46	; 0x2e
 800b646:	d10c      	bne.n	800b662 <_vfiprintf_r+0x176>
 800b648:	7863      	ldrb	r3, [r4, #1]
 800b64a:	2b2a      	cmp	r3, #42	; 0x2a
 800b64c:	d135      	bne.n	800b6ba <_vfiprintf_r+0x1ce>
 800b64e:	9b03      	ldr	r3, [sp, #12]
 800b650:	1d1a      	adds	r2, r3, #4
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	9203      	str	r2, [sp, #12]
 800b656:	2b00      	cmp	r3, #0
 800b658:	bfb8      	it	lt
 800b65a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b65e:	3402      	adds	r4, #2
 800b660:	9305      	str	r3, [sp, #20]
 800b662:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b748 <_vfiprintf_r+0x25c>
 800b666:	7821      	ldrb	r1, [r4, #0]
 800b668:	2203      	movs	r2, #3
 800b66a:	4650      	mov	r0, sl
 800b66c:	f7f4 fe00 	bl	8000270 <memchr>
 800b670:	b140      	cbz	r0, 800b684 <_vfiprintf_r+0x198>
 800b672:	2340      	movs	r3, #64	; 0x40
 800b674:	eba0 000a 	sub.w	r0, r0, sl
 800b678:	fa03 f000 	lsl.w	r0, r3, r0
 800b67c:	9b04      	ldr	r3, [sp, #16]
 800b67e:	4303      	orrs	r3, r0
 800b680:	3401      	adds	r4, #1
 800b682:	9304      	str	r3, [sp, #16]
 800b684:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b688:	482c      	ldr	r0, [pc, #176]	; (800b73c <_vfiprintf_r+0x250>)
 800b68a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b68e:	2206      	movs	r2, #6
 800b690:	f7f4 fdee 	bl	8000270 <memchr>
 800b694:	2800      	cmp	r0, #0
 800b696:	d03f      	beq.n	800b718 <_vfiprintf_r+0x22c>
 800b698:	4b29      	ldr	r3, [pc, #164]	; (800b740 <_vfiprintf_r+0x254>)
 800b69a:	bb1b      	cbnz	r3, 800b6e4 <_vfiprintf_r+0x1f8>
 800b69c:	9b03      	ldr	r3, [sp, #12]
 800b69e:	3307      	adds	r3, #7
 800b6a0:	f023 0307 	bic.w	r3, r3, #7
 800b6a4:	3308      	adds	r3, #8
 800b6a6:	9303      	str	r3, [sp, #12]
 800b6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6aa:	443b      	add	r3, r7
 800b6ac:	9309      	str	r3, [sp, #36]	; 0x24
 800b6ae:	e767      	b.n	800b580 <_vfiprintf_r+0x94>
 800b6b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6b4:	460c      	mov	r4, r1
 800b6b6:	2001      	movs	r0, #1
 800b6b8:	e7a5      	b.n	800b606 <_vfiprintf_r+0x11a>
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	3401      	adds	r4, #1
 800b6be:	9305      	str	r3, [sp, #20]
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	f04f 0c0a 	mov.w	ip, #10
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6cc:	3a30      	subs	r2, #48	; 0x30
 800b6ce:	2a09      	cmp	r2, #9
 800b6d0:	d903      	bls.n	800b6da <_vfiprintf_r+0x1ee>
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d0c5      	beq.n	800b662 <_vfiprintf_r+0x176>
 800b6d6:	9105      	str	r1, [sp, #20]
 800b6d8:	e7c3      	b.n	800b662 <_vfiprintf_r+0x176>
 800b6da:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6de:	4604      	mov	r4, r0
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	e7f0      	b.n	800b6c6 <_vfiprintf_r+0x1da>
 800b6e4:	ab03      	add	r3, sp, #12
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	462a      	mov	r2, r5
 800b6ea:	4b16      	ldr	r3, [pc, #88]	; (800b744 <_vfiprintf_r+0x258>)
 800b6ec:	a904      	add	r1, sp, #16
 800b6ee:	4630      	mov	r0, r6
 800b6f0:	f7fd ff06 	bl	8009500 <_printf_float>
 800b6f4:	4607      	mov	r7, r0
 800b6f6:	1c78      	adds	r0, r7, #1
 800b6f8:	d1d6      	bne.n	800b6a8 <_vfiprintf_r+0x1bc>
 800b6fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6fc:	07d9      	lsls	r1, r3, #31
 800b6fe:	d405      	bmi.n	800b70c <_vfiprintf_r+0x220>
 800b700:	89ab      	ldrh	r3, [r5, #12]
 800b702:	059a      	lsls	r2, r3, #22
 800b704:	d402      	bmi.n	800b70c <_vfiprintf_r+0x220>
 800b706:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b708:	f000 faa1 	bl	800bc4e <__retarget_lock_release_recursive>
 800b70c:	89ab      	ldrh	r3, [r5, #12]
 800b70e:	065b      	lsls	r3, r3, #25
 800b710:	f53f af12 	bmi.w	800b538 <_vfiprintf_r+0x4c>
 800b714:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b716:	e711      	b.n	800b53c <_vfiprintf_r+0x50>
 800b718:	ab03      	add	r3, sp, #12
 800b71a:	9300      	str	r3, [sp, #0]
 800b71c:	462a      	mov	r2, r5
 800b71e:	4b09      	ldr	r3, [pc, #36]	; (800b744 <_vfiprintf_r+0x258>)
 800b720:	a904      	add	r1, sp, #16
 800b722:	4630      	mov	r0, r6
 800b724:	f7fe f978 	bl	8009a18 <_printf_i>
 800b728:	e7e4      	b.n	800b6f4 <_vfiprintf_r+0x208>
 800b72a:	bf00      	nop
 800b72c:	0800c430 	.word	0x0800c430
 800b730:	0800c450 	.word	0x0800c450
 800b734:	0800c410 	.word	0x0800c410
 800b738:	0800c3fc 	.word	0x0800c3fc
 800b73c:	0800c406 	.word	0x0800c406
 800b740:	08009501 	.word	0x08009501
 800b744:	0800b4c7 	.word	0x0800b4c7
 800b748:	0800c402 	.word	0x0800c402

0800b74c <__swbuf_r>:
 800b74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b74e:	460e      	mov	r6, r1
 800b750:	4614      	mov	r4, r2
 800b752:	4605      	mov	r5, r0
 800b754:	b118      	cbz	r0, 800b75e <__swbuf_r+0x12>
 800b756:	6983      	ldr	r3, [r0, #24]
 800b758:	b90b      	cbnz	r3, 800b75e <__swbuf_r+0x12>
 800b75a:	f000 f9d9 	bl	800bb10 <__sinit>
 800b75e:	4b21      	ldr	r3, [pc, #132]	; (800b7e4 <__swbuf_r+0x98>)
 800b760:	429c      	cmp	r4, r3
 800b762:	d12b      	bne.n	800b7bc <__swbuf_r+0x70>
 800b764:	686c      	ldr	r4, [r5, #4]
 800b766:	69a3      	ldr	r3, [r4, #24]
 800b768:	60a3      	str	r3, [r4, #8]
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	071a      	lsls	r2, r3, #28
 800b76e:	d52f      	bpl.n	800b7d0 <__swbuf_r+0x84>
 800b770:	6923      	ldr	r3, [r4, #16]
 800b772:	b36b      	cbz	r3, 800b7d0 <__swbuf_r+0x84>
 800b774:	6923      	ldr	r3, [r4, #16]
 800b776:	6820      	ldr	r0, [r4, #0]
 800b778:	1ac0      	subs	r0, r0, r3
 800b77a:	6963      	ldr	r3, [r4, #20]
 800b77c:	b2f6      	uxtb	r6, r6
 800b77e:	4283      	cmp	r3, r0
 800b780:	4637      	mov	r7, r6
 800b782:	dc04      	bgt.n	800b78e <__swbuf_r+0x42>
 800b784:	4621      	mov	r1, r4
 800b786:	4628      	mov	r0, r5
 800b788:	f000 f92e 	bl	800b9e8 <_fflush_r>
 800b78c:	bb30      	cbnz	r0, 800b7dc <__swbuf_r+0x90>
 800b78e:	68a3      	ldr	r3, [r4, #8]
 800b790:	3b01      	subs	r3, #1
 800b792:	60a3      	str	r3, [r4, #8]
 800b794:	6823      	ldr	r3, [r4, #0]
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	6022      	str	r2, [r4, #0]
 800b79a:	701e      	strb	r6, [r3, #0]
 800b79c:	6963      	ldr	r3, [r4, #20]
 800b79e:	3001      	adds	r0, #1
 800b7a0:	4283      	cmp	r3, r0
 800b7a2:	d004      	beq.n	800b7ae <__swbuf_r+0x62>
 800b7a4:	89a3      	ldrh	r3, [r4, #12]
 800b7a6:	07db      	lsls	r3, r3, #31
 800b7a8:	d506      	bpl.n	800b7b8 <__swbuf_r+0x6c>
 800b7aa:	2e0a      	cmp	r6, #10
 800b7ac:	d104      	bne.n	800b7b8 <__swbuf_r+0x6c>
 800b7ae:	4621      	mov	r1, r4
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	f000 f919 	bl	800b9e8 <_fflush_r>
 800b7b6:	b988      	cbnz	r0, 800b7dc <__swbuf_r+0x90>
 800b7b8:	4638      	mov	r0, r7
 800b7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7bc:	4b0a      	ldr	r3, [pc, #40]	; (800b7e8 <__swbuf_r+0x9c>)
 800b7be:	429c      	cmp	r4, r3
 800b7c0:	d101      	bne.n	800b7c6 <__swbuf_r+0x7a>
 800b7c2:	68ac      	ldr	r4, [r5, #8]
 800b7c4:	e7cf      	b.n	800b766 <__swbuf_r+0x1a>
 800b7c6:	4b09      	ldr	r3, [pc, #36]	; (800b7ec <__swbuf_r+0xa0>)
 800b7c8:	429c      	cmp	r4, r3
 800b7ca:	bf08      	it	eq
 800b7cc:	68ec      	ldreq	r4, [r5, #12]
 800b7ce:	e7ca      	b.n	800b766 <__swbuf_r+0x1a>
 800b7d0:	4621      	mov	r1, r4
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	f000 f80c 	bl	800b7f0 <__swsetup_r>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d0cb      	beq.n	800b774 <__swbuf_r+0x28>
 800b7dc:	f04f 37ff 	mov.w	r7, #4294967295
 800b7e0:	e7ea      	b.n	800b7b8 <__swbuf_r+0x6c>
 800b7e2:	bf00      	nop
 800b7e4:	0800c430 	.word	0x0800c430
 800b7e8:	0800c450 	.word	0x0800c450
 800b7ec:	0800c410 	.word	0x0800c410

0800b7f0 <__swsetup_r>:
 800b7f0:	4b32      	ldr	r3, [pc, #200]	; (800b8bc <__swsetup_r+0xcc>)
 800b7f2:	b570      	push	{r4, r5, r6, lr}
 800b7f4:	681d      	ldr	r5, [r3, #0]
 800b7f6:	4606      	mov	r6, r0
 800b7f8:	460c      	mov	r4, r1
 800b7fa:	b125      	cbz	r5, 800b806 <__swsetup_r+0x16>
 800b7fc:	69ab      	ldr	r3, [r5, #24]
 800b7fe:	b913      	cbnz	r3, 800b806 <__swsetup_r+0x16>
 800b800:	4628      	mov	r0, r5
 800b802:	f000 f985 	bl	800bb10 <__sinit>
 800b806:	4b2e      	ldr	r3, [pc, #184]	; (800b8c0 <__swsetup_r+0xd0>)
 800b808:	429c      	cmp	r4, r3
 800b80a:	d10f      	bne.n	800b82c <__swsetup_r+0x3c>
 800b80c:	686c      	ldr	r4, [r5, #4]
 800b80e:	89a3      	ldrh	r3, [r4, #12]
 800b810:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b814:	0719      	lsls	r1, r3, #28
 800b816:	d42c      	bmi.n	800b872 <__swsetup_r+0x82>
 800b818:	06dd      	lsls	r5, r3, #27
 800b81a:	d411      	bmi.n	800b840 <__swsetup_r+0x50>
 800b81c:	2309      	movs	r3, #9
 800b81e:	6033      	str	r3, [r6, #0]
 800b820:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b824:	81a3      	strh	r3, [r4, #12]
 800b826:	f04f 30ff 	mov.w	r0, #4294967295
 800b82a:	e03e      	b.n	800b8aa <__swsetup_r+0xba>
 800b82c:	4b25      	ldr	r3, [pc, #148]	; (800b8c4 <__swsetup_r+0xd4>)
 800b82e:	429c      	cmp	r4, r3
 800b830:	d101      	bne.n	800b836 <__swsetup_r+0x46>
 800b832:	68ac      	ldr	r4, [r5, #8]
 800b834:	e7eb      	b.n	800b80e <__swsetup_r+0x1e>
 800b836:	4b24      	ldr	r3, [pc, #144]	; (800b8c8 <__swsetup_r+0xd8>)
 800b838:	429c      	cmp	r4, r3
 800b83a:	bf08      	it	eq
 800b83c:	68ec      	ldreq	r4, [r5, #12]
 800b83e:	e7e6      	b.n	800b80e <__swsetup_r+0x1e>
 800b840:	0758      	lsls	r0, r3, #29
 800b842:	d512      	bpl.n	800b86a <__swsetup_r+0x7a>
 800b844:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b846:	b141      	cbz	r1, 800b85a <__swsetup_r+0x6a>
 800b848:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b84c:	4299      	cmp	r1, r3
 800b84e:	d002      	beq.n	800b856 <__swsetup_r+0x66>
 800b850:	4630      	mov	r0, r6
 800b852:	f7fd fd1b 	bl	800928c <_free_r>
 800b856:	2300      	movs	r3, #0
 800b858:	6363      	str	r3, [r4, #52]	; 0x34
 800b85a:	89a3      	ldrh	r3, [r4, #12]
 800b85c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b860:	81a3      	strh	r3, [r4, #12]
 800b862:	2300      	movs	r3, #0
 800b864:	6063      	str	r3, [r4, #4]
 800b866:	6923      	ldr	r3, [r4, #16]
 800b868:	6023      	str	r3, [r4, #0]
 800b86a:	89a3      	ldrh	r3, [r4, #12]
 800b86c:	f043 0308 	orr.w	r3, r3, #8
 800b870:	81a3      	strh	r3, [r4, #12]
 800b872:	6923      	ldr	r3, [r4, #16]
 800b874:	b94b      	cbnz	r3, 800b88a <__swsetup_r+0x9a>
 800b876:	89a3      	ldrh	r3, [r4, #12]
 800b878:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b87c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b880:	d003      	beq.n	800b88a <__swsetup_r+0x9a>
 800b882:	4621      	mov	r1, r4
 800b884:	4630      	mov	r0, r6
 800b886:	f000 fa07 	bl	800bc98 <__smakebuf_r>
 800b88a:	89a0      	ldrh	r0, [r4, #12]
 800b88c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b890:	f010 0301 	ands.w	r3, r0, #1
 800b894:	d00a      	beq.n	800b8ac <__swsetup_r+0xbc>
 800b896:	2300      	movs	r3, #0
 800b898:	60a3      	str	r3, [r4, #8]
 800b89a:	6963      	ldr	r3, [r4, #20]
 800b89c:	425b      	negs	r3, r3
 800b89e:	61a3      	str	r3, [r4, #24]
 800b8a0:	6923      	ldr	r3, [r4, #16]
 800b8a2:	b943      	cbnz	r3, 800b8b6 <__swsetup_r+0xc6>
 800b8a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b8a8:	d1ba      	bne.n	800b820 <__swsetup_r+0x30>
 800b8aa:	bd70      	pop	{r4, r5, r6, pc}
 800b8ac:	0781      	lsls	r1, r0, #30
 800b8ae:	bf58      	it	pl
 800b8b0:	6963      	ldrpl	r3, [r4, #20]
 800b8b2:	60a3      	str	r3, [r4, #8]
 800b8b4:	e7f4      	b.n	800b8a0 <__swsetup_r+0xb0>
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	e7f7      	b.n	800b8aa <__swsetup_r+0xba>
 800b8ba:	bf00      	nop
 800b8bc:	200001ec 	.word	0x200001ec
 800b8c0:	0800c430 	.word	0x0800c430
 800b8c4:	0800c450 	.word	0x0800c450
 800b8c8:	0800c410 	.word	0x0800c410

0800b8cc <abort>:
 800b8cc:	b508      	push	{r3, lr}
 800b8ce:	2006      	movs	r0, #6
 800b8d0:	f000 fa7e 	bl	800bdd0 <raise>
 800b8d4:	2001      	movs	r0, #1
 800b8d6:	f7f6 fef7 	bl	80026c8 <_exit>
	...

0800b8dc <__sflush_r>:
 800b8dc:	898a      	ldrh	r2, [r1, #12]
 800b8de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8e2:	4605      	mov	r5, r0
 800b8e4:	0710      	lsls	r0, r2, #28
 800b8e6:	460c      	mov	r4, r1
 800b8e8:	d458      	bmi.n	800b99c <__sflush_r+0xc0>
 800b8ea:	684b      	ldr	r3, [r1, #4]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	dc05      	bgt.n	800b8fc <__sflush_r+0x20>
 800b8f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	dc02      	bgt.n	800b8fc <__sflush_r+0x20>
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8fe:	2e00      	cmp	r6, #0
 800b900:	d0f9      	beq.n	800b8f6 <__sflush_r+0x1a>
 800b902:	2300      	movs	r3, #0
 800b904:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b908:	682f      	ldr	r7, [r5, #0]
 800b90a:	602b      	str	r3, [r5, #0]
 800b90c:	d032      	beq.n	800b974 <__sflush_r+0x98>
 800b90e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b910:	89a3      	ldrh	r3, [r4, #12]
 800b912:	075a      	lsls	r2, r3, #29
 800b914:	d505      	bpl.n	800b922 <__sflush_r+0x46>
 800b916:	6863      	ldr	r3, [r4, #4]
 800b918:	1ac0      	subs	r0, r0, r3
 800b91a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b91c:	b10b      	cbz	r3, 800b922 <__sflush_r+0x46>
 800b91e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b920:	1ac0      	subs	r0, r0, r3
 800b922:	2300      	movs	r3, #0
 800b924:	4602      	mov	r2, r0
 800b926:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b928:	6a21      	ldr	r1, [r4, #32]
 800b92a:	4628      	mov	r0, r5
 800b92c:	47b0      	blx	r6
 800b92e:	1c43      	adds	r3, r0, #1
 800b930:	89a3      	ldrh	r3, [r4, #12]
 800b932:	d106      	bne.n	800b942 <__sflush_r+0x66>
 800b934:	6829      	ldr	r1, [r5, #0]
 800b936:	291d      	cmp	r1, #29
 800b938:	d82c      	bhi.n	800b994 <__sflush_r+0xb8>
 800b93a:	4a2a      	ldr	r2, [pc, #168]	; (800b9e4 <__sflush_r+0x108>)
 800b93c:	40ca      	lsrs	r2, r1
 800b93e:	07d6      	lsls	r6, r2, #31
 800b940:	d528      	bpl.n	800b994 <__sflush_r+0xb8>
 800b942:	2200      	movs	r2, #0
 800b944:	6062      	str	r2, [r4, #4]
 800b946:	04d9      	lsls	r1, r3, #19
 800b948:	6922      	ldr	r2, [r4, #16]
 800b94a:	6022      	str	r2, [r4, #0]
 800b94c:	d504      	bpl.n	800b958 <__sflush_r+0x7c>
 800b94e:	1c42      	adds	r2, r0, #1
 800b950:	d101      	bne.n	800b956 <__sflush_r+0x7a>
 800b952:	682b      	ldr	r3, [r5, #0]
 800b954:	b903      	cbnz	r3, 800b958 <__sflush_r+0x7c>
 800b956:	6560      	str	r0, [r4, #84]	; 0x54
 800b958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b95a:	602f      	str	r7, [r5, #0]
 800b95c:	2900      	cmp	r1, #0
 800b95e:	d0ca      	beq.n	800b8f6 <__sflush_r+0x1a>
 800b960:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b964:	4299      	cmp	r1, r3
 800b966:	d002      	beq.n	800b96e <__sflush_r+0x92>
 800b968:	4628      	mov	r0, r5
 800b96a:	f7fd fc8f 	bl	800928c <_free_r>
 800b96e:	2000      	movs	r0, #0
 800b970:	6360      	str	r0, [r4, #52]	; 0x34
 800b972:	e7c1      	b.n	800b8f8 <__sflush_r+0x1c>
 800b974:	6a21      	ldr	r1, [r4, #32]
 800b976:	2301      	movs	r3, #1
 800b978:	4628      	mov	r0, r5
 800b97a:	47b0      	blx	r6
 800b97c:	1c41      	adds	r1, r0, #1
 800b97e:	d1c7      	bne.n	800b910 <__sflush_r+0x34>
 800b980:	682b      	ldr	r3, [r5, #0]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d0c4      	beq.n	800b910 <__sflush_r+0x34>
 800b986:	2b1d      	cmp	r3, #29
 800b988:	d001      	beq.n	800b98e <__sflush_r+0xb2>
 800b98a:	2b16      	cmp	r3, #22
 800b98c:	d101      	bne.n	800b992 <__sflush_r+0xb6>
 800b98e:	602f      	str	r7, [r5, #0]
 800b990:	e7b1      	b.n	800b8f6 <__sflush_r+0x1a>
 800b992:	89a3      	ldrh	r3, [r4, #12]
 800b994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b998:	81a3      	strh	r3, [r4, #12]
 800b99a:	e7ad      	b.n	800b8f8 <__sflush_r+0x1c>
 800b99c:	690f      	ldr	r7, [r1, #16]
 800b99e:	2f00      	cmp	r7, #0
 800b9a0:	d0a9      	beq.n	800b8f6 <__sflush_r+0x1a>
 800b9a2:	0793      	lsls	r3, r2, #30
 800b9a4:	680e      	ldr	r6, [r1, #0]
 800b9a6:	bf08      	it	eq
 800b9a8:	694b      	ldreq	r3, [r1, #20]
 800b9aa:	600f      	str	r7, [r1, #0]
 800b9ac:	bf18      	it	ne
 800b9ae:	2300      	movne	r3, #0
 800b9b0:	eba6 0807 	sub.w	r8, r6, r7
 800b9b4:	608b      	str	r3, [r1, #8]
 800b9b6:	f1b8 0f00 	cmp.w	r8, #0
 800b9ba:	dd9c      	ble.n	800b8f6 <__sflush_r+0x1a>
 800b9bc:	6a21      	ldr	r1, [r4, #32]
 800b9be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b9c0:	4643      	mov	r3, r8
 800b9c2:	463a      	mov	r2, r7
 800b9c4:	4628      	mov	r0, r5
 800b9c6:	47b0      	blx	r6
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	dc06      	bgt.n	800b9da <__sflush_r+0xfe>
 800b9cc:	89a3      	ldrh	r3, [r4, #12]
 800b9ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9d2:	81a3      	strh	r3, [r4, #12]
 800b9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d8:	e78e      	b.n	800b8f8 <__sflush_r+0x1c>
 800b9da:	4407      	add	r7, r0
 800b9dc:	eba8 0800 	sub.w	r8, r8, r0
 800b9e0:	e7e9      	b.n	800b9b6 <__sflush_r+0xda>
 800b9e2:	bf00      	nop
 800b9e4:	20400001 	.word	0x20400001

0800b9e8 <_fflush_r>:
 800b9e8:	b538      	push	{r3, r4, r5, lr}
 800b9ea:	690b      	ldr	r3, [r1, #16]
 800b9ec:	4605      	mov	r5, r0
 800b9ee:	460c      	mov	r4, r1
 800b9f0:	b913      	cbnz	r3, 800b9f8 <_fflush_r+0x10>
 800b9f2:	2500      	movs	r5, #0
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	bd38      	pop	{r3, r4, r5, pc}
 800b9f8:	b118      	cbz	r0, 800ba02 <_fflush_r+0x1a>
 800b9fa:	6983      	ldr	r3, [r0, #24]
 800b9fc:	b90b      	cbnz	r3, 800ba02 <_fflush_r+0x1a>
 800b9fe:	f000 f887 	bl	800bb10 <__sinit>
 800ba02:	4b14      	ldr	r3, [pc, #80]	; (800ba54 <_fflush_r+0x6c>)
 800ba04:	429c      	cmp	r4, r3
 800ba06:	d11b      	bne.n	800ba40 <_fflush_r+0x58>
 800ba08:	686c      	ldr	r4, [r5, #4]
 800ba0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d0ef      	beq.n	800b9f2 <_fflush_r+0xa>
 800ba12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba14:	07d0      	lsls	r0, r2, #31
 800ba16:	d404      	bmi.n	800ba22 <_fflush_r+0x3a>
 800ba18:	0599      	lsls	r1, r3, #22
 800ba1a:	d402      	bmi.n	800ba22 <_fflush_r+0x3a>
 800ba1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba1e:	f000 f915 	bl	800bc4c <__retarget_lock_acquire_recursive>
 800ba22:	4628      	mov	r0, r5
 800ba24:	4621      	mov	r1, r4
 800ba26:	f7ff ff59 	bl	800b8dc <__sflush_r>
 800ba2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba2c:	07da      	lsls	r2, r3, #31
 800ba2e:	4605      	mov	r5, r0
 800ba30:	d4e0      	bmi.n	800b9f4 <_fflush_r+0xc>
 800ba32:	89a3      	ldrh	r3, [r4, #12]
 800ba34:	059b      	lsls	r3, r3, #22
 800ba36:	d4dd      	bmi.n	800b9f4 <_fflush_r+0xc>
 800ba38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba3a:	f000 f908 	bl	800bc4e <__retarget_lock_release_recursive>
 800ba3e:	e7d9      	b.n	800b9f4 <_fflush_r+0xc>
 800ba40:	4b05      	ldr	r3, [pc, #20]	; (800ba58 <_fflush_r+0x70>)
 800ba42:	429c      	cmp	r4, r3
 800ba44:	d101      	bne.n	800ba4a <_fflush_r+0x62>
 800ba46:	68ac      	ldr	r4, [r5, #8]
 800ba48:	e7df      	b.n	800ba0a <_fflush_r+0x22>
 800ba4a:	4b04      	ldr	r3, [pc, #16]	; (800ba5c <_fflush_r+0x74>)
 800ba4c:	429c      	cmp	r4, r3
 800ba4e:	bf08      	it	eq
 800ba50:	68ec      	ldreq	r4, [r5, #12]
 800ba52:	e7da      	b.n	800ba0a <_fflush_r+0x22>
 800ba54:	0800c430 	.word	0x0800c430
 800ba58:	0800c450 	.word	0x0800c450
 800ba5c:	0800c410 	.word	0x0800c410

0800ba60 <std>:
 800ba60:	2300      	movs	r3, #0
 800ba62:	b510      	push	{r4, lr}
 800ba64:	4604      	mov	r4, r0
 800ba66:	e9c0 3300 	strd	r3, r3, [r0]
 800ba6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba6e:	6083      	str	r3, [r0, #8]
 800ba70:	8181      	strh	r1, [r0, #12]
 800ba72:	6643      	str	r3, [r0, #100]	; 0x64
 800ba74:	81c2      	strh	r2, [r0, #14]
 800ba76:	6183      	str	r3, [r0, #24]
 800ba78:	4619      	mov	r1, r3
 800ba7a:	2208      	movs	r2, #8
 800ba7c:	305c      	adds	r0, #92	; 0x5c
 800ba7e:	f7fd fbfd 	bl	800927c <memset>
 800ba82:	4b05      	ldr	r3, [pc, #20]	; (800ba98 <std+0x38>)
 800ba84:	6263      	str	r3, [r4, #36]	; 0x24
 800ba86:	4b05      	ldr	r3, [pc, #20]	; (800ba9c <std+0x3c>)
 800ba88:	62a3      	str	r3, [r4, #40]	; 0x28
 800ba8a:	4b05      	ldr	r3, [pc, #20]	; (800baa0 <std+0x40>)
 800ba8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba8e:	4b05      	ldr	r3, [pc, #20]	; (800baa4 <std+0x44>)
 800ba90:	6224      	str	r4, [r4, #32]
 800ba92:	6323      	str	r3, [r4, #48]	; 0x30
 800ba94:	bd10      	pop	{r4, pc}
 800ba96:	bf00      	nop
 800ba98:	0800be09 	.word	0x0800be09
 800ba9c:	0800be2b 	.word	0x0800be2b
 800baa0:	0800be63 	.word	0x0800be63
 800baa4:	0800be87 	.word	0x0800be87

0800baa8 <_cleanup_r>:
 800baa8:	4901      	ldr	r1, [pc, #4]	; (800bab0 <_cleanup_r+0x8>)
 800baaa:	f000 b8af 	b.w	800bc0c <_fwalk_reent>
 800baae:	bf00      	nop
 800bab0:	0800b9e9 	.word	0x0800b9e9

0800bab4 <__sfmoreglue>:
 800bab4:	b570      	push	{r4, r5, r6, lr}
 800bab6:	1e4a      	subs	r2, r1, #1
 800bab8:	2568      	movs	r5, #104	; 0x68
 800baba:	4355      	muls	r5, r2
 800babc:	460e      	mov	r6, r1
 800babe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bac2:	f7fd fc33 	bl	800932c <_malloc_r>
 800bac6:	4604      	mov	r4, r0
 800bac8:	b140      	cbz	r0, 800badc <__sfmoreglue+0x28>
 800baca:	2100      	movs	r1, #0
 800bacc:	e9c0 1600 	strd	r1, r6, [r0]
 800bad0:	300c      	adds	r0, #12
 800bad2:	60a0      	str	r0, [r4, #8]
 800bad4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bad8:	f7fd fbd0 	bl	800927c <memset>
 800badc:	4620      	mov	r0, r4
 800bade:	bd70      	pop	{r4, r5, r6, pc}

0800bae0 <__sfp_lock_acquire>:
 800bae0:	4801      	ldr	r0, [pc, #4]	; (800bae8 <__sfp_lock_acquire+0x8>)
 800bae2:	f000 b8b3 	b.w	800bc4c <__retarget_lock_acquire_recursive>
 800bae6:	bf00      	nop
 800bae8:	20000898 	.word	0x20000898

0800baec <__sfp_lock_release>:
 800baec:	4801      	ldr	r0, [pc, #4]	; (800baf4 <__sfp_lock_release+0x8>)
 800baee:	f000 b8ae 	b.w	800bc4e <__retarget_lock_release_recursive>
 800baf2:	bf00      	nop
 800baf4:	20000898 	.word	0x20000898

0800baf8 <__sinit_lock_acquire>:
 800baf8:	4801      	ldr	r0, [pc, #4]	; (800bb00 <__sinit_lock_acquire+0x8>)
 800bafa:	f000 b8a7 	b.w	800bc4c <__retarget_lock_acquire_recursive>
 800bafe:	bf00      	nop
 800bb00:	20000893 	.word	0x20000893

0800bb04 <__sinit_lock_release>:
 800bb04:	4801      	ldr	r0, [pc, #4]	; (800bb0c <__sinit_lock_release+0x8>)
 800bb06:	f000 b8a2 	b.w	800bc4e <__retarget_lock_release_recursive>
 800bb0a:	bf00      	nop
 800bb0c:	20000893 	.word	0x20000893

0800bb10 <__sinit>:
 800bb10:	b510      	push	{r4, lr}
 800bb12:	4604      	mov	r4, r0
 800bb14:	f7ff fff0 	bl	800baf8 <__sinit_lock_acquire>
 800bb18:	69a3      	ldr	r3, [r4, #24]
 800bb1a:	b11b      	cbz	r3, 800bb24 <__sinit+0x14>
 800bb1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb20:	f7ff bff0 	b.w	800bb04 <__sinit_lock_release>
 800bb24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bb28:	6523      	str	r3, [r4, #80]	; 0x50
 800bb2a:	4b13      	ldr	r3, [pc, #76]	; (800bb78 <__sinit+0x68>)
 800bb2c:	4a13      	ldr	r2, [pc, #76]	; (800bb7c <__sinit+0x6c>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	62a2      	str	r2, [r4, #40]	; 0x28
 800bb32:	42a3      	cmp	r3, r4
 800bb34:	bf04      	itt	eq
 800bb36:	2301      	moveq	r3, #1
 800bb38:	61a3      	streq	r3, [r4, #24]
 800bb3a:	4620      	mov	r0, r4
 800bb3c:	f000 f820 	bl	800bb80 <__sfp>
 800bb40:	6060      	str	r0, [r4, #4]
 800bb42:	4620      	mov	r0, r4
 800bb44:	f000 f81c 	bl	800bb80 <__sfp>
 800bb48:	60a0      	str	r0, [r4, #8]
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	f000 f818 	bl	800bb80 <__sfp>
 800bb50:	2200      	movs	r2, #0
 800bb52:	60e0      	str	r0, [r4, #12]
 800bb54:	2104      	movs	r1, #4
 800bb56:	6860      	ldr	r0, [r4, #4]
 800bb58:	f7ff ff82 	bl	800ba60 <std>
 800bb5c:	68a0      	ldr	r0, [r4, #8]
 800bb5e:	2201      	movs	r2, #1
 800bb60:	2109      	movs	r1, #9
 800bb62:	f7ff ff7d 	bl	800ba60 <std>
 800bb66:	68e0      	ldr	r0, [r4, #12]
 800bb68:	2202      	movs	r2, #2
 800bb6a:	2112      	movs	r1, #18
 800bb6c:	f7ff ff78 	bl	800ba60 <std>
 800bb70:	2301      	movs	r3, #1
 800bb72:	61a3      	str	r3, [r4, #24]
 800bb74:	e7d2      	b.n	800bb1c <__sinit+0xc>
 800bb76:	bf00      	nop
 800bb78:	0800c130 	.word	0x0800c130
 800bb7c:	0800baa9 	.word	0x0800baa9

0800bb80 <__sfp>:
 800bb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb82:	4607      	mov	r7, r0
 800bb84:	f7ff ffac 	bl	800bae0 <__sfp_lock_acquire>
 800bb88:	4b1e      	ldr	r3, [pc, #120]	; (800bc04 <__sfp+0x84>)
 800bb8a:	681e      	ldr	r6, [r3, #0]
 800bb8c:	69b3      	ldr	r3, [r6, #24]
 800bb8e:	b913      	cbnz	r3, 800bb96 <__sfp+0x16>
 800bb90:	4630      	mov	r0, r6
 800bb92:	f7ff ffbd 	bl	800bb10 <__sinit>
 800bb96:	3648      	adds	r6, #72	; 0x48
 800bb98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bb9c:	3b01      	subs	r3, #1
 800bb9e:	d503      	bpl.n	800bba8 <__sfp+0x28>
 800bba0:	6833      	ldr	r3, [r6, #0]
 800bba2:	b30b      	cbz	r3, 800bbe8 <__sfp+0x68>
 800bba4:	6836      	ldr	r6, [r6, #0]
 800bba6:	e7f7      	b.n	800bb98 <__sfp+0x18>
 800bba8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bbac:	b9d5      	cbnz	r5, 800bbe4 <__sfp+0x64>
 800bbae:	4b16      	ldr	r3, [pc, #88]	; (800bc08 <__sfp+0x88>)
 800bbb0:	60e3      	str	r3, [r4, #12]
 800bbb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bbb6:	6665      	str	r5, [r4, #100]	; 0x64
 800bbb8:	f000 f847 	bl	800bc4a <__retarget_lock_init_recursive>
 800bbbc:	f7ff ff96 	bl	800baec <__sfp_lock_release>
 800bbc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bbc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bbc8:	6025      	str	r5, [r4, #0]
 800bbca:	61a5      	str	r5, [r4, #24]
 800bbcc:	2208      	movs	r2, #8
 800bbce:	4629      	mov	r1, r5
 800bbd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bbd4:	f7fd fb52 	bl	800927c <memset>
 800bbd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bbdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bbe0:	4620      	mov	r0, r4
 800bbe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbe4:	3468      	adds	r4, #104	; 0x68
 800bbe6:	e7d9      	b.n	800bb9c <__sfp+0x1c>
 800bbe8:	2104      	movs	r1, #4
 800bbea:	4638      	mov	r0, r7
 800bbec:	f7ff ff62 	bl	800bab4 <__sfmoreglue>
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	6030      	str	r0, [r6, #0]
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	d1d5      	bne.n	800bba4 <__sfp+0x24>
 800bbf8:	f7ff ff78 	bl	800baec <__sfp_lock_release>
 800bbfc:	230c      	movs	r3, #12
 800bbfe:	603b      	str	r3, [r7, #0]
 800bc00:	e7ee      	b.n	800bbe0 <__sfp+0x60>
 800bc02:	bf00      	nop
 800bc04:	0800c130 	.word	0x0800c130
 800bc08:	ffff0001 	.word	0xffff0001

0800bc0c <_fwalk_reent>:
 800bc0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc10:	4606      	mov	r6, r0
 800bc12:	4688      	mov	r8, r1
 800bc14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bc18:	2700      	movs	r7, #0
 800bc1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc1e:	f1b9 0901 	subs.w	r9, r9, #1
 800bc22:	d505      	bpl.n	800bc30 <_fwalk_reent+0x24>
 800bc24:	6824      	ldr	r4, [r4, #0]
 800bc26:	2c00      	cmp	r4, #0
 800bc28:	d1f7      	bne.n	800bc1a <_fwalk_reent+0xe>
 800bc2a:	4638      	mov	r0, r7
 800bc2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc30:	89ab      	ldrh	r3, [r5, #12]
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	d907      	bls.n	800bc46 <_fwalk_reent+0x3a>
 800bc36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	d003      	beq.n	800bc46 <_fwalk_reent+0x3a>
 800bc3e:	4629      	mov	r1, r5
 800bc40:	4630      	mov	r0, r6
 800bc42:	47c0      	blx	r8
 800bc44:	4307      	orrs	r7, r0
 800bc46:	3568      	adds	r5, #104	; 0x68
 800bc48:	e7e9      	b.n	800bc1e <_fwalk_reent+0x12>

0800bc4a <__retarget_lock_init_recursive>:
 800bc4a:	4770      	bx	lr

0800bc4c <__retarget_lock_acquire_recursive>:
 800bc4c:	4770      	bx	lr

0800bc4e <__retarget_lock_release_recursive>:
 800bc4e:	4770      	bx	lr

0800bc50 <__swhatbuf_r>:
 800bc50:	b570      	push	{r4, r5, r6, lr}
 800bc52:	460e      	mov	r6, r1
 800bc54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc58:	2900      	cmp	r1, #0
 800bc5a:	b096      	sub	sp, #88	; 0x58
 800bc5c:	4614      	mov	r4, r2
 800bc5e:	461d      	mov	r5, r3
 800bc60:	da07      	bge.n	800bc72 <__swhatbuf_r+0x22>
 800bc62:	2300      	movs	r3, #0
 800bc64:	602b      	str	r3, [r5, #0]
 800bc66:	89b3      	ldrh	r3, [r6, #12]
 800bc68:	061a      	lsls	r2, r3, #24
 800bc6a:	d410      	bmi.n	800bc8e <__swhatbuf_r+0x3e>
 800bc6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc70:	e00e      	b.n	800bc90 <__swhatbuf_r+0x40>
 800bc72:	466a      	mov	r2, sp
 800bc74:	f000 f93a 	bl	800beec <_fstat_r>
 800bc78:	2800      	cmp	r0, #0
 800bc7a:	dbf2      	blt.n	800bc62 <__swhatbuf_r+0x12>
 800bc7c:	9a01      	ldr	r2, [sp, #4]
 800bc7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bc82:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bc86:	425a      	negs	r2, r3
 800bc88:	415a      	adcs	r2, r3
 800bc8a:	602a      	str	r2, [r5, #0]
 800bc8c:	e7ee      	b.n	800bc6c <__swhatbuf_r+0x1c>
 800bc8e:	2340      	movs	r3, #64	; 0x40
 800bc90:	2000      	movs	r0, #0
 800bc92:	6023      	str	r3, [r4, #0]
 800bc94:	b016      	add	sp, #88	; 0x58
 800bc96:	bd70      	pop	{r4, r5, r6, pc}

0800bc98 <__smakebuf_r>:
 800bc98:	898b      	ldrh	r3, [r1, #12]
 800bc9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc9c:	079d      	lsls	r5, r3, #30
 800bc9e:	4606      	mov	r6, r0
 800bca0:	460c      	mov	r4, r1
 800bca2:	d507      	bpl.n	800bcb4 <__smakebuf_r+0x1c>
 800bca4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bca8:	6023      	str	r3, [r4, #0]
 800bcaa:	6123      	str	r3, [r4, #16]
 800bcac:	2301      	movs	r3, #1
 800bcae:	6163      	str	r3, [r4, #20]
 800bcb0:	b002      	add	sp, #8
 800bcb2:	bd70      	pop	{r4, r5, r6, pc}
 800bcb4:	ab01      	add	r3, sp, #4
 800bcb6:	466a      	mov	r2, sp
 800bcb8:	f7ff ffca 	bl	800bc50 <__swhatbuf_r>
 800bcbc:	9900      	ldr	r1, [sp, #0]
 800bcbe:	4605      	mov	r5, r0
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7fd fb33 	bl	800932c <_malloc_r>
 800bcc6:	b948      	cbnz	r0, 800bcdc <__smakebuf_r+0x44>
 800bcc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bccc:	059a      	lsls	r2, r3, #22
 800bcce:	d4ef      	bmi.n	800bcb0 <__smakebuf_r+0x18>
 800bcd0:	f023 0303 	bic.w	r3, r3, #3
 800bcd4:	f043 0302 	orr.w	r3, r3, #2
 800bcd8:	81a3      	strh	r3, [r4, #12]
 800bcda:	e7e3      	b.n	800bca4 <__smakebuf_r+0xc>
 800bcdc:	4b0d      	ldr	r3, [pc, #52]	; (800bd14 <__smakebuf_r+0x7c>)
 800bcde:	62b3      	str	r3, [r6, #40]	; 0x28
 800bce0:	89a3      	ldrh	r3, [r4, #12]
 800bce2:	6020      	str	r0, [r4, #0]
 800bce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bce8:	81a3      	strh	r3, [r4, #12]
 800bcea:	9b00      	ldr	r3, [sp, #0]
 800bcec:	6163      	str	r3, [r4, #20]
 800bcee:	9b01      	ldr	r3, [sp, #4]
 800bcf0:	6120      	str	r0, [r4, #16]
 800bcf2:	b15b      	cbz	r3, 800bd0c <__smakebuf_r+0x74>
 800bcf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	f000 f909 	bl	800bf10 <_isatty_r>
 800bcfe:	b128      	cbz	r0, 800bd0c <__smakebuf_r+0x74>
 800bd00:	89a3      	ldrh	r3, [r4, #12]
 800bd02:	f023 0303 	bic.w	r3, r3, #3
 800bd06:	f043 0301 	orr.w	r3, r3, #1
 800bd0a:	81a3      	strh	r3, [r4, #12]
 800bd0c:	89a0      	ldrh	r0, [r4, #12]
 800bd0e:	4305      	orrs	r5, r0
 800bd10:	81a5      	strh	r5, [r4, #12]
 800bd12:	e7cd      	b.n	800bcb0 <__smakebuf_r+0x18>
 800bd14:	0800baa9 	.word	0x0800baa9

0800bd18 <__ascii_mbtowc>:
 800bd18:	b082      	sub	sp, #8
 800bd1a:	b901      	cbnz	r1, 800bd1e <__ascii_mbtowc+0x6>
 800bd1c:	a901      	add	r1, sp, #4
 800bd1e:	b142      	cbz	r2, 800bd32 <__ascii_mbtowc+0x1a>
 800bd20:	b14b      	cbz	r3, 800bd36 <__ascii_mbtowc+0x1e>
 800bd22:	7813      	ldrb	r3, [r2, #0]
 800bd24:	600b      	str	r3, [r1, #0]
 800bd26:	7812      	ldrb	r2, [r2, #0]
 800bd28:	1e10      	subs	r0, r2, #0
 800bd2a:	bf18      	it	ne
 800bd2c:	2001      	movne	r0, #1
 800bd2e:	b002      	add	sp, #8
 800bd30:	4770      	bx	lr
 800bd32:	4610      	mov	r0, r2
 800bd34:	e7fb      	b.n	800bd2e <__ascii_mbtowc+0x16>
 800bd36:	f06f 0001 	mvn.w	r0, #1
 800bd3a:	e7f8      	b.n	800bd2e <__ascii_mbtowc+0x16>

0800bd3c <memmove>:
 800bd3c:	4288      	cmp	r0, r1
 800bd3e:	b510      	push	{r4, lr}
 800bd40:	eb01 0402 	add.w	r4, r1, r2
 800bd44:	d902      	bls.n	800bd4c <memmove+0x10>
 800bd46:	4284      	cmp	r4, r0
 800bd48:	4623      	mov	r3, r4
 800bd4a:	d807      	bhi.n	800bd5c <memmove+0x20>
 800bd4c:	1e43      	subs	r3, r0, #1
 800bd4e:	42a1      	cmp	r1, r4
 800bd50:	d008      	beq.n	800bd64 <memmove+0x28>
 800bd52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd5a:	e7f8      	b.n	800bd4e <memmove+0x12>
 800bd5c:	4402      	add	r2, r0
 800bd5e:	4601      	mov	r1, r0
 800bd60:	428a      	cmp	r2, r1
 800bd62:	d100      	bne.n	800bd66 <memmove+0x2a>
 800bd64:	bd10      	pop	{r4, pc}
 800bd66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd6e:	e7f7      	b.n	800bd60 <memmove+0x24>

0800bd70 <_malloc_usable_size_r>:
 800bd70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd74:	1f18      	subs	r0, r3, #4
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	bfbc      	itt	lt
 800bd7a:	580b      	ldrlt	r3, [r1, r0]
 800bd7c:	18c0      	addlt	r0, r0, r3
 800bd7e:	4770      	bx	lr

0800bd80 <_raise_r>:
 800bd80:	291f      	cmp	r1, #31
 800bd82:	b538      	push	{r3, r4, r5, lr}
 800bd84:	4604      	mov	r4, r0
 800bd86:	460d      	mov	r5, r1
 800bd88:	d904      	bls.n	800bd94 <_raise_r+0x14>
 800bd8a:	2316      	movs	r3, #22
 800bd8c:	6003      	str	r3, [r0, #0]
 800bd8e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd92:	bd38      	pop	{r3, r4, r5, pc}
 800bd94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bd96:	b112      	cbz	r2, 800bd9e <_raise_r+0x1e>
 800bd98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd9c:	b94b      	cbnz	r3, 800bdb2 <_raise_r+0x32>
 800bd9e:	4620      	mov	r0, r4
 800bda0:	f000 f830 	bl	800be04 <_getpid_r>
 800bda4:	462a      	mov	r2, r5
 800bda6:	4601      	mov	r1, r0
 800bda8:	4620      	mov	r0, r4
 800bdaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdae:	f000 b817 	b.w	800bde0 <_kill_r>
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d00a      	beq.n	800bdcc <_raise_r+0x4c>
 800bdb6:	1c59      	adds	r1, r3, #1
 800bdb8:	d103      	bne.n	800bdc2 <_raise_r+0x42>
 800bdba:	2316      	movs	r3, #22
 800bdbc:	6003      	str	r3, [r0, #0]
 800bdbe:	2001      	movs	r0, #1
 800bdc0:	e7e7      	b.n	800bd92 <_raise_r+0x12>
 800bdc2:	2400      	movs	r4, #0
 800bdc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdc8:	4628      	mov	r0, r5
 800bdca:	4798      	blx	r3
 800bdcc:	2000      	movs	r0, #0
 800bdce:	e7e0      	b.n	800bd92 <_raise_r+0x12>

0800bdd0 <raise>:
 800bdd0:	4b02      	ldr	r3, [pc, #8]	; (800bddc <raise+0xc>)
 800bdd2:	4601      	mov	r1, r0
 800bdd4:	6818      	ldr	r0, [r3, #0]
 800bdd6:	f7ff bfd3 	b.w	800bd80 <_raise_r>
 800bdda:	bf00      	nop
 800bddc:	200001ec 	.word	0x200001ec

0800bde0 <_kill_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4d07      	ldr	r5, [pc, #28]	; (800be00 <_kill_r+0x20>)
 800bde4:	2300      	movs	r3, #0
 800bde6:	4604      	mov	r4, r0
 800bde8:	4608      	mov	r0, r1
 800bdea:	4611      	mov	r1, r2
 800bdec:	602b      	str	r3, [r5, #0]
 800bdee:	f7f6 fc5b 	bl	80026a8 <_kill>
 800bdf2:	1c43      	adds	r3, r0, #1
 800bdf4:	d102      	bne.n	800bdfc <_kill_r+0x1c>
 800bdf6:	682b      	ldr	r3, [r5, #0]
 800bdf8:	b103      	cbz	r3, 800bdfc <_kill_r+0x1c>
 800bdfa:	6023      	str	r3, [r4, #0]
 800bdfc:	bd38      	pop	{r3, r4, r5, pc}
 800bdfe:	bf00      	nop
 800be00:	2000088c 	.word	0x2000088c

0800be04 <_getpid_r>:
 800be04:	f7f6 bc48 	b.w	8002698 <_getpid>

0800be08 <__sread>:
 800be08:	b510      	push	{r4, lr}
 800be0a:	460c      	mov	r4, r1
 800be0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be10:	f000 f8a0 	bl	800bf54 <_read_r>
 800be14:	2800      	cmp	r0, #0
 800be16:	bfab      	itete	ge
 800be18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be1a:	89a3      	ldrhlt	r3, [r4, #12]
 800be1c:	181b      	addge	r3, r3, r0
 800be1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be22:	bfac      	ite	ge
 800be24:	6563      	strge	r3, [r4, #84]	; 0x54
 800be26:	81a3      	strhlt	r3, [r4, #12]
 800be28:	bd10      	pop	{r4, pc}

0800be2a <__swrite>:
 800be2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be2e:	461f      	mov	r7, r3
 800be30:	898b      	ldrh	r3, [r1, #12]
 800be32:	05db      	lsls	r3, r3, #23
 800be34:	4605      	mov	r5, r0
 800be36:	460c      	mov	r4, r1
 800be38:	4616      	mov	r6, r2
 800be3a:	d505      	bpl.n	800be48 <__swrite+0x1e>
 800be3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be40:	2302      	movs	r3, #2
 800be42:	2200      	movs	r2, #0
 800be44:	f000 f874 	bl	800bf30 <_lseek_r>
 800be48:	89a3      	ldrh	r3, [r4, #12]
 800be4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be52:	81a3      	strh	r3, [r4, #12]
 800be54:	4632      	mov	r2, r6
 800be56:	463b      	mov	r3, r7
 800be58:	4628      	mov	r0, r5
 800be5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be5e:	f000 b823 	b.w	800bea8 <_write_r>

0800be62 <__sseek>:
 800be62:	b510      	push	{r4, lr}
 800be64:	460c      	mov	r4, r1
 800be66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be6a:	f000 f861 	bl	800bf30 <_lseek_r>
 800be6e:	1c43      	adds	r3, r0, #1
 800be70:	89a3      	ldrh	r3, [r4, #12]
 800be72:	bf15      	itete	ne
 800be74:	6560      	strne	r0, [r4, #84]	; 0x54
 800be76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be7e:	81a3      	strheq	r3, [r4, #12]
 800be80:	bf18      	it	ne
 800be82:	81a3      	strhne	r3, [r4, #12]
 800be84:	bd10      	pop	{r4, pc}

0800be86 <__sclose>:
 800be86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be8a:	f000 b81f 	b.w	800becc <_close_r>

0800be8e <__ascii_wctomb>:
 800be8e:	b149      	cbz	r1, 800bea4 <__ascii_wctomb+0x16>
 800be90:	2aff      	cmp	r2, #255	; 0xff
 800be92:	bf85      	ittet	hi
 800be94:	238a      	movhi	r3, #138	; 0x8a
 800be96:	6003      	strhi	r3, [r0, #0]
 800be98:	700a      	strbls	r2, [r1, #0]
 800be9a:	f04f 30ff 	movhi.w	r0, #4294967295
 800be9e:	bf98      	it	ls
 800bea0:	2001      	movls	r0, #1
 800bea2:	4770      	bx	lr
 800bea4:	4608      	mov	r0, r1
 800bea6:	4770      	bx	lr

0800bea8 <_write_r>:
 800bea8:	b538      	push	{r3, r4, r5, lr}
 800beaa:	4d07      	ldr	r5, [pc, #28]	; (800bec8 <_write_r+0x20>)
 800beac:	4604      	mov	r4, r0
 800beae:	4608      	mov	r0, r1
 800beb0:	4611      	mov	r1, r2
 800beb2:	2200      	movs	r2, #0
 800beb4:	602a      	str	r2, [r5, #0]
 800beb6:	461a      	mov	r2, r3
 800beb8:	f7f6 fc2d 	bl	8002716 <_write>
 800bebc:	1c43      	adds	r3, r0, #1
 800bebe:	d102      	bne.n	800bec6 <_write_r+0x1e>
 800bec0:	682b      	ldr	r3, [r5, #0]
 800bec2:	b103      	cbz	r3, 800bec6 <_write_r+0x1e>
 800bec4:	6023      	str	r3, [r4, #0]
 800bec6:	bd38      	pop	{r3, r4, r5, pc}
 800bec8:	2000088c 	.word	0x2000088c

0800becc <_close_r>:
 800becc:	b538      	push	{r3, r4, r5, lr}
 800bece:	4d06      	ldr	r5, [pc, #24]	; (800bee8 <_close_r+0x1c>)
 800bed0:	2300      	movs	r3, #0
 800bed2:	4604      	mov	r4, r0
 800bed4:	4608      	mov	r0, r1
 800bed6:	602b      	str	r3, [r5, #0]
 800bed8:	f7f6 fc39 	bl	800274e <_close>
 800bedc:	1c43      	adds	r3, r0, #1
 800bede:	d102      	bne.n	800bee6 <_close_r+0x1a>
 800bee0:	682b      	ldr	r3, [r5, #0]
 800bee2:	b103      	cbz	r3, 800bee6 <_close_r+0x1a>
 800bee4:	6023      	str	r3, [r4, #0]
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	2000088c 	.word	0x2000088c

0800beec <_fstat_r>:
 800beec:	b538      	push	{r3, r4, r5, lr}
 800beee:	4d07      	ldr	r5, [pc, #28]	; (800bf0c <_fstat_r+0x20>)
 800bef0:	2300      	movs	r3, #0
 800bef2:	4604      	mov	r4, r0
 800bef4:	4608      	mov	r0, r1
 800bef6:	4611      	mov	r1, r2
 800bef8:	602b      	str	r3, [r5, #0]
 800befa:	f7f6 fc34 	bl	8002766 <_fstat>
 800befe:	1c43      	adds	r3, r0, #1
 800bf00:	d102      	bne.n	800bf08 <_fstat_r+0x1c>
 800bf02:	682b      	ldr	r3, [r5, #0]
 800bf04:	b103      	cbz	r3, 800bf08 <_fstat_r+0x1c>
 800bf06:	6023      	str	r3, [r4, #0]
 800bf08:	bd38      	pop	{r3, r4, r5, pc}
 800bf0a:	bf00      	nop
 800bf0c:	2000088c 	.word	0x2000088c

0800bf10 <_isatty_r>:
 800bf10:	b538      	push	{r3, r4, r5, lr}
 800bf12:	4d06      	ldr	r5, [pc, #24]	; (800bf2c <_isatty_r+0x1c>)
 800bf14:	2300      	movs	r3, #0
 800bf16:	4604      	mov	r4, r0
 800bf18:	4608      	mov	r0, r1
 800bf1a:	602b      	str	r3, [r5, #0]
 800bf1c:	f7f6 fc33 	bl	8002786 <_isatty>
 800bf20:	1c43      	adds	r3, r0, #1
 800bf22:	d102      	bne.n	800bf2a <_isatty_r+0x1a>
 800bf24:	682b      	ldr	r3, [r5, #0]
 800bf26:	b103      	cbz	r3, 800bf2a <_isatty_r+0x1a>
 800bf28:	6023      	str	r3, [r4, #0]
 800bf2a:	bd38      	pop	{r3, r4, r5, pc}
 800bf2c:	2000088c 	.word	0x2000088c

0800bf30 <_lseek_r>:
 800bf30:	b538      	push	{r3, r4, r5, lr}
 800bf32:	4d07      	ldr	r5, [pc, #28]	; (800bf50 <_lseek_r+0x20>)
 800bf34:	4604      	mov	r4, r0
 800bf36:	4608      	mov	r0, r1
 800bf38:	4611      	mov	r1, r2
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	602a      	str	r2, [r5, #0]
 800bf3e:	461a      	mov	r2, r3
 800bf40:	f7f6 fc2c 	bl	800279c <_lseek>
 800bf44:	1c43      	adds	r3, r0, #1
 800bf46:	d102      	bne.n	800bf4e <_lseek_r+0x1e>
 800bf48:	682b      	ldr	r3, [r5, #0]
 800bf4a:	b103      	cbz	r3, 800bf4e <_lseek_r+0x1e>
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	bd38      	pop	{r3, r4, r5, pc}
 800bf50:	2000088c 	.word	0x2000088c

0800bf54 <_read_r>:
 800bf54:	b538      	push	{r3, r4, r5, lr}
 800bf56:	4d07      	ldr	r5, [pc, #28]	; (800bf74 <_read_r+0x20>)
 800bf58:	4604      	mov	r4, r0
 800bf5a:	4608      	mov	r0, r1
 800bf5c:	4611      	mov	r1, r2
 800bf5e:	2200      	movs	r2, #0
 800bf60:	602a      	str	r2, [r5, #0]
 800bf62:	461a      	mov	r2, r3
 800bf64:	f7f6 fbba 	bl	80026dc <_read>
 800bf68:	1c43      	adds	r3, r0, #1
 800bf6a:	d102      	bne.n	800bf72 <_read_r+0x1e>
 800bf6c:	682b      	ldr	r3, [r5, #0]
 800bf6e:	b103      	cbz	r3, 800bf72 <_read_r+0x1e>
 800bf70:	6023      	str	r3, [r4, #0]
 800bf72:	bd38      	pop	{r3, r4, r5, pc}
 800bf74:	2000088c 	.word	0x2000088c

0800bf78 <_init>:
 800bf78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7a:	bf00      	nop
 800bf7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf7e:	bc08      	pop	{r3}
 800bf80:	469e      	mov	lr, r3
 800bf82:	4770      	bx	lr

0800bf84 <_fini>:
 800bf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf86:	bf00      	nop
 800bf88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf8a:	bc08      	pop	{r3}
 800bf8c:	469e      	mov	lr, r3
 800bf8e:	4770      	bx	lr
