INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <fir_filter> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fir_filter'...
Generating metadata file...
Generating ISE project...
XCO file found: fir_filter.xco
XMDF file found: fir_filter_xmdf.tcl
Adding
/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.as
y -view all -origin_type imported
Adding
/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.ng
c -view all -origin_type created
Checking file
"/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.n
gc" for project device match ...
File
"/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.n
gc" device information matches project device.
Adding
/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.sy
m -view all -origin_type imported
Adding
/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.vh
d -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filte
   r.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ipcore_dir/tmp/_cg/fir_filter.vh
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fir_filter"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fir_filter'.
