Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  8 15:03:29 2024
| Host         : MeYoKo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CompLab_control_sets_placed.rpt
| Design       : CompLab
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      4 |            4 |
|      8 |            1 |
|     11 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |             123 |           43 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             149 |           51 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_recv/data__0[6]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[2]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[0]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[5]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[1]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[7]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[3]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/data__0[4]                           | debounce1/button_stable_reg_1[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[4]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[2]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[5]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[0]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[7]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[1]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[3]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | string_match/uart_recv/data[6]_i_1__0_n_0      | debounce1/button_stable_reg_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | uart_recv/bit_index[3]_i_1_n_0                 | debounce1/button_stable_reg_1[0] |                1 |              4 |
|  clk_IBUF_BUFG | uart_send_sw/bit_cnt[3]_i_1_n_0                | debounce1/AR[0]                  |                2 |              4 |
|  clk_IBUF_BUFG | string_match/uart_send/bit_cnt[3]_i_1__0_n_0   | debounce1/button_stable_reg_0[0] |                2 |              4 |
|  clk_IBUF_BUFG | string_match/uart_recv/bit_index[3]_i_1__0_n_0 | debounce1/button_stable_reg_0[0] |                1 |              4 |
|  clk_IBUF_BUFG | debounce3/E[0]                                 | debounce1/AR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG |                                                |                                  |                5 |             11 |
|  clk_IBUF_BUFG |                                                | digit_display/clear              |                5 |             17 |
|  clk_IBUF_BUFG | debounce1/button_timer                         | debounce1/button_timer0          |                5 |             20 |
|  clk_IBUF_BUFG | debounce3/button_timer                         | debounce3/button_timer0          |                5 |             20 |
|  clk_IBUF_BUFG |                                                | debounce1/AR[0]                  |               17 |             33 |
|  clk_IBUF_BUFG |                                                | debounce1/button_stable_reg_1[0] |               10 |             37 |
|  clk_IBUF_BUFG | string_match/uart_recv/E[0]                    | debounce1/button_stable_reg_0[0] |               10 |             45 |
|  clk_IBUF_BUFG |                                                | debounce1/button_stable_reg_0[0] |               16 |             53 |
|  clk_IBUF_BUFG | uart_recv/E[0]                                 | debounce1/button_stable_reg_1[0] |               17 |             64 |
+----------------+------------------------------------------------+----------------------------------+------------------+----------------+


