I have tried to verify a dual port ram by constrained random verification using System verilog based UVM where I also have extracted coverage metrics and functional correctness of the design
