// Seed: 1133774687
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    output uwire id_6,
    input tri0 id_7,
    output wire id_8,
    input wire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    output wor id_14,
    output supply1 id_15,
    input wand id_16,
    output wor id_17,
    output wor id_18
);
  always force id_14 = |id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_4 = 0;
  wire id_3 = id_3;
  wor id_4, id_5;
  assign id_5 = 1 - id_5;
endmodule
