Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jan 24 12:16:32 2026
| Host         : DESKTOP-J90IJH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_CPU_timing_summary_routed.rpt -pb Top_CPU_timing_summary_routed.pb -rpx Top_CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.347   -21795.127                  17561                25529        0.062        0.000                      0                25529        3.750        0.000                       0                 10278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.347   -21795.127                  17561                24454        0.062        0.000                      0                24454        3.750        0.000                       0                 10278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.722        0.000                      0                 1075        1.360        0.000                      0                 1075  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        17561  Failing Endpoints,  Worst Slack       -2.347ns,  Total Violation   -21795.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.347ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 2.649ns (21.494%)  route 9.675ns (78.506%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          1.144    13.448    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X49Y167        LUT6 (Prop_lut6_I4_O)        0.124    13.572 r  U_IMEM/RAM[515][7]_i_5/O
                         net (fo=126, routed)         1.771    15.343    U_DMEM/byte3_reg[5]_i_47_0
    SLICE_X69Y185        LUT6 (Prop_lut6_I4_O)        0.124    15.467 r  U_DMEM/byte3[1]_i_103/O
                         net (fo=1, routed)           0.000    15.467    U_DMEM/byte3[1]_i_103_n_0
    SLICE_X69Y185        MUXF7 (Prop_muxf7_I1_O)      0.217    15.684 r  U_DMEM/byte3_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    15.684    U_DMEM/byte3_reg[1]_i_47_n_0
    SLICE_X69Y185        MUXF8 (Prop_muxf8_I1_O)      0.094    15.778 r  U_DMEM/byte3_reg[1]_i_19/O
                         net (fo=1, routed)           1.329    17.107    U_DMEM/byte3_reg[1]_i_19_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I5_O)        0.316    17.423 r  U_DMEM/byte3[1]_i_6/O
                         net (fo=1, routed)           0.000    17.423    U_DMEM/byte3[1]_i_6_n_0
    SLICE_X51Y184        MUXF7 (Prop_muxf7_I0_O)      0.212    17.635 r  U_DMEM/byte3_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    17.635    U_DMEM/byte3_reg[1]_i_3_n_0
    SLICE_X51Y184        MUXF8 (Prop_muxf8_I1_O)      0.094    17.729 r  U_DMEM/byte3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.729    U_DMEM/byte3_reg[1]_i_1_n_0
    SLICE_X51Y184        FDRE                                         r  U_DMEM/byte3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.663    15.085    U_DMEM/clk_IBUF_BUFG
    SLICE_X51Y184        FDRE                                         r  U_DMEM/byte3_reg[1]/C
                         clock pessimism              0.268    15.354    
                         clock uncertainty           -0.035    15.318    
    SLICE_X51Y184        FDRE (Setup_fdre_C_D)        0.064    15.382    U_DMEM/byte3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                         -17.729    
  -------------------------------------------------------------------
                         slack                                 -2.347    

Slack (VIOLATED) :        -2.335ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 2.692ns (21.833%)  route 9.638ns (78.167%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          1.796    14.100    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X43Y186        LUT6 (Prop_lut6_I4_O)        0.124    14.224 r  U_IMEM/RAM[358][7]_i_3/O
                         net (fo=126, routed)         1.234    15.458    U_DMEM/byte2_reg[3]_i_36_0
    SLICE_X20Y185        LUT6 (Prop_lut6_I4_O)        0.124    15.582 r  U_DMEM/byte2[6]_i_83/O
                         net (fo=1, routed)           0.000    15.582    U_DMEM/byte2[6]_i_83_n_0
    SLICE_X20Y185        MUXF7 (Prop_muxf7_I1_O)      0.217    15.799 r  U_DMEM/byte2_reg[6]_i_37/O
                         net (fo=1, routed)           0.000    15.799    U_DMEM/byte2_reg[6]_i_37_n_0
    SLICE_X20Y185        MUXF8 (Prop_muxf8_I1_O)      0.094    15.893 r  U_DMEM/byte2_reg[6]_i_14/O
                         net (fo=1, routed)           1.177    17.070    U_DMEM/byte2_reg[6]_i_14_n_0
    SLICE_X18Y189        LUT6 (Prop_lut6_I3_O)        0.316    17.386 r  U_DMEM/byte2[6]_i_5/O
                         net (fo=1, routed)           0.000    17.386    U_DMEM/byte2[6]_i_5_n_0
    SLICE_X18Y189        MUXF7 (Prop_muxf7_I1_O)      0.245    17.631 r  U_DMEM/byte2_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    17.631    U_DMEM/byte2_reg[6]_i_2_n_0
    SLICE_X18Y189        MUXF8 (Prop_muxf8_I0_O)      0.104    17.735 r  U_DMEM/byte2_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.735    U_DMEM/byte2_reg[6]_i_1_n_0
    SLICE_X18Y189        FDRE                                         r  U_DMEM/byte2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.680    15.102    U_DMEM/clk_IBUF_BUFG
    SLICE_X18Y189        FDRE                                         r  U_DMEM/byte2_reg[6]/C
                         clock pessimism              0.268    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X18Y189        FDRE (Setup_fdre_C_D)        0.064    15.399    U_DMEM/byte2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                 -2.335    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 U_RF/regs_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.934ns  (logic 2.269ns (19.014%)  route 9.665ns (80.986%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.805     5.408    U_RF/clk_IBUF_BUFG
    SLICE_X42Y151        FDCE                                         r  U_RF/regs_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y151        FDCE (Prop_fdce_C_Q)         0.518     5.926 r  U_RF/regs_reg[1][0]/Q
                         net (fo=2, routed)           1.005     6.931    U_RF/regs_reg[1]_30[0]
    SLICE_X44Y150        LUT6 (Prop_lut6_I5_O)        0.124     7.055 r  U_RF/out_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.055    U_RF/out_reg[0]_i_8_n_0
    SLICE_X44Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     7.267 r  U_RF/out_reg_reg[0]_i_3/O
                         net (fo=3, routed)           1.057     8.324    U_RF/out_reg_reg[0]_i_3_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I1_O)        0.299     8.623 r  U_RF/RAM[996][0]_i_2/O
                         net (fo=88, routed)          0.333     8.956    U_IMEM/rdata2[0]
    SLICE_X48Y153        LUT5 (Prop_lut5_I1_O)        0.124     9.080 r  U_IMEM/i__i_58/O
                         net (fo=128, routed)         1.333    10.413    U_RF/i__i_1[0]
    SLICE_X42Y154        LUT6 (Prop_lut6_I2_O)        0.124    10.537 r  U_RF/i__i_53/O
                         net (fo=5, routed)           1.028    11.565    U_RF/rdata_reg_reg[15]_11
    SLICE_X35Y153        LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  U_RF/i__i_23/O
                         net (fo=1, routed)           0.686    12.375    U_RF/i__i_23_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    12.499 r  U_RF/i__i_8/O
                         net (fo=1, routed)           0.631    13.131    U_IMEM/regs_reg[1][31]_0
    SLICE_X43Y158        LUT6 (Prop_lut6_I2_O)        0.124    13.255 r  U_IMEM/i__i_1/O
                         net (fo=28, routed)          1.314    14.568    U_IMEM/rdata_reg_reg[14]_0
    SLICE_X35Y152        LUT6 (Prop_lut6_I4_O)        0.124    14.692 r  U_IMEM/regs[31][0]_i_9/O
                         net (fo=1, routed)           0.431    15.123    U_IMEM/uart_re
    SLICE_X35Y150        LUT4 (Prop_lut4_I3_O)        0.124    15.247 r  U_IMEM/regs[31][0]_i_7/O
                         net (fo=1, routed)           0.289    15.537    U_IMEM/uart_rdata[0]
    SLICE_X35Y151        LUT6 (Prop_lut6_I1_O)        0.124    15.661 r  U_IMEM/regs[31][0]_i_2/O
                         net (fo=1, routed)           0.311    15.972    U_IMEM/regs[31][0]_i_2_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    16.096 r  U_IMEM/regs[31][0]_i_1/O
                         net (fo=31, routed)          1.246    17.341    U_RF/D[0]
    SLICE_X46Y148        FDCE                                         r  U_RF/regs_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.498    14.920    U_RF/clk_IBUF_BUFG
    SLICE_X46Y148        FDCE                                         r  U_RF/regs_reg[25][0]/C
                         clock pessimism              0.188    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X46Y148        FDCE (Setup_fdce_C_D)       -0.045    15.028    U_RF/regs_reg[25][0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -17.341    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.305ns  (logic 2.692ns (21.878%)  route 9.613ns (78.122%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          1.671    13.974    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X24Y184        LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  U_IMEM/RAM[150][7]_i_3/O
                         net (fo=126, routed)         1.488    15.586    U_DMEM/byte2_reg[5]_i_30_0
    SLICE_X18Y199        LUT6 (Prop_lut6_I4_O)        0.124    15.710 r  U_DMEM/byte2[3]_i_113/O
                         net (fo=1, routed)           0.000    15.710    U_DMEM/byte2[3]_i_113_n_0
    SLICE_X18Y199        MUXF7 (Prop_muxf7_I1_O)      0.245    15.955 r  U_DMEM/byte2_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    15.955    U_DMEM/byte2_reg[3]_i_52_n_0
    SLICE_X18Y199        MUXF8 (Prop_muxf8_I0_O)      0.104    16.059 r  U_DMEM/byte2_reg[3]_i_22/O
                         net (fo=1, routed)           1.023    17.082    U_DMEM/byte2_reg[3]_i_22_n_0
    SLICE_X23Y193        LUT6 (Prop_lut6_I3_O)        0.316    17.398 r  U_DMEM/byte2[3]_i_7/O
                         net (fo=1, routed)           0.000    17.398    U_DMEM/byte2[3]_i_7_n_0
    SLICE_X23Y193        MUXF7 (Prop_muxf7_I1_O)      0.217    17.615 r  U_DMEM/byte2_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    17.615    U_DMEM/byte2_reg[3]_i_3_n_0
    SLICE_X23Y193        MUXF8 (Prop_muxf8_I1_O)      0.094    17.709 r  U_DMEM/byte2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.709    U_DMEM/byte2_reg[3]_i_1_n_0
    SLICE_X23Y193        FDRE                                         r  U_DMEM/byte2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.682    15.104    U_DMEM/clk_IBUF_BUFG
    SLICE_X23Y193        FDRE                                         r  U_DMEM/byte2_reg[3]/C
                         clock pessimism              0.268    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X23Y193        FDRE (Setup_fdre_C_D)        0.064    15.401    U_DMEM/byte2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.271ns  (logic 2.492ns (20.308%)  route 9.779ns (79.692%))
  Logic Levels:           11  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.527    11.437    U_RF/i__i_1[4]
    SLICE_X44Y159        LUT5 (Prop_lut5_I1_O)        0.124    11.561 r  U_RF/byte0[7]_i_43/O
                         net (fo=2, routed)           0.830    12.391    U_RF/byte0[7]_i_43_n_0
    SLICE_X43Y160        LUT6 (Prop_lut6_I3_O)        0.124    12.515 r  U_RF/RAM[568][7]_i_5/O
                         net (fo=9, routed)           0.633    13.148    U_IMEM/RAM_reg[12][0]
    SLICE_X41Y162        LUT6 (Prop_lut6_I4_O)        0.124    13.272 r  U_IMEM/RAM[461][7]_i_4/O
                         net (fo=111, routed)         2.232    15.503    U_DMEM/byte3[3]_i_7_0
    SLICE_X69Y191        MUXF8 (Prop_muxf8_S_O)       0.273    15.776 r  U_DMEM/byte3_reg[4]_i_22/O
                         net (fo=1, routed)           1.272    17.049    U_DMEM/byte3_reg[4]_i_22_n_0
    SLICE_X51Y183        LUT6 (Prop_lut6_I3_O)        0.316    17.365 r  U_DMEM/byte3[4]_i_7/O
                         net (fo=1, routed)           0.000    17.365    U_DMEM/byte3[4]_i_7_n_0
    SLICE_X51Y183        MUXF7 (Prop_muxf7_I1_O)      0.217    17.582 r  U_DMEM/byte3_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    17.582    U_DMEM/byte3_reg[4]_i_3_n_0
    SLICE_X51Y183        MUXF8 (Prop_muxf8_I1_O)      0.094    17.676 r  U_DMEM/byte3_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.676    U_DMEM/byte3_reg[4]_i_1_n_0
    SLICE_X51Y183        FDRE                                         r  U_DMEM/byte3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.662    15.084    U_DMEM/clk_IBUF_BUFG
    SLICE_X51Y183        FDRE                                         r  U_DMEM/byte3_reg[4]/C
                         clock pessimism              0.268    15.353    
                         clock uncertainty           -0.035    15.317    
    SLICE_X51Y183        FDRE (Setup_fdre_C_D)        0.064    15.381    U_DMEM/byte3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -17.676    
  -------------------------------------------------------------------
                         slack                                 -2.295    

Slack (VIOLATED) :        -2.284ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.278ns  (logic 2.730ns (22.234%)  route 9.548ns (77.766%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          1.499    13.803    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X17Y169        LUT6 (Prop_lut6_I4_O)        0.124    13.927 r  U_IMEM/RAM[438][7]_i_2/O
                         net (fo=126, routed)         1.531    15.458    U_DMEM/byte2_reg[0]_i_34_0
    SLICE_X9Y194         LUT6 (Prop_lut6_I4_O)        0.124    15.582 r  U_DMEM/byte2[5]_i_78/O
                         net (fo=1, routed)           0.000    15.582    U_DMEM/byte2[5]_i_78_n_0
    SLICE_X9Y194         MUXF7 (Prop_muxf7_I1_O)      0.245    15.827 r  U_DMEM/byte2_reg[5]_i_34/O
                         net (fo=1, routed)           0.000    15.827    U_DMEM/byte2_reg[5]_i_34_n_0
    SLICE_X9Y194         MUXF8 (Prop_muxf8_I0_O)      0.104    15.931 r  U_DMEM/byte2_reg[5]_i_13/O
                         net (fo=1, routed)           1.087    17.018    U_DMEM/byte2_reg[5]_i_13_n_0
    SLICE_X25Y191        LUT6 (Prop_lut6_I1_O)        0.316    17.334 r  U_DMEM/byte2[5]_i_5/O
                         net (fo=1, routed)           0.000    17.334    U_DMEM/byte2[5]_i_5_n_0
    SLICE_X25Y191        MUXF7 (Prop_muxf7_I1_O)      0.245    17.579 r  U_DMEM/byte2_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    17.579    U_DMEM/byte2_reg[5]_i_2_n_0
    SLICE_X25Y191        MUXF8 (Prop_muxf8_I0_O)      0.104    17.683 r  U_DMEM/byte2_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.683    U_DMEM/byte2_reg[5]_i_1_n_0
    SLICE_X25Y191        FDRE                                         r  U_DMEM/byte2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.680    15.102    U_DMEM/clk_IBUF_BUFG
    SLICE_X25Y191        FDRE                                         r  U_DMEM/byte2_reg[5]/C
                         clock pessimism              0.268    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X25Y191        FDRE (Setup_fdre_C_D)        0.064    15.399    U_DMEM/byte2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 -2.284    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 2.654ns (21.618%)  route 9.623ns (78.382%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          0.893    13.196    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X49Y166        LUT6 (Prop_lut6_I4_O)        0.124    13.320 r  U_IMEM/RAM[822][4]_i_3/O
                         net (fo=126, routed)         2.002    15.323    U_DMEM/byte3_reg[2]_i_55_0
    SLICE_X51Y197        LUT6 (Prop_lut6_I4_O)        0.124    15.447 r  U_DMEM/byte2[0]_i_119/O
                         net (fo=1, routed)           0.000    15.447    U_DMEM/byte2[0]_i_119_n_0
    SLICE_X51Y197        MUXF7 (Prop_muxf7_I1_O)      0.217    15.664 r  U_DMEM/byte2_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    15.664    U_DMEM/byte2_reg[0]_i_55_n_0
    SLICE_X51Y197        MUXF8 (Prop_muxf8_I1_O)      0.094    15.758 r  U_DMEM/byte2_reg[0]_i_23/O
                         net (fo=1, routed)           1.297    17.055    U_DMEM/byte2_reg[0]_i_23_n_0
    SLICE_X18Y191        LUT6 (Prop_lut6_I5_O)        0.316    17.371 r  U_DMEM/byte2[0]_i_7/O
                         net (fo=1, routed)           0.000    17.371    U_DMEM/byte2[0]_i_7_n_0
    SLICE_X18Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    17.588 r  U_DMEM/byte2_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    17.588    U_DMEM/byte2_reg[0]_i_3_n_0
    SLICE_X18Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    17.682 r  U_DMEM/byte2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.682    U_DMEM/byte2_reg[0]_i_1_n_0
    SLICE_X18Y191        FDRE                                         r  U_DMEM/byte2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.681    15.103    U_DMEM/clk_IBUF_BUFG
    SLICE_X18Y191        FDRE                                         r  U_DMEM/byte2_reg[0]/C
                         clock pessimism              0.268    15.372    
                         clock uncertainty           -0.035    15.336    
    SLICE_X18Y191        FDRE (Setup_fdre_C_D)        0.064    15.400    U_DMEM/byte2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 2.729ns (22.231%)  route 9.547ns (77.769%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          1.499    13.803    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X17Y169        LUT6 (Prop_lut6_I4_O)        0.124    13.927 r  U_IMEM/RAM[438][7]_i_2/O
                         net (fo=126, routed)         1.589    15.516    U_DMEM/byte2_reg[0]_i_34_0
    SLICE_X6Y188         LUT6 (Prop_lut6_I4_O)        0.124    15.640 r  U_DMEM/byte2[7]_i_78/O
                         net (fo=1, routed)           0.000    15.640    U_DMEM/byte2[7]_i_78_n_0
    SLICE_X6Y188         MUXF7 (Prop_muxf7_I1_O)      0.247    15.887 r  U_DMEM/byte2_reg[7]_i_35/O
                         net (fo=1, routed)           0.000    15.887    U_DMEM/byte2_reg[7]_i_35_n_0
    SLICE_X6Y188         MUXF8 (Prop_muxf8_I0_O)      0.098    15.985 r  U_DMEM/byte2_reg[7]_i_13/O
                         net (fo=1, routed)           1.028    17.012    U_DMEM/byte2_reg[7]_i_13_n_0
    SLICE_X22Y190        LUT6 (Prop_lut6_I1_O)        0.319    17.331 r  U_DMEM/byte2[7]_i_5/O
                         net (fo=1, routed)           0.000    17.331    U_DMEM/byte2[7]_i_5_n_0
    SLICE_X22Y190        MUXF7 (Prop_muxf7_I1_O)      0.245    17.576 r  U_DMEM/byte2_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    17.576    U_DMEM/byte2_reg[7]_i_2_n_0
    SLICE_X22Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    17.680 r  U_DMEM/byte2_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.680    U_DMEM/byte2_reg[7]_i_1_n_0
    SLICE_X22Y190        FDRE                                         r  U_DMEM/byte2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.680    15.102    U_DMEM/clk_IBUF_BUFG
    SLICE_X22Y190        FDRE                                         r  U_DMEM/byte2_reg[7]/C
                         clock pessimism              0.268    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X22Y190        FDRE (Setup_fdre_C_D)        0.064    15.399    U_DMEM/byte2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -17.680    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 2.654ns (21.633%)  route 9.614ns (78.367%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          0.893    13.196    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X49Y166        LUT6 (Prop_lut6_I4_O)        0.124    13.320 r  U_IMEM/RAM[822][4]_i_3/O
                         net (fo=126, routed)         2.007    15.327    U_DMEM/byte3_reg[2]_i_55_0
    SLICE_X51Y198        LUT6 (Prop_lut6_I4_O)        0.124    15.451 r  U_DMEM/byte2[1]_i_119/O
                         net (fo=1, routed)           0.000    15.451    U_DMEM/byte2[1]_i_119_n_0
    SLICE_X51Y198        MUXF7 (Prop_muxf7_I1_O)      0.217    15.668 r  U_DMEM/byte2_reg[1]_i_55/O
                         net (fo=1, routed)           0.000    15.668    U_DMEM/byte2_reg[1]_i_55_n_0
    SLICE_X51Y198        MUXF8 (Prop_muxf8_I1_O)      0.094    15.762 r  U_DMEM/byte2_reg[1]_i_23/O
                         net (fo=1, routed)           1.284    17.046    U_DMEM/byte2_reg[1]_i_23_n_0
    SLICE_X26Y192        LUT6 (Prop_lut6_I5_O)        0.316    17.362 r  U_DMEM/byte2[1]_i_7/O
                         net (fo=1, routed)           0.000    17.362    U_DMEM/byte2[1]_i_7_n_0
    SLICE_X26Y192        MUXF7 (Prop_muxf7_I1_O)      0.217    17.579 r  U_DMEM/byte2_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    17.579    U_DMEM/byte2_reg[1]_i_3_n_0
    SLICE_X26Y192        MUXF8 (Prop_muxf8_I1_O)      0.094    17.673 r  U_DMEM/byte2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.673    U_DMEM/byte2_reg[1]_i_1_n_0
    SLICE_X26Y192        FDRE                                         r  U_DMEM/byte2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.680    15.102    U_DMEM/clk_IBUF_BUFG
    SLICE_X26Y192        FDRE                                         r  U_DMEM/byte2_reg[1]/C
                         clock pessimism              0.268    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X26Y192        FDRE (Setup_fdre_C_D)        0.064    15.399    U_DMEM/byte2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.271ns  (required time - arrival time)
  Source:                 U_IMEM/rdata_reg_reg[24]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DMEM/byte2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 2.687ns (21.905%)  route 9.580ns (78.095%))
  Logic Levels:           13  (LUT5=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.802     5.405    U_IMEM/clk_IBUF_BUFG
    SLICE_X47Y151        FDRE                                         r  U_IMEM/rdata_reg_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  U_IMEM/rdata_reg_reg[24]_rep__0/Q
                         net (fo=87, routed)          1.228     7.089    U_RF/out_reg_reg[3]_i_5_1
    SLICE_X45Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  U_RF/out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.213    U_RF/out_reg[4]_i_7_n_0
    SLICE_X45Y148        MUXF7 (Prop_muxf7_I1_O)      0.217     7.430 r  U_RF/out_reg_reg[4]_i_2/O
                         net (fo=3, routed)           1.028     8.457    U_RF/out_reg_reg[4]_i_2_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.299     8.756 r  U_RF/out_reg[4]_i_1/O
                         net (fo=89, routed)          1.029     9.786    U_IMEM/rdata2[4]
    SLICE_X47Y151        LUT5 (Prop_lut5_I1_O)        0.124     9.910 r  U_IMEM/i__i_29/O
                         net (fo=122, routed)         1.478    11.388    U_RF/i__i_1[4]
    SLICE_X47Y160        LUT6 (Prop_lut6_I2_O)        0.124    11.512 r  U_RF/RAM[662][7]_i_27/O
                         net (fo=2, routed)           0.668    12.180    U_IMEM/bit_cnt[31]_i_5_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  U_IMEM/RAM[662][7]_i_11/O
                         net (fo=30, routed)          1.796    14.100    U_IMEM/RAM[662][7]_i_11_n_0
    SLICE_X43Y186        LUT6 (Prop_lut6_I4_O)        0.124    14.224 r  U_IMEM/RAM[358][7]_i_3/O
                         net (fo=126, routed)         1.113    15.337    U_DMEM/byte2_reg[3]_i_36_0
    SLICE_X40Y194        LUT6 (Prop_lut6_I4_O)        0.124    15.461 r  U_DMEM/byte2[4]_i_97/O
                         net (fo=1, routed)           0.000    15.461    U_DMEM/byte2[4]_i_97_n_0
    SLICE_X40Y194        MUXF7 (Prop_muxf7_I1_O)      0.245    15.706 r  U_DMEM/byte2_reg[4]_i_44/O
                         net (fo=1, routed)           0.000    15.706    U_DMEM/byte2_reg[4]_i_44_n_0
    SLICE_X40Y194        MUXF8 (Prop_muxf8_I0_O)      0.104    15.810 r  U_DMEM/byte2_reg[4]_i_18/O
                         net (fo=1, routed)           1.239    17.049    U_DMEM/byte2_reg[4]_i_18_n_0
    SLICE_X20Y192        LUT6 (Prop_lut6_I3_O)        0.316    17.365 r  U_DMEM/byte2[4]_i_6/O
                         net (fo=1, routed)           0.000    17.365    U_DMEM/byte2[4]_i_6_n_0
    SLICE_X20Y192        MUXF7 (Prop_muxf7_I0_O)      0.212    17.577 r  U_DMEM/byte2_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    17.577    U_DMEM/byte2_reg[4]_i_3_n_0
    SLICE_X20Y192        MUXF8 (Prop_muxf8_I1_O)      0.094    17.671 r  U_DMEM/byte2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.671    U_DMEM/byte2_reg[4]_i_1_n_0
    SLICE_X20Y192        FDRE                                         r  U_DMEM/byte2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.681    15.103    U_DMEM/clk_IBUF_BUFG
    SLICE_X20Y192        FDRE                                         r  U_DMEM/byte2_reg[4]/C
                         clock pessimism              0.268    15.372    
                         clock uncertainty           -0.035    15.336    
    SLICE_X20Y192        FDRE (Setup_fdre_C_D)        0.064    15.400    U_DMEM/byte2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                 -2.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_UART/UTX/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/UTX/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.807%)  route 0.174ns (55.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.649     1.569    U_UART/UTX/clk_IBUF_BUFG
    SLICE_X33Y150        FDPE                                         r  U_UART/UTX/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y150        FDPE (Prop_fdpe_C_Q)         0.141     1.710 r  U_UART/UTX/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.884    U_UART/UTX/shift_reg_reg_n_0_[0]
    SLICE_X33Y149        FDRE                                         r  U_UART/UTX/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.837     2.002    U_UART/UTX/clk_IBUF_BUFG
    SLICE_X33Y149        FDRE                                         r  U_UART/UTX/tx_reg/C
                         clock pessimism             -0.250     1.751    
    SLICE_X33Y149        FDRE (Hold_fdre_C_D)         0.070     1.821    U_UART/UTX/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_448_511_24_26/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.630%)  route 0.149ns (51.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.561     1.480    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y140        FDCE                                         r  U_BOOT/imem_waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U_BOOT/imem_waddr_reg[7]/Q
                         net (fo=880, routed)         0.149     1.770    U_IMEM/mem_reg_448_511_24_26/ADDRD5
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.997    U_IMEM/mem_reg_448_511_24_26/WCLK
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMA/CLK
                         clock pessimism             -0.479     1.517    
    SLICE_X62Y140        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.687    U_IMEM/mem_reg_448_511_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_448_511_24_26/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.630%)  route 0.149ns (51.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.561     1.480    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y140        FDCE                                         r  U_BOOT/imem_waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U_BOOT/imem_waddr_reg[7]/Q
                         net (fo=880, routed)         0.149     1.770    U_IMEM/mem_reg_448_511_24_26/ADDRD5
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.997    U_IMEM/mem_reg_448_511_24_26/WCLK
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMB/CLK
                         clock pessimism             -0.479     1.517    
    SLICE_X62Y140        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.687    U_IMEM/mem_reg_448_511_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_448_511_24_26/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.630%)  route 0.149ns (51.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.561     1.480    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y140        FDCE                                         r  U_BOOT/imem_waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U_BOOT/imem_waddr_reg[7]/Q
                         net (fo=880, routed)         0.149     1.770    U_IMEM/mem_reg_448_511_24_26/ADDRD5
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.997    U_IMEM/mem_reg_448_511_24_26/WCLK
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMC/CLK
                         clock pessimism             -0.479     1.517    
    SLICE_X62Y140        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.687    U_IMEM/mem_reg_448_511_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_448_511_24_26/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.630%)  route 0.149ns (51.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.561     1.480    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y140        FDCE                                         r  U_BOOT/imem_waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U_BOOT/imem_waddr_reg[7]/Q
                         net (fo=880, routed)         0.149     1.770    U_IMEM/mem_reg_448_511_24_26/ADDRD5
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.997    U_IMEM/mem_reg_448_511_24_26/WCLK
    SLICE_X62Y140        RAMD64E                                      r  U_IMEM/mem_reg_448_511_24_26/RAMD/CLK
                         clock pessimism             -0.479     1.517    
    SLICE_X62Y140        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.687    U_IMEM/mem_reg_448_511_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_640_703_24_26/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.405%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.560     1.479    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y139        FDCE                                         r  U_BOOT/imem_waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_BOOT/imem_waddr_reg[4]/Q
                         net (fo=880, routed)         0.236     1.856    U_IMEM/mem_reg_640_703_24_26/ADDRD2
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.996    U_IMEM/mem_reg_640_703_24_26/WCLK
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMA/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X62Y139        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.770    U_IMEM/mem_reg_640_703_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_640_703_24_26/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.405%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.560     1.479    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y139        FDCE                                         r  U_BOOT/imem_waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_BOOT/imem_waddr_reg[4]/Q
                         net (fo=880, routed)         0.236     1.856    U_IMEM/mem_reg_640_703_24_26/ADDRD2
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.996    U_IMEM/mem_reg_640_703_24_26/WCLK
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMB/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X62Y139        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.770    U_IMEM/mem_reg_640_703_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_640_703_24_26/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.405%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.560     1.479    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y139        FDCE                                         r  U_BOOT/imem_waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_BOOT/imem_waddr_reg[4]/Q
                         net (fo=880, routed)         0.236     1.856    U_IMEM/mem_reg_640_703_24_26/ADDRD2
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.996    U_IMEM/mem_reg_640_703_24_26/WCLK
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMC/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X62Y139        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.770    U_IMEM/mem_reg_640_703_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_BOOT/imem_waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_640_703_24_26/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.405%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.560     1.479    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y139        FDCE                                         r  U_BOOT/imem_waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_BOOT/imem_waddr_reg[4]/Q
                         net (fo=880, routed)         0.236     1.856    U_IMEM/mem_reg_640_703_24_26/ADDRD2
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.996    U_IMEM/mem_reg_640_703_24_26/WCLK
    SLICE_X62Y139        RAMD64E                                      r  U_IMEM/mem_reg_640_703_24_26/RAMD/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X62Y139        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.770    U_IMEM/mem_reg_640_703_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_BOOT/imem_wdata_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IMEM/mem_reg_128_191_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.576%)  route 0.132ns (48.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X64Y137        FDCE                                         r  U_BOOT/imem_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/imem_wdata_reg[24]/Q
                         net (fo=16, routed)          0.132     1.752    U_IMEM/mem_reg_128_191_24_26/DIA
    SLICE_X62Y138        RAMD64E                                      r  U_IMEM/mem_reg_128_191_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.831     1.996    U_IMEM/mem_reg_128_191_24_26/WCLK
    SLICE_X62Y138        RAMD64E                                      r  U_IMEM/mem_reg_128_191_24_26/RAMA/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X62Y138        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.663    U_IMEM/mem_reg_128_191_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X68Y138   led_mem_write_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X68Y138   led_rx_seen_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y142   pc_current_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y142   pc_current_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y140   pc_current_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y141   pc_current_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y140   pc_current_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y141   pc_current_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y141   pc_current_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133   U_IMEM/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133   U_IMEM/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   U_IMEM/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133   U_IMEM/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133   U_IMEM/mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[22][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.580ns (8.401%)  route 6.324ns (91.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.455    12.119    U_RF/regs_reg[1][0]_0[0]
    SLICE_X44Y160        FDCE                                         f  U_RF/regs_reg[22][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671    15.093    U_RF/clk_IBUF_BUFG
    SLICE_X44Y160        FDCE                                         r  U_RF/regs_reg[22][6]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X44Y160        FDCE (Recov_fdce_C_CLR)     -0.405    14.841    U_RF/regs_reg[22][6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[4][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.580ns (8.407%)  route 6.319ns (91.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.450    12.115    U_RF/regs_reg[1][0]_0[0]
    SLICE_X48Y156        FDCE                                         f  U_RF/regs_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671    15.093    U_RF/clk_IBUF_BUFG
    SLICE_X48Y156        FDCE                                         r  U_RF/regs_reg[4][5]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X48Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.841    U_RF/regs_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[17][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.580ns (8.412%)  route 6.315ns (91.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.446    12.110    U_RF/regs_reg[1][0]_0[0]
    SLICE_X49Y156        FDCE                                         f  U_RF/regs_reg[17][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671    15.093    U_RF/clk_IBUF_BUFG
    SLICE_X49Y156        FDCE                                         r  U_RF/regs_reg[17][10]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X49Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.841    U_RF/regs_reg[17][10]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[17][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.580ns (8.412%)  route 6.315ns (91.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.446    12.110    U_RF/regs_reg[1][0]_0[0]
    SLICE_X49Y156        FDCE                                         f  U_RF/regs_reg[17][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671    15.093    U_RF/clk_IBUF_BUFG
    SLICE_X49Y156        FDCE                                         r  U_RF/regs_reg[17][14]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X49Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.841    U_RF/regs_reg[17][14]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[17][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.580ns (8.412%)  route 6.315ns (91.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.446    12.110    U_RF/regs_reg[1][0]_0[0]
    SLICE_X49Y156        FDCE                                         f  U_RF/regs_reg[17][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671    15.093    U_RF/clk_IBUF_BUFG
    SLICE_X49Y156        FDCE                                         r  U_RF/regs_reg[17][16]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X49Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.841    U_RF/regs_reg[17][16]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[26][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.580ns (8.845%)  route 5.977ns (91.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.108    11.773    U_RF/regs_reg[1][0]_0[0]
    SLICE_X36Y156        FDCE                                         f  U_RF/regs_reg[26][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.678    15.100    U_RF/clk_IBUF_BUFG
    SLICE_X36Y156        FDCE                                         r  U_RF/regs_reg[26][5]/C
                         clock pessimism              0.188    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X36Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.848    U_RF/regs_reg[26][5]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[27][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.104    11.768    U_RF/regs_reg[1][0]_0[0]
    SLICE_X37Y156        FDCE                                         f  U_RF/regs_reg[27][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.678    15.100    U_RF/clk_IBUF_BUFG
    SLICE_X37Y156        FDCE                                         r  U_RF/regs_reg[27][6]/C
                         clock pessimism              0.188    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X37Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.848    U_RF/regs_reg[27][6]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[25][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.580ns (8.906%)  route 5.933ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.063    11.728    U_RF/regs_reg[1][0]_0[0]
    SLICE_X55Y156        FDCE                                         f  U_RF/regs_reg[25][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.662    15.084    U_RF/clk_IBUF_BUFG
    SLICE_X55Y156        FDCE                                         r  U_RF/regs_reg[25][16]/C
                         clock pessimism              0.188    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X55Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    U_RF/regs_reg[25][16]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[25][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.580ns (8.906%)  route 5.933ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.063    11.728    U_RF/regs_reg[1][0]_0[0]
    SLICE_X55Y156        FDCE                                         f  U_RF/regs_reg[25][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.662    15.084    U_RF/clk_IBUF_BUFG
    SLICE_X55Y156        FDCE                                         r  U_RF/regs_reg[25][24]/C
                         clock pessimism              0.188    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X55Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    U_RF/regs_reg[25][24]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[25][27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.580ns (8.906%)  route 5.933ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.063    11.728    U_RF/regs_reg[1][0]_0[0]
    SLICE_X55Y156        FDCE                                         f  U_RF/regs_reg[25][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.662    15.084    U_RF/clk_IBUF_BUFG
    SLICE_X55Y156        FDCE                                         r  U_RF/regs_reg[25][27]/C
                         clock pessimism              0.188    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X55Y156        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    U_RF/regs_reg[25][27]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[22][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.186ns (12.101%)  route 1.351ns (87.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.540     3.015    U_RF/regs_reg[1][0]_0[0]
    SLICE_X45Y149        FDCE                                         f  U_RF/regs_reg[22][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.833     1.998    U_RF/clk_IBUF_BUFG
    SLICE_X45Y149        FDCE                                         r  U_RF/regs_reg[22][4]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X45Y149        FDCE (Remov_fdce_C_CLR)     -0.092     1.655    U_RF/regs_reg[22][4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[19][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.186ns (12.067%)  route 1.355ns (87.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.544     3.020    U_RF/regs_reg[1][0]_0[0]
    SLICE_X44Y149        FDCE                                         f  U_RF/regs_reg[19][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.833     1.998    U_RF/clk_IBUF_BUFG
    SLICE_X44Y149        FDCE                                         r  U_RF/regs_reg[19][4]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X44Y149        FDCE (Remov_fdce_C_CLR)     -0.092     1.655    U_RF/regs_reg[19][4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.186ns (11.227%)  route 1.471ns (88.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.660     3.135    U_RF/regs_reg[1][0]_0[0]
    SLICE_X42Y151        FDCE                                         f  U_RF/regs_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.920     2.085    U_RF/clk_IBUF_BUFG
    SLICE_X42Y151        FDCE                                         r  U_RF/regs_reg[1][0]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X42Y151        FDCE (Remov_fdce_C_CLR)     -0.067     1.768    U_RF/regs_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[10][16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.186ns (11.377%)  route 1.449ns (88.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.638     3.113    U_RF/regs_reg[1][0]_0[0]
    SLICE_X49Y153        FDCE                                         f  U_RF/regs_reg[10][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.917     2.082    U_RF/clk_IBUF_BUFG
    SLICE_X49Y153        FDCE                                         r  U_RF/regs_reg[10][16]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X49Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.740    U_RF/regs_reg[10][16]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[10][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.186ns (11.377%)  route 1.449ns (88.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.638     3.113    U_RF/regs_reg[1][0]_0[0]
    SLICE_X49Y153        FDCE                                         f  U_RF/regs_reg[10][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.917     2.082    U_RF/clk_IBUF_BUFG
    SLICE_X49Y153        FDCE                                         r  U_RF/regs_reg[10][1]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X49Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.740    U_RF/regs_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[30][17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.186ns (11.346%)  route 1.453ns (88.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.642     3.118    U_RF/regs_reg[1][0]_0[0]
    SLICE_X48Y153        FDCE                                         f  U_RF/regs_reg[30][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.917     2.082    U_RF/clk_IBUF_BUFG
    SLICE_X48Y153        FDCE                                         r  U_RF/regs_reg[30][17]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X48Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.740    U_RF/regs_reg[30][17]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[30][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.186ns (11.346%)  route 1.453ns (88.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.642     3.118    U_RF/regs_reg[1][0]_0[0]
    SLICE_X48Y153        FDCE                                         f  U_RF/regs_reg[30][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.917     2.082    U_RF/clk_IBUF_BUFG
    SLICE_X48Y153        FDCE                                         r  U_RF/regs_reg[30][1]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X48Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.740    U_RF/regs_reg[30][1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[30][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.186ns (11.346%)  route 1.453ns (88.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.642     3.118    U_RF/regs_reg[1][0]_0[0]
    SLICE_X48Y153        FDCE                                         f  U_RF/regs_reg[30][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.917     2.082    U_RF/clk_IBUF_BUFG
    SLICE_X48Y153        FDCE                                         r  U_RF/regs_reg[30][5]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X48Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.740    U_RF/regs_reg[30][5]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[24][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.186ns (11.308%)  route 1.459ns (88.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.648     3.123    U_RF/regs_reg[1][0]_0[0]
    SLICE_X37Y157        FDCE                                         f  U_RF/regs_reg[24][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.920     2.085    U_RF/clk_IBUF_BUFG
    SLICE_X37Y157        FDCE                                         r  U_RF/regs_reg[24][5]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X37Y157        FDCE (Remov_fdce_C_CLR)     -0.092     1.743    U_RF/regs_reg[24][5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RF/regs_reg[14][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.186ns (11.279%)  route 1.463ns (88.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        0.652     3.128    U_RF/regs_reg[1][0]_0[0]
    SLICE_X36Y157        FDCE                                         f  U_RF/regs_reg[14][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.920     2.085    U_RF/clk_IBUF_BUFG
    SLICE_X36Y157        FDCE                                         r  U_RF/regs_reg[14][5]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X36Y157        FDCE (Remov_fdce_C_CLR)     -0.092     1.743    U_RF/regs_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  1.385    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gpio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.857ns  (logic 5.076ns (34.167%)  route 9.781ns (65.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=187, routed)         9.781    11.322    gpio_out_OBUF[5]
    G4                   OBUF (Prop_obuf_I_O)         3.535    14.857 r  gpio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.857    gpio_out[5]
    G4                                                                r  gpio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gpio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.142ns  (logic 5.473ns (38.696%)  route 8.670ns (61.304%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         4.396     5.937    U_BOOT/gpio_out_OBUF[0]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.152     6.089 r  U_BOOT/gpio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.274    10.363    gpio_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.142 r  gpio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.142    gpio_out[3]
    T10                                                               r  gpio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gpio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.979ns  (logic 5.210ns (40.141%)  route 7.769ns (59.859%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=187, routed)         4.396     5.937    U_BOOT/gpio_out_OBUF[0]
    SLICE_X36Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.061 r  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        3.373     9.434    gpio_out_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.544    12.979 r  gpio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.979    gpio_out[4]
    E1                                                                r  gpio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gpio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.659ns  (logic 1.599ns (34.309%)  route 3.061ns (65.691%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=187, routed)         1.885     2.194    U_BOOT/gpio_out_OBUF[0]
    SLICE_X36Y113        LUT2 (Prop_lut2_I0_O)        0.045     2.239 r  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        1.176     3.415    gpio_out_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.245     4.659 r  gpio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.659    gpio_out[4]
    E1                                                                r  gpio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gpio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.096ns  (logic 1.692ns (33.207%)  route 3.404ns (66.793%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_IBUF_inst/O
                         net (fo=187, routed)         1.885     2.194    U_BOOT/gpio_out_OBUF[0]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.044     2.238 r  U_BOOT/gpio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.519     3.757    gpio_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.339     5.096 r  gpio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.096    gpio_out[3]
    T10                                                               r  gpio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gpio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.616ns  (logic 1.544ns (27.497%)  route 4.072ns (72.503%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=187, routed)         4.072     4.381    gpio_out_OBUF[5]
    G4                   OBUF (Prop_obuf_I_O)         1.236     5.616 r  gpio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.616    gpio_out[5]
    G4                                                                r  gpio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 4.154ns (39.177%)  route 6.450ns (60.823%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.610     7.281    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y136        LUT2 (Prop_lut2_I0_O)        0.124     7.405 r  U_BOOT/gpio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.840    12.245    gpio_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.820 r  gpio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.820    gpio_out[2]
    T9                                                                r  gpio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.496ns  (logic 4.353ns (41.473%)  route 6.143ns (58.527%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I0_O)        0.118     7.658 r  U_BOOT/gpio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.274    11.932    gpio_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.711 r  gpio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.711    gpio_out[3]
    T10                                                               r  gpio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO/out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 4.346ns (43.268%)  route 5.698ns (56.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.808     5.411    U_GPIO/clk_IBUF_BUFG
    SLICE_X36Y151        FDCE                                         r  U_GPIO/out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y151        FDCE (Prop_fdce_C_Q)         0.456     5.867 r  U_GPIO/out_reg_reg[0]/Q
                         net (fo=2, routed)           2.047     7.913    U_GPIO/Q[0]
    SLICE_X68Y138        LUT3 (Prop_lut3_I0_O)        0.152     8.065 r  U_GPIO/gpio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.651    11.717    gpio_out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.738    15.454 r  gpio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.454    gpio_out[0]
    H5                                                                r  gpio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO/out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.407ns  (logic 4.091ns (43.485%)  route 5.316ns (56.515%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.808     5.411    U_GPIO/clk_IBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  U_GPIO/out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.456     5.867 r  U_GPIO/out_reg_reg[1]/Q
                         net (fo=2, routed)           1.811     7.677    U_GPIO/Q[1]
    SLICE_X68Y138        LUT3 (Prop_lut3_I0_O)        0.124     7.801 r  U_GPIO/gpio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.506    11.307    gpio_out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.818 r  gpio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.818    gpio_out[1]
    J5                                                                r  gpio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 4.124ns (44.032%)  route 5.242ns (55.968%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 f  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.869     7.540    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.664 r  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        3.373    11.037    gpio_out_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.544    14.582 r  gpio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.582    gpio_out[4]
    E1                                                                r  gpio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO/out_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 3.974ns (45.881%)  route 4.687ns (54.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.808     5.411    U_GPIO/clk_IBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  U_GPIO/out_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.456     5.867 r  U_GPIO/out_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.687    10.554    lopt
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.071 r  gpio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.071    gpio_out[7]
    K2                                                                r  gpio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 3.971ns (49.373%)  route 4.072ns (50.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.613     5.215    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          4.072     9.744    gpio_out_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.259 r  gpio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.259    gpio_out[6]
    H4                                                                r  gpio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_UART/UTX/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.979ns (60.715%)  route 2.574ns (39.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.626     5.228    U_UART/UTX/clk_IBUF_BUFG
    SLICE_X33Y149        FDRE                                         r  U_UART/UTX/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y149        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  U_UART/UTX/tx_reg/Q
                         net (fo=1, routed)           2.574     8.259    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.781 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.781    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_UART/UTX/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.364ns (63.859%)  route 0.772ns (36.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.566     1.485    U_UART/UTX/clk_IBUF_BUFG
    SLICE_X33Y149        FDRE                                         r  U_UART/UTX/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y149        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_UART/UTX/tx_reg/Q
                         net (fo=1, routed)           0.772     2.399    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.622 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.622    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mem_write_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.398ns (49.805%)  route 1.409ns (50.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.560     1.479    clk_IBUF_BUFG
    SLICE_X68Y138        FDCE                                         r  led_mem_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  led_mem_write_reg/Q
                         net (fo=2, routed)           0.173     1.793    U_GPIO/led_mem_write
    SLICE_X68Y138        LUT3 (Prop_lut3_I2_O)        0.045     1.838 r  U_GPIO/gpio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.236     3.074    gpio_out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.286 r  gpio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.286    gpio_out[1]
    J5                                                                r  gpio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.357ns (47.852%)  route 1.479ns (52.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          1.479     3.099    gpio_out_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         1.216     4.315 r  gpio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.315    gpio_out[6]
    H4                                                                r  gpio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_rx_seen_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.488ns (50.395%)  route 1.464ns (49.605%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.560     1.479    clk_IBUF_BUFG
    SLICE_X68Y138        FDCE                                         r  led_rx_seen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  led_rx_seen_reg/Q
                         net (fo=2, routed)           0.169     1.789    U_GPIO/led_rx_seen
    SLICE_X68Y138        LUT3 (Prop_lut3_I2_O)        0.049     1.838 r  U_GPIO/gpio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.295     3.134    gpio_out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.298     4.431 r  gpio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.431    gpio_out[0]
    H5                                                                r  gpio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO/out_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.360ns (43.498%)  route 1.766ns (56.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.648     1.568    U_GPIO/clk_IBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  U_GPIO/out_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141     1.709 r  U_GPIO/out_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.766     3.475    lopt
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.693 r  gpio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.693    gpio_out[7]
    K2                                                                r  gpio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.431ns (41.863%)  route 1.987ns (58.137%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.476 r  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        1.176     3.652    gpio_out_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.245     4.896 r  gpio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.896    gpio_out[4]
    E1                                                                r  gpio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO/out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.652ns  (logic 1.461ns (40.000%)  route 2.191ns (60.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.648     1.568    U_GPIO/clk_IBUF_BUFG
    SLICE_X36Y150        FDCE                                         r  U_GPIO/out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDCE (Prop_fdce_C_Q)         0.141     1.709 r  U_GPIO/out_reg_reg[2]/Q
                         net (fo=2, routed)           0.418     2.127    U_BOOT/gpio_out[2][0]
    SLICE_X36Y136        LUT2 (Prop_lut2_I1_O)        0.045     2.172 r  U_BOOT/gpio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.773     3.945    gpio_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     5.220 r  gpio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.220    gpio_out[2]
    T9                                                                r  gpio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BOOT/boot_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.858ns  (logic 1.528ns (39.613%)  route 2.330ns (60.387%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.559     1.478    U_BOOT/clk_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  U_BOOT/boot_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_BOOT/boot_done_reg_reg/Q
                         net (fo=16, routed)          0.811     2.431    U_BOOT/boot_done_reg_reg_0[3]
    SLICE_X36Y113        LUT2 (Prop_lut2_I0_O)        0.048     2.479 r  U_BOOT/gpio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.519     3.997    gpio_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.339     5.337 r  gpio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.337    gpio_out[3]
    T10                                                               r  gpio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1287 Endpoints
Min Delay          1287 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.557ns  (logic 2.518ns (20.049%)  route 10.039ns (79.951%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 f  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 f  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           0.961    10.212    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X67Y126        LUT5 (Prop_lut5_I4_O)        0.352    10.564 r  U_RX/shift_reg[6]_i_2/O
                         net (fo=2, routed)           1.301    11.866    U_RX/shift_reg[6]_i_2_n_0
    SLICE_X66Y137        LUT4 (Prop_lut4_I1_O)        0.348    12.214 r  U_RX/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.343    12.557    U_RX/shift_reg[2]_i_1_n_0
    SLICE_X67Y137        FDRE                                         r  U_RX/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.492     4.914    U_RX/clk_IBUF_BUFG
    SLICE_X67Y137        FDRE                                         r  U_RX/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.415ns  (logic 2.294ns (18.473%)  route 10.122ns (81.527%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 f  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 f  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           0.961    10.212    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X67Y126        LUT5 (Prop_lut5_I3_O)        0.326    10.538 r  U_RX/shift_reg[4]_i_2/O
                         net (fo=2, routed)           1.249    11.787    U_RX/shift_reg[4]_i_2_n_0
    SLICE_X66Y138        LUT4 (Prop_lut4_I1_O)        0.150    11.937 r  U_RX/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.478    12.415    U_RX/shift_reg[0]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  U_RX/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.493     4.915    U_RX/clk_IBUF_BUFG
    SLICE_X65Y138        FDRE                                         r  U_RX/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.386ns  (logic 2.297ns (18.541%)  route 10.090ns (81.459%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 f  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 f  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           0.961    10.212    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X67Y126        LUT5 (Prop_lut5_I3_O)        0.326    10.538 r  U_RX/shift_reg[4]_i_2/O
                         net (fo=2, routed)           1.196    11.734    U_RX/shift_reg[4]_i_2_n_0
    SLICE_X66Y138        LUT4 (Prop_lut4_I2_O)        0.153    11.887 r  U_RX/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.500    12.386    U_RX/shift_reg[4]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  U_RX/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.493     4.915    U_RX/clk_IBUF_BUFG
    SLICE_X65Y138        FDRE                                         r  U_RX/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.319ns  (logic 2.518ns (20.436%)  route 9.801ns (79.564%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 r  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           1.118    10.369    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X66Y125        LUT2 (Prop_lut2_I1_O)        0.352    10.721 r  U_RX/shift_reg[7]_i_2/O
                         net (fo=4, routed)           1.250    11.971    U_RX/shift_reg[7]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I3_O)        0.348    12.319 r  U_RX/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.319    U_RX/shift_reg[5]_i_1_n_0
    SLICE_X64Y129        FDRE                                         r  U_RX/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.485     4.907    U_RX/clk_IBUF_BUFG
    SLICE_X64Y129        FDRE                                         r  U_RX/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.244ns  (logic 2.490ns (20.333%)  route 9.754ns (79.667%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 f  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 f  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           0.961    10.212    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X67Y126        LUT5 (Prop_lut5_I4_O)        0.352    10.564 r  U_RX/shift_reg[6]_i_2/O
                         net (fo=2, routed)           1.032    11.596    U_RX/shift_reg[6]_i_2_n_0
    SLICE_X65Y136        LUT4 (Prop_lut4_I2_O)        0.320    11.916 r  U_RX/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.328    12.244    U_RX/shift_reg[6]_i_1_n_0
    SLICE_X66Y136        FDRE                                         r  U_RX/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.491     4.913    U_RX/clk_IBUF_BUFG
    SLICE_X66Y136        FDRE                                         r  U_RX/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.161ns  (logic 2.518ns (20.702%)  route 9.643ns (79.298%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 r  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           1.118    10.369    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X66Y125        LUT2 (Prop_lut2_I1_O)        0.352    10.721 r  U_RX/shift_reg[7]_i_2/O
                         net (fo=4, routed)           1.092    11.813    U_RX/shift_reg[7]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I1_O)        0.348    12.161 r  U_RX/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.161    U_RX/shift_reg[7]_i_1_n_0
    SLICE_X64Y129        FDRE                                         r  U_RX/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.485     4.907    U_RX/clk_IBUF_BUFG
    SLICE_X64Y129        FDRE                                         r  U_RX/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 2.518ns (20.892%)  route 9.532ns (79.108%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 r  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           1.118    10.369    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X66Y125        LUT2 (Prop_lut2_I1_O)        0.352    10.721 r  U_RX/shift_reg[7]_i_2/O
                         net (fo=4, routed)           0.981    11.702    U_RX/shift_reg[7]_i_2_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I1_O)        0.348    12.050 r  U_RX/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.050    U_RX/shift_reg[3]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  U_RX/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.485     4.907    U_RX/clk_IBUF_BUFG
    SLICE_X66Y129        FDRE                                         r  U_RX/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RX/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.792ns  (logic 2.518ns (21.349%)  route 9.275ns (78.651%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=187, routed)         6.400     7.941    U_RX/gpio_out_OBUF[0]
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  U_RX/shift_reg[7]_i_13/O
                         net (fo=1, routed)           1.034     9.099    U_RX/shift_reg[7]_i_13_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I1_O)        0.152     9.251 r  U_RX/shift_reg[7]_i_6/O
                         net (fo=3, routed)           1.118    10.369    U_RX/shift_reg[7]_i_6_n_0
    SLICE_X66Y125        LUT2 (Prop_lut2_I1_O)        0.352    10.721 r  U_RX/shift_reg[7]_i_2/O
                         net (fo=4, routed)           0.723    11.444    U_RX/shift_reg[7]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.348    11.792 r  U_RX/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.792    U_RX/shift_reg[1]_i_1_n_0
    SLICE_X64Y129        FDRE                                         r  U_RX/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.485     4.907    U_RX/clk_IBUF_BUFG
    SLICE_X64Y129        FDRE                                         r  U_RX/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RF/regs_reg[22][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.516ns  (logic 1.666ns (15.838%)  route 8.850ns (84.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         4.396     5.937    U_BOOT/gpio_out_OBUF[0]
    SLICE_X36Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.061 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.455    10.516    U_RF/regs_reg[1][0]_0[0]
    SLICE_X44Y160        FDCE                                         f  U_RF/regs_reg[22][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671     5.093    U_RF/clk_IBUF_BUFG
    SLICE_X44Y160        FDCE                                         r  U_RF/regs_reg[22][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_RF/regs_reg[4][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.512ns  (logic 1.666ns (15.845%)  route 8.846ns (84.155%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=187, routed)         4.396     5.937    U_BOOT/gpio_out_OBUF[0]
    SLICE_X36Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.061 f  U_BOOT/gpio_out_OBUF[4]_inst_i_1/O
                         net (fo=1088, routed)        4.450    10.512    U_RF/regs_reg[1][0]_0[0]
    SLICE_X48Y156        FDCE                                         f  U_RF/regs_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       1.671     5.093    U_RF/clk_IBUF_BUFG
    SLICE_X48Y156        FDCE                                         r  U_RF/regs_reg[4][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_in[7]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.264ns (18.024%)  route 1.199ns (81.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  gpio_in[7] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[7]
    D12                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  gpio_in_IBUF[7]_inst/O
                         net (fo=1, routed)           1.199     1.463    U_GPIO/in_sync1_reg[7]_0[7]
    SLICE_X68Y145        FDRE                                         r  U_GPIO/in_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.834     1.999    U_GPIO/clk_IBUF_BUFG
    SLICE_X68Y145        FDRE                                         r  U_GPIO/in_sync1_reg[7]/C

Slack:                    inf
  Source:                 gpio_in[2]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.284ns (18.934%)  route 1.216ns (81.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  gpio_in[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  gpio_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.216     1.500    U_GPIO/in_sync1_reg[7]_0[2]
    SLICE_X28Y141        FDRE                                         r  U_GPIO/in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.835     2.000    U_GPIO/clk_IBUF_BUFG
    SLICE_X28Y141        FDRE                                         r  U_GPIO/in_sync1_reg[2]/C

Slack:                    inf
  Source:                 gpio_in[4]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.243ns (15.757%)  route 1.298ns (84.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  gpio_in[4] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[4]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gpio_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.298     1.540    U_GPIO/in_sync1_reg[7]_0[4]
    SLICE_X69Y148        FDRE                                         r  U_GPIO/in_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.835     2.000    U_GPIO/clk_IBUF_BUFG
    SLICE_X69Y148        FDRE                                         r  U_GPIO/in_sync1_reg[4]/C

Slack:                    inf
  Source:                 gpio_in[0]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.255ns (16.020%)  route 1.337ns (83.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  gpio_in[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  gpio_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.337     1.593    U_GPIO/in_sync1_reg[7]_0[0]
    SLICE_X36Y147        FDRE                                         r  U_GPIO/in_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.836     2.001    U_GPIO/clk_IBUF_BUFG
    SLICE_X36Y147        FDRE                                         r  U_GPIO/in_sync1_reg[0]/C

Slack:                    inf
  Source:                 gpio_in[5]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.277ns (16.085%)  route 1.447ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  gpio_in[5] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[5]
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  gpio_in_IBUF[5]_inst/O
                         net (fo=1, routed)           1.447     1.724    U_GPIO/in_sync1_reg[7]_0[5]
    SLICE_X72Y156        FDRE                                         r  U_GPIO/in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.940     2.105    U_GPIO/clk_IBUF_BUFG
    SLICE_X72Y156        FDRE                                         r  U_GPIO/in_sync1_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            U_RX/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.294ns (16.792%)  route 1.456ns (83.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.750    U_RX/rx
    SLICE_X54Y126        FDRE                                         r  U_RX/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.812     1.978    U_RX/clk_IBUF_BUFG
    SLICE_X54Y126        FDRE                                         r  U_RX/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 gpio_in[6]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.279ns (14.734%)  route 1.614ns (85.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  gpio_in[6] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[6]
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  gpio_in_IBUF[6]_inst/O
                         net (fo=1, routed)           1.614     1.893    U_GPIO/in_sync1_reg[7]_0[6]
    SLICE_X72Y157        FDRE                                         r  U_GPIO/in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.939     2.104    U_GPIO/clk_IBUF_BUFG
    SLICE_X72Y157        FDRE                                         r  U_GPIO/in_sync1_reg[6]/C

Slack:                    inf
  Source:                 gpio_in[3]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.302ns (15.308%)  route 1.671ns (84.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  gpio_in[3] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  gpio_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.671     1.973    U_GPIO/in_sync1_reg[7]_0[3]
    SLICE_X69Y148        FDRE                                         r  U_GPIO/in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.835     2.000    U_GPIO/clk_IBUF_BUFG
    SLICE_X69Y148        FDRE                                         r  U_GPIO/in_sync1_reg[3]/C

Slack:                    inf
  Source:                 gpio_in[1]
                            (input port)
  Destination:            U_GPIO/in_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.286ns (14.393%)  route 1.700ns (85.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  gpio_in[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_in[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  gpio_in_IBUF[1]_inst/O
                         net (fo=1, routed)           1.700     1.986    U_GPIO/in_sync1_reg[7]_0[1]
    SLICE_X69Y148        FDRE                                         r  U_GPIO/in_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.835     2.000    U_GPIO/clk_IBUF_BUFG
    SLICE_X69Y148        FDRE                                         r  U_GPIO/in_sync1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_BOOT/FSM_sequential_byte_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.138ns  (logic 0.309ns (14.445%)  route 1.829ns (85.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_IBUF_inst/O
                         net (fo=187, routed)         1.829     2.138    U_BOOT/gpio_out_OBUF[0]
    SLICE_X67Y138        FDCE                                         f  U_BOOT/FSM_sequential_byte_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10277, routed)       0.832     1.997    U_BOOT/clk_IBUF_BUFG
    SLICE_X67Y138        FDCE                                         r  U_BOOT/FSM_sequential_byte_count_reg[1]/C





