{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "FPGA_I2C_SCLK",
					"strict" : false
				},
				{
					"name" : "VGA_B[0]",
					"strict" : false
				},
				{
					"name" : "VGA_B[1]",
					"strict" : false
				},
				{
					"name" : "VGA_B[2]",
					"strict" : false
				},
				{
					"name" : "VGA_B[3]",
					"strict" : false
				},
				{
					"name" : "VGA_B[4]",
					"strict" : false
				},
				{
					"name" : "VGA_B[5]",
					"strict" : false
				},
				{
					"name" : "VGA_B[6]",
					"strict" : false
				},
				{
					"name" : "VGA_B[7]",
					"strict" : false
				},
				{
					"name" : "VGA_BLANK_N",
					"strict" : false
				},
				{
					"name" : "VGA_G[0]",
					"strict" : false
				},
				{
					"name" : "VGA_G[1]",
					"strict" : false
				},
				{
					"name" : "VGA_G[2]",
					"strict" : false
				},
				{
					"name" : "VGA_G[3]",
					"strict" : false
				},
				{
					"name" : "VGA_G[4]",
					"strict" : false
				},
				{
					"name" : "VGA_G[5]",
					"strict" : false
				},
				{
					"name" : "VGA_G[6]",
					"strict" : false
				},
				{
					"name" : "VGA_G[7]",
					"strict" : false
				},
				{
					"name" : "VGA_HS",
					"strict" : false
				},
				{
					"name" : "VGA_R[0]",
					"strict" : false
				},
				{
					"name" : "VGA_R[1]",
					"strict" : false
				},
				{
					"name" : "VGA_R[2]",
					"strict" : false
				},
				{
					"name" : "VGA_R[3]",
					"strict" : false
				},
				{
					"name" : "VGA_R[4]",
					"strict" : false
				},
				{
					"name" : "VGA_R[5]",
					"strict" : false
				},
				{
					"name" : "VGA_R[6]",
					"strict" : false
				},
				{
					"name" : "VGA_R[7]",
					"strict" : false
				},
				{
					"name" : "VGA_VS",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[0]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[1]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[2]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[3]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[4]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[5]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[6]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[7]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[8]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[9]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[10]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[11]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[12]",
					"strict" : false
				},
				{
					"name" : "DRAM_BA[0]",
					"strict" : false
				},
				{
					"name" : "DRAM_BA[1]",
					"strict" : false
				},
				{
					"name" : "DRAM_CAS_N",
					"strict" : false
				},
				{
					"name" : "DRAM_CS_N",
					"strict" : false
				},
				{
					"name" : "DRAM_LDQM",
					"strict" : false
				},
				{
					"name" : "DRAM_RAS_N",
					"strict" : false
				},
				{
					"name" : "DRAM_UDQM",
					"strict" : false
				},
				{
					"name" : "DRAM_WE_N",
					"strict" : false
				},
				{
					"name" : "TD_RESET_N",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[0]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[1]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[2]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[3]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[4]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[5]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[6]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[7]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[8]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[9]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[10]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[11]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[12]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[13]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[14]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[15]",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SDAT",
					"strict" : false
				},
				{
					"name" : "GPIO_0[2]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[3]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[0]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[1]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[4]",
					"strict" : false
				},
				{
					"name" : "SW[1]",
					"strict" : false
				},
				{
					"name" : "CLOCK_50",
					"strict" : false
				},
				{
					"name" : "CLOCK2_50",
					"strict" : false
				},
				{
					"name" : "TD_DATA[6]",
					"strict" : false
				},
				{
					"name" : "TD_CLK27",
					"strict" : false
				},
				{
					"name" : "TD_HS",
					"strict" : false
				},
				{
					"name" : "TD_VS",
					"strict" : false
				},
				{
					"name" : "SW[0]",
					"strict" : false
				},
				{
					"name" : "KEY[0]",
					"strict" : false
				},
				{
					"name" : "KEY[1]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[5]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[4]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[3]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[0]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[2]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[1]",
					"strict" : false
				},
				{
					"name" : "TD_DATA[7]",
					"strict" : false
				}
			]
		}
	]
}