# ** Warning: (vsim-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# vsim -L altera_mf_ver test_counter 
# Start time: 23:02:52 on Apr 13,2017
# Loading sv_std.std
# Loading work.test_counter
# Loading work.counter
# ** Warning: (vsim-3015) test_counter.v(44): [PCDPC] - Port size (12) does not match connection size (32) for port 'max_size'. The port definition is at: ../counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /test_counter/counter File: ../counter.v
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
# End time: 23:03:04 on Apr 13,2017, Elapsed time: 0:00:12
# Errors: 0, Warnings: 1
