{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729661434574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729661434575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 23:30:34 2024 " "Processing started: Tue Oct 22 23:30:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729661434575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661434575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661434575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729661434905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729661434905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_tb " "Found entity 1: pipeline_tb" {  } { { "pipeline_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline_tb.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "SEGMENTATION/segment_ex_mem.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "MUX/mux_4.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "MUX/mux_2.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ALU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "ADDER/adder_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ADDER/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "ADDER/adder.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ADDER/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "ALU/alu_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ALU/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_tb " "Found entity 1: mux_4_tb" {  } { { "MUX/mux_4_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_tb " "Found entity 1: mux_2_tb" {  } { { "MUX/mux_2_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "CONTROL_UNIT/control_unit_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "PC_REG/pc_register.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg/pc_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg/pc_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register_tb " "Found entity 1: pc_register_tb" {  } { { "PC_REG/pc_register_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441024 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(17) " "Verilog HDL warning at sign_extend.sv(17): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/sign_extend.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729661441025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "ID_STAGE/sign_extend.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/sign_extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/sign_extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "ID_STAGE/sign_extend_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit/jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit/jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "JUMP_UNIT/jump_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/JUMP_UNIT/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit/jump_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit/jump_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit_tb " "Found entity 1: jump_unit_tb" {  } { { "JUMP_UNIT/jump_unit_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/JUMP_UNIT/jump_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_ex_mem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_ex_mem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem_tb " "Found entity 1: segment_ex_mem_tb" {  } { { "SEGMENTATION/segment_ex_mem_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_ex_mem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "SEGMENTATION/segment_id_ex.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_id_ex_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_id_ex_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex_tb " "Found entity 1: segment_id_ex_tb" {  } { { "SEGMENTATION/segment_id_ex_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_id_ex_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "SEGMENTATION/segment_if_id.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_if_id_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_if_id_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id_tb " "Found entity 1: segment_if_id_tb" {  } { { "SEGMENTATION/segment_if_id_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_if_id_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "SEGMENTATION/segment_mem_wb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441039 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 segment_mem_wb_tb.sv(45) " "Verilog HDL Expression warning at segment_mem_wb_tb.sv(45): truncated literal to match 22 bits" {  } { { "SEGMENTATION/segment_mem_wb_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729661441040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 segment_mem_wb_tb.sv(51) " "Verilog HDL Expression warning at segment_mem_wb_tb.sv(51): truncated literal to match 22 bits" {  } { { "SEGMENTATION/segment_mem_wb_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729661441040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 segment_mem_wb_tb.sv(52) " "Verilog HDL Expression warning at segment_mem_wb_tb.sv(52): truncated literal to match 22 bits" {  } { { "SEGMENTATION/segment_mem_wb_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729661441040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation/segment_mem_wb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentation/segment_mem_wb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb_tb " "Found entity 1: segment_mem_wb_tb" {  } { { "SEGMENTATION/segment_mem_wb_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "REG_FILE/register_file.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/REG_FILE/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file/register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file/register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "REG_FILE/register_file_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/REG_FILE/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess_tb " "Found entity 1: memoryAccess_tb" {  } { { "memoryAccess_tb.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729661441047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729661441099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:pc\"" {  } { { "pipeline.sv" "pc" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_temp pc_register.sv(10) " "Verilog HDL or VHDL warning at pc_register.sv(10): object \"pc_temp\" assigned a value but never read" {  } { { "PC_REG/pc_register.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729661441104 "|pipeline|pc_register:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_pc " "Elaborating entity \"adder\" for hierarchy \"adder:add_pc\"" {  } { { "pipeline.sv" "add_pc" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_pc " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_pc\"" {  } { { "pipeline.sv" "mux_pc" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id segment_if_id:if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"segment_if_id:if_id\"" {  } { { "pipeline.sv" "if_id" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "pipeline.sv" "control" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441109 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.sv(124) " "Inferred latch for \"RegWrite\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.sv(124) " "Inferred latch for \"MemWrite\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_unit.sv(124) " "Inferred latch for \"MemRead\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control_unit.sv(124) " "Inferred latch for \"MemToReg\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[0\] control_unit.sv(124) " "Inferred latch for \"RegSrc1\[0\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[1\] control_unit.sv(124) " "Inferred latch for \"RegSrc1\[1\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[0\] control_unit.sv(124) " "Inferred latch for \"RegDtn\[0\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[1\] control_unit.sv(124) " "Inferred latch for \"RegDtn\[1\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control_unit.sv(124) " "Inferred latch for \"ImmSrc\[0\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control_unit.sv(124) " "Inferred latch for \"ImmSrc\[1\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_unit.sv(124) " "Inferred latch for \"ALUOp\[0\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_unit.sv(124) " "Inferred latch for \"ALUOp\[1\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control_unit.sv(124) " "Inferred latch for \"ALUOp\[2\]\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.sv(124) " "Inferred latch for \"ALUSrc\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCD control_unit.sv(124) " "Inferred latch for \"JumpCD\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCI control_unit.sv(124) " "Inferred latch for \"JumpCI\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpI control_unit.sv(124) " "Inferred latch for \"JumpI\" at control_unit.sv(124)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc2 control_unit.sv(86) " "Inferred latch for \"RegSrc2\" at control_unit.sv(86)" {  } { { "CONTROL_UNIT/control_unit.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441110 "|pipeline|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_4:mux_RR1 " "Elaborating entity \"mux_4\" for hierarchy \"mux_4:mux_RR1\"" {  } { { "pipeline.sv" "mux_RR1" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_RR2 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_RR2\"" {  } { { "pipeline.sv" "mux_RR2" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend\"" {  } { { "pipeline.sv" "sign_extend" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "pipeline.sv" "register_file" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex segment_id_ex:id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"segment_id_ex:id_ex\"" {  } { { "pipeline.sv" "id_ex" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "pipeline.sv" "alu" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_unit jump_unit:jump_unit " "Elaborating entity \"jump_unit\" for hierarchy \"jump_unit:jump_unit\"" {  } { { "pipeline.sv" "jump_unit" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem segment_ex_mem:ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"segment_ex_mem:ex_mem\"" {  } { { "pipeline.sv" "ex_mem" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAccess memoryAccess:memory " "Elaborating entity \"memoryAccess\" for hierarchy \"memoryAccess:memory\"" {  } { { "pipeline.sv" "memory" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryAccess:memory\|memoryController:memoryControllerUnit " "Elaborating entity \"memoryController\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\"" {  } { { "memoryAccess.sv" "memoryControllerUnit" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441125 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[0\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[0\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[1\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[1\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[2\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[2\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[3\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[3\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[4\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[4\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[5\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[5\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[6\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[6\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[7\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[7\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[8\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[8\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441126 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[9\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[9\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[10\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[10\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[11\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[11\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[12\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[12\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[13\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[13\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[14\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[14\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[15\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[15\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[16\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[16\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[17\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[17\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[18\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[18\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[19\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[19\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[20\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[20\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[21\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[21\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[22\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[22\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[23\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[23\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[24\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[24\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[25\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[25\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[26\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[26\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[27\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[27\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[28\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[28\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[29\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[29\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[30\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[30\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[31\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[31\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[0\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[0\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[1\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[1\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[2\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[2\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[3\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[3\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[4\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[4\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[5\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[5\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[6\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[6\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[7\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[7\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[8\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[8\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[9\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[9\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[10\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[10\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[11\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[11\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[12\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[12\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[13\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[13\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[14\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[14\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[15\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[15\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[16\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[16\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[17\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[17\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[18\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[18\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441127 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[19\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[19\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[20\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[20\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[21\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[21\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[22\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[22\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[23\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[23\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[24\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[24\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[25\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[25\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[26\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[26\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[27\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[27\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[28\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[28\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[29\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[29\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[30\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[30\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[31\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[31\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] memoryController.sv(18) " "Inferred latch for \"instruction\[0\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] memoryController.sv(18) " "Inferred latch for \"instruction\[1\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] memoryController.sv(18) " "Inferred latch for \"instruction\[2\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] memoryController.sv(18) " "Inferred latch for \"instruction\[3\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] memoryController.sv(18) " "Inferred latch for \"instruction\[4\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] memoryController.sv(18) " "Inferred latch for \"instruction\[5\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] memoryController.sv(18) " "Inferred latch for \"instruction\[6\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] memoryController.sv(18) " "Inferred latch for \"instruction\[7\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] memoryController.sv(18) " "Inferred latch for \"instruction\[8\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] memoryController.sv(18) " "Inferred latch for \"instruction\[9\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] memoryController.sv(18) " "Inferred latch for \"instruction\[10\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] memoryController.sv(18) " "Inferred latch for \"instruction\[11\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] memoryController.sv(18) " "Inferred latch for \"instruction\[12\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] memoryController.sv(18) " "Inferred latch for \"instruction\[13\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] memoryController.sv(18) " "Inferred latch for \"instruction\[14\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] memoryController.sv(18) " "Inferred latch for \"instruction\[15\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] memoryController.sv(18) " "Inferred latch for \"instruction\[16\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] memoryController.sv(18) " "Inferred latch for \"instruction\[17\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] memoryController.sv(18) " "Inferred latch for \"instruction\[18\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] memoryController.sv(18) " "Inferred latch for \"instruction\[19\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] memoryController.sv(18) " "Inferred latch for \"instruction\[20\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] memoryController.sv(18) " "Inferred latch for \"instruction\[21\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] memoryController.sv(18) " "Inferred latch for \"instruction\[22\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] memoryController.sv(18) " "Inferred latch for \"instruction\[23\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] memoryController.sv(18) " "Inferred latch for \"instruction\[24\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] memoryController.sv(18) " "Inferred latch for \"instruction\[25\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] memoryController.sv(18) " "Inferred latch for \"instruction\[26\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] memoryController.sv(18) " "Inferred latch for \"instruction\[27\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] memoryController.sv(18) " "Inferred latch for \"instruction\[28\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] memoryController.sv(18) " "Inferred latch for \"instruction\[29\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] memoryController.sv(18) " "Inferred latch for \"instruction\[30\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441128 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] memoryController.sv(18) " "Inferred latch for \"instruction\[31\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[0\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[0\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[1\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[1\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[2\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[2\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[3\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[3\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[4\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[4\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[5\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[5\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[6\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[6\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[7\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[7\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[8\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[8\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[9\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[9\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[10\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[10\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[11\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[11\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[12\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[12\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[13\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[13\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[14\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[14\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[15\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[15\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[16\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[16\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[17\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[17\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[18\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[18\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[19\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[19\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[20\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[20\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[21\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[21\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[22\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[22\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[23\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[23\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[24\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[24\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[25\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[25\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[26\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[26\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[27\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[27\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[28\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[28\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[29\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[29\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[30\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[30\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[31\] memoryController.sv(18) " "Inferred latch for \"mapAddressInstructions\[31\]\" at memoryController.sv(18)" {  } { { "memoryController.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661441129 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_ram memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram " "Elaborating entity \"dmem_ram\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram\"" {  } { { "memoryController.sv" "ram" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661441130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 dmem_ram.sv(41) " "Verilog HDL assignment warning at dmem_ram.sv(41): truncated value with size 63 to match size of target (32)" {  } { { "dmem_ram.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_ram.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729661442111 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_rom memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom " "Elaborating entity \"dmem_rom\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom\"" {  } { { "memoryController.sv" "rom" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661444016 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.data_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.data_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729661445469 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.waddr_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.waddr_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729661445469 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.we_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.we_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729661445469 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom " "Elaborating entity \"imem\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom\"" {  } { { "memoryController.sv" "imem_rom" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661445475 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 399 imem.sv(9) " "Verilog HDL warning at imem.sv(9): number of words (19) in memory file does not match the number of elements in the address range \[0:399\]" {  } { { "imem.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1729661445478 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.data_a 0 imem.sv(4) " "Net \"imem_ROM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729661445483 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.waddr_a 0 imem.sv(4) " "Net \"imem_ROM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729661445483 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.we_a 0 imem.sv(4) " "Net \"imem_ROM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729661445484 "|pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb segment_mem_wb:mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"segment_mem_wb:mem_wb\"" {  } { { "pipeline.sv" "mem_wb" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661445488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661445883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729661445958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729661445958 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "pipeline.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729661445975 "|pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "pipeline.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729661445975 "|pipeline|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchStart " "No output dependent on input pin \"switchStart\"" {  } { { "pipeline.sv" "" { Text "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729661445975 "|pipeline|switchStart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729661445975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729661445975 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729661445975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729661445975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5403 " "Peak virtual memory: 5403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729661445992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 23:30:45 2024 " "Processing ended: Tue Oct 22 23:30:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729661445992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729661445992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729661445992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729661445992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729661447102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729661447102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 23:30:46 2024 " "Processing started: Tue Oct 22 23:30:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729661447102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729661447102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729661447103 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729661447187 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1729661447187 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1729661447187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729661447286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729661447286 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729661447292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729661447327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729661447327 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729661447633 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729661447717 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729661447917 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729661456389 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729661456417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729661456419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729661456419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729661456419 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729661456419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729661456419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729661456419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729661456419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729661456419 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729661456419 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729661456426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729661460751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729661460751 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1729661460751 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1729661460752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729661460752 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1729661460752 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729661460752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729661460754 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729661460789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729661462898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729661464970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729661465232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729661465233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729661466010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729661469221 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729661469221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729661469412 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1729661469412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729661469412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729661469416 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729661470079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729661470110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729661470351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729661470351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729661470569 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729661471405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/output_files/Processor.fit.smsg " "Generated suppressed messages file D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729661471681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6712 " "Peak virtual memory: 6712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729661472040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 23:31:12 2024 " "Processing ended: Tue Oct 22 23:31:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729661472040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729661472040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729661472040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729661472040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729661473011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729661473012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 23:31:12 2024 " "Processing started: Tue Oct 22 23:31:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729661473012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729661473012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729661473012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729661473597 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." 0 0 "Assembler" 0 -1 1729661473597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729661473620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 23:31:13 2024 " "Processing ended: Tue Oct 22 23:31:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729661473620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729661473620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729661473620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729661473620 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729661474206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729661474691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729661474692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 23:31:14 2024 " "Processing started: Tue Oct 22 23:31:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729661474692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729661474692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729661474692 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729661474784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729661475245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729661475245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729661475279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729661475280 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729661475670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729661475670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729661475671 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729661475671 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729661475671 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729661475671 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729661475671 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1729661475676 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729661475678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661475679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661475687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661475689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661475691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661475693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661475694 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729661475696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729661475719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729661476284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729661476308 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729661476308 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729661476308 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729661476309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476321 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729661476323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729661476455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729661476947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729661476971 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729661476971 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729661476972 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729661476972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661476980 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729661476983 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729661477099 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729661477099 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729661477099 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729661477099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661477101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661477103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661477104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661477106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729661477107 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729661477513 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729661477513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5142 " "Peak virtual memory: 5142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729661477542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 23:31:17 2024 " "Processing ended: Tue Oct 22 23:31:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729661477542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729661477542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729661477542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729661477542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1729661478472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729661478472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 23:31:18 2024 " "Processing started: Tue Oct 22 23:31:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729661478472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729661478472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729661478472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1729661479148 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor.vo D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/simulation/modelsim/ simulation " "Generated file Processor.vo in folder \"D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1729661479157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729661479176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 23:31:19 2024 " "Processing ended: Tue Oct 22 23:31:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729661479176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729661479176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729661479176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729661479176 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729661479793 ""}
