important design issues in power gating designs, including wakeup 
time, surge current, electron-migration, IR noises issues and thermal 
induced leakage power minimization in the power gating design. 
Our major tasks include the followings. 
(A) Efficient wakeup schedule for power mode transition: In the 
first year, we will analyze circuit characteristic during power mode 
transition and device an efficient wakeup scheduling for wakeup 
time and energy loss minimization. We will also innovate dynamic 
self adjustable architecture so that the wake up schedule can combat 
the problem of device and thermal variation in a chip. 
(B) Timing Analysis with Noises under Power Gating Designs: In 
the second year, we will develop fast IR drop analysis in a power 
gating design. The IR drop in a virtual ground of a power gating 
design can significantly impact the performance of a design. We 
will investigate the differences and propose novel techniques to 
perform fast and accurate analysis. 
(C) Power Grid Sizing for Reliability under Power Gating Design: 
In the third year, we will analyze and optimize electron-migration 
on a power grid of a power gating design. We will propose novel 
algorithm to resolve the sizing problem of power ground network in 
a design where there are many different configurations of idle 
modes of IPs and electronic migration problems should be 
considered for all different configurations. 
To cope with the grand proposal, we will implement the power 
gating architecture for the designated processor. We will also 
cooperate with other sub-projects to consider the leakage power and 
thermal issues on the power gating design. 
 
 
 2
（一）計畫中文摘要 
 
此計畫之總計畫發展針對功率和熱能處理的 CAD 工具，並且將其應用在處理器上。在此子計畫中，
基於漏電流目前在晶片消耗功率上有重大的影響，所以我們提出並解決數個關於漏電流最佳化的重要
問題。在漏電流最佳化的方法中，功率閘門方法(Power Gating) 是最為大家所採用的方式之一。我們
將會研究數個在功率閘門架構中重要的問題，包括喚醒時間 (wakeup time)，浪湧電流 (rush current)，
電子遷移(electron-migration)，IR 壓降 (IR drop)，熱能所產生的漏電流。我們的主要目的包括下面幾
項工作。 
(A) 在功率模式轉換下的有效率喚醒排程：第一年，我們將會在功率模式轉換下做分析電路特性，並
且提供一個降低功率消耗的有效率喚醒排程。因為晶片的製程與熱能變化的不確定因素，我們也
將提出一個動態自我調整架構，此架構能根據電路所測量之資訊改變喚醒排程，以達成有效的喚
醒時間 (wakeup time)。 
(B) 在功率閘門設計下考慮雜訊的時序分析：在第二年，我們將會發展出一個在功率閘門設計下的快
速 IR 壓降分析。在功率閘門設計下虛擬電源線及虛擬接地線 (virtual VDD/GND) 的 IR 壓降將
會大量地影響設計的效能。相較於傳統在電源線及接地線(VDD/GND) 的 IR 壓降，在功率閘門
設計中的虛擬電源線及接地線，有較少的電流分析格點和較大的 IR 壓降。由於這些不同點，我
們也將提出新的技術來做快速與精確的分析。 
(C) 在功率閘門設計下調整電源極板的大小來達到可靠性：在第三年，我們將會在功率閘門設計下分
析並最佳化電源極板上的電子遷移問題。我們會提出一個新穎的演算法來解決電源供應與接地網
路的大小問題，由於不同矽智財模組的閒置模式有不同的架構，因此在不同架構下的電子遷移問
題都必須納入考量。 
針對整個群體計畫，我們將實現功率閘門架構在指定處理器上。我們藉由與處理電源管理子計畫之合
作來有效地配接分配睡眠訊號以進行喚醒排程。另外，為了估計虛擬電源線及接地線上龐大的 IR 壓
降，我們需要從其他子計畫得到最大的瞬間電流值。為了避免熱能與漏電流間的惡性循環問題，我們
也將在此子計畫中利用熱能感應器來動態地減少漏電流的產生。 
 
關鍵字: 喚醒時間，浪湧電流，電子遷移，IR 壓降 
 4
（三）研究計畫之背景及目的 
 
This project along with the grand proposal intends to develop CAD tools for a thermal and power aware 
micro processor. In this sub-proprosal, we will research several important design issues, and apply these 
research results on a power gating design. Our major tasks include the followings. (A) Efficient Wakeup 
Schedule for Power Mode Transition: Develop an efficient turn-on sequence of sleep transistors to reduce 
wakeup time of power mode transition. (B) Timing Analysis with Noises under Power Gating Designs: 
Analyze timing with considering crosstalk and IR drop noises for a power gating design. (C) Power Grid 
Sizing for Reliability under Power Gating Design: Analysis the electron-migration constraints on a power grid 
under a power gating design, and optimize power grid to satisfy the electron-migration constraints. In the 
following, we discuss the background and motivation of each of the tasks. 
 
A. Efficient Wakeup Schedule for Power Mode Transition 
In deep sub-micron CMOS technology, leakage increases exponentially and becomes a significant drain 
on total power consumption. Among the leakage reduction techniques, the power-gating technique has 
become one of the most effective methods. Recently, many industrial power-gating designs have adopted the 
Distributed Sleep Transistor Network (DSTN) structure [4][6]. 
During the sleep period, all internal devices and the virtual ground are gradually charged to VDD 
because of the leakage in the low Vth devices. Therefore, when sleep transistors are turned on, a sudden 
discharge of the accumulated charges of internal devices leads to a large current, called a surge current, 
flowing through the sleep transistors to ground. The excessive surge current causes the Ldi/dt, IR drops and 
electromigration, which greatly affect the reliability and performance of a circuit [5]. Since the current 
flowing through sleep transistors is proportional to the total size of the turned-on sleep transistors, the number 
and the timing to turn on sleep transistors should be restricted to avoid the excessive surge current. Hence, the 
turn-on sequence of the sleep transistors, called the wake-up schedule, has become a major challenge to 
constrain the surge current in a power gating design. In [3], researchers proposed a method to turn on one 
sleep transistor per clock cycle, from the smallest size to the largest size. 
We now describe two important observations during the power mode transition. We illustrate the first 
observation with Figure 1. Let us consider the waveforms of the surge currents under two different wake-up 
schedules. Before the 4000th nanosecond, the circuit is in the sleep mode. The dotted line stands for the surge 
current under an All-On schedule that turns on all transistors simultaneously at the 4000th nanosecond. The 
bold line presents the surge current under a One-by-One schedule that turns on sleep transistors one by one in 
a one-nanosecond time interval. Here, a dilemma scenario arises. On the one hand, the maximum surge 
current of the All-On schedule is 53.2 times larger than that of the One-by-One schedule. On the other hand, 
the wake-up time of the All-On schedule is 57.1% shorter than that of the One-by-One schedule. 
Conventionally, this trade-off between the wake-up time and the surge current has been modeled as a 
scheduling problem under a designer-specified surge-current constraint.  
The other important observation is that spurious glitches are the major factors in total energy loss during 
the power mode transition. Figure 2 shows the voltage waveforms of an industrial design. The bold line stands 
for the voltage of an internal node A (VA) whereas the dotted line presents the voltage of VGND (VVGND). 
Initially, node A and VGND are charged close to VDD in the sleep mode. During the power mode transition, 
 6
worst-case IR drops for individual gates. Researcher [14] computes the propagation delay by taking temporal 
supply voltage variation into account. As for crosstalk noise, some researchers [12][16][17] utilize 
non-overlapped switching windows of coupling nets to reduce pessimism. Researchers [13][16][17] represent 
the functional correlation by Timed Boolean Function to eliminate the false crosstalk noise.  
Unlike previous works that focus on the IR drop of a power grid network, ours studies the IR drop effect 
in a power gating design [7][9][4][10] where the IR drop problem is even more severe. The power gating 
design style is extensively used in portable devices for leakage power reduction. Since the on resistances of 
the sleep transistors are relatively larger than the resistances of wires, currents may flow through sleep 
transistors and cause larger IR drops across sleep transistors in the active mode. Traditionally, the noise aware 
timing analysis considers both noises separately. Namely, the noise (induced) delays for both IR drop and 
crosstalk noises are estimated individually and then both noise delays are superposed to calculate the total 
noise delay. We have observed that the combined noise delay is more severe than the superposition of both 
noise delays. For example, Table 1 shows the simulation results of a circuit in Figure 5 for both TSMC 90nm 
and 130nm technologies where there are two coupling capacitances C1 and C2 with the value of 0.5fF. In 
90nm technology, we find that the combined noise delay (4.98ps) is much larger than the total noise delay 
(2.05+1.59ps). The error can be as large as 26.91%. Furthermore, we find that the error in 90nm technology is 
greater than the error in 130nm technology. Hence, the combined effect must be considered in the advanced 
technology. 
In addition, we also propose to use the IR drop waveform to capture the time-varying property of the IR 
drop of a node on the power grid. The IR drop waveform of a node on the power grid indicates the maximum 
possible IR drop value for every time instant. Figure 6 shows the IR drop waveforms of two (arbitrary) nodes 
g, and h on the power grid of a benchmark circuit, which is implemented with the power gating architecture in 
TSMC 90nm technology. We simulate 5000 random vectors using a SPICE-like simulator and then record the 
maximum IR drop among these vectors for every time instant. In an IR drop waveform, we use the term peak 
IR drop to denote the largest value in an IR drop waveform. For node g, the peak IR drop is 0.098V, and for 
node h is 0.097V. As in Figure 6, the peak IR drop can be significantly larger than all other IR drops.  
The IR drop waveform provides the temporal information of the IR drop values in a clock cycle. 
Although the number of nodes on a power grid can be large, the number of required IR drop waveforms 
across sleep transistors is limited by the number of sleep transistors. This allows us to compute all IR drop 
waveforms across sleep transistors. On the other hand, computing IR drop waveforms on a power grid can be 
impractical because of the huge number of nodes in today’s power grids. Still, even with an affordable 
number, deriving an IR drop waveform can be time-consuming. 
Since the IR drop has significant impact on the performance of a design, in the second year, we will 
investigate the differences between the IR drop in a virtual power/ground lines and the IR drop in the 
conventional power ground lines. We will propose novel techniques to perform fast and accurate analysis. 
 
C. Power Grid Sizing for Reliability under Power Gating Design 
We consider the DC conditions of the power-gated grid. We analyze the currents flowing through the 
grid and show that a grid optimized for all blocks present may suffer from electro-migration (EM) violations 
when some PGCs are applied. This observation is counterintuitive, as turning off a block causes, overall, less 
current to flow through the grid; but, locally, current may be crowded in some branches. 
 8
 
 
 
 
 10
References 
 
 
1. A. Abdollahi, F. Fallah, and M. Pedram, “A Robust Power Gating Structure and Power Mode Transition 
Strategy for MTCMOS Design,” IEEE Transaction on VLSI systems, vol. 15, no. 1, Jan 2007. 
2. D. S. Chiou, S. H. Chen, S. C. Chang, and C. Yeh, “Timing Driven Power Gating,” Proc. of the DAC, pp. 
121-124, 2006.  
3. S. Kim, S. V. Kosonocky, and D. R. Knebel, “Understanding and Minimizing Ground Bounce During 
Mode Transition of Power Gating Structures,” Proc. of the ISLPED , Aug, 2003. 
4. C. Long, and L. He, “Distributed Sleep Transistor Network for Power Reduction,” IEEE Transaction on 
VLSI systems, vol. 12, no. 9, Sep. 2004.  
5. A. Sagahyroon, and F. Aloul, “Maximum Power-Up Current Estimation in Combinational CMOS 
Circuits,” Proc. of the IEEE MELECON, May 16-19, 2006. 
6.  K. Shi, and D. Howard, “Challenges in Sleep Transistor Design and Implementation in 
Low-Power Designs,” Proc. of the DAC, pp. 113-116, 2006. 
7. M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry , “Dynamic and Leakage Power Reduction in 
MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique,” Proc. of the DAC, pp. 
480-485, 2002 
8.  A. Ramalingam, A. Devgan, and D. Z. Pan, "Wakeup Scheduling in MTCMOS Circuits using Successive 
Relaxation to Minimize Ground Bounce", ASP Journal of Low Power Electronics (JOLP), Vol 3, No. 1, April 
2007. 
9.  H. Jiang, M. Marek-Sadowska, and S. R. Nassif, “Benefits and Costs of Power-Gating Technique,” Proc. 
of ICCD, pp.559–566, 2005. 
10. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, J. Yamada , “1-v Power Supply High-speed 
Digital Circuit Technology with Multithreshold-voltage CMOS,” IEEE J. Solid-State Circuits, pp. 847–854, 
Aug. 1995. 
11. R. Ahmadi and F. N. Najm, “Timing Analysis in Presence of Power Supply and Ground Voltage 
Variations,” Proc. of ICCAD, pp.176–183, 2003. 
12. R. Arunachalam, K. Rajagopal, and L. T. Pileggi, “TACO: Timing Analysis with COupling,” Proc. of 
DAC, pp.266–269, 2000. 
13. P. Chen and K. Keutzer, “Towards True Crosstalk Noise Analysis,” Proc. of ICCAD, 1999.  
14. M. Hashimoto, J. Yamaguchi, and H. Onodera, “Timing Analysis Considering Spatial Power/ground 
Level Variation,” Proc. of ICCAD, p.814–820, 2004 
15. S. Pant, and D. Blaauw, “Static timing analysis considering power supply variations,” Proc. of ICCAD, 
2005. 
16. Y. Ran, A. Kondratyev, K. H. Tseng, Y. Watanabe, and M. Marek-Sadowska, “Eliminating False 
Positives in Crosstalk Noise Analysis,” IEEE Trans. on CAD, vol. 24, no. 9, pp. 1406–1419, Sep. 2005 
17. K. Tseng and M. Horowitz, “False Coupling Exploration in Timing Analysis,” IEEE Trans. On CAD, vol. 
24, no. 11, pp. 1795–1805, Nov. 2005. 
18. S. Chowdhury, “Optimum design of reliable IC power networks having general graph topologies,” Proc. 
Design Automaion Conf., 1989, pp. 787-790. 
 12
（四）研究方法及行步驟 
In this section, we describe the steps to achieve our three objectives namely, 1, Efficient scheduling for 
power mode transition, 2, Timing analysis with noises for power gating design and 3, Power grid sizing for 
reliability for a power gating design. 
 
A. Efficient Wakeup Schedule for Power Mode Transition 
To begin with, the wake-up time is the time required when all sleep transistors are turned-on, and (1) all 
V(STi)s are stable within ±5% of nominal. Note that the wake-up time begins to be counted after any sleep 
transistor is turned on (Tbegin). According to [1][9], the wake-up time is formally defined as: 
where Tstable(STi) is the time when V(STi) is stable within ±5% of nominal; Tturnon(STi) stands for the time 
when STi is turned on. 
Now we discuss how a surge current influences the wake-up time. The magnitude of a surge current 
determines the speed of discharging the accumulated energy. Hence, a short wake-up time can be achieved 
with a large surge current. Because an excessive surge current is the major source of noise on the power 
distribution network, the surge current should be under a designer-specified constraint to maintain the 
reliability of a circuit. Take Figure 1 as an example. The bold line presents the surge current waveform under 
schedule A while the dotted line stands for schedule B. 
  
We assume that the surge-current constraint is 79mA marked as the horizontal dotted line. Both 
schedule A and schedule B satisfy the constraint. However, compared to schedule A, schedule B is relatively 
pessimistic. The wake-up time of schedule B is 10.8 times longer than that of schedule A. As a result, the 
upper bound of a surge current is needed to develop an efficient wake-up schedule that operates under a given 
constraint.  
Here, we discuss the tentative problem formulation which attempts to find an efficient wake-up schedule 
under a surge-current constraint in a DSTN design. 
Our tentative problem formulation is shown in Figure 2. First, the following three inputs are given: (1) a 
set of practical sizes for STi, W(STi), (2) the surge-current constraint (SC_CONSTRAINT), and (3) a 
wake-up vector. The initial condition is that all STis are turned off. The decision variable is Tturnon(STi). 
Again, Tturnon(STi) stands for the time when STi is turned on. The objective function is to minimize the 
wake-up time defined in EQ(1). Finally, the surge current at all times must satisfy SC_CONSTRAINT.  
 14
  
 
B. Timing Analysis with Noises under Power Gating Designs 
Traditionally, a gate’s delay is modeled by lookup tables and depends on two parameters: the 
input slew and the output load. For the IR drop noise, in addition to the input slew and the output load, a 
gate’s delay depends on two additional parameters: the supply voltage and the input voltage.  
Previous researches [3][4] use quadratic functions of supply and input voltages cooperated with input slews 
and output loads to approximate a gate’s delay on different voltage levels. We observe that a gate’s delay 
varies with the input voltage almost linearly. In our method, we approximate a gate’s delay as a linear 
function of the input voltage with an appropriate scale factor by regression analysis [6]. Take an inverter for 
example. Figure 4 shows a comparison of the actual delay and the predicted delay by our linear function, and 
there is a maximum error of 0.41%. In addition, under the ideal input voltage, we expand the traditional 
two-dimensional lookup tables to the three-dimensional lookup tables, which depend on three parameters: the 
input slew, the output load and the supply voltage. Similarly, we build three-dimensional lookup tables for the 
output slew.  
   
Moreover, we use coupled-gate effective capacitance models [6][7] to translate coupling capacitances and the 
output load to an effective capacitance. For example, Figure 5 (a) shows a circuit where the victim has an 
output load Cv and a capacitance Cx coupled to the aggressor. In Figure 5 (b), we translate Cv and Cx to an 
effective capacitance Ceff = Cv + M * Cx where M is the Miller factor. 
 16
number of nodes, and the complexity of resolving one IR drop waveform for a node is extremely high. 
Therefore, normally, the worst-case IR drop is applied to estimate the noise delay of a gate, which leads to 
pessimistic estimation. However, in the power-gating architecture, the IR drop waveforms can be easily 
estimated, because IR drops are largely contributed by the voltage drop across sleep transistors, and there are 
only a few sleep transistors in an SoC design.  
 
We now focus on the computation of the IR drop noise delay on a slice of a switching window. Suppose 
the IR drop waveform of a gate under consideration is shown in Figure 8 (b). Without considering the IR drop 
noise, the gate’s switching window is [400, 700]. We divide the switching window of a gate into three slices, 
which are [400, 500], [500, 600], and [600, 700]. The largest IR drops of the gate are 0.082V, 0.074V, and 
0.051V within three slices respectively. For the first slice [400, 500], we use the IR drop noise of 0.075V to 
calculate the delay _d1. The first slice is then extended to be [400, 500+_d1] when considering the IR drop 
noise. Similarly, for the other two slices, we have [500, 600+_d2] and [600, 700+_d3]. In this example, 
suppose the maximum value among {500+_d1, 600+_d2, 700+_d3} is 600+_d2. Since the largest delay now 
is 600+_d2, the gate’s switching window can be extended to [400, 600+_d2]. We note that if we consider 
[400, 700] as a basic unit, the largest IR drop within the switching window is 0.082V, which is smaller than 
the worst-case IR drop (0.098V). Then, the switching window considering the IR drop noise will be [400, 
700+_d] whereas _d is the noise delay under 0.082V IR drop. With the understanding of delay modeling and 
delay calculation, in the second year, we should be able to derive efficient algorithm to compute the timing of 
a design with accurate estimation of IR drop in the virtual power/ground lines. 
 
 18
currents and their directions on the branch k. The branch current IPGi1, for the gating configuration PGi, can 
be computed as a summation of active base currents IJk, ΣInk where j belongs to {ilk}. The maximum current 
of a branch k is: 
 
where s is the number of configurations. Current density is expressed as JK = Ik/( h×wk) and the maximum 
current density of a branch k is: 
 
The maximum density JVB on the grid can be obtained as:  
 
where Jmaxi from EQ2 is the maximum current density for a branch I and m is the number of branches. A 
branch k is identified as a violation branch if Jmaxk > Jmax, which is the maximum current density constraint. 
In general, EM violations may occur only on those branches on which some base currents flow in opposite 
directions. In an un-gated chip, those currents partially cancel each other, but in a case of gating, the 
cancellation effect may vanish. 
To cope with the grand proposal, we will also implement the power gating architecture for the designated 
processor. An automatic tool will help insert sleep transistor cell into appropriate places. We also work with 
the power management sub-proposal to distribute the sleep signals and wake up sequences in an efficient way. 
To estimate the largest IR drop in the virtual ground, we need the maximum instantaneous current values from 
sub-proposal. To avoid the vicious cycle problem between thermal and leakage, we will also work with the 
grand proposal to dynamically reduce the leakage with proper sizing controlled by the thermal sensors. 
 
References 
1. A. Abdollahi, F. Fallah, and M. Pedram, “A Robust Power Gating Structure and Power Mode Transition 
Strategy for MTCMOS Design,” IEEE Transaction on VLSI systems, vol. 15, no. 1, pp. 80 - 89 Jan 2007.. 
2. S. Kim, S. V. Kosonocky, and D. R. Knebel, “Understanding and Minimizing Ground Bounce 
During Mode Transition of Power Gating Structures,” Proc. of the ISLPED , pp. 22 – 25, Aug, 2003. 
3. R. Ahmadi and F. N. Najm, “Timing Analysis in Presence of Power Supply and Ground Voltage 
Variations,” Proc. of ICCAD, pp.176–183, 2003 
4. S. Pant, and D. Blaauw, “Static timing analysis considering power supply variations,” Proc. of ICCAD, 
2005. 
5. B. Widrow, Adaptive signal processing. Prentice-Hull, 1st edition, 1985 
6. S. Abbaspour, and M. Pedram, “Gate Delay Calculation Considering the Crosstalk Capacitances,” Proc. of 
ASPDAC, 2004. 
7. P. Chen, D. A. Kirkpatrick, and K. Keutzer, “Miller Factor for Gate-level Coupling Delay Calculation,” 
Proc. of ICCAD, pp. 68–74, 2000. 
 
 20
can finish within one hour on all ISCAS benchmarks and within eight hours on AES. In addition, IWTM 
outperforms WTM in the aspects of wake-up time, energy loss, and maximum surge current on average cases. 
The reason is that spurious glitches are taken into account to reduce additional energy loss, which contributes 
the wake-up time minimization. Furthermore, IWTM inherits the main idea of WTM to have the surge current 
as large as possible without exceeding the constraint. Therefore, even if the physical implementation issue 
constrains the solution space of IWTM, IWTM still averagely performs better than WTM. The results clearly 
demonstrate that our IWTM always achieves impressive wake-up time and energy loss reduction in both 
benchmarks and the industrial design. 
B. Timing Analysis with Noises under Power Gating Designs 
 
Table 1 shows the results of our experiments. Column 1 shows the name of a benchmark circuit. Column 2 
shows the number of sleep transistors. Column 3 shows a circuit’s delay without IR drop noise. In an IR drop 
waveform, the peak IR drop denotes the largest value of the IR drop waveform. We use the peak IR drop as a 
constant for the whole cycle to pessimistically estimate the noise delay and report the noise delay, shown in 
Column 4. Note that the noise delay is the difference of a circuit’s delay with noise minus a circuit’s delay 
without noise. We then estimate a circuit’s noise delay by using the IR drop waveform. The results are shown 
in Column 5. In columns 7 and 8, we show the circuit’s noise delay considering decaps using the peak IR drop 
and using the IR drop waveform, respectively. Columns 6 and 9 show the runtimes for the IR drop timing 
analysis without and with decaps. 
 
C. Power Gride Sizing for Reliability under Power Gating Design 
Figure 1 depicts the normalized aging behaviors of circuit AES with various settings: (i) the nominal PG 
design of AES, (ii) applying RBB on all STs in the nominal design (no ST redundancy), (iii) introducing 25% 
ST redundancy (RBB applied) with no ST scheduling implemented, i.e., all STs (original and redundant) on 
Figure 1. Comparison of aging behaviors with various settings 
 22
（七）結論 
In this sub-project, we have full analyzed the power gating design. We not only investigated the 
performance of the sleep transistors and the logic devices, but also proposed several design methodologies to 
deal with the important problems in the power gating design. The experimental results show that our methods 
outperform pervious works significantly. We would like to thank the National Science Council of Taiwan for 
supporting this project. 
 
1國科會補助專題研究計畫項下出席國際學術會議心得報告
日期： 年 月 日
一、參加會議經過
本次參加 ICCAD2010 國際學術研討會的主要任務是發表論文”Synthesis of an Efficient
Controlling Structure for Post-Silicon Clock Skew Minimization”，並觀摩各項前瞻的 CAD 技術與設計
方法，以使相關研究更為順利。
二、與會心得
每年的 International Conference on Computer Aided Design (ICCAD) 是有關超大型積體電路與
系統設計自動化理論與應用方面最重要的國際性研討會。今年地點在美國西岸加州的聖荷西舉行。
在本次的會議中我們主要發表了一篇論文”Synthesis of an Efficient Controlling Structure for
Post-Silicon Clock Skew Minimization”。此論文主要在研究能夠克服電壓溫度製程所造成的時脈偏
差變異的後矽製程架構，並深入討論這個架構的控制關係。在本篇論文中我們深入的研究了要如
何針對這樣的架構設計出一個能夠有簡單控制方法的控制機制並且嘗試在使用最少的硬體代價以
及最小的設計變化下將這個控制機制完成在設計上。
此外，會議中展示了每年最先進的 CAD 技術，以解決前瞻 VLSI/SOC 設計所面臨的問題。
三、攜回資料名稱及內容
攜回此次研討會的論文集。
四、建議
可多提供學生們參與出國研討會之機會。
五、攜回資料名稱及內容
IEEE International Conference on Computer Aided Design (ICCAD)2010 論文集 DVDROM。
計畫編號 NSC 99－2220－E－007－002－
計畫名稱
熱能與功率導向之研究方法-應用於處理器之設計--子計畫二：考慮可靠度之高效
能功率閘門設計自動化
出國人員
姓名
高聿謙(博士生)
服務機構
及職稱
國立清華大學資訊工程系
會議時間
99 年 11 月 7日至
99 年 11 月 13 日
會議地點
美國加州舊金山 Lake Tahoe
會議名稱
(中文) 國際電腦設計研討會
(英文) International Conference of Computer Design (ICCD)
發表論文
題目
(中文) 一個針對矽製程後時脈偏斜最小化設計的控制架構的合成
(英文) Synthesis of an Efficient Controlling Structure for the Post-Silicon Clock Skew
Minimization
附件四
3國科會補助專題研究計畫項下出席國際學術會議心得報告
日期： 年 月 日
一、 參加會議經過
本次參加 DAC2010 國際學術研討會的主要任務是發表論文”An Efficient Phase Detector
Connection Structure for the Skew Synchronization System”，並觀摩各項前瞻的 CAD 技
術與設計方法。
二、 與會心得
每年的 Design Automation Conference (DAC) 是有關超大型積體電路與系統設計自動化理論
與應用方面最重要的國際性研討會。今年地點在美國西岸加州的安那罕舉行。
在本次的會議中我們主要發表了一篇論文”An Efficient Phase Detector Connection Structure
for the Skew Synchronization System”。此論文主要在利用可調整延遲之緩衝器來調整時脈進而縮
小時脈延遲。我們提出了一個有效的相位偵測器的連結架構，能夠減少整個延遲同步化架構在
偵測時所會產生的誤差。跟據我們所提出的位偵測器的連結架構，相較於其他已知的連結架構，
能夠有效的減少 100%~200%的誤差。
此外，會議中展示了每年最先進的 CAD 技術，以解決前瞻 VLSI/SOC 設計所面臨的問題。
三、 考察參觀活動(無是項活動者省略)
四、 建議
可多提供學生們參與出國研討會之機會。
五、 攜回資料名稱及內容
IEEE Design Automation Conference (DAC)2010 論文集 DVDROM。DAC 歷屆論文集。
計畫編號 NSC 99－2220－E－007－002－
計畫名稱
熱能與功率導向之研究方法-應用於處理器之設計--子計畫二：考慮可靠度之高效
能功率閘門設計自動化
出國人員
姓名
張世杰教授
服務機構
及職稱
國立清華大學資訊工程系
會議時間
100 年 6月 5日至
100 年 6月 10 日
會議地點
美國 San Diego
會議名稱
(中文) 設計自動化研討會
(英文) Design Automation Conference, DAC
發表論文
題目
(中文) 針對時脈延遲同步化系統所設計的有效率相位偵測器連結架構
(英文) An Efficient Phase Detector Connection Structure for the Skew
Synchronization System








2國科會補助專題研究計畫項下出席國際學術會議心得報告
日期： 年 月 日
一、參加會議經過
本次參加 Asia and South Pacific Design Automation Conference 2011 主要目的為發表論文”
NBTI-Aware Power Gating Design”，並就設計自動化相關議題與與會人士進行交流討論，同時學
習與了解前瞻設計自動化技術與其相關之重要議題。
二、與會心得
ASP-DAC 是亞洲及南太平洋區每年固定舉辦關於設計自動化及其相關議題的重要研討會
議，本次會議於日本橫濱(Yokohama)的 PACIFICO YOKOHAMA 國際會議中心舉行。
此次我們發表了論文”NBTI-Aware Power Gating Design”，鑒於製程的進步與設計複雜度的提
高，副偏壓溫度不穩定性對採用電源閘控方法之低功率設計晶片的可靠度造成了不可忽視的影
響。在我們的論文中，我們提出了一考量副偏壓溫度不穩定下的電源閘控設計架構與方法，藉由
我們所提出的架構設計，我們可以延緩副偏壓溫度不穩定性對於電源閘控設計中標頭開關電晶體
的損害。實驗結果顯示透過我們的設計架構，對於採用我們提出架構之電源閘控低功率設計晶
片，大約可延長 30%的壽命期間。
此外，會議中展示了每年最先進的設計自動化技術，以解決前瞻 VLSI/SOC 設計所面臨的問題。
三、考察參觀活動(無是項活動者省略)
略
四、建議
透過國際研討會的參與，可以讓我們更深入了解設計自動化及其相關議題在國際間的發展情
勢，建議可多提供學生們參與出國研討會之機會。
五、攜回資料名稱及內容
Asia and South Pacific Design Automation Conference (ASP-DAC)2011 論文集 DVDROM。
計畫編號 NSC 99－2220－E－007－002－
計畫名稱
熱能與功率導向之研究方法-應用於處理器之設計--子計畫二：考慮可靠度之高效
能功率閘門設計自動化
出國人員
姓名
張世杰教授/
陳聿廣(博士生)
服務機構
及職稱
國立清華大學資訊工程系
會議時間
100年1月25日至
100 年 1月 28 日
會議地點
日本 Yokohama
會議名稱
(中文) 亞洲及南太平洋設計自動化研討會
(英文) Asia and South Pacific Design Automation Conference( ASP-DAC)
發表論文
題目
(中文) 考量副偏壓溫度不穩定性之電源閘控設計
(英文) NBTI-Aware Power Gating Design








1國科會補助專題研究計畫項下出席國際學術會議心得報告
日期： 年 月 日
一、參加會議經過
本次參加 ICCAD2010 國際學術研討會的主要任務是發表論文”Synthesis of an Efficient
Controlling Structure for Post-Silicon Clock Skew Minimization”，並觀摩各項前瞻的 CAD 技術與設計
方法，以使相關研究更為順利。
二、與會心得
每年的 International Conference on Computer Aided Design (ICCAD) 是有關超大型積體電路與
系統設計自動化理論與應用方面最重要的國際性研討會。今年地點在美國西岸加州的聖荷西舉行。
在本次的會議中我們主要發表了一篇論文”Synthesis of an Efficient Controlling Structure for
Post-Silicon Clock Skew Minimization”。此論文主要在研究能夠克服電壓溫度製程所造成的時脈偏
差變異的後矽製程架構，並深入討論這個架構的控制關係。在本篇論文中我們深入的研究了要如
何針對這樣的架構設計出一個能夠有簡單控制方法的控制機制並且嘗試在使用最少的硬體代價以
及最小的設計變化下將這個控制機制完成在設計上。
此外，會議中展示了每年最先進的 CAD 技術，以解決前瞻 VLSI/SOC 設計所面臨的問題。
三、攜回資料名稱及內容
攜回此次研討會的論文集。
四、建議
可多提供學生們參與出國研討會之機會。
五、攜回資料名稱及內容
IEEE International Conference on Computer Aided Design (ICCAD)2010 論文集 DVDROM。
計畫編號 NSC 99－2220－E－007－002－
計畫名稱
熱能與功率導向之研究方法-應用於處理器之設計--子計畫二：考慮可靠度之高效
能功率閘門設計自動化
出國人員
姓名
高聿謙(博士生)
服務機構
及職稱
國立清華大學資訊工程系
會議時間
99 年 11 月 7日至
99 年 11 月 13 日
會議地點
美國加州舊金山 Lake Tahoe
會議名稱
(中文) 國際電腦設計研討會
(英文) International Conference of Computer Design (ICCD)
發表論文
題目
(中文) 一個針對矽製程後時脈偏斜最小化設計的控制架構的合成
(英文) Synthesis of an Efficient Controlling Structure for the Post-Silicon Clock Skew
Minimization
附件四
3國科會補助專題研究計畫項下出席國際學術會議心得報告
日期： 年 月 日
一、 參加會議經過
本次參加 DAC2010 國際學術研討會的主要任務是發表論文”An Efficient Phase Detector
Connection Structure for the Skew Synchronization System”，並觀摩各項前瞻的 CAD 技
術與設計方法。
二、 與會心得
每年的 Design Automation Conference (DAC) 是有關超大型積體電路與系統設計自動化理論
與應用方面最重要的國際性研討會。今年地點在美國西岸加州的安那罕舉行。
在本次的會議中我們主要發表了一篇論文”An Efficient Phase Detector Connection Structure
for the Skew Synchronization System”。此論文主要在利用可調整延遲之緩衝器來調整時脈進而縮
小時脈延遲。我們提出了一個有效的相位偵測器的連結架構，能夠減少整個延遲同步化架構在
偵測時所會產生的誤差。跟據我們所提出的位偵測器的連結架構，相較於其他已知的連結架構，
能夠有效的減少 100%~200%的誤差。
此外，會議中展示了每年最先進的 CAD 技術，以解決前瞻 VLSI/SOC 設計所面臨的問題。
三、 考察參觀活動(無是項活動者省略)
四、 建議
可多提供學生們參與出國研討會之機會。
五、 攜回資料名稱及內容
IEEE Design Automation Conference (DAC)2010 論文集 DVDROM。DAC 歷屆論文集。
計畫編號 NSC 99－2220－E－007－002－
計畫名稱
熱能與功率導向之研究方法-應用於處理器之設計--子計畫二：考慮可靠度之高效
能功率閘門設計自動化
出國人員
姓名
張世杰教授
服務機構
及職稱
國立清華大學資訊工程系
會議時間
100 年 6月 5日至
100 年 6月 10 日
會議地點
美國 San Diego
會議名稱
(中文) 設計自動化研討會
(英文) Design Automation Conference, DAC
發表論文
題目
(中文) 針對時脈延遲同步化系統所設計的有效率相位偵測器連結架構
(英文) An Efficient Phase Detector Connection Structure for the Skew
Synchronization System








99 年度專題研究計畫研究成果彙整表 
計畫主持人：張世杰 計畫編號：99-2220-E-007-002- 
計畫名稱：熱能與功率導向之研究方法－應用於處理器之設計--子計畫二：考慮可靠度之高效能功率
閘門設計自動化(3/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 6 6 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 4 4 100%  
研究報告/技術報告 7 7 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
