// Seed: 329534824
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    output uwire id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    output wor id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wand id_13,
    input uwire id_14,
    output supply0 id_15
);
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    input tri id_9,
    output wand id_10
    , id_21,
    input tri id_11
    , id_22,
    input tri0 id_12,
    input tri id_13,
    output wor id_14,
    input wand id_15,
    input supply1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wire id_19
);
  initial begin : LABEL_0
    id_22 <= id_13;
  end
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_14,
      id_14,
      id_2,
      id_4,
      id_11,
      id_17,
      id_13,
      id_10,
      id_8,
      id_2,
      id_14,
      id_8,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
