
****** xsim v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mylib.aes_256_encrypt_tb/xsim_script.tcl
# xsim {mylib.aes_256_encrypt_tb} -autoloadwcfg -tclbatch {cmd.tcl} -key {Behavioral:sim_1:Functional:XXXaes_256_encrypt_tb}
Vivado Simulator 2018.1
Time resolution is 1 ps
source cmd.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##    if { [llength [get_objects]] > 0} {
##       restart
##       log_wave -r *
##       add_wave /
##       set_property needs_save false [current_wave_config]
##    } else {
##       send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##    }
## }
INFO: [Simtcl 6-17] Simulation restarted
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## run -all
Failure: End of Simulation(SUCCESS: End Of File)
Time: 343200 ns  Iteration: 0  Process: /aes_256_encrypt_tb/i_aes_256_encrypt_stim/i_tbelib_sim_controller/p_no_activity_cnt  File: C:/Users/Anizetho/Documents/PyCharm/AES/AES_encoder/aes_encoder/verif/lib/tbelib_sim_controller.vhd
$finish called at time : 343200 ns : File "C:/Users/Anizetho/Documents/PyCharm/AES/AES_encoder/aes_encoder/verif/lib/tbelib_sim_controller.vhd" Line 42
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec 11 21:20:09 2018...
