

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_97_6'
================================================================
* Date:           Fri Jul 14 14:26:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  1.030 us|  1.030 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_6  |      101|      101|        50|          4|          1|    14|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     332|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     336|    -|
|Register         |        -|     -|    1187|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1187|     828|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_324_p2      |         +|   0|  0|  69|          62|          62|
    |add_ln100_fu_320_p2        |         +|   0|  0|  69|          62|          62|
    |add_ln97_1_fu_242_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln97_fu_258_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln99_1_fu_295_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_252_p2         |         +|   0|  0|  69|          62|          62|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln97_fu_236_p2        |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 332|         271|         264|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  26|          5|    1|          5|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar20_load     |   9|          2|    4|          8|
    |ap_sig_allocacmp_ix_1              |   9|          2|    4|          8|
    |ap_sig_allocacmp_w_load_1          |   9|          2|   64|        128|
    |gmem0_blk_n_AR                     |   9|          2|    1|          2|
    |gmem0_blk_n_AW                     |   9|          2|    1|          2|
    |gmem0_blk_n_B                      |   9|          2|    1|          2|
    |gmem0_blk_n_R                      |   9|          2|    1|          2|
    |gmem0_blk_n_W                      |   9|          2|    1|          2|
    |grp_fu_199_p0                      |  14|          3|   64|        192|
    |grp_fu_199_p1                      |  14|          3|   64|        192|
    |indvar20_fu_96                     |   9|          2|    4|          8|
    |ix_fu_92                           |   9|          2|    4|          8|
    |m_axi_gmem0_ARADDR                 |  20|          4|   64|        256|
    |m_axi_gmem0_AWADDR                 |  14|          3|   64|        192|
    |m_axi_gmem0_WDATA                  |  14|          3|   64|        192|
    |w_fu_88                            |   9|          2|   64|        128|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 336|         73|  485|       1357|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add3_reg_520                       |  64|   0|   64|          0|
    |add_ln100_1_reg_478                |  62|   0|   62|          0|
    |add_ln100_reg_473                  |  62|   0|   62|          0|
    |add_ln99_reg_445                   |  62|   0|   62|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |data_1_reg_489                     |  64|   0|   64|          0|
    |gmem0_addr_1_reg_466               |  64|   0|   64|          0|
    |gmem0_addr_read_reg_461            |  64|   0|   64|          0|
    |icmp_ln97_reg_435                  |   1|   0|    1|          0|
    |indvar20_cast_reg_439              |   4|   0|   62|         58|
    |indvar20_fu_96                     |   4|   0|    4|          0|
    |ix_1_reg_430                       |   4|   0|    4|          0|
    |ix_1_reg_430_pp0_iter1_reg         |   4|   0|    4|          0|
    |ix_fu_92                           |   4|   0|    4|          0|
    |sext_ln65_cast_reg_420             |  62|   0|   62|          0|
    |sext_ln97_1_cast_reg_425           |  62|   0|   62|          0|
    |trunc_ln508_1_reg_500              |  63|   0|   63|          0|
    |trunc_ln508_reg_505                |  63|   0|   63|          0|
    |trunc_ln9_reg_456                  |  61|   0|   61|          0|
    |w_fu_88                            |  64|   0|   64|          0|
    |add_ln100_1_reg_478                |  64|  32|   62|          0|
    |gmem0_addr_1_reg_466               |  64|  32|   64|          0|
    |icmp_ln97_reg_435                  |  64|  32|    1|          0|
    |indvar20_cast_reg_439              |  64|  32|   62|         58|
    |trunc_ln508_1_reg_500              |  64|  32|   63|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1187| 160| 1177|        116|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|grp_fu_685_p_din0     |  out|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|grp_fu_685_p_din1     |  out|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|grp_fu_685_p_opcode   |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|grp_fu_685_p_dout0    |   in|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|grp_fu_685_p_ce       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_97_6|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|w_3_reload            |   in|   64|     ap_none|                       w_3_reload|        scalar|
|sext_ln97             |   in|   61|     ap_none|                        sext_ln97|        scalar|
|v                     |   in|   64|     ap_none|                                v|        scalar|
|sext_ln97_1           |   in|   61|     ap_none|                      sext_ln97_1|        scalar|
|sext_ln65             |   in|   61|     ap_none|                        sext_ln65|        scalar|
|w_1_out               |  out|   64|      ap_vld|                          w_1_out|       pointer|
|w_1_out_ap_vld        |  out|    1|      ap_vld|                          w_1_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------+--------------+

