;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @20
	SUB 12, @10
	JMZ 0, 0
	JMZ 0, 0
	SUB @0, @32
	DJN <-127, 100
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB <750, @2
	DAT <121, #103
	SUB 12, @10
	DAT <121, #103
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	JMN -1, @-20
	SUB @-127, 100
	ADD <210, 20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	CMP @0, @32
	SUB @121, 103
	ADD 210, 30
	SPL 0, #2
	SUB @121, 103
	SUB @121, 103
	SUB @-127, 100
	SPL 0, #2
	SPL 0, <-2
	ADD #270, <0
	ADD 10, 9
	ADD #270, <0
	SUB @121, 103
	SPL 0, #2
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 103
	ADD #270, 0
	ADD #270, <0
	DJN -1, @-20
	CMP -207, <-120
	MOV -7, <-20
