--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr
controlUnit.pcf

Design file:              controlUnit.ncd
Physical constraint file: controlUnit.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
EndOperations    |    1.461(R)|      SLOW  |   -0.379(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.491(F)|      SLOW  |   -0.279(F)|      SLOW  |clk_BUFGP         |   0.000|
IR2ControlUnit<0>|    0.856(R)|      SLOW  |   -0.336(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.140(F)|      SLOW  |   -0.046(F)|      SLOW  |clk_BUFGP         |   0.000|
IR2ControlUnit<1>|    0.959(R)|      SLOW  |   -0.430(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.013(F)|      SLOW  |   -0.112(F)|      SLOW  |clk_BUFGP         |   0.000|
IR2ControlUnit<2>|    1.131(R)|      SLOW  |   -0.591(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.506(F)|      SLOW  |   -0.139(F)|      SLOW  |clk_BUFGP         |   0.000|
IR2ControlUnit<3>|    0.987(R)|      SLOW  |   -0.457(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.670(F)|      SLOW  |    0.020(F)|      SLOW  |clk_BUFGP         |   0.000|
IR2ControlUnit<4>|    0.781(R)|      FAST  |   -0.218(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.460(F)|      SLOW  |    0.097(F)|      SLOW  |clk_BUFGP         |   0.000|
IR2ControlUnit<5>|    0.423(R)|      FAST  |    0.324(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    2.484(F)|      SLOW  |    0.138(F)|      SLOW  |clk_BUFGP         |   0.000|
UART2RAMCompleted|    0.577(R)|      FAST  |    0.569(R)|      SLOW  |clk_BUFGP         |   0.000|
                 |    1.900(F)|      SLOW  |    0.291(F)|      SLOW  |clk_BUFGP         |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+
RAMorALUOut2DRIn              |         7.325(R)|      SLOW  |         3.916(R)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<0> |         7.002(F)|      SLOW  |         3.719(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<1> |         7.543(F)|      SLOW  |         4.085(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<2> |         7.543(F)|      SLOW  |         4.085(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<3> |         7.401(F)|      SLOW  |         4.004(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<4> |         7.050(F)|      SLOW  |         3.755(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<5> |         7.110(F)|      SLOW  |         3.763(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<6> |         7.110(F)|      SLOW  |         3.763(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<7> |         7.682(F)|      SLOW  |         4.169(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<8> |         6.980(F)|      SLOW  |         3.685(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<9> |         7.168(F)|      SLOW  |         3.847(F)|      FAST  |clk_BUFGP         |   0.000|
instruction2processingUnit<10>|         7.168(F)|      SLOW  |         3.847(F)|      FAST  |clk_BUFGP         |   0.000|
opcode<0>                     |         8.522(F)|      SLOW  |         4.504(F)|      FAST  |clk_BUFGP         |   0.000|
opcode<1>                     |         8.496(F)|      SLOW  |         4.421(F)|      FAST  |clk_BUFGP         |   0.000|
opcode<2>                     |         8.091(F)|      SLOW  |         4.315(F)|      FAST  |clk_BUFGP         |   0.000|
opcode<3>                     |         8.240(F)|      SLOW  |         4.379(F)|      FAST  |clk_BUFGP         |   0.000|
opcode<4>                     |         7.821(F)|      SLOW  |         4.098(F)|      FAST  |clk_BUFGP         |   0.000|
opcode<5>                     |         8.206(F)|      SLOW  |         4.501(F)|      FAST  |clk_BUFGP         |   0.000|
select                        |         7.338(F)|      SLOW  |         3.933(F)|      FAST  |clk_BUFGP         |   0.000|
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    2.338|         |    3.996|
---------------+---------+---------+---------+---------+

Pad to Pad
-----------------+---------------+---------+
Source Pad       |Destination Pad|  Delay  |
-----------------+---------------+---------+
IR2ControlUnit<0>|opcode<0>      |    7.173|
IR2ControlUnit<1>|opcode<1>      |    6.935|
IR2ControlUnit<2>|opcode<2>      |    6.873|
IR2ControlUnit<3>|opcode<3>      |    6.843|
IR2ControlUnit<4>|opcode<4>      |    6.447|
IR2ControlUnit<5>|opcode<5>      |    6.520|
-----------------+---------------+---------+


Analysis completed Tue Jun 27 11:46:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 296 MB



