# FMEA Report

Engine Version: 0.1
Generated On: 2026-02-15T14:45:30.082Z

## Summary
- entries: 97
- high_risk_count: 55
- average_rpn: 230.76

## Results
| component | failure_mode | severity | occurrence | detection | RPN | coverage_status |
| --- | --- | --- | --- | --- | --- | --- |
| P1 | open_contact | 9 | 6 | 8 | 432 | uncovered |
| P1 | intermittent_contact | 9 | 6 | 8 | 432 | uncovered |
| P1 | high_contact_resistance | 9 | 6 | 8 | 432 | uncovered |
| P1 | miswire | 9 | 6 | 8 | 432 | uncovered |
| Q1 | gain_low | 8 | 5 | 8 | 320 | uncovered |
| Q1 | gain_high | 8 | 5 | 8 | 320 | uncovered |
| Q1 | be_short | 8 | 5 | 8 | 320 | uncovered |
| Q1 | ce_short | 8 | 5 | 8 | 320 | uncovered |
| Q1 | open_collector | 8 | 5 | 8 | 320 | uncovered |
| Q1 | open_emitter | 8 | 5 | 8 | 320 | uncovered |
| Q1 | leakage_high | 8 | 5 | 8 | 320 | uncovered |
| Q2 | gain_low | 8 | 5 | 8 | 320 | uncovered |
| Q2 | gain_high | 8 | 5 | 8 | 320 | uncovered |
| Q2 | be_short | 8 | 5 | 8 | 320 | uncovered |
| Q2 | ce_short | 8 | 5 | 8 | 320 | uncovered |
| Q2 | open_collector | 8 | 5 | 8 | 320 | uncovered |
| Q2 | open_emitter | 8 | 5 | 8 | 320 | uncovered |
| Q2 | leakage_high | 8 | 5 | 8 | 320 | uncovered |
| C1 | open | 9 | 4 | 8 | 288 | uncovered |
| C1 | short | 9 | 4 | 8 | 288 | uncovered |
| C1 | capacitance_low | 9 | 4 | 8 | 288 | uncovered |
| C1 | capacitance_high | 9 | 4 | 8 | 288 | uncovered |
| C1 | esr_high | 9 | 4 | 8 | 288 | uncovered |
| C1 | leakage_high | 9 | 4 | 8 | 288 | uncovered |
| C4 | open | 9 | 4 | 8 | 288 | uncovered |
| C4 | short | 9 | 4 | 8 | 288 | uncovered |
| C4 | capacitance_low | 9 | 4 | 8 | 288 | uncovered |
| C4 | capacitance_high | 9 | 4 | 8 | 288 | uncovered |
| C4 | esr_high | 9 | 4 | 8 | 288 | uncovered |
| C4 | leakage_high | 9 | 4 | 8 | 288 | uncovered |
| C5 | open | 9 | 4 | 8 | 288 | uncovered |
| C5 | short | 9 | 4 | 8 | 288 | uncovered |
| C5 | capacitance_low | 9 | 4 | 8 | 288 | uncovered |
| C5 | capacitance_high | 9 | 4 | 8 | 288 | uncovered |
| C5 | esr_high | 9 | 4 | 8 | 288 | uncovered |
| C5 | leakage_high | 9 | 4 | 8 | 288 | uncovered |
| C2 | open | 8 | 4 | 8 | 256 | uncovered |
| C2 | short | 8 | 4 | 8 | 256 | uncovered |
| C2 | capacitance_low | 8 | 4 | 8 | 256 | uncovered |
| C2 | capacitance_high | 8 | 4 | 8 | 256 | uncovered |
| C2 | esr_high | 8 | 4 | 8 | 256 | uncovered |
| C2 | leakage_high | 8 | 4 | 8 | 256 | uncovered |
| C3 | open | 8 | 4 | 8 | 256 | uncovered |
| C3 | short | 8 | 4 | 8 | 256 | uncovered |
| C3 | capacitance_low | 8 | 4 | 8 | 256 | uncovered |
| C3 | capacitance_high | 8 | 4 | 8 | 256 | uncovered |
| C3 | esr_high | 8 | 4 | 8 | 256 | uncovered |
| C3 | leakage_high | 8 | 4 | 8 | 256 | uncovered |
| R3 | open | 9 | 3 | 8 | 216 | uncovered |
| R3 | short | 9 | 3 | 8 | 216 | uncovered |
| R3 | oot_high | 9 | 3 | 8 | 216 | uncovered |
| R3 | oot_low | 9 | 3 | 8 | 216 | uncovered |
| R3 | drift_high | 9 | 3 | 8 | 216 | uncovered |
| R3 | drift_low | 9 | 3 | 8 | 216 | uncovered |
| R3 | noise_excess | 9 | 3 | 8 | 216 | uncovered |
| R1 | open | 8 | 3 | 8 | 192 | uncovered |
| R1 | short | 8 | 3 | 8 | 192 | uncovered |
| R1 | oot_high | 8 | 3 | 8 | 192 | uncovered |
| R1 | oot_low | 8 | 3 | 8 | 192 | uncovered |
| R1 | drift_high | 8 | 3 | 8 | 192 | uncovered |
| R1 | drift_low | 8 | 3 | 8 | 192 | uncovered |
| R1 | noise_excess | 8 | 3 | 8 | 192 | uncovered |
| R2 | open | 8 | 3 | 8 | 192 | uncovered |
| R2 | short | 8 | 3 | 8 | 192 | uncovered |
| R2 | oot_high | 8 | 3 | 8 | 192 | uncovered |
| R2 | oot_low | 8 | 3 | 8 | 192 | uncovered |
| R2 | drift_high | 8 | 3 | 8 | 192 | uncovered |
| R2 | drift_low | 8 | 3 | 8 | 192 | uncovered |
| R2 | noise_excess | 8 | 3 | 8 | 192 | uncovered |
| R4 | open | 7 | 3 | 8 | 168 | uncovered |
| R4 | short | 7 | 3 | 8 | 168 | uncovered |
| R4 | oot_high | 7 | 3 | 8 | 168 | uncovered |
| R4 | oot_low | 7 | 3 | 8 | 168 | uncovered |
| R4 | drift_high | 7 | 3 | 8 | 168 | uncovered |
| R4 | drift_low | 7 | 3 | 8 | 168 | uncovered |
| R4 | noise_excess | 7 | 3 | 8 | 168 | uncovered |
| TP1 | measurement_error | 9 | 2 | 8 | 144 | uncovered |
| TP1 | probe_slip | 9 | 2 | 8 | 144 | uncovered |
| TP1 | open_test_node | 9 | 2 | 8 | 144 | uncovered |
| TP6 | measurement_error | 9 | 2 | 8 | 144 | uncovered |
| TP6 | probe_slip | 9 | 2 | 8 | 144 | uncovered |
| TP6 | open_test_node | 9 | 2 | 8 | 144 | uncovered |
| TP4 | measurement_error | 8 | 2 | 8 | 128 | uncovered |
| TP4 | probe_slip | 8 | 2 | 8 | 128 | uncovered |
| TP4 | open_test_node | 8 | 2 | 8 | 128 | uncovered |
| TP5 | measurement_error | 8 | 2 | 8 | 128 | uncovered |
| TP5 | probe_slip | 8 | 2 | 8 | 128 | uncovered |
| TP5 | open_test_node | 8 | 2 | 8 | 128 | uncovered |
| TP2 | measurement_error | 7 | 2 | 8 | 112 | uncovered |
| TP2 | probe_slip | 7 | 2 | 8 | 112 | uncovered |
| TP2 | open_test_node | 7 | 2 | 8 | 112 | uncovered |
| TP7 | measurement_error | 7 | 2 | 8 | 112 | uncovered |
| TP7 | probe_slip | 7 | 2 | 8 | 112 | uncovered |
| TP7 | open_test_node | 7 | 2 | 8 | 112 | uncovered |
| TP3 | measurement_error | 5 | 2 | 8 | 80 | uncovered |
| TP3 | probe_slip | 5 | 2 | 8 | 80 | uncovered |
| TP3 | open_test_node | 5 | 2 | 8 | 80 | uncovered |