Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 14 23:14:55 2020
| Host         : DESKTOP-VP2O40J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: led_runner/CLKDIV/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.014        0.000                      0                   64        0.178        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.014        0.000                      0                   64        0.178        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.859%)  route 3.563ns (81.141%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969     9.478    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    led_runner/CLKDIV/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.859%)  route 3.563ns (81.141%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969     9.478    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    led_runner/CLKDIV/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.859%)  route 3.563ns (81.141%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969     9.478    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    led_runner/CLKDIV/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.859%)  route 3.563ns (81.141%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969     9.478    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    led_runner/CLKDIV/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.804     9.313    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_runner/CLKDIV/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.804     9.313    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_runner/CLKDIV/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.804     9.313    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_runner/CLKDIV/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.804     9.313    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_runner/CLKDIV/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.693%)  route 3.173ns (79.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.580     9.089    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    led_runner/CLKDIV/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.693%)  route 3.173ns (79.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_runner/CLKDIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.260     6.803    led_runner/CLKDIV/div_cnt[19]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  led_runner/CLKDIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.402     7.329    led_runner/CLKDIV/div_cnt[0]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.453 f  led_runner/CLKDIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.931     8.384    led_runner/CLKDIV/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.508 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.580     9.089    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    led_runner/CLKDIV/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.355ns (64.586%)  route 0.195ns (35.414%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  led_runner/CLKDIV/div_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.997    led_runner/CLKDIV/data0[25]
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.366ns (65.281%)  route 0.195ns (34.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  led_runner/CLKDIV/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.008    led_runner/CLKDIV/data0[27]
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.391ns (66.763%)  route 0.195ns (33.237%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  led_runner/CLKDIV/div_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.033    led_runner/CLKDIV/data0[26]
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.391ns (66.763%)  route 0.195ns (33.237%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  led_runner/CLKDIV/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.033    led_runner/CLKDIV/data0[28]
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.394ns (66.932%)  route 0.195ns (33.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  led_runner/CLKDIV/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.982    led_runner/CLKDIV/div_cnt0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  led_runner/CLKDIV/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.036    led_runner/CLKDIV/data0[29]
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.405ns (67.539%)  route 0.195ns (32.461%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  led_runner/CLKDIV/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.982    led_runner/CLKDIV/div_cnt0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.047 r  led_runner/CLKDIV/div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.047    led_runner/CLKDIV/data0[31]
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.430ns (68.838%)  route 0.195ns (31.162%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_runner/CLKDIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.782    led_runner/CLKDIV/div_cnt[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  led_runner/CLKDIV/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    led_runner/CLKDIV/div_cnt0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  led_runner/CLKDIV/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.982    led_runner/CLKDIV/div_cnt0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.072 r  led_runner/CLKDIV/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.072    led_runner/CLKDIV/data0[30]
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    led_runner/CLKDIV/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.288ns (68.208%)  route 0.134ns (31.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_runner/CLKDIV/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.134     1.721    led_runner/CLKDIV/div_cnt[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.868 r  led_runner/CLKDIV/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.868    led_runner/CLKDIV/data0[1]
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.567    led_runner/CLKDIV/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.826%)  route 0.381ns (67.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  led_runner/CLKDIV/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.735    led_runner/CLKDIV/div_cnt[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.232     2.013    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_R)        -0.018     1.696    led_runner/CLKDIV/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 led_runner/CLKDIV/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_runner/CLKDIV/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.826%)  route 0.381ns (67.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  led_runner/CLKDIV/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.735    led_runner/CLKDIV/div_cnt[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  led_runner/CLKDIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.232     2.013    led_runner/CLKDIV/tmp_clk
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    led_runner/CLKDIV/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  led_runner/CLKDIV/div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_R)        -0.018     1.696    led_runner/CLKDIV/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   led_runner/CLKDIV/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   led_runner/CLKDIV/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   led_runner/CLKDIV/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   led_runner/CLKDIV/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   led_runner/CLKDIV/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   led_runner/CLKDIV/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   led_runner/CLKDIV/div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   led_runner/CLKDIV/div_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   led_runner/CLKDIV/div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   led_runner/CLKDIV/div_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   led_runner/CLKDIV/div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   led_runner/CLKDIV/div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   led_runner/CLKDIV/div_cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   led_runner/CLKDIV/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led_runner/CLKDIV/div_cnt_reg[11]/C



