

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Wed Nov  1 18:48:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.323 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      336|      336|  4.477 us|  4.477 us|  336|  336|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      334|      334|        17|          9|          3|    36|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 9, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add52_117 = alloca i32 1"   --->   Operation 20 'alloca' 'add52_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 21 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 22 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43"   --->   Operation 24 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln43_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43_1"   --->   Operation 25 'read' 'zext_ln43_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln42_4_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln42_4"   --->   Operation 26 'read' 'select_ln42_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%select_ln42_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln42_1"   --->   Operation 27 'read' 'select_ln42_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_13 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty"   --->   Operation 28 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp"   --->   Operation 29 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln43_1_cast = zext i8 %zext_ln43_1_read"   --->   Operation 30 'zext' 'zext_ln43_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln42_1_cast = zext i4 %select_ln42_1_read"   --->   Operation 31 'zext' 'select_ln42_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i8 %zext_ln43_read"   --->   Operation 32 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_read, i32 %add52_117"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.split"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kc_1 = load i4 %kc" [src/conv1.cpp:46]   --->   Operation 38 'load' 'kc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kr_1 = load i4 %kr"   --->   Operation 39 'load' 'kr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv1.cpp:45]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %kr_1" [src/conv1.cpp:45]   --->   Operation 41 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i4 %kr_1" [src/conv1.cpp:45]   --->   Operation 42 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %kr_1, i32 1, i32 3" [src/conv1.cpp:45]   --->   Operation 43 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln5_cast = zext i3 %lshr_ln5" [src/conv1.cpp:45]   --->   Operation 44 'zext' 'lshr_ln5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%empty_104 = add i6 %tmp_13, i6 %lshr_ln5_cast" [src/conv1.cpp:45]   --->   Operation 45 'add' 'empty_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_104" [src/conv1.cpp:45]   --->   Operation 46 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 47 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 48 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 49 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 50 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 51 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 52 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 53 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 54 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 55 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i64 0, i64 %p_cast" [src/conv1.cpp:45]   --->   Operation 56 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_105 = trunc i4 %kr_1"   --->   Operation 57 'trunc' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%empty_106 = add i5 %zext_ln45, i5 %select_ln42_1_cast" [src/conv1.cpp:45]   --->   Operation 58 'add' 'empty_106' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.54ns)   --->   "%add_ln46_1 = add i2 %empty_105, i2 %select_ln42_4_read" [src/conv1.cpp:46]   --->   Operation 59 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty_106, i32 2, i32 4" [src/conv1.cpp:46]   --->   Operation 60 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln6_cast = zext i3 %lshr_ln6" [src/conv1.cpp:46]   --->   Operation 61 'zext' 'lshr_ln6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node add_ln53)   --->   "%mul_ln53 = mul i11 %lshr_ln6_cast, i11 263" [src/conv1.cpp:46]   --->   Operation 62 'mul' 'mul_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv1.cpp:45]   --->   Operation 63 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv1.cpp:45]   --->   Operation 64 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv1.cpp:45]   --->   Operation 65 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr" [src/conv1.cpp:45]   --->   Operation 66 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr" [src/conv1.cpp:45]   --->   Operation 67 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv1.cpp:45]   --->   Operation 68 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv1.cpp:45]   --->   Operation 69 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv1.cpp:45]   --->   Operation 70 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr" [src/conv1.cpp:45]   --->   Operation 71 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr" [src/conv1.cpp:45]   --->   Operation 72 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln46 = or i4 %kc_1, i4 1" [src/conv1.cpp:46]   --->   Operation 73 'or' 'or_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.79ns)   --->   "%icmp_ln46 = icmp_ult  i4 %or_ln46, i4 9" [src/conv1.cpp:46]   --->   Operation 74 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_eq  i6 %indvar_flatten_load, i6 36" [src/conv1.cpp:45]   --->   Operation 75 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i6 %indvar_flatten_load, i6 1" [src/conv1.cpp:45]   --->   Operation 76 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc53, void %for.inc56.exitStub" [src/conv1.cpp:45]   --->   Operation 77 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln45 = add i4 %kr_1, i4 1" [src/conv1.cpp:45]   --->   Operation 78 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i4 %add_ln45" [src/conv1.cpp:45]   --->   Operation 79 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i4 %add_ln45" [src/conv1.cpp:45]   --->   Operation 80 'trunc' 'trunc_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln45_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln45, i32 1, i32 3" [src/conv1.cpp:45]   --->   Operation 81 'partselect' 'lshr_ln45_mid1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln45_mid1_cast = zext i3 %lshr_ln45_mid1" [src/conv1.cpp:45]   --->   Operation 82 'zext' 'lshr_ln45_mid1_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.78ns)   --->   "%empty_107 = add i6 %tmp_13, i6 %lshr_ln45_mid1_cast" [src/conv1.cpp:45]   --->   Operation 83 'add' 'empty_107' <Predicate = (!icmp_ln45)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast1 = zext i6 %empty_107" [src/conv1.cpp:45]   --->   Operation 84 'zext' 'p_cast1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast1" [src/conv1.cpp:45]   --->   Operation 85 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast1" [src/conv1.cpp:45]   --->   Operation 86 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_108 = trunc i4 %add_ln45" [src/conv1.cpp:45]   --->   Operation 87 'trunc' 'empty_108' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.79ns)   --->   "%p_mid125 = add i5 %zext_ln45_1, i5 %select_ln42_1_cast" [src/conv1.cpp:45]   --->   Operation 88 'add' 'p_mid125' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.54ns)   --->   "%add_ln46_2 = add i2 %empty_108, i2 %select_ln42_4_read" [src/conv1.cpp:46]   --->   Operation 89 'add' 'add_ln46_2' <Predicate = (!icmp_ln45)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln46_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %p_mid125, i32 2, i32 4" [src/conv1.cpp:46]   --->   Operation 90 'partselect' 'lshr_ln46_mid1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load_1 = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr_1" [src/conv1.cpp:45]   --->   Operation 91 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load_1' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load_1 = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr_1" [src/conv1.cpp:45]   --->   Operation 92 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load_1' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%select_ln45_4 = select i1 %icmp_ln46, i6 %empty_104, i6 %empty_107" [src/conv1.cpp:45]   --->   Operation 93 'select' 'select_ln45_4' <Predicate = (!icmp_ln45)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%select_ln45_4_cast = zext i6 %select_ln45_4" [src/conv1.cpp:45]   --->   Operation 94 'zext' 'select_ln45_4_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 95 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv1.cpp:45]   --->   Operation 96 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 97 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv1.cpp:45]   --->   Operation 98 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 99 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr" [src/conv1.cpp:45]   --->   Operation 100 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 101 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr" [src/conv1.cpp:45]   --->   Operation 102 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 103 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv1.cpp:45]   --->   Operation 104 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 105 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv1.cpp:45]   --->   Operation 106 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 107 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr" [src/conv1.cpp:45]   --->   Operation 108 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0, i64 0, i64 %select_ln45_4_cast" [src/conv1.cpp:45]   --->   Operation 109 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr" [src/conv1.cpp:45]   --->   Operation 110 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 111 [1/1] (0.39ns)   --->   "%select_ln45_7 = select i1 %icmp_ln46, i4 %kr_1, i4 %add_ln45" [src/conv1.cpp:45]   --->   Operation 111 'select' 'select_ln45_7' <Predicate = (!icmp_ln45)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln46 = store i6 %add_ln45_1, i6 %indvar_flatten" [src/conv1.cpp:46]   --->   Operation 112 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln46 = store i4 %select_ln45_7, i4 %kr" [src/conv1.cpp:46]   --->   Operation 113 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 114 [2/3] (0.99ns) (grouped into DSP with root node add_ln53)   --->   "%mul_ln53 = mul i11 %lshr_ln6_cast, i11 263" [src/conv1.cpp:46]   --->   Operation 114 'mul' 'mul_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv1.cpp:45]   --->   Operation 115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 116 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv1.cpp:45]   --->   Operation 116 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv1.cpp:45]   --->   Operation 117 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr" [src/conv1.cpp:45]   --->   Operation 118 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr" [src/conv1.cpp:45]   --->   Operation 119 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv1.cpp:45]   --->   Operation 120 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv1.cpp:45]   --->   Operation 121 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv1.cpp:45]   --->   Operation 122 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr" [src/conv1.cpp:45]   --->   Operation 123 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr" [src/conv1.cpp:45]   --->   Operation 124 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 125 [1/1] (0.77ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.9f32.i4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_load, i4 %kc_1" [src/conv1.cpp:53]   --->   Operation 125 'mux' 'tmp_s' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.77ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.9f32.i4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_load, i4 %kc_1" [src/conv1.cpp:53]   --->   Operation 126 'mux' 'tmp_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %tmp_s, i32 %tmp_3, i1 %trunc_ln45" [src/conv1.cpp:53]   --->   Operation 127 'mux' 'tmp_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.39ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i4 %kc_1, i4 0" [src/conv1.cpp:45]   --->   Operation 128 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.17ns)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i1 %trunc_ln45, i1 %trunc_ln45_1" [src/conv1.cpp:45]   --->   Operation 129 'select' 'select_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i3 %lshr_ln46_mid1" [src/conv1.cpp:45]   --->   Operation 130 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 131 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_1)   --->   "%mul_ln45 = mul i11 %zext_ln45_2, i11 263" [src/conv1.cpp:45]   --->   Operation 131 'mul' 'mul_ln45' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.20ns)   --->   "%select_ln45_3 = select i1 %icmp_ln46, i3 %lshr_ln6, i3 %lshr_ln46_mid1" [src/conv1.cpp:45]   --->   Operation 132 'select' 'select_ln45_3' <Predicate = (!icmp_ln45)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load_1 = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr_1" [src/conv1.cpp:45]   --->   Operation 133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load_1' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load_1 = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr_1" [src/conv1.cpp:45]   --->   Operation 134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load_1' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv1.cpp:45]   --->   Operation 135 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv1.cpp:45]   --->   Operation 136 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr" [src/conv1.cpp:45]   --->   Operation 137 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr" [src/conv1.cpp:45]   --->   Operation 138 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv1.cpp:45]   --->   Operation 139 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv1.cpp:45]   --->   Operation 140 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr" [src/conv1.cpp:45]   --->   Operation 141 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_load = load i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr" [src/conv1.cpp:45]   --->   Operation 142 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_2 : Operation 143 [1/1] (0.42ns)   --->   "%tmp_4_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_load_1, i1 %trunc_ln45_1" [src/conv1.cpp:53]   --->   Operation 143 'mux' 'tmp_4_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln45" [src/conv1.cpp:46]   --->   Operation 144 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.67ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_load, i3 %trunc_ln46" [src/conv1.cpp:53]   --->   Operation 145 'mux' 'tmp_6' <Predicate = (!icmp_ln45)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.67ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_load, i32 <undef>, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_load, i3 %trunc_ln46" [src/conv1.cpp:53]   --->   Operation 146 'mux' 'tmp_7' <Predicate = (!icmp_ln45)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.42ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %tmp_6, i32 %tmp_7, i1 %select_ln45_1" [src/conv1.cpp:53]   --->   Operation 147 'mux' 'tmp_8' <Predicate = (!icmp_ln45)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.79ns)   --->   "%add_ln46 = add i4 %select_ln45, i4 2" [src/conv1.cpp:46]   --->   Operation 148 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln46 = store i4 %add_ln46, i4 %kc" [src/conv1.cpp:46]   --->   Operation 149 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 150 [1/3] (0.00ns) (grouped into DSP with root node add_ln53)   --->   "%mul_ln53 = mul i11 %lshr_ln6_cast, i11 263" [src/conv1.cpp:46]   --->   Operation 150 'mul' 'mul_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %kc_1" [src/conv1.cpp:48]   --->   Operation 151 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln51 = add i9 %zext_ln48, i9 %zext_ln43_1_cast" [src/conv1.cpp:51]   --->   Operation 152 'add' 'add_ln51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %add_ln51" [src/conv1.cpp:53]   --->   Operation 153 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53 = add i11 %mul_ln53, i11 %zext_ln53" [src/conv1.cpp:53]   --->   Operation 154 'add' 'add_ln53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_1)   --->   "%mul_ln45 = mul i11 %zext_ln45_2, i11 263" [src/conv1.cpp:45]   --->   Operation 155 'mul' 'mul_ln45' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%select_ln45_3_cast = zext i3 %select_ln45_3" [src/conv1.cpp:45]   --->   Operation 156 'zext' 'select_ln45_3_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 157 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_2)   --->   "%mul_ln53_2 = mul i11 %select_ln45_3_cast, i11 263" [src/conv1.cpp:45]   --->   Operation 157 'mul' 'mul_ln53_2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 158 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53 = add i11 %mul_ln53, i11 %zext_ln53" [src/conv1.cpp:53]   --->   Operation 158 'add' 'add_ln53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i11 %add_ln53" [src/conv1.cpp:53]   --->   Operation 159 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln53_1" [src/conv1.cpp:53]   --->   Operation 160 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln53_1" [src/conv1.cpp:53]   --->   Operation 161 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln53_1" [src/conv1.cpp:53]   --->   Operation 162 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln53_1" [src/conv1.cpp:53]   --->   Operation 163 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:53]   --->   Operation 164 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 165 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:53]   --->   Operation 165 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 166 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:53]   --->   Operation 166 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 167 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:53]   --->   Operation 167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 168 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_1)   --->   "%mul_ln45 = mul i11 %zext_ln45_2, i11 263" [src/conv1.cpp:45]   --->   Operation 168 'mul' 'mul_ln45' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_2)   --->   "%mul_ln53_2 = mul i11 %select_ln45_3_cast, i11 263" [src/conv1.cpp:45]   --->   Operation 169 'mul' 'mul_ln53_2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_1 = add i11 %mul_ln45, i11 %zext_ln43_cast" [src/conv1.cpp:53]   --->   Operation 170 'add' 'add_ln53_1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.77>
ST_5 : Operation 171 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:53]   --->   Operation 171 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 172 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:53]   --->   Operation 172 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 173 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:53]   --->   Operation 173 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 174 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:53]   --->   Operation 174 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 175 [1/1] (0.52ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11, i2 %add_ln46_1" [src/conv1.cpp:53]   --->   Operation 175 'mux' 'tmp_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.71ns)   --->   Input mux for Operation 176 '%mul = fmul i32 %tmp_4, i32 %tmp_5'
ST_5 : Operation 176 [3/3] (6.30ns)   --->   "%mul = fmul i32 %tmp_4, i32 %tmp_5" [src/conv1.cpp:53]   --->   Operation 176 'fmul' 'mul' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_2)   --->   "%mul_ln53_2 = mul i11 %select_ln45_3_cast, i11 263" [src/conv1.cpp:45]   --->   Operation 177 'mul' 'mul_ln53_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_1 = add i11 %mul_ln45, i11 %zext_ln43_cast" [src/conv1.cpp:53]   --->   Operation 178 'add' 'add_ln53_1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i11 %add_ln53_1" [src/conv1.cpp:53]   --->   Operation 179 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 180 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_12' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 181 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_13' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 182 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_14' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln53_2" [src/conv1.cpp:53]   --->   Operation 183 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_15' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 184 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:53]   --->   Operation 184 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_16' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 185 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:53]   --->   Operation 185 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_17' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 186 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:53]   --->   Operation 186 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_18' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 187 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:53]   --->   Operation 187 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_19' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln45_6 = select i1 %icmp_ln46, i4 %or_ln46, i4 1" [src/conv1.cpp:45]   --->   Operation 188 'select' 'select_ln45_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%zext_ln46 = zext i4 %select_ln45_6" [src/conv1.cpp:46]   --->   Operation 189 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln51_1 = add i9 %zext_ln46, i9 %zext_ln43_1_cast" [src/conv1.cpp:51]   --->   Operation 190 'add' 'add_ln51_1' <Predicate = (!icmp_ln45)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i9 %add_ln51_1" [src/conv1.cpp:53]   --->   Operation 191 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 192 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_2 = add i11 %mul_ln53_2, i11 %zext_ln53_3" [src/conv1.cpp:53]   --->   Operation 192 'add' 'add_ln53_2' <Predicate = (!icmp_ln45)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.77>
ST_6 : Operation 193 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_4, i32 %tmp_5" [src/conv1.cpp:53]   --->   Operation 193 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.17ns)   --->   "%select_ln45_2 = select i1 %icmp_ln46, i2 %add_ln46_1, i2 %add_ln46_2" [src/conv1.cpp:45]   --->   Operation 194 'select' 'select_ln45_2' <Predicate = (!icmp_ln45)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 195 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:53]   --->   Operation 195 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_16' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 196 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:53]   --->   Operation 196 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_17' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 197 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:53]   --->   Operation 197 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_18' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 198 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:53]   --->   Operation 198 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_19' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 199 [1/1] (0.52ns)   --->   "%tmp_5_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19, i2 %add_ln46_2" [src/conv1.cpp:53]   --->   Operation 199 'mux' 'tmp_5_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.71ns)   --->   Input mux for Operation 200 '%mul_mid1 = fmul i32 %tmp_4_mid1, i32 %tmp_5_mid1'
ST_6 : Operation 200 [3/3] (6.30ns)   --->   "%mul_mid1 = fmul i32 %tmp_4_mid1, i32 %tmp_5_mid1" [src/conv1.cpp:53]   --->   Operation 200 'fmul' 'mul_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_2 = add i11 %mul_ln53_2, i11 %zext_ln53_3" [src/conv1.cpp:53]   --->   Operation 201 'add' 'add_ln53_2' <Predicate = (!icmp_ln45)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i11 %add_ln53_2" [src/conv1.cpp:53]   --->   Operation 202 'zext' 'zext_ln53_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 203 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_20' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 204 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_21' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 205 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_22' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln53_4" [src/conv1.cpp:53]   --->   Operation 206 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_23' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 207 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_24 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:53]   --->   Operation 207 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_24' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 208 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_25 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:53]   --->   Operation 208 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_25' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 209 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_26 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:53]   --->   Operation 209 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_26' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 210 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_27 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:53]   --->   Operation 210 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_27' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>

State 7 <SV = 6> <Delay = 8.77>
ST_7 : Operation 211 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_4, i32 %tmp_5" [src/conv1.cpp:53]   --->   Operation 211 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [2/3] (7.01ns)   --->   "%mul_mid1 = fmul i32 %tmp_4_mid1, i32 %tmp_5_mid1" [src/conv1.cpp:53]   --->   Operation 212 'fmul' 'mul_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_24 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:53]   --->   Operation 213 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_24' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 214 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_25 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:53]   --->   Operation 214 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_25' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 215 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_26 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:53]   --->   Operation 215 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_26' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 216 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_27 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:53]   --->   Operation 216 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_27' <Predicate = (!icmp_ln45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 217 [1/1] (0.52ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27, i2 %select_ln45_2" [src/conv1.cpp:53]   --->   Operation 217 'mux' 'tmp_9' <Predicate = (!icmp_ln45)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.71ns)   --->   Input mux for Operation 218 '%mul_1 = fmul i32 %tmp_8, i32 %tmp_9'
ST_7 : Operation 218 [3/3] (6.30ns)   --->   "%mul_1 = fmul i32 %tmp_8, i32 %tmp_9" [src/conv1.cpp:53]   --->   Operation 218 'fmul' 'mul_1' <Predicate = (!icmp_ln45)> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%add52_117_load = load i32 %add52_117" [src/conv1.cpp:53]   --->   Operation 219 'load' 'add52_117_load' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.87ns)   --->   Input mux for Operation 220 '%add = fadd i32 %add52_117_load, i32 %mul'
ST_8 : Operation 220 [4/4] (5.55ns)   --->   "%add = fadd i32 %add52_117_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 220 'fadd' 'add' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/3] (7.01ns)   --->   "%mul_mid1 = fmul i32 %tmp_4_mid1, i32 %tmp_5_mid1" [src/conv1.cpp:53]   --->   Operation 221 'fmul' 'mul_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_8, i32 %tmp_9" [src/conv1.cpp:53]   --->   Operation 222 'fmul' 'mul_1' <Predicate = (!icmp_ln45)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 223 [3/4] (6.43ns)   --->   "%add = fadd i32 %add52_117_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 223 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_8, i32 %tmp_9" [src/conv1.cpp:53]   --->   Operation 224 'fmul' 'mul_1' <Predicate = (!icmp_ln45)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 225 [2/4] (6.43ns)   --->   "%add = fadd i32 %add52_117_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 225 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.8>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_7" [src/conv1.cpp:48]   --->   Operation 226 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/4] (6.43ns)   --->   "%add = fadd i32 %add52_117_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 227 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.87ns)   --->   Input mux for Operation 228 '%add_mid1 = fadd i32 %add, i32 %mul_mid1'
ST_11 : Operation 228 [4/4] (5.55ns)   --->   "%add_mid1 = fadd i32 %add, i32 %mul_mid1" [src/conv1.cpp:53]   --->   Operation 228 'fadd' 'add_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_out, i32 %add" [src/conv1.cpp:53]   --->   Operation 242 'write' 'write_ln53' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 243 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 229 [3/4] (6.43ns)   --->   "%add_mid1 = fadd i32 %add, i32 %mul_mid1" [src/conv1.cpp:53]   --->   Operation 229 'fadd' 'add_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 230 [2/4] (6.43ns)   --->   "%add_mid1 = fadd i32 %add, i32 %mul_mid1" [src/conv1.cpp:53]   --->   Operation 230 'fadd' 'add_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 13.3>
ST_14 : Operation 231 [1/4] (6.43ns)   --->   "%add_mid1 = fadd i32 %add, i32 %mul_mid1" [src/conv1.cpp:53]   --->   Operation 231 'fadd' 'add_mid1' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.44ns)   --->   "%select_ln45_5 = select i1 %icmp_ln46, i32 %add, i32 %add_mid1" [src/conv1.cpp:45]   --->   Operation 232 'select' 'select_ln45_5' <Predicate = (!icmp_ln45)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : [1/1] (0.87ns)   --->   Input mux for Operation 233 '%add52_1 = fadd i32 %select_ln45_5, i32 %mul_1'
ST_14 : Operation 233 [4/4] (5.55ns)   --->   "%add52_1 = fadd i32 %select_ln45_5, i32 %mul_1" [src/conv1.cpp:53]   --->   Operation 233 'fadd' 'add52_1' <Predicate = (!icmp_ln45)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 234 [3/4] (6.43ns)   --->   "%add52_1 = fadd i32 %select_ln45_5, i32 %mul_1" [src/conv1.cpp:53]   --->   Operation 234 'fadd' 'add52_1' <Predicate = (!icmp_ln45)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 235 [2/4] (6.43ns)   --->   "%add52_1 = fadd i32 %select_ln45_5, i32 %mul_1" [src/conv1.cpp:53]   --->   Operation 235 'fadd' 'add52_1' <Predicate = (!icmp_ln45)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.86>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 236 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 237 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_7" [src/conv1.cpp:48]   --->   Operation 238 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 239 [1/4] (6.43ns)   --->   "%add52_1 = fadd i32 %select_ln45_5, i32 %mul_1" [src/conv1.cpp:53]   --->   Operation 239 'fadd' 'add52_1' <Predicate = (!icmp_ln45)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %add52_1, i32 %add52_117" [src/conv1.cpp:46]   --->   Operation 240 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc.0.split" [src/conv1.cpp:46]   --->   Operation 241 'br' 'br_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.199ns
The critical path consists of the following:
	'alloca' operation ('kr') [32]  (0.000 ns)
	'load' operation ('kr') on local variable 'kr' [51]  (0.000 ns)
	'add' operation ('add_ln45', src/conv1.cpp:45) [111]  (0.797 ns)
	'add' operation ('empty_107', src/conv1.cpp:45) [120]  (0.781 ns)
	'select' operation ('select_ln45_4', src/conv1.cpp:45) [136]  (0.384 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr', src/conv1.cpp:45) [138]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_load', src/conv1.cpp:45) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0' [139]  (1.237 ns)

 <State 2>: 2.434ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_load', src/conv1.cpp:45) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0' [75]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv1.cpp:53) [95]  (0.770 ns)
	'mux' operation ('tmp_4', src/conv1.cpp:53) [97]  (0.427 ns)

 <State 3>: 1.410ns
The critical path consists of the following:
	'add' operation ('add_ln51', src/conv1.cpp:51) [87]  (0.765 ns)
	'add' operation of DSP[89] ('add_ln53', src/conv1.cpp:53) [89]  (0.645 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation of DSP[89] ('add_ln53', src/conv1.cpp:53) [89]  (0.645 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_4', src/conv1.cpp:53) [91]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_8', src/conv1.cpp:53) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [98]  (1.237 ns)

 <State 5>: 8.778ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_8', src/conv1.cpp:53) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [98]  (1.237 ns)
	'mux' operation ('tmp_5', src/conv1.cpp:53) [102]  (0.525 ns)
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul', src/conv1.cpp:53) [103]  (6.306 ns)

 <State 6>: 8.778ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_16', src/conv1.cpp:53) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [162]  (1.237 ns)
	'mux' operation ('tmp_5_mid1', src/conv1.cpp:53) [166]  (0.525 ns)
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul_mid1', src/conv1.cpp:53) [167]  (6.306 ns)

 <State 7>: 8.778ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_24', src/conv1.cpp:53) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [185]  (1.237 ns)
	'mux' operation ('tmp_9', src/conv1.cpp:53) [189]  (0.525 ns)
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul_1', src/conv1.cpp:53) [190]  (6.306 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_mid1', src/conv1.cpp:53) [167]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:53) [190]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:53) [104]  (6.437 ns)

 <State 11>: 12.874ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:53) [104]  (6.437 ns)
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add_mid1', src/conv1.cpp:53) [168]  (5.560 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_mid1', src/conv1.cpp:53) [168]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_mid1', src/conv1.cpp:53) [168]  (6.437 ns)

 <State 14>: 13.323ns
The critical path consists of the following:
	'fadd' operation ('add_mid1', src/conv1.cpp:53) [168]  (6.437 ns)
	'select' operation ('select_ln45_5', src/conv1.cpp:45) [169]  (0.449 ns)
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add52_1', src/conv1.cpp:53) [191]  (5.560 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1', src/conv1.cpp:53) [191]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1', src/conv1.cpp:53) [191]  (6.437 ns)

 <State 17>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add52_1', src/conv1.cpp:53) [191]  (6.437 ns)
	'store' operation ('store_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' [196]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
