Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jan 12 12:56:36 2024
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: WE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.949ns  (logic 5.303ns (40.952%)  route 7.646ns (59.048%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=4, routed)           3.668     5.131    RE_IBUF
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.118     5.249 r  outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.978     9.227    outp_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.722    12.949 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.949    outp[0]
    U5                                                                r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.563ns  (logic 5.116ns (40.723%)  route 7.447ns (59.277%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=4, routed)           3.672     5.135    RE_IBUF
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.259 r  outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.775     9.034    outp_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.563 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.563    outp[2]
    W6                                                                r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.386ns  (logic 5.294ns (42.740%)  route 7.092ns (57.260%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=4, routed)           3.672     5.135    RE_IBUF
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.119     5.254 r  outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.420     8.674    outp_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.712    12.386 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.386    outp[3]
    U3                                                                r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.281ns  (logic 5.090ns (41.446%)  route 7.191ns (58.554%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=4, routed)           3.668     5.131    RE_IBUF
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.255 r  outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.523     8.778    outp_OBUF[1]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.281 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.281    outp[1]
    U2                                                                r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 1.457ns (36.785%)  route 2.504ns (63.215%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           2.504     3.961    inp_IBUF[1]
    SLICE_X32Y106        LDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.860ns  (logic 1.450ns (37.567%)  route 2.410ns (62.433%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           2.410     3.860    inp_IBUF[3]
    SLICE_X32Y106        LDCE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.363ns  (logic 1.448ns (61.304%)  route 0.914ns (38.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           0.914     2.363    inp_IBUF[0]
    SLICE_X65Y84         LDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 1.456ns (61.804%)  route 0.900ns (38.196%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           0.900     2.355    inp_IBUF[2]
    SLICE_X65Y84         LDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.217ns (38.415%)  route 0.347ns (61.585%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           0.347     0.564    inp_IBUF[0]
    SLICE_X65Y84         LDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.224ns (38.882%)  route 0.352ns (61.118%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           0.352     0.575    inp_IBUF[2]
    SLICE_X65Y84         LDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.270ns  (logic 0.218ns (17.180%)  route 1.052ns (82.820%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           1.052     1.270    inp_IBUF[3]
    SLICE_X32Y106        LDCE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.305ns  (logic 0.225ns (17.245%)  route 1.080ns (82.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           1.080     1.305    inp_IBUF[1]
    SLICE_X32Y106        LDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.905ns  (logic 1.433ns (49.331%)  route 1.472ns (50.669%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         LDCE                         0.000     0.000 r  state_reg[2]/G
    SLICE_X65Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_reg[2]/Q
                         net (fo=1, routed)           0.219     0.377    state[2]
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.422 r  outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.253     1.675    outp_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.905 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.905    outp[2]
    W6                                                                r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.483ns (49.597%)  route 1.507ns (50.403%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         LDCE                         0.000     0.000 r  state_reg[0]/G
    SLICE_X65Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_reg[0]/Q
                         net (fo=1, routed)           0.156     0.314    state[0]
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.042     0.356 r  outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.351     1.707    outp_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.283     2.990 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.990    outp[0]
    U5                                                                r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.484ns  (logic 1.407ns (40.381%)  route 2.077ns (59.619%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        LDCE                         0.000     0.000 r  state_reg[1]/G
    SLICE_X32Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_reg[1]/Q
                         net (fo=1, routed)           0.952     1.110    state[1]
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.155 r  outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.126     2.280    outp_OBUF[1]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.484 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.484    outp[1]
    U2                                                                r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.551ns  (logic 1.475ns (41.537%)  route 2.076ns (58.463%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        LDCE                         0.000     0.000 r  state_reg[3]/G
    SLICE_X32Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_reg[3]/Q
                         net (fo=1, routed)           0.957     1.115    state[3]
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.160 r  outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.119     2.279    outp_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.272     3.551 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.551    outp[3]
    U3                                                                r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------





