{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572471786575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572471786591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:43:06 2019 " "Processing started: Wed Oct 30 14:43:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572471786591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471786591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Z80_FPGA -c Z80_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471786591 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Clock2.qip " "Tcl Script File Clock2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Clock2.qip " "set_global_assignment -name QIP_FILE Clock2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471787482 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1572471787482 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM_16K.qip " "Tcl Script File ROM_16K.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM_16K.qip " "set_global_assignment -name QIP_FILE ROM_16K.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471787482 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1572471787482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572471790076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572471790076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471815812 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471815812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471815812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ram/internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ram/internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "Components/RAM/InternalRam4K.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/RAM/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471815875 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "Components/RAM/InternalRam4K.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/RAM/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471815875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471815875 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ROMS/Z80/Z80_BASIC_ROM.vhd " "Can't analyze file -- file ROMS/Z80/Z80_BASIC_ROM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572471815891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471815953 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471815953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471815953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "Components/Z80/T80_ALU.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816016 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "Components/Z80/T80_ALU.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "Components/Z80/T80_MCode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816094 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "Components/Z80/T80_MCode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "Components/Z80/T80_Reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816156 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "Components/Z80/T80_Reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "Components/Z80/T80_Pack.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816313 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA " "Found entity 1: Z80_FPGA" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM " "Found entity 1: FPGA_ROM" {  } { { "FPGA_ROM.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgarom_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgarom_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAROM_8K " "Found entity 1: FPGAROM_8K" {  } { { "FPGAROM_8K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGAROM_8K.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816688 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_16bit_master.vhd " "Can't analyze file -- file i2c_16bit_master.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572471816703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_16bit_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_16bit_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_master-logic " "Found design unit 1: spi_16bit_master-logic" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816797 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_master " "Found entity 1: spi_16bit_master" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "sd_controller.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816875 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "sd_controller.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_rom_16k.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_rom_16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM_16K " "Found entity 1: FPGA_ROM_16K" {  } { { "FPGA_ROM_16K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471816969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471816969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga5 -- (input from a port).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga5 -- (input from a port).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA5 -- (Input from a port) " "Found entity 1: Z80_FPGA5 -- (Input from a port)" {  } { { "Z80_FPGA5 -- (Input from a port).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA5 -- (Input from a port).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga6a -- (z80 monitor in ram).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga6a -- (z80 monitor in ram).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA6a -- (Z80 Monitor in RAM) " "Found entity 1: Z80_FPGA6a -- (Z80 Monitor in RAM)" {  } { { "Z80_FPGA6a -- (Z80 Monitor in RAM).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA6a -- (Z80 Monitor in RAM).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga8 -- (added usb port).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga8 -- (added usb port).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA8 -- (Added USB Port) " "Found entity 1: Z80_FPGA8 -- (Added USB Port)" {  } { { "Z80_FPGA8 -- (Added USB Port).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA8 -- (Added USB Port).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga9 -- (add high-low rom, led bar).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga9 -- (add high-low rom, led bar).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar) " "Found entity 1: Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar)" {  } { { "Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga12 -- (add printer, bell, speed switch).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga12 -- (add printer, bell, speed switch).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA12 -- (Add printer, bell, Speed switch) " "Found entity 1: Z80_FPGA12 -- (Add printer, bell, Speed switch)" {  } { { "Z80_FPGA12 -- (Add printer, bell, Speed switch).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA12 -- (Add printer, bell, Speed switch).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga14 -- (spi rtc done).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga14 -- (spi rtc done).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA14 -- (SPI RTC Done) " "Found entity 1: Z80_FPGA14 -- (SPI RTC Done)" {  } { { "Z80_FPGA14 -- (SPI RTC Done).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA14 -- (SPI RTC Done).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga15 -- (interrupts done).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga15 -- (interrupts done).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA15 -- (Interrupts Done) " "Found entity 1: Z80_FPGA15 -- (Interrupts Done)" {  } { { "Z80_FPGA15 -- (Interrupts Done).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA15 -- (Interrupts Done).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471817531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471817531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Z80_FPGA " "Elaborating entity \"Z80_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572471819906 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst91 " "Primitive \"VCC\" of instance \"inst91\" not used" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1480 -6008 -5976 1496 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1572471821750 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst98 " "Primitive \"DFF\" of instance \"inst98\" not used" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1536 -5920 -5856 1616 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1572471821750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst115 " "Elaborating entity \"74373\" for hierarchy \"74373:inst115\"" {  } { { "Z80_FPGA.bdf" "inst115" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 64 -5552 -5432 256 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst115 " "Elaborated megafunction instantiation \"74373:inst115\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 64 -5552 -5432 256 "inst115" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcomputer Microcomputer:inst " "Elaborating entity \"Microcomputer\" for hierarchy \"Microcomputer:inst\"" {  } { { "Z80_FPGA.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -488 -6264 -6064 -280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s Microcomputer:inst\|T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\"" {  } { { "microcomputer.vhd" "cpu1" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Microcomputer:inst\|T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\"" {  } { { "Components/Z80/T80s.vhd" "u0" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "Components/Z80/T80.vhd" "mcode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "Components/Z80/T80.vhd" "alu" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "Components/Z80/T80.vhd" "Regs" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst287 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst287\"" {  } { { "Z80_FPGA.bdf" "inst287" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -760 -6400 -6280 -680 "inst287" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst287 " "Elaborated megafunction instantiation \"21mux:inst287\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -760 -6400 -6280 -680 "inst287" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst71 " "Elaborating entity \"74244\" for hierarchy \"74244:inst71\"" {  } { { "Z80_FPGA.bdf" "inst71" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1800 -4448 -4344 1992 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst71 " "Elaborated megafunction instantiation \"74244:inst71\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1800 -4448 -4344 1992 "inst71" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll01_50.v 1 1 " "Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50 " "Found entity 1: PLL01_50" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471822954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471822954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50 PLL01_50:inst4 " "Elaborating entity \"PLL01_50\" for hierarchy \"PLL01_50:inst4\"" {  } { { "Z80_FPGA.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471822969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL01_50:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471823407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL01_50:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471823422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL01_50:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL01_50:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 125 " "Parameter \"clk1_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL01_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL01_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471823422 ""}  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572471823422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll01_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll01_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50_altpll " "Found entity 1: PLL01_50_altpll" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471823750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471823750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50_altpll PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated " "Elaborating entity \"PLL01_50_altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471823813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst217 " "Elaborating entity \"74138\" for hierarchy \"74138:inst217\"" {  } { { "Z80_FPGA.bdf" "inst217" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9336 -6000 -5880 9496 "inst217" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst217 " "Elaborated megafunction instantiation \"74138:inst217\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9336 -6000 -5880 9496 "inst217" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74684 74684:inst176 " "Elaborating entity \"74684\" for hierarchy \"74684:inst176\"" {  } { { "Z80_FPGA.bdf" "inst176" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9304 -6280 -6168 9592 "inst176" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74684:inst176 " "Elaborated megafunction instantiation \"74684:inst176\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9304 -6280 -6168 9592 "inst176" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74165 74165:inst103 " "Elaborating entity \"74165\" for hierarchy \"74165:inst103\"" {  } { { "Z80_FPGA.bdf" "inst103" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6576 -6000 -5880 6800 "inst103" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74165:inst103 " "Elaborated megafunction instantiation \"74165:inst103\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6576 -6000 -5880 6800 "inst103" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst168 " "Elaborating entity \"74157\" for hierarchy \"74157:inst168\"" {  } { { "Z80_FPGA.bdf" "inst168" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 408 -6424 -6304 600 "inst168" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst168 " "Elaborated megafunction instantiation \"74157:inst168\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 408 -6424 -6304 600 "inst168" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 74148:inst375 " "Elaborating entity \"74148\" for hierarchy \"74148:inst375\"" {  } { { "Z80_FPGA.bdf" "inst375" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 17304 -6104 -5984 17480 "inst375" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74148:inst375 " "Elaborated megafunction instantiation \"74148:inst375\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 17304 -6104 -5984 17480 "inst375" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAROM_8K FPGAROM_8K:inst44 " "Elaborating entity \"FPGAROM_8K\" for hierarchy \"FPGAROM_8K:inst44\"" {  } { { "Z80_FPGA.bdf" "inst44" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 5176 -5832 -5616 5304 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471824907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGAROM_8K:inst44\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\"" {  } { { "FPGAROM_8K.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGAROM_8K.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471825313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAROM_8K:inst44\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\"" {  } { { "FPGAROM_8K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGAROM_8K.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471825329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAROM_8K:inst44\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../../Users/John Monahan/Documents/S100/Z80 Programs/SBC-MON2/SBC-MON2_4+4K.HEX " "Parameter \"init_file\" = \"../../../../../Users/John Monahan/Documents/S100/Z80 Programs/SBC-MON2/SBC-MON2_4+4K.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471825329 ""}  } { { "FPGAROM_8K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGAROM_8K.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572471825329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6g1 " "Found entity 1: altsyncram_n6g1" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_n6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471825594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471825594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6g1 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated " "Elaborating entity \"altsyncram_n6g1\" for hierarchy \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471825641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471826063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471826063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst8 " "Elaborating entity \"uart\" for hierarchy \"uart:inst8\"" {  } { { "Z80_FPGA.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 8120 -6024 -5816 8296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471826110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(71) " "Verilog HDL or VHDL warning at uart.v(71): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(62) " "Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(105) " "Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(107) " "Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(110) " "Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(112) " "Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(129) " "Verilog HDL assignment warning at uart.v(129): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(158) " "Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(208) " "Verilog HDL assignment warning at uart.v(208): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(218) " "Verilog HDL assignment warning at uart.v(218): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572471826141 "|Z80_FPGA|uart:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74164 74164:inst37 " "Elaborating entity \"74164\" for hierarchy \"74164:inst37\"" {  } { { "Z80_FPGA.bdf" "inst37" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 8440 -6192 -6072 8616 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471826344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74164:inst37 " "Elaborated megafunction instantiation \"74164:inst37\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 8440 -6192 -6072 8616 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471826376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst260 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst260\"" {  } { { "Z80_FPGA.bdf" "inst260" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12456 -4856 -4720 12536 "inst260" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471826626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst260 " "Elaborated megafunction instantiation \"74373b:inst260\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12456 -4856 -4720 12536 "inst260" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471826657 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga80x40.vhd 2 1 " "Using design file vga80x40.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga80x40-rtl " "Found design unit 1: vga80x40-rtl" {  } { { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471826891 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga80x40 " "Found entity 1: vga80x40" {  } { { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471826891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471826891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga80x40 vga80x40:inst7 " "Elaborating entity \"vga80x40\" for hierarchy \"vga80x40:inst7\"" {  } { { "Z80_FPGA.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11864 -6176 -5952 12072 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471826938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scrx_079 vga80x40.vhd(207) " "Verilog HDL or VHDL warning at vga80x40.vhd(207): object \"scrx_079\" assigned a value but never read" {  } { { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572471827001 "|Z80_FPGA|vga80x40:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "ctrm.vhd 2 1 " "Using design file ctrm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrm-arch " "Found design unit 1: ctrm-arch" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471827188 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrm " "Found entity 1: ctrm" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471827188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471827188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_HCTR " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_HCTR\"" {  } { { "vga80x40.vhd" "\\counters:U_HCTR" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_VCTR " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_VCTR\"" {  } { { "vga80x40.vhd" "\\counters:U_VCTR" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_CHRX " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_CHRX\"" {  } { { "vga80x40.vhd" "\\counters:U_CHRX" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_CHRY " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_CHRY\"" {  } { { "vga80x40.vhd" "\\counters:U_CHRY" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_SCRX " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_SCRX\"" {  } { { "vga80x40.vhd" "\\counters:U_SCRX" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_SCRY " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_SCRY\"" {  } { { "vga80x40.vhd" "\\counters:U_SCRY" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "losr.vhd 2 1 " "Using design file losr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 losr-arch " "Found design unit 1: losr-arch" {  } { { "losr.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471827923 ""} { "Info" "ISGN_ENTITY_NAME" "1 losr " "Found entity 1: losr" {  } { { "losr.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471827923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471827923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "losr vga80x40:inst7\|losr:U_LOSR " "Elaborating entity \"losr\" for hierarchy \"vga80x40:inst7\|losr:U_LOSR\"" {  } { { "vga80x40.vhd" "U_LOSR" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471827970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM FPGA_ROM:inst240 " "Elaborating entity \"FPGA_ROM\" for hierarchy \"FPGA_ROM:inst240\"" {  } { { "Z80_FPGA.bdf" "inst240" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12120 -5056 -4840 12248 "inst240" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471828079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM:inst240\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\"" {  } { { "FPGA_ROM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471828204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM:inst240\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\"" {  } { { "FPGA_ROM.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471828220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM:inst240\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../lat0-12.HEX " "Parameter \"init_file\" = \"../lat0-12.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471828220 ""}  } { { "FPGA_ROM.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572471828220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2a1 " "Found entity 1: altsyncram_b2a1" {  } { { "db/altsyncram_b2a1.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_b2a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471828485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471828485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2a1 FPGA_ROM:inst240\|altsyncram:altsyncram_component\|altsyncram_b2a1:auto_generated " "Elaborating entity \"altsyncram_b2a1\" for hierarchy \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\|altsyncram_b2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471828548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_port_ram.v 1 1 " "Using design file two_port_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Two_Port_RAM " "Found entity 1: Two_Port_RAM" {  } { { "two_port_ram.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471829142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471829142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Port_RAM Two_Port_RAM:inst271 " "Elaborating entity \"Two_Port_RAM\" for hierarchy \"Two_Port_RAM:inst271\"" {  } { { "Z80_FPGA.bdf" "inst271" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11856 -5080 -4824 12056 "inst271" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471829188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Two_Port_RAM:inst271\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\"" {  } { { "two_port_ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471829313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Two_Port_RAM:inst271\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\"" {  } { { "two_port_ram.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471829329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Two_Port_RAM:inst271\|altsyncram:altsyncram_component " "Instantiated megafunction \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../RAM_20H.HEX " "Parameter \"init_file\" = \"../RAM_20H.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471829329 ""}  } { { "two_port_ram.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572471829329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5g2 " "Found entity 1: altsyncram_i5g2" {  } { { "db/altsyncram_i5g2.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_i5g2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471829595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471829595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5g2 Two_Port_RAM:inst271\|altsyncram:altsyncram_component\|altsyncram_i5g2:auto_generated " "Elaborating entity \"altsyncram_i5g2\" for hierarchy \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\|altsyncram_i5g2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471829673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard_to_ascii.vhd 2 1 " "Using design file ps2_keyboard_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471830673 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471830673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471830673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:inst162 " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:inst162\"" {  } { { "Z80_FPGA.bdf" "inst162" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11128 -6280 -6080 11240 "inst162" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471830720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471830923 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471830923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471830923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471830954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471831142 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471831142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471831142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471831189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_master spi_16bit_master:inst347 " "Elaborating entity \"spi_16bit_master\" for hierarchy \"spi_16bit_master:inst347\"" {  } { { "Z80_FPGA.bdf" "inst347" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 15320 -6272 -6008 15528 "inst347" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471831407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter01_32.v 1 1 " "Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter01_32 " "Found entity 1: Counter01_32" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471831673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471831673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter01_32 Counter01_32:inst5 " "Elaborating entity \"Counter01_32\" for hierarchy \"Counter01_32:inst5\"" {  } { { "Z80_FPGA.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -960 -5824 -5680 -896 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471831704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471832126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471832157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471832157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471832157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471832157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471832157 ""}  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572471832157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqh " "Found entity 1: cntr_rqh" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471832423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471832423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqh Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated " "Elaborating entity \"cntr_rqh\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471832517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_master.vhd 2 1 " "Using design file spi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471832907 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471832907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572471832907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst490 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst490\"" {  } { { "Z80_FPGA.bdf" "inst490" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 18144 -6064 -5800 18352 "inst490" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471832970 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "35 " "Ignored 35 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "35 " "Ignored 35 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1572471834720 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1572471834720 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|74 " "Converted tri-state buffer \"74373b:inst280\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|73 " "Converted tri-state buffer \"74373b:inst280\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|72 " "Converted tri-state buffer \"74373b:inst280\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|71 " "Converted tri-state buffer \"74373b:inst280\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|70 " "Converted tri-state buffer \"74373b:inst280\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|69 " "Converted tri-state buffer \"74373b:inst280\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|68 " "Converted tri-state buffer \"74373b:inst280\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|67 " "Converted tri-state buffer \"74373b:inst280\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|70 " "Converted tri-state buffer \"74373b:inst282\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|69 " "Converted tri-state buffer \"74373b:inst282\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|68 " "Converted tri-state buffer \"74373b:inst282\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|67 " "Converted tri-state buffer \"74373b:inst282\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|74 " "Converted tri-state buffer \"74373:inst376\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|73 " "Converted tri-state buffer \"74373:inst376\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|72 " "Converted tri-state buffer \"74373:inst376\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|71 " "Converted tri-state buffer \"74373:inst376\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|70 " "Converted tri-state buffer \"74373:inst376\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|69 " "Converted tri-state buffer \"74373:inst376\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|68 " "Converted tri-state buffer \"74373:inst376\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|67 " "Converted tri-state buffer \"74373:inst376\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|74 " "Converted tri-state buffer \"74373:inst116\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|73 " "Converted tri-state buffer \"74373:inst116\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|72 " "Converted tri-state buffer \"74373:inst116\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|71 " "Converted tri-state buffer \"74373:inst116\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|70 " "Converted tri-state buffer \"74373:inst116\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|69 " "Converted tri-state buffer \"74373:inst116\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|68 " "Converted tri-state buffer \"74373:inst116\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|67 " "Converted tri-state buffer \"74373:inst116\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74244:inst71\|26 " "Converted tri-state buffer \"74244:inst71\|26\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572471834736 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572471834736 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst287\|5~0 " "Found clock multiplexer 21mux:inst287\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572471835923 "|Z80_FPGA|21mux:inst287|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst479\|5~0 " "Found clock multiplexer 21mux:inst479\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572471835923 "|Z80_FPGA|21mux:inst479|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1572471835923 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|31 FPGA_OUT_2mHz_CLOCK " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|31\" to the node \"FPGA_OUT_2mHz_CLOCK\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|36 FPGA_OUT_PHI " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|36\" to the node \"FPGA_OUT_PHI\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|27 FPGA_OUT_MWRT " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|27\" to the node \"FPGA_OUT_MWRT\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|27 inst290 " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|27\" to the node \"inst290\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572471844361 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1572471844361 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|68 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|68\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|69 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|69\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|70 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|70\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|71 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|71\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|72 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|72\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|73 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|73\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|74 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|74\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|73 74373:inst376\|18 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|73\" to the node \"74373:inst376\|18\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|70 inst294 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|70\" to the node \"inst294\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|69 inst264 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|69\" to the node \"inst264\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|68 inst264 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|68\" to the node \"inst264\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst71\|1 inst301 " "Converted the fan-out from the tri-state buffer \"74244:inst71\|1\" to the node \"inst301\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst71\|11 inst43 " "Converted the fan-out from the tri-state buffer \"74244:inst71\|11\" to the node \"inst43\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|67 FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"74373:inst115\|67\" to the node \"FPGAROM_8K:inst44\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844361 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572471844361 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[3\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\] " "Converted the fan-out from the tri-state buffer \"inst133\[3\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[0\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\] " "Converted the fan-out from the tri-state buffer \"inst133\[0\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[1\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\] " "Converted the fan-out from the tri-state buffer \"inst133\[1\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[6\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\] " "Converted the fan-out from the tri-state buffer \"inst133\[6\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[2\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\] " "Converted the fan-out from the tri-state buffer \"inst133\[2\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[4\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\] " "Converted the fan-out from the tri-state buffer \"inst133\[4\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[5\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\] " "Converted the fan-out from the tri-state buffer \"inst133\[5\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[7\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\] " "Converted the fan-out from the tri-state buffer \"inst133\[7\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572471844377 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572471844377 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|12 74373:inst116\|12 " "Duplicate LATCH primitive \"74373b:inst282\|12\" merged with LATCH primitive \"74373:inst116\|12\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|13 74373:inst116\|13 " "Duplicate LATCH primitive \"74373b:inst282\|13\" merged with LATCH primitive \"74373:inst116\|13\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|15 74373:inst116\|15 " "Duplicate LATCH primitive \"74373b:inst282\|15\" merged with LATCH primitive \"74373:inst116\|15\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|14 74373:inst116\|14 " "Duplicate LATCH primitive \"74373b:inst282\|14\" merged with LATCH primitive \"74373:inst116\|14\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|13 74373:inst115\|13 " "Duplicate LATCH primitive \"74373b:inst280\|13\" merged with LATCH primitive \"74373:inst115\|13\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|14 74373:inst115\|14 " "Duplicate LATCH primitive \"74373b:inst280\|14\" merged with LATCH primitive \"74373:inst115\|14\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|15 74373:inst115\|15 " "Duplicate LATCH primitive \"74373b:inst280\|15\" merged with LATCH primitive \"74373:inst115\|15\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|16 74373:inst115\|16 " "Duplicate LATCH primitive \"74373b:inst280\|16\" merged with LATCH primitive \"74373:inst115\|16\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|17 74373:inst115\|17 " "Duplicate LATCH primitive \"74373b:inst280\|17\" merged with LATCH primitive \"74373:inst115\|17\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|18 74373:inst115\|18 " "Duplicate LATCH primitive \"74373b:inst280\|18\" merged with LATCH primitive \"74373:inst115\|18\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|19 74373:inst115\|19 " "Duplicate LATCH primitive \"74373b:inst280\|19\" merged with LATCH primitive \"74373:inst115\|19\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|12 74373:inst115\|12 " "Duplicate LATCH primitive \"74373b:inst280\|12\" merged with LATCH primitive \"74373:inst115\|12\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|15 74373b:inst261\|15 " "Duplicate LATCH primitive \"74373b:inst331\|15\" merged with LATCH primitive \"74373b:inst261\|15\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|12 74373b:inst261\|12 " "Duplicate LATCH primitive \"74373b:inst331\|12\" merged with LATCH primitive \"74373b:inst261\|12\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|13 74373b:inst261\|13 " "Duplicate LATCH primitive \"74373b:inst331\|13\" merged with LATCH primitive \"74373b:inst261\|13\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|14 74373b:inst261\|14 " "Duplicate LATCH primitive \"74373b:inst331\|14\" merged with LATCH primitive \"74373b:inst261\|14\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|16 74373b:inst261\|16 " "Duplicate LATCH primitive \"74373b:inst331\|16\" merged with LATCH primitive \"74373b:inst261\|16\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|17 74373b:inst261\|17 " "Duplicate LATCH primitive \"74373b:inst331\|17\" merged with LATCH primitive \"74373b:inst261\|17\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572471844377 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1572471844377 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 90 -1 0 } } { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 87 -1 0 } } { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 89 -1 0 } } { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 60 -1 0 } } { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 61 -1 0 } } { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 48 -1 0 } } { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 68 -1 0 } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1920 -6264 -6200 2000 "inst95" "" } } } } { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 88 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 96 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 100 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 963 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 347 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 68 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 48 -1 0 } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6136 -5936 -5872 6216 "inst124" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572471844408 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572471844408 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst143 inst143~_emulated inst143~1 " "Register \"inst143\" is converted into an equivalent circuit using register \"inst143~_emulated\" and latch \"inst143~1\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 14176 -5320 -5256 14256 "inst143" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572471844408 "|Z80_FPGA|inst143"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1572471844408 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUT_RAM_CS- GND " "Pin \"FPGA_OUT_RAM_CS-\" is stuck at GND" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6032 -5040 -4864 6048 "FPGA_OUT_RAM_CS-" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572471855737 "|Z80_FPGA|FPGA_OUT_RAM_CS-"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUT_RAM_A17 GND " "Pin \"FPGA_OUT_RAM_A17\" is stuck at GND" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6088 -5040 -4864 6104 "FPGA_OUT_RAM_A17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572471855737 "|Z80_FPGA|FPGA_OUT_RAM_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUT_RAM_A18 GND " "Pin \"FPGA_OUT_RAM_A18\" is stuck at GND" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6152 -5032 -4856 6168 "FPGA_OUT_RAM_A18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572471855737 "|Z80_FPGA|FPGA_OUT_RAM_A18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572471855737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572471856159 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[5\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[5\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[6\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[6\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[9\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[9\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[9\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[9\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[8\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[8\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[4\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[4\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572471856581 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1572471856581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572471871395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572471874629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471874629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4223 " "Implemented 4223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572471875832 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572471875832 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1572471875832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4043 " "Implemented 4043 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572471875832 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572471875832 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1572471875832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572471875832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572471875973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:44:35 2019 " "Processing ended: Wed Oct 30 14:44:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572471875973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572471875973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572471875973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471875973 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Clock2.qip " "Tcl Script File Clock2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Clock2.qip " "set_global_assignment -name QIP_FILE Clock2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471879598 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1572471879598 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM_16K.qip " "Tcl Script File ROM_16K.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM_16K.qip " "set_global_assignment -name QIP_FILE ROM_16K.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471879598 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1572471879598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572471879864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572471879864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:44:37 2019 " "Processing started: Wed Oct 30 14:44:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572471879864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572471879864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Z80_FPGA -c Z80_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572471879864 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572471882723 ""}
{ "Info" "0" "" "Project  = Z80_FPGA" {  } {  } 0 0 "Project  = Z80_FPGA" 0 0 "Fitter" 0 0 1572471882723 ""}
{ "Info" "0" "" "Revision = Z80_FPGA" {  } {  } 0 0 "Revision = Z80_FPGA" 0 0 "Fitter" 0 0 1572471882723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572471883223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572471883223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Z80_FPGA EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Z80_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572471883286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572471883395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572471883395 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572471883598 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] 1 125 0 0 " "Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572471883598 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572471883598 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572471883598 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572471883598 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572471883927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572471883989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572471885567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572471885567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572471885567 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572471885567 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572471885599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572471885599 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572471885599 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572471885599 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572471885599 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572471885614 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572471885724 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 155 " "No exact pin location assignment(s) for 1 pins of 155 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572471886458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572471888114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572471888114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572471888114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572471888146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572471888193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572471888208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572471888224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -936 -6464 -6288 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcomputer:inst\|cpuClock  " "Automatically promoted node Microcomputer:inst\|cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|MREQ_n " "Destination node Microcomputer:inst\|T80s:cpu1\|MREQ_n" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|IORQ_n " "Destination node Microcomputer:inst\|T80s:cpu1\|IORQ_n" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|WR_n " "Destination node Microcomputer:inst\|T80s:cpu1\|WR_n" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|RFSH_n " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|RFSH_n" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|M1_n " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|M1_n" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "Automatically promoted node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita4 " "Destination node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita4" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf" 51 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf" 191 17 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst479\|5  " "Automatically promoted node 21mux:inst479\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_OUT_SPARE1~output " "Destination node FPGA_OUT_SPARE1~output" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 17840 -6104 -5909 17856 "FPGA_OUT_SPARE1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst287\|5  " "Automatically promoted node 21mux:inst287\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst95 " "Destination node inst95" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1920 -6264 -6200 2000 "inst95" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst92 " "Destination node inst92" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1824 -6584 -6520 1904 "inst92" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Destination node inst13" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1824 -5536 -5472 1872 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_OUT_PHI~output " "Destination node FPGA_OUT_PHI~output" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1912 -4240 -4064 1928 "FPGA_OUT_PHI" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_OUT_CPU_CLK~output " "Destination node FPGA_OUT_CPU_CLK~output" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -728 -5888 -5712 -712 "FPGA_OUT_CPU_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74244:inst71\|1~1  " "Automatically promoted node 74244:inst71\|1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst77 " "Destination node inst77" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12576 -4984 -4920 12624 "inst77" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst232 " "Destination node inst232" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 13000 -4936 -4872 13048 "inst232" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst142 " "Destination node inst142" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12784 -4968 -4904 12832 "inst142" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst163~1 " "Destination node inst163~1" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 2960 -6704 -6640 3104 "inst163" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst418~2 " "Destination node inst418~2" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 16824 -3144 -3080 16872 "inst418" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst414~1 " "Destination node inst414~1" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 15904 -3072 -3008 15952 "inst414" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst256~30 " "Destination node inst256~30" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9368 -3592 -3528 9416 "inst256" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst359~40 " "Destination node inst359~40" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 13976 -5208 -5144 14024 "inst359" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst205 " "Destination node inst205" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 7984 -4272 -4208 8032 "inst205" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst473~0 " "Destination node inst473~0" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 18632 -3936 -3872 18680 "inst473" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572471888755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572471888755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572471888755 ""}  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572471888755 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572471889990 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572471890005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572471890005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572471890005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572471890021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572471890036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572471890036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572471890036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572471890536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572471890552 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572471890552 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572471890615 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572471890615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572471890615 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 17 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 25 1 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 26 1 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 19 6 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 3 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 23 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572471890615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572471890615 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572471890615 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 clk\[0\] FPGA_OUT_2mHz_CLOCK~output " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_OUT_2mHz_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1944 -4248 -4072 1960 "FPGA_OUT_2mHz_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1572471890771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572471890911 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572471890943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572471892646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572471894740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572471894834 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572471916019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572471916019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572471917879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 5.7% " "2e+03 ns of routing delay (approximately 5.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1572471927036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572471929427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572471929427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572471960085 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572471960085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:41 " "Fitter routing operations ending: elapsed time is 00:00:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572471960101 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.23 " "Total time spent on timing analysis during the Fitter is 16.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572471960491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572471960538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572471961960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572471961960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572471964007 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572471967304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/output_files/Z80_FPGA.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/output_files/Z80_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572471968554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572471971867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:46:11 2019 " "Processing ended: Wed Oct 30 14:46:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572471971867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572471971867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572471971867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572471971867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572471974570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572471974586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:46:14 2019 " "Processing started: Wed Oct 30 14:46:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572471974586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572471974586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Z80_FPGA -c Z80_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572471974586 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Clock2.qip " "Tcl Script File Clock2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Clock2.qip " "set_global_assignment -name QIP_FILE Clock2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471975352 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1572471975352 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM_16K.qip " "Tcl Script File ROM_16K.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM_16K.qip " "set_global_assignment -name QIP_FILE ROM_16K.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471975352 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1572471975352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572471975992 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572471977024 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572471977087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572471978165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:46:18 2019 " "Processing ended: Wed Oct 30 14:46:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572471978165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572471978165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572471978165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572471978165 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572471978946 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Clock2.qip " "Tcl Script File Clock2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Clock2.qip " "set_global_assignment -name QIP_FILE Clock2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471981212 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1572471981212 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM_16K.qip " "Tcl Script File ROM_16K.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM_16K.qip " "set_global_assignment -name QIP_FILE ROM_16K.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1572471981212 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1572471981212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572471981493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572471981493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:46:19 2019 " "Processing started: Wed Oct 30 14:46:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572471981493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572471981493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Z80_FPGA -c Z80_FPGA " "Command: quartus_sta Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572471981493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1572471982821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572471985587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572471985587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471985681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471985681 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572471986212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572471986447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471986447 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471986478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471986478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB- " "create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET- " "create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ascii_new ps2_keyboard_to_ascii:inst162\|ascii_new " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ascii_new ps2_keyboard_to_ascii:inst162\|ascii_new" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB- " "create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572471986478 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471986478 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572471986525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471986540 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572471986540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572471986587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572471987040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572471987040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.097 " "Worst-case setup slack is -16.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.097           -4110.019 Microcomputer:inst\|cpuClock  " "  -16.097           -4110.019 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.775            -112.925 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.775            -112.925 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.575            -313.034 FPGA_IN_SDSB-  " "   -6.575            -313.034 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.752            -361.822 FPGA_IN_CDSB-  " "   -5.752            -361.822 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.657              -5.781 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.657              -5.781 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.551            -356.853 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -5.551            -356.853 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.004            -173.569 CLK_50  " "   -4.004            -173.569 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.996             -84.329 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.996             -84.329 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851             -75.919 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.851             -75.919 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348             -73.783 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.348             -73.783 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.943              -2.957 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.943              -2.957 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471987056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.005 " "Worst-case hold slack is -3.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005             -44.611 FPGA_IN_SDSB-  " "   -3.005             -44.611 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858             -31.095 FPGA_IN_CDSB-  " "   -1.858             -31.095 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.669 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.333              -0.669 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -2.154 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.191              -2.154 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.144              -0.144 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CLK_50  " "    0.292               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.368               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Microcomputer:inst\|cpuClock  " "    0.452               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.465               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.551               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.726               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471987134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.785 " "Worst-case recovery slack is -7.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.785             -15.570 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -7.785             -15.570 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.946            -394.565 FPGA_IN_SDSB-  " "   -6.946            -394.565 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.052            -378.319 FPGA_IN_CDSB-  " "   -6.052            -378.319 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.487             -10.692 FPGA_IN_BOARD_RESET-  " "   -5.487             -10.692 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.105              -5.105 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -5.105              -5.105 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.306             -19.568 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.306             -19.568 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197            -206.971 Microcomputer:inst\|cpuClock  " "   -3.197            -206.971 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.161             -17.393 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.161             -17.393 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142             -17.394 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.142             -17.394 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079            -139.057 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.079            -139.057 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.056              -7.511 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -3.056              -7.511 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471987165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.878 " "Worst-case removal slack is -1.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.878              -9.353 FPGA_IN_SDSB-  " "   -1.878              -9.353 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562              -1.731 FPGA_IN_CDSB-  " "   -1.562              -1.731 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -1.318 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.659              -1.318 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -1.166 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.583              -1.166 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -3.017 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.272              -3.017 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.593 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.165              -0.593 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.024               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 Microcomputer:inst\|cpuClock  " "    0.773               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    1.044               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436               0.000 FPGA_IN_BOARD_RESET-  " "    1.436               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.551               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    6.551               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471987197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -623.764 FPGA_IN_SDSB-  " "   -3.201            -623.764 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -40.504 FPGA_IN_CDSB-  " "   -3.201             -40.504 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.974 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.974 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -529.372 Microcomputer:inst\|cpuClock  " "   -1.487            -529.372 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.762               0.000 CLK_50  " "    9.762               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.555               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.555               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.669               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.669               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.534               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.534               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.668               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.668               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471987212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471987212 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572471988744 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471988744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572471988790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572471988869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572471991150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471991775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572471991916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572471991916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.113 " "Worst-case setup slack is -15.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.113           -3855.826 Microcomputer:inst\|cpuClock  " "  -15.113           -3855.826 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.056            -100.764 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.056            -100.764 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.309            -300.525 FPGA_IN_SDSB-  " "   -6.309            -300.525 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503            -347.827 FPGA_IN_CDSB-  " "   -5.503            -347.827 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287              -5.315 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.287              -5.315 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.263            -332.396 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -5.263            -332.396 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781            -155.605 CLK_50  " "   -3.781            -155.605 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.455             -64.252 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.455             -64.252 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323             -57.032 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.323             -57.032 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008             -62.051 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.008             -62.051 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747              -2.176 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.747              -2.176 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471991947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471991947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.880 " "Worst-case hold slack is -2.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.880             -41.042 FPGA_IN_SDSB-  " "   -2.880             -41.042 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905             -29.641 FPGA_IN_CDSB-  " "   -1.905             -29.641 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -1.865 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.448              -1.865 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.309 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.269              -0.309 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -1.075 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.179              -1.075 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.205               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 CLK_50  " "    0.261               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.275               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 Microcomputer:inst\|cpuClock  " "    0.400               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.515               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.671               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471992025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.350 " "Worst-case recovery slack is -7.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.350             -14.700 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -7.350             -14.700 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.765            -386.593 FPGA_IN_SDSB-  " "   -6.765            -386.593 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.959            -365.921 FPGA_IN_CDSB-  " "   -5.959            -365.921 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.933              -9.651 FPGA_IN_BOARD_RESET-  " "   -4.933              -9.651 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.686              -4.686 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -4.686              -4.686 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.062            -158.990 Microcomputer:inst\|cpuClock  " "   -3.062            -158.990 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944             -13.418 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.944             -13.418 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814             -15.264 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.814             -15.264 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.813              -9.140 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -2.813              -9.140 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812             -11.438 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.812             -11.438 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.761            -115.941 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.761            -115.941 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471992072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.910 " "Worst-case removal slack is -1.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910              -9.383 FPGA_IN_SDSB-  " "   -1.910              -9.383 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290              -1.391 FPGA_IN_CDSB-  " "   -1.290              -1.391 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -1.504 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.752              -1.504 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682              -1.364 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.682              -1.364 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -2.461 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.233              -2.461 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -1.034 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.233              -1.034 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.108 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.054              -0.108 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 Microcomputer:inst\|cpuClock  " "    0.829               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    0.970               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 FPGA_IN_BOARD_RESET-  " "    1.167               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.868               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    5.868               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471992119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -582.373 FPGA_IN_SDSB-  " "   -3.201            -582.373 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -41.161 FPGA_IN_CDSB-  " "   -3.201             -41.161 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.028 FPGA_IN_BOARD_RESET-  " "   -3.000              -6.028 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -529.372 Microcomputer:inst\|cpuClock  " "   -1.487            -529.372 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.723               0.000 CLK_50  " "    9.723               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.380               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.380               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.480               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.366               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.366               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.480               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.480               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471992150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471992150 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572471994386 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471994386 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572471994448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471994964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572471995026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572471995026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.750 " "Worst-case setup slack is -6.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.750           -1637.201 Microcomputer:inst\|cpuClock  " "   -6.750           -1637.201 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.089             -39.324 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.089             -39.324 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.707            -100.744 FPGA_IN_CDSB-  " "   -2.707            -100.744 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313             -85.340 FPGA_IN_SDSB-  " "   -2.313             -85.340 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229             -81.557 CLK_50  " "   -2.229             -81.557 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050             -59.450 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.050             -59.450 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.033              -2.033 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.033              -2.033 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.988             -55.854 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.988             -55.854 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770            -107.021 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.770            -107.021 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489             -20.325 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.489             -20.325 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -0.600 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.600              -0.600 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471995073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.289 " "Worst-case hold slack is -1.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289             -25.030 FPGA_IN_SDSB-  " "   -1.289             -25.030 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028             -14.065 FPGA_IN_CDSB-  " "   -1.028             -14.065 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -1.446 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.182              -1.446 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.342 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.104              -0.342 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.043               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.092               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 CLK_50  " "    0.119               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.120               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Microcomputer:inst\|cpuClock  " "    0.186               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.215               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.281               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471995167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.468 " "Worst-case recovery slack is -3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.468              -6.936 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.468              -6.936 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018            -150.194 FPGA_IN_CDSB-  " "   -3.018            -150.194 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511            -185.022 FPGA_IN_SDSB-  " "   -2.511            -185.022 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.177             -16.249 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.177             -16.249 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115             -15.319 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.115             -15.319 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964            -153.199 Microcomputer:inst\|cpuClock  " "   -1.964            -153.199 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932              -3.780 FPGA_IN_BOARD_RESET-  " "   -1.932              -3.780 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779              -1.779 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.779              -1.779 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512             -73.714 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.512             -73.714 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937              -3.813 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.937              -3.813 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813              -1.698 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.813              -1.698 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471995229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.878 " "Worst-case removal slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -0.878 FPGA_IN_CDSB-  " "   -0.878              -0.878 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -3.402 FPGA_IN_SDSB-  " "   -0.736              -3.402 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.462 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.231              -0.462 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.386 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.193              -0.386 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.126 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.063              -0.126 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.015               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.125               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 Microcomputer:inst\|cpuClock  " "    0.210               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    0.432               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 FPGA_IN_BOARD_RESET-  " "    0.614               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.932               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    2.932               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471995292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.165 FPGA_IN_SDSB-  " "   -3.000            -256.165 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.898 FPGA_IN_CDSB-  " "   -3.000             -26.898 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.296 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.296 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -356.000 Microcomputer:inst\|cpuClock  " "   -1.000            -356.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -81.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.000             -81.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -2.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.000              -1.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.407               0.000 CLK_50  " "    9.407               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.579               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.579               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.631               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.590               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.590               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.615               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.615               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572471995354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572471995354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572471998417 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572471998417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572471999933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572471999933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572472000636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:46:40 2019 " "Processing ended: Wed Oct 30 14:46:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572472000636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572472000636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572472000636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572472000636 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus Prime Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572472002246 ""}
