# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b02
.inputs reset clock linea
.outputs u
.names $false
.names $true
1
.names $undef
.names stato[2] stato[0] stato[1] $abc$143$auto$simplemap.cc:309:simplemap_bmux$137
100 1
.names stato[1] stato[0] stato[2] linea $abc$143$auto$simplemap.cc:309:simplemap_bmux$125[1]
0100 1
0110 1
0111 1
1000 1
1001 1
.names linea stato[2] stato[0] stato[1] $abc$143$auto$simplemap.cc:309:simplemap_bmux$125[0]
0000 1
0001 1
0100 1
1000 1
1010 1
1100 1
.names stato[2] linea stato[1] stato[0] $abc$143$auto$simplemap.cc:309:simplemap_bmux$125[2]
0011 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
.names reset $abc$362$techmap$techmap287$auto$ff.cc:262:slice$139.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$225_Y
0 1
.subckt dffsre C=clock D=$abc$143$auto$simplemap.cc:309:simplemap_bmux$125[0] E=$true Q=stato[0] R=$abc$362$techmap$techmap287$auto$ff.cc:262:slice$139.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$225_Y S=$true
.subckt dffsre C=clock D=$abc$143$auto$simplemap.cc:309:simplemap_bmux$125[1] E=$true Q=stato[1] R=$abc$362$techmap$techmap287$auto$ff.cc:262:slice$139.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$225_Y S=$true
.subckt dffsre C=clock D=$abc$143$auto$simplemap.cc:309:simplemap_bmux$125[2] E=$true Q=stato[2] R=$abc$362$techmap$techmap287$auto$ff.cc:262:slice$139.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$225_Y S=$true
.subckt dffsre C=clock D=$abc$143$auto$simplemap.cc:309:simplemap_bmux$137 E=$true Q=u R=$abc$362$techmap$techmap287$auto$ff.cc:262:slice$139.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$225_Y S=$true
.end
