
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/SisDig/ALU_4x4_ISE_spartan/pa.fromNetlist.tcl
# create_project -name ALU_4x4_ISE -dir "C:/SisDig/ALU_4x4_ISE_spartan/planAhead_run_4" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/SisDig/ALU_4x4_ISE_spartan} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ALU_4x4.ucf" [current_fileset -constrset]
Adding file 'C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ucf' to fileset 'constrs_1'
# add_files [list {ALU_4x4.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ALU_4x4.ngc ...
WARNING:NetListWriters:298 - No output is written to ALU_4x4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ALU_4x4.edif ...
ngc2edif: Total memory usage is 78040 kilobytes

Parsing EDIF File [./planAhead_run_4/ALU_4x4_ISE.data/cache/ALU_4x4_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/ALU_4x4_ISE.data/cache/ALU_4x4_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M8 [C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ucf:10]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site T9 [C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ucf:12]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'res[1]' at site V16, Illegal to place instance res_1_OBUF on site V16 [C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ucf:16]
Finished Parsing UCF File [C:/SisDig/ALU_4x4_ISE_spartan/ALU_4x4.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: bcc827f5
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 528.367 ; gain = 91.938
startgroup
set_property package_pin N17 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {b[3]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {b[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin K17 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin K18 [get_ports {op[1]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {op[0]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {res[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {res[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {res[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {res[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Oct 07 09:52:09 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
