Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 17 11:28:59 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | design_1_i/SPI_0/U0/pre_clk0                           | ss_IBUF                                               |                1 |              4 |
|  clk_IBUF_BUFG |                                                        | design_1_i/quadratur_decoder_0/U0/debounce_counter_B1 |                3 |              8 |
|  clk_IBUF_BUFG |                                                        | design_1_i/quadratur_decoder_1/U0/debounce_counter_B1 |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/quadratur_decoder_1/U0/position[14]_i_1_n_0 | btnC_IBUF                                             |                3 |             15 |
|  clk_IBUF_BUFG | design_1_i/quadratur_decoder_0/U0/position[14]_i_1_n_0 | btnC_IBUF                                             |                3 |             15 |
|  clk_IBUF_BUFG | ss_IBUF                                                |                                                       |                5 |             17 |
|  clk_IBUF_BUFG |                                                        |                                                       |               27 |             95 |
+----------------+--------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


