{
  "module_name": "rf69_registers.h",
  "hash_id": "40b792d85b07a464f84b8efd528270aad34b7f032db5f6d987215e7a9e9b3ba6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/pi433/rf69_registers.h",
  "human_readable_source": " \n \n\n \n \n \n#define  REG_FIFO\t\t\t0x00\n#define  REG_OPMODE\t\t\t0x01\n#define  REG_DATAMODUL\t\t\t0x02\n#define  REG_BITRATE_MSB\t\t0x03\n#define  REG_BITRATE_LSB\t\t0x04\n#define  REG_FDEV_MSB\t\t\t0x05\n#define  REG_FDEV_LSB\t\t\t0x06\n#define  REG_FRF_MSB\t\t\t0x07\n#define  REG_FRF_MID\t\t\t0x08\n#define  REG_FRF_LSB\t\t\t0x09\n#define  REG_OSC1\t\t\t0x0A\n#define  REG_AFCCTRL\t\t\t0x0B\n#define  REG_LOWBAT\t\t\t0x0C\n#define  REG_LISTEN1\t\t\t0x0D\n#define  REG_LISTEN2\t\t\t0x0E\n#define  REG_LISTEN3\t\t\t0x0F\n#define  REG_VERSION\t\t\t0x10\n#define  REG_PALEVEL\t\t\t0x11\n#define  REG_PARAMP\t\t\t0x12\n#define  REG_OCP\t\t\t0x13\n#define  REG_AGCREF\t\t\t0x14  \n#define  REG_AGCTHRESH1\t\t\t0x15  \n#define  REG_AGCTHRESH2\t\t\t0x16  \n#define  REG_AGCTHRESH3\t\t\t0x17  \n#define  REG_LNA\t\t\t0x18\n#define  REG_RXBW\t\t\t0x19\n#define  REG_AFCBW\t\t\t0x1A\n#define  REG_OOKPEAK\t\t\t0x1B\n#define  REG_OOKAVG\t\t\t0x1C\n#define  REG_OOKFIX\t\t\t0x1D\n#define  REG_AFCFEI\t\t\t0x1E\n#define  REG_AFCMSB\t\t\t0x1F\n#define  REG_AFCLSB\t\t\t0x20\n#define  REG_FEIMSB\t\t\t0x21\n#define  REG_FEILSB\t\t\t0x22\n#define  REG_RSSICONFIG\t\t\t0x23\n#define  REG_RSSIVALUE\t\t\t0x24\n#define  REG_DIOMAPPING1\t\t0x25\n#define  REG_DIOMAPPING2\t\t0x26\n#define  REG_IRQFLAGS1\t\t\t0x27\n#define  REG_IRQFLAGS2\t\t\t0x28\n#define  REG_RSSITHRESH\t\t\t0x29\n#define  REG_RXTIMEOUT1\t\t\t0x2A\n#define  REG_RXTIMEOUT2\t\t\t0x2B\n#define  REG_PREAMBLE_MSB\t\t0x2C\n#define  REG_PREAMBLE_LSB\t\t0x2D\n#define  REG_SYNC_CONFIG\t\t0x2E\n#define  REG_SYNCVALUE1\t\t\t0x2F\n#define  REG_SYNCVALUE2\t\t\t0x30\n#define  REG_SYNCVALUE3\t\t\t0x31\n#define  REG_SYNCVALUE4\t\t\t0x32\n#define  REG_SYNCVALUE5\t\t\t0x33\n#define  REG_SYNCVALUE6\t\t\t0x34\n#define  REG_SYNCVALUE7\t\t\t0x35\n#define  REG_SYNCVALUE8\t\t\t0x36\n#define  REG_PACKETCONFIG1\t\t0x37\n#define  REG_PAYLOAD_LENGTH\t\t0x38\n#define  REG_NODEADRS\t\t\t0x39\n#define  REG_BROADCASTADRS\t\t0x3A\n#define  REG_AUTOMODES\t\t\t0x3B\n#define  REG_FIFO_THRESH\t\t0x3C\n#define  REG_PACKETCONFIG2\t\t0x3D\n#define  REG_AESKEY1\t\t\t0x3E\n#define  REG_AESKEY2\t\t\t0x3F\n#define  REG_AESKEY3\t\t\t0x40\n#define  REG_AESKEY4\t\t\t0x41\n#define  REG_AESKEY5\t\t\t0x42\n#define  REG_AESKEY6\t\t\t0x43\n#define  REG_AESKEY7\t\t\t0x44\n#define  REG_AESKEY8\t\t\t0x45\n#define  REG_AESKEY9\t\t\t0x46\n#define  REG_AESKEY10\t\t\t0x47\n#define  REG_AESKEY11\t\t\t0x48\n#define  REG_AESKEY12\t\t\t0x49\n#define  REG_AESKEY13\t\t\t0x4A\n#define  REG_AESKEY14\t\t\t0x4B\n#define  REG_AESKEY15\t\t\t0x4C\n#define  REG_AESKEY16\t\t\t0x4D\n#define  REG_TEMP1\t\t\t0x4E\n#define  REG_TEMP2\t\t\t0x4F\n#define  REG_TESTLNA\t\t\t0x58\n#define  REG_TESTPA1\t\t\t0x5A  \n#define  REG_TESTPA2\t\t\t0x5C  \n#define  REG_TESTDAGC\t\t\t0x6F\n#define  REG_TESTAFC\t\t\t0x71\n\n \n \n \n \n#define WRITE_BIT\t\t\t\t0x80\n\n \n#define  MASK_OPMODE_SEQUENCER_OFF\t\t0x80\n#define  MASK_OPMODE_LISTEN_ON\t\t\t0x40\n#define  MASK_OPMODE_LISTEN_ABORT\t\t0x20\n#define  MASK_OPMODE_MODE\t\t\t0x1C\n\n#define  OPMODE_MODE_SLEEP\t\t\t0x00\n#define  OPMODE_MODE_STANDBY\t\t\t0x04  \n#define  OPMODE_MODE_SYNTHESIZER\t\t0x08\n#define  OPMODE_MODE_TRANSMIT\t\t\t0x0C\n#define  OPMODE_MODE_RECEIVE\t\t\t0x10\n\n \n#define  MASK_DATAMODUL_MODE\t\t\t0x06\n#define  MASK_DATAMODUL_MODULATION_TYPE\t\t0x18\n#define  MASK_DATAMODUL_MODULATION_SHAPE\t0x03\n\n#define  DATAMODUL_MODE_PACKET\t\t\t0x00  \n#define  DATAMODUL_MODE_CONTINUOUS\t\t0x40\n#define  DATAMODUL_MODE_CONTINUOUS_NOSYNC\t0x60\n\n#define  DATAMODUL_MODULATION_TYPE_FSK\t\t0x00  \n#define  DATAMODUL_MODULATION_TYPE_OOK\t\t0x08\n\n#define  DATAMODUL_MODULATION_SHAPE_NONE\t0x00  \n#define  DATAMODUL_MODULATION_SHAPE_1_0\t\t0x01\n#define  DATAMODUL_MODULATION_SHAPE_0_5\t\t0x02\n#define  DATAMODUL_MODULATION_SHAPE_0_3\t\t0x03\n#define  DATAMODUL_MODULATION_SHAPE_BR\t\t0x01\n#define  DATAMODUL_MODULATION_SHAPE_2BR\t\t0x02\n\n \n#define FDEVMASB_MASK\t\t\t\t0x3f\n\n \n\n\n#define  MASK_PALEVEL_PA0\t\t\t0x80\n#define  MASK_PALEVEL_PA1\t\t\t0x40\n#define  MASK_PALEVEL_PA2\t\t\t0x20\n#define  MASK_PALEVEL_OUTPUT_POWER\t\t0x1F\n\n\n#define  PARAMP_3400\t\t\t\t0x00\n#define  PARAMP_2000\t\t\t\t0x01\n#define  PARAMP_1000\t\t\t\t0x02\n#define  PARAMP_500\t\t\t\t0x03\n#define  PARAMP_250\t\t\t\t0x04\n#define  PARAMP_125\t\t\t\t0x05\n#define  PARAMP_100\t\t\t\t0x06\n#define  PARAMP_62\t\t\t\t0x07\n#define  PARAMP_50\t\t\t\t0x08\n#define  PARAMP_40\t\t\t\t0x09  \n#define  PARAMP_31\t\t\t\t0x0A\n#define  PARAMP_25\t\t\t\t0x0B\n#define  PARAMP_20\t\t\t\t0x0C\n#define  PARAMP_15\t\t\t\t0x0D\n#define  PARAMP_12\t\t\t\t0x0E\n#define  PARAMP_10\t\t\t\t0x0F\n\n#define  MASK_PARAMP\t\t\t\t0x0F\n\n \n\n \n#define  MASK_LNA_ZIN\t\t\t\t0x80\n#define  MASK_LNA_CURRENT_GAIN\t\t\t0x38\n#define  MASK_LNA_GAIN\t\t\t\t0x07\n\n#define  LNA_GAIN_AUTO\t\t\t\t0x00  \n#define  LNA_GAIN_MAX\t\t\t\t0x01\n#define  LNA_GAIN_MAX_MINUS_6\t\t\t0x02\n#define  LNA_GAIN_MAX_MINUS_12\t\t\t0x03\n#define  LNA_GAIN_MAX_MINUS_24\t\t\t0x04\n#define  LNA_GAIN_MAX_MINUS_36\t\t\t0x05\n#define  LNA_GAIN_MAX_MINUS_48\t\t\t0x06\n\n \n#define  MASK_BW_DCC_FREQ\t\t\t0xE0\n#define  MASK_BW_MANTISSE\t\t\t0x18\n#define  MASK_BW_EXPONENT\t\t\t0x07\n\n#define  BW_DCC_16_PERCENT\t\t\t0x00\n#define  BW_DCC_8_PERCENT\t\t\t0x20\n#define  BW_DCC_4_PERCENT\t\t\t0x40  \n#define  BW_DCC_2_PERCENT\t\t\t0x60\n#define  BW_DCC_1_PERCENT\t\t\t0x80\n#define  BW_DCC_0_5_PERCENT\t\t\t0xA0\n#define  BW_DCC_0_25_PERCENT\t\t\t0xC0\n#define  BW_DCC_0_125_PERCENT\t\t\t0xE0\n\n#define  BW_MANT_16\t\t\t\t0x00\n#define  BW_MANT_20\t\t\t\t0x08\n#define  BW_MANT_24\t\t\t\t0x10  \n\n \n#define  MASK_OOKPEAK_THRESTYPE\t\t\t0xc0\n#define  MASK_OOKPEAK_THRESSTEP\t\t\t0x38\n#define  MASK_OOKPEAK_THRESDEC\t\t\t0x07\n\n#define  OOKPEAK_THRESHTYPE_FIXED\t\t0x00\n#define  OOKPEAK_THRESHTYPE_PEAK\t\t0x40  \n#define  OOKPEAK_THRESHTYPE_AVERAGE\t\t0x80\n\n#define  OOKPEAK_THRESHSTEP_0_5_DB\t\t0x00  \n#define  OOKPEAK_THRESHSTEP_1_0_DB\t\t0x08\n#define  OOKPEAK_THRESHSTEP_1_5_DB\t\t0x10\n#define  OOKPEAK_THRESHSTEP_2_0_DB\t\t0x18\n#define  OOKPEAK_THRESHSTEP_3_0_DB\t\t0x20\n#define  OOKPEAK_THRESHSTEP_4_0_DB\t\t0x28\n#define  OOKPEAK_THRESHSTEP_5_0_DB\t\t0x30\n#define  OOKPEAK_THRESHSTEP_6_0_DB\t\t0x38\n\n#define  OOKPEAK_THRESHDEC_ONCE\t\t\t0x00  \n#define  OOKPEAK_THRESHDEC_EVERY_2ND\t\t0x01\n#define  OOKPEAK_THRESHDEC_EVERY_4TH\t\t0x02\n#define  OOKPEAK_THRESHDEC_EVERY_8TH\t\t0x03\n#define  OOKPEAK_THRESHDEC_TWICE\t\t0x04\n#define  OOKPEAK_THRESHDEC_4_TIMES\t\t0x05\n#define  OOKPEAK_THRESHDEC_8_TIMES\t\t0x06\n#define  OOKPEAK_THRESHDEC_16_TIMES\t\t0x07\n\n \n\n \n#define  MASK_DIO0\t\t\t\t0xC0\n#define  MASK_DIO1\t\t\t\t0x30\n#define  MASK_DIO2\t\t\t\t0x0C\n#define  MASK_DIO3\t\t\t\t0x03\n#define  SHIFT_DIO0\t\t\t\t6\n#define  SHIFT_DIO1\t\t\t\t4\n#define  SHIFT_DIO2\t\t\t\t2\n#define  SHIFT_DIO3\t\t\t\t0\n\n \n#define  MASK_DIO4\t\t\t\t0xC0\n#define  MASK_DIO5\t\t\t\t0x30\n#define  SHIFT_DIO4\t\t\t\t6\n#define  SHIFT_DIO5\t\t\t\t4\n\n \n#define  DIO0\t\t\t\t\t0\n#define  DIO1\t\t\t\t\t1\n#define  DIO2\t\t\t\t\t2\n#define  DIO3\t\t\t\t\t3\n#define  DIO4\t\t\t\t\t4\n#define  DIO5\t\t\t\t\t5\n\n \n#define  DIO_MODE_READY_DIO4\t\t\t0x00\n#define  DIO_MODE_READY_DIO5\t\t\t0x03\n#define  DIO_CLK_OUT\t\t\t\t0x00\n#define  DIO_DATA\t\t\t\t0x01\n#define  DIO_TIMEOUT_DIO1\t\t\t0x03\n#define  DIO_TIMEOUT_DIO4\t\t\t0x00\n#define  DIO_RSSI_DIO0\t\t\t\t0x03\n#define  DIO_RSSI_DIO3_4\t\t\t0x01\n#define  DIO_RX_READY\t\t\t\t0x02\n#define  DIO_PLL_LOCK\t\t\t\t0x03\n#define  DIO_TX_READY\t\t\t\t0x01\n#define  DIO_FIFO_FULL_DIO1\t\t\t0x01\n#define  DIO_FIFO_FULL_DIO3\t\t\t0x00\n#define  DIO_SYNC_ADDRESS\t\t\t0x02\n#define  DIO_FIFO_NOT_EMPTY_DIO1\t\t0x02\n#define  DIO_FIFO_NOT_EMPTY_FIO2\t\t0x00\n#define  DIO_AUTOMODE\t\t\t\t0x04\n#define  DIO_FIFO_LEVEL\t\t\t\t0x00\n#define  DIO_CRC_OK\t\t\t\t0x00\n#define  DIO_PAYLOAD_READY\t\t\t0x01\n#define  DIO_PACKET_SENT\t\t\t0x00\n#define  DIO_DCLK\t\t\t\t0x00\n\n \n#define  MASK_DIOMAPPING2_CLK_OUT\t\t0x07\n\n#define  DIOMAPPING2_CLK_OUT_NO_DIV\t\t0x00\n#define  DIOMAPPING2_CLK_OUT_DIV_2\t\t0x01\n#define  DIOMAPPING2_CLK_OUT_DIV_4\t\t0x02\n#define  DIOMAPPING2_CLK_OUT_DIV_8\t\t0x03\n#define  DIOMAPPING2_CLK_OUT_DIV_16\t\t0x04\n#define  DIOMAPPING2_CLK_OUT_DIV_32\t\t0x05\n#define  DIOMAPPING2_CLK_OUT_RC\t\t\t0x06\n#define  DIOMAPPING2_CLK_OUT_OFF\t\t0x07  \n\n \n#define  MASK_IRQFLAGS1_MODE_READY\t\t0x80\n#define  MASK_IRQFLAGS1_RX_READY\t\t0x40\n#define  MASK_IRQFLAGS1_TX_READY\t\t0x20\n#define  MASK_IRQFLAGS1_PLL_LOCK\t\t0x10\n#define  MASK_IRQFLAGS1_RSSI\t\t\t0x08\n#define  MASK_IRQFLAGS1_TIMEOUT\t\t\t0x04\n#define  MASK_IRQFLAGS1_AUTOMODE\t\t0x02\n#define  MASK_IRQFLAGS1_SYNC_ADDRESS_MATCH\t0x01\n\n \n#define  MASK_IRQFLAGS2_FIFO_FULL\t\t0x80\n#define  MASK_IRQFLAGS2_FIFO_NOT_EMPTY\t\t0x40\n#define  MASK_IRQFLAGS2_FIFO_LEVEL\t\t0x20\n#define  MASK_IRQFLAGS2_FIFO_OVERRUN\t\t0x10\n#define  MASK_IRQFLAGS2_PACKET_SENT\t\t0x08\n#define  MASK_IRQFLAGS2_PAYLOAD_READY\t\t0x04\n#define  MASK_IRQFLAGS2_CRC_OK\t\t\t0x02\n#define  MASK_IRQFLAGS2_LOW_BAT\t\t\t0x01\n\n \n#define  MASK_SYNC_CONFIG_SYNC_ON\t\t0x80  \n#define  MASK_SYNC_CONFIG_FIFO_FILL_CONDITION\t0x40\n#define  MASK_SYNC_CONFIG_SYNC_SIZE\t\t0x38\n#define  MASK_SYNC_CONFIG_SYNC_TOLERANCE\t0x07\n\n \n#define  MASK_PACKETCONFIG1_PACKET_FORMAT_VARIABLE\t0x80\n#define  MASK_PACKETCONFIG1_DCFREE\t\t\t0x60\n#define  MASK_PACKETCONFIG1_CRC_ON\t\t\t0x10  \n#define  MASK_PACKETCONFIG1_CRCAUTOCLEAR_OFF\t\t0x08\n#define  MASK_PACKETCONFIG1_ADDRESSFILTERING\t\t0x06\n\n#define  PACKETCONFIG1_DCFREE_OFF\t\t\t0x00  \n#define  PACKETCONFIG1_DCFREE_MANCHESTER\t\t0x20\n#define  PACKETCONFIG1_DCFREE_WHITENING\t\t\t0x40\n#define  PACKETCONFIG1_ADDRESSFILTERING_OFF\t\t0x00  \n#define  PACKETCONFIG1_ADDRESSFILTERING_NODE\t\t0x02\n#define  PACKETCONFIG1_ADDRESSFILTERING_NODEBROADCAST\t0x04\n\n \n \n#define  MASK_FIFO_THRESH_TXSTART\t\t0x80\n#define  MASK_FIFO_THRESH_VALUE\t\t\t0x7F\n\n \n\n\n#define  DAGC_NORMAL\t\t\t\t0x00  \n#define  DAGC_IMPROVED_LOWBETA1\t\t\t0x20\n#define  DAGC_IMPROVED_LOWBETA0\t\t\t0x30  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}