

================================================================
== Vitis HLS Report for 'compute_derivatives'
================================================================
* Date:           Thu Dec 18 23:21:44 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    12290|    12290|  0.123 ms|  0.123 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2  |    12288|    12288|         4|          3|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    494|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|    172|    -|
|Register         |        -|    -|    155|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|    155|    666|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_213_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln13_fu_434_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln28_1_fu_415_p2     |         +|   0|  0|  14|           6|           2|
    |add_ln28_fu_396_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln29_2_fu_307_p2     |         +|   0|  0|  14|           6|           2|
    |add_ln29_3_fu_249_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln29_4_fu_340_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln29_5_fu_351_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln29_fu_243_p2       |         +|   0|  0|  14|           6|           2|
    |add_ln32_fu_325_p2       |         +|   0|  0|  19|          12|          12|
    |sub_ln28_1_fu_477_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln28_2_fu_503_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln28_fu_463_p2       |         -|   0|  0|  24|          17|          17|
    |sub_ln29_1_fu_539_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln29_2_fu_565_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln29_fu_525_p2       |         -|   0|  0|  24|          17|          17|
    |sub_ln32_fu_579_p2       |         -|   0|  0|  23|          16|          16|
    |icmp_ln12_fu_207_p2      |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln13_fu_229_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln19_1_fu_285_p2    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln19_2_fu_366_p2    |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln19_3_fu_372_p2    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln19_fu_279_p2      |      icmp|   0|  0|  14|           7|           1|
    |or_ln19_1_fu_384_p2      |        or|   0|  0|   6|           1|           1|
    |or_ln19_2_fu_390_p2      |        or|   0|  0|   6|           1|           1|
    |or_ln19_fu_378_p2        |        or|   0|  0|   6|           1|           1|
    |select_ln12_1_fu_259_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln12_fu_235_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln28_fu_509_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln29_2_fu_291_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln29_fu_571_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   6|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 494|         198|         249|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |Ix64_d0_local                         |  13|          3|   16|         48|
    |Iy64_d0_local                         |  13|          3|   16|         48|
    |ap_NS_fsm                             |  17|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_181_p4   |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_x_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_y_load               |   9|          2|    7|         14|
    |img1_address0_local                   |  17|          4|   12|         48|
    |img1_address1_local                   |  13|          3|   12|         36|
    |indvar_flatten_fu_76                  |   9|          2|   13|         26|
    |x_fu_68                               |   9|          2|    7|         14|
    |y_fu_72                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 172|         39|  131|        332|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |It64_addr_reg_610            |  12|   0|   12|          0|
    |Ix64_addr_reg_615            |  12|   0|   12|          0|
    |Iy64_addr_reg_620            |  12|   0|   12|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln12_reg_606            |   1|   0|    1|          0|
    |img1_addr_5_reg_625          |  12|   0|   12|          0|
    |img1_addr_6_reg_630          |  12|   0|   12|          0|
    |img1_addr_7_reg_635          |  12|   0|   12|          0|
    |img2_load_reg_664            |  16|   0|   16|          0|
    |indvar_flatten_fu_76         |  13|   0|   13|          0|
    |or_ln19_2_reg_645            |   1|   0|    1|          0|
    |select_ln28_reg_659          |  16|   0|   16|          0|
    |select_ln29_reg_669          |  16|   0|   16|          0|
    |x_fu_68                      |   7|   0|    7|          0|
    |y_fu_72                      |   7|   0|    7|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 155|   0|  155|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute_derivatives|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute_derivatives|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute_derivatives|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute_derivatives|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute_derivatives|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute_derivatives|  return value|
|img1_address0  |  out|   12|   ap_memory|                 img1|         array|
|img1_ce0       |  out|    1|   ap_memory|                 img1|         array|
|img1_q0        |   in|   16|   ap_memory|                 img1|         array|
|img1_address1  |  out|   12|   ap_memory|                 img1|         array|
|img1_ce1       |  out|    1|   ap_memory|                 img1|         array|
|img1_q1        |   in|   16|   ap_memory|                 img1|         array|
|img2_address0  |  out|   12|   ap_memory|                 img2|         array|
|img2_ce0       |  out|    1|   ap_memory|                 img2|         array|
|img2_q0        |   in|   16|   ap_memory|                 img2|         array|
|Ix64_address0  |  out|   12|   ap_memory|                 Ix64|         array|
|Ix64_ce0       |  out|    1|   ap_memory|                 Ix64|         array|
|Ix64_we0       |  out|    1|   ap_memory|                 Ix64|         array|
|Ix64_d0        |  out|   16|   ap_memory|                 Ix64|         array|
|Iy64_address0  |  out|   12|   ap_memory|                 Iy64|         array|
|Iy64_ce0       |  out|    1|   ap_memory|                 Iy64|         array|
|Iy64_we0       |  out|    1|   ap_memory|                 Iy64|         array|
|Iy64_d0        |  out|   16|   ap_memory|                 Iy64|         array|
|It64_address0  |  out|   12|   ap_memory|                 It64|         array|
|It64_ce0       |  out|    1|   ap_memory|                 It64|         array|
|It64_we0       |  out|    1|   ap_memory|                 It64|         array|
|It64_d0        |  out|   16|   ap_memory|                 It64|         array|
+---------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.02ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%store_ln12 = store i7 0, i7 %y" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 13 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%store_ln13 = store i7 0, i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 14 'store' 'store_ln13' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 15 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%icmp_ln12 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 17 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%add_ln12 = add i13 %indvar_flatten_load, i13 1" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 18 'add' 'add_ln12' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc69, void %for.end71" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 20 'load' 'x_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i7 %y_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 22 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.37ns)   --->   "%icmp_ln13 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.66ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i7 0, i7 %x_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 26 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%add_ln29 = add i6 %trunc_ln12, i6 2" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 27 'add' 'add_ln29' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.37ns)   --->   "%add_ln29_3 = add i7 %y_load, i7 1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 28 'add' 'add_ln29_3' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln12_1 = trunc i7 %add_ln29_3" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 29 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.66ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i7 %add_ln29_3, i7 %y_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 30 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln12_1" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 31 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 0" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.37ns)   --->   "%icmp_ln19 = icmp_eq  i7 %select_ln12_1, i7 0" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.37ns)   --->   "%icmp_ln19_1 = icmp_eq  i7 %select_ln12_1, i7 63" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 34 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i6 %add_ln29, i6 %trunc_ln12_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 35 'select' 'select_ln29_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln29_2, i6 0" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%add_ln29_2 = add i6 %trunc_ln32, i6 63" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 37 'add' 'add_ln29_2' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln29_2, i6 0" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 38 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %select_ln12" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 39 'zext' 'zext_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.44ns)   --->   "%add_ln32 = add i12 %tmp, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 40 'add' 'add_ln32' <Predicate = (!icmp_ln12)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i12 %add_ln32" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 41 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%It64_addr = getelementptr i16 %It64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 42 'getelementptr' 'It64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Ix64_addr = getelementptr i16 %Ix64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 43 'getelementptr' 'Ix64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Iy64_addr = getelementptr i16 %Iy64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 44 'getelementptr' 'Iy64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.44ns) (out node of the LUT)   --->   "%add_ln29_4 = add i12 %tmp_s, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 45 'add' 'add_ln29_4' <Predicate = (!icmp_ln12)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %add_ln29_4" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 46 'zext' 'zext_ln29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%img1_addr_5 = getelementptr i16 %img1, i64 0, i64 %zext_ln29" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 47 'getelementptr' 'img1_addr_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.44ns)   --->   "%add_ln29_5 = add i12 %tmp_70, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 48 'add' 'add_ln29_5' <Predicate = (!icmp_ln12)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i12 %add_ln29_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 49 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%img1_addr_6 = getelementptr i16 %img1, i64 0, i64 %zext_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 50 'getelementptr' 'img1_addr_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%img1_addr_7 = getelementptr i16 %img1, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 51 'getelementptr' 'img1_addr_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%img2_addr = getelementptr i16 %img2, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 52 'getelementptr' 'img2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %select_ln12" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 53 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/derivatives_hls.cpp:14]   --->   Operation 54 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.37ns)   --->   "%icmp_ln19_2 = icmp_eq  i7 %select_ln12, i7 0" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 55 'icmp' 'icmp_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.37ns)   --->   "%icmp_ln19_3 = icmp_eq  i7 %select_ln12, i7 63" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 56 'icmp' 'icmp_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19_3" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 57 'or' 'or_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19_1 = or i1 %icmp_ln19, i1 %icmp_ln19_2" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 58 'or' 'or_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %or_ln19_1, i1 %or_ln19" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 59 'or' 'or_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %or_ln19_2, void %if.else, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 60 'br' 'br_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.35ns)   --->   "%add_ln28 = add i6 %trunc_ln13, i6 1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 61 'add' 'add_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 %add_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %tmp_71" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 63 'zext' 'zext_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%img1_addr = getelementptr i16 %img1, i64 0, i64 %zext_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 64 'getelementptr' 'img1_addr' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "%add_ln28_1 = add i6 %trunc_ln13, i6 63" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 65 'add' 'add_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 %add_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 66 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i12 %tmp_72" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 67 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%img1_addr_4 = getelementptr i16 %img1, i64 0, i64 %zext_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 68 'getelementptr' 'img1_addr_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 69 'load' 'img1_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 70 [2/2] (0.00ns)   --->   "%img1_load_4 = load i12 %img1_addr_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 70 'load' 'img1_load_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 71 'load' 'img2_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 72 [1/1] (1.02ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.02>
ST_1 : Operation 73 [1/1] (1.37ns)   --->   "%add_ln13 = add i7 %select_ln12, i7 1" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 73 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.02ns)   --->   "%store_ln12 = store i13 %add_ln12, i13 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 74 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln12 = store i7 %select_ln12_1, i7 %y" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 75 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 76 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 113 [1/1] (1.02ns)   --->   "%ret_ln36 = ret" [../HS_hls/src/derivatives_hls.cpp:36]   --->   Operation 113 'ret' 'ret_ln36' <Predicate = (icmp_ln12)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 77 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 77 'load' 'img1_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %img1_load" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 78 'sext' 'sext_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_4 = load i12 %img1_addr_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 79 'load' 'img1_load_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %img1_load_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 80 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.48ns)   --->   "%sub_ln28 = sub i17 %sext_ln28, i17 %sext_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 81 'sub' 'sub_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln28, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 82 'bitselect' 'tmp_85' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.50ns)   --->   "%sub_ln28_1 = sub i17 0, i17 %sub_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 83 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln28_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 84 'partselect' 'trunc_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln28, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 85 'partselect' 'trunc_ln28_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.48ns)   --->   "%sub_ln28_2 = sub i16 0, i16 %trunc_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 86 'sub' 'sub_ln28_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.54ns)   --->   "%select_ln28 = select i1 %tmp_85, i16 %sub_ln28_2, i16 %trunc_ln28_2" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 87 'select' 'select_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [2/2] (0.00ns)   --->   "%img1_load_5 = load i12 %img1_addr_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 88 'load' 'img1_load_5' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "%img1_load_6 = load i12 %img1_addr_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 89 'load' 'img1_load_6' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 90 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 90 'load' 'img2_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 91 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln20 = store i16 0, i12 %Ix64_addr" [../HS_hls/src/derivatives_hls.cpp:20]   --->   Operation 91 'store' 'store_ln20' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 92 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln21 = store i16 0, i12 %Iy64_addr" [../HS_hls/src/derivatives_hls.cpp:21]   --->   Operation 92 'store' 'store_ln21' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 93 [1/1] (1.02ns)   --->   "%br_ln23 = br void %for.inc" [../HS_hls/src/derivatives_hls.cpp:23]   --->   Operation 93 'br' 'br_ln23' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 5.03>
ST_3 : Operation 94 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln28 = store i16 %select_ln28, i12 %Ix64_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 94 'store' 'store_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 95 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_5 = load i12 %img1_addr_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 95 'load' 'img1_load_5' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i16 %img1_load_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 96 'sext' 'sext_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_6 = load i12 %img1_addr_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 97 'load' 'img1_load_6' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %img1_load_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 98 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.48ns)   --->   "%sub_ln29 = sub i17 %sext_ln29, i17 %sext_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 99 'sub' 'sub_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln29, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 100 'bitselect' 'tmp_86' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.50ns)   --->   "%sub_ln29_1 = sub i17 0, i17 %sub_ln29" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 101 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln29_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 102 'partselect' 'trunc_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln29, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 103 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.48ns)   --->   "%sub_ln29_2 = sub i16 0, i16 %trunc_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 104 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.54ns)   --->   "%select_ln29 = select i1 %tmp_86, i16 %sub_ln29_2, i16 %trunc_ln29_2" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 105 'select' 'select_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [2/2] (0.00ns)   --->   "%img1_load_7 = load i12 %img1_addr_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 106 'load' 'img1_load_7' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 107 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln29 = store i16 %select_ln29, i12 %Iy64_addr" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 107 'store' 'store_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_7 = load i12 %img1_addr_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 108 'load' 'img1_load_7' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (1.48ns)   --->   "%sub_ln32 = sub i16 %img2_load, i16 %img1_load_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 109 'sub' 'sub_ln32' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %sub_ln32, void %if.else, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 110 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln32 = store i16 %storemerge, i12 %It64_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 111 'store' 'store_ln32' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 112 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Ix64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Iy64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ It64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 01000]
y                     (alloca           ) [ 01000]
indvar_flatten        (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln12            (store            ) [ 00000]
store_ln13            (store            ) [ 00000]
br_ln12               (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln12             (icmp             ) [ 01111]
add_ln12              (add              ) [ 00000]
br_ln12               (br               ) [ 00000]
x_load                (load             ) [ 00000]
y_load                (load             ) [ 00000]
trunc_ln12            (trunc            ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
icmp_ln13             (icmp             ) [ 00000]
select_ln12           (select           ) [ 00000]
add_ln29              (add              ) [ 00000]
add_ln29_3            (add              ) [ 00000]
trunc_ln12_1          (trunc            ) [ 00000]
select_ln12_1         (select           ) [ 00000]
trunc_ln32            (trunc            ) [ 00000]
tmp                   (bitconcatenate   ) [ 00000]
icmp_ln19             (icmp             ) [ 00000]
icmp_ln19_1           (icmp             ) [ 00000]
select_ln29_2         (select           ) [ 00000]
tmp_s                 (bitconcatenate   ) [ 00000]
add_ln29_2            (add              ) [ 00000]
tmp_70                (bitconcatenate   ) [ 00000]
zext_ln32             (zext             ) [ 00000]
add_ln32              (add              ) [ 00000]
zext_ln32_3           (zext             ) [ 00000]
It64_addr             (getelementptr    ) [ 01111]
Ix64_addr             (getelementptr    ) [ 00110]
Iy64_addr             (getelementptr    ) [ 01111]
add_ln29_4            (add              ) [ 00000]
zext_ln29             (zext             ) [ 00000]
img1_addr_5           (getelementptr    ) [ 00110]
add_ln29_5            (add              ) [ 00000]
zext_ln29_1           (zext             ) [ 00000]
img1_addr_6           (getelementptr    ) [ 00110]
img1_addr_7           (getelementptr    ) [ 01111]
img2_addr             (getelementptr    ) [ 00100]
trunc_ln13            (trunc            ) [ 00000]
specpipeline_ln14     (specpipeline     ) [ 00000]
icmp_ln19_2           (icmp             ) [ 00000]
icmp_ln19_3           (icmp             ) [ 00000]
or_ln19               (or               ) [ 00000]
or_ln19_1             (or               ) [ 00000]
or_ln19_2             (or               ) [ 01111]
br_ln19               (br               ) [ 00000]
add_ln28              (add              ) [ 00000]
tmp_71                (bitconcatenate   ) [ 00000]
zext_ln28             (zext             ) [ 00000]
img1_addr             (getelementptr    ) [ 00100]
add_ln28_1            (add              ) [ 00000]
tmp_72                (bitconcatenate   ) [ 00000]
zext_ln28_1           (zext             ) [ 00000]
img1_addr_4           (getelementptr    ) [ 00100]
br_ln0                (br               ) [ 01111]
add_ln13              (add              ) [ 00000]
store_ln12            (store            ) [ 00000]
store_ln12            (store            ) [ 00000]
store_ln13            (store            ) [ 00000]
img1_load             (load             ) [ 00000]
sext_ln28             (sext             ) [ 00000]
img1_load_4           (load             ) [ 00000]
sext_ln28_1           (sext             ) [ 00000]
sub_ln28              (sub              ) [ 00000]
tmp_85                (bitselect        ) [ 00000]
sub_ln28_1            (sub              ) [ 00000]
trunc_ln28_1          (partselect       ) [ 00000]
trunc_ln28_2          (partselect       ) [ 00000]
sub_ln28_2            (sub              ) [ 00000]
select_ln28           (select           ) [ 00010]
img2_load             (load             ) [ 01011]
store_ln20            (store            ) [ 00000]
store_ln21            (store            ) [ 00000]
br_ln23               (br               ) [ 01111]
store_ln28            (store            ) [ 00000]
img1_load_5           (load             ) [ 00000]
sext_ln29             (sext             ) [ 00000]
img1_load_6           (load             ) [ 00000]
sext_ln29_1           (sext             ) [ 00000]
sub_ln29              (sub              ) [ 00000]
tmp_86                (bitselect        ) [ 00000]
sub_ln29_1            (sub              ) [ 00000]
trunc_ln29_1          (partselect       ) [ 00000]
trunc_ln29_2          (partselect       ) [ 00000]
sub_ln29_2            (sub              ) [ 00000]
select_ln29           (select           ) [ 01001]
store_ln29            (store            ) [ 00000]
img1_load_7           (load             ) [ 00000]
sub_ln32              (sub              ) [ 00000]
storemerge            (phi              ) [ 01011]
store_ln32            (store            ) [ 00000]
br_ln13               (br               ) [ 00000]
ret_ln36              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ix64">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Iy64">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="It64">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_12_1_VITIS_LOOP_13_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="It64_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="12" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="It64_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="Ix64_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="12" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ix64_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Iy64_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Iy64_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="img1_addr_5_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img1_addr_6_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_6/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="img1_addr_7_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img2_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="img1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img1_addr_4_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
<pin id="151" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img1_load/1 img1_load_4/1 img1_load_5/2 img1_load_6/2 img1_load_7/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img2_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="1"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 store_ln28/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="1"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 store_ln29/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln32_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="3"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="storemerge_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2"/>
<pin id="179" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="storemerge_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="2"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="13" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln12_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln13_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln12_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="13" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln12_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln12_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln12_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln29_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln29_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln12_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln12_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln32_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln19_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln19_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln29_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln29_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_70_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln32_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln32_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln32_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln29_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln29_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln29_5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln29_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln19_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="7" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln19_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln19_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln19_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln19_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln28_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_71_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln28_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln28_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_72_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln28_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln12_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="0"/>
<pin id="442" dir="0" index="1" bw="13" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln12_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln13_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="0" index="1" bw="7" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln28_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln28_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln28_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_85_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="17" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sub_ln28_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="17" slack="0"/>
<pin id="480" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln28_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="17" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln28_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="17" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln28_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_2/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln28_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="0" index="2" bw="16" slack="0"/>
<pin id="513" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln29_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln29_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln29_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_86_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="17" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln29_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="17" slack="0"/>
<pin id="542" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln29_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="17" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln29_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="17" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_2/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln29_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_2/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln29_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="16" slack="0"/>
<pin id="575" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sub_ln32_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="2"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="x_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="592" class="1005" name="y_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="599" class="1005" name="indvar_flatten_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="0"/>
<pin id="601" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln12_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="610" class="1005" name="It64_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="3"/>
<pin id="612" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="It64_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="Ix64_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="1"/>
<pin id="617" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Ix64_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="Iy64_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="1"/>
<pin id="622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Iy64_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="img1_addr_5_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="1"/>
<pin id="627" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_5 "/>
</bind>
</comp>

<comp id="630" class="1005" name="img1_addr_6_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="1"/>
<pin id="632" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_6 "/>
</bind>
</comp>

<comp id="635" class="1005" name="img1_addr_7_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="2"/>
<pin id="637" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img1_addr_7 "/>
</bind>
</comp>

<comp id="640" class="1005" name="img2_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="1"/>
<pin id="642" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img2_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="or_ln19_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln19_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="img1_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="1"/>
<pin id="651" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="img1_addr_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="1"/>
<pin id="656" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_4 "/>
</bind>
</comp>

<comp id="659" class="1005" name="select_ln28_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="664" class="1005" name="img2_load_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="2"/>
<pin id="666" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="img2_load "/>
</bind>
</comp>

<comp id="669" class="1005" name="select_ln29_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="1"/>
<pin id="671" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="129" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="122" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="219" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="219" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="225" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="222" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="229" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="249" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="222" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="259" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="259" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="229" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="243" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="255" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="267" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="235" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="271" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="344"><net_src comp="299" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="321" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="355"><net_src comp="313" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="321" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="365"><net_src comp="235" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="235" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="235" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="285" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="279" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="366" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="378" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="362" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="267" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="419"><net_src comp="362" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="267" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="438"><net_src comp="235" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="213" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="259" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="434" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="143" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="143" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="455" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="463" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="10" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="463" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="10" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="483" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="469" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="493" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="143" pin="7"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="143" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="517" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="525" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="64" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="10" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="561"><net_src comp="64" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="525" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="10" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="60" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="545" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="531" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="555" pin="4"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="143" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="584"><net_src comp="579" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="588"><net_src comp="68" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="595"><net_src comp="72" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="602"><net_src comp="76" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="609"><net_src comp="207" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="80" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="618"><net_src comp="87" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="623"><net_src comp="94" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="628"><net_src comp="101" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="633"><net_src comp="108" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="638"><net_src comp="115" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="643"><net_src comp="122" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="648"><net_src comp="390" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="129" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="657"><net_src comp="136" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="662"><net_src comp="509" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="667"><net_src comp="154" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="672"><net_src comp="571" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img1 | {}
	Port: img2 | {}
	Port: Ix64 | {2 3 }
	Port: Iy64 | {2 4 }
	Port: It64 | {4 }
 - Input state : 
	Port: compute_derivatives : img1 | {1 2 3 4 }
	Port: compute_derivatives : img2 | {1 2 }
	Port: compute_derivatives : Ix64 | {}
	Port: compute_derivatives : Iy64 | {}
	Port: compute_derivatives : It64 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln12 : 1
		store_ln13 : 1
		indvar_flatten_load : 1
		icmp_ln12 : 2
		add_ln12 : 2
		br_ln12 : 3
		x_load : 1
		y_load : 1
		trunc_ln12 : 2
		icmp_ln13 : 2
		select_ln12 : 3
		add_ln29 : 3
		add_ln29_3 : 2
		trunc_ln12_1 : 3
		select_ln12_1 : 3
		trunc_ln32 : 4
		tmp : 5
		icmp_ln19 : 4
		icmp_ln19_1 : 4
		select_ln29_2 : 4
		tmp_s : 5
		add_ln29_2 : 5
		tmp_70 : 6
		zext_ln32 : 4
		add_ln32 : 6
		zext_ln32_3 : 7
		It64_addr : 8
		Ix64_addr : 8
		Iy64_addr : 8
		add_ln29_4 : 6
		zext_ln29 : 7
		img1_addr_5 : 8
		add_ln29_5 : 7
		zext_ln29_1 : 8
		img1_addr_6 : 9
		img1_addr_7 : 8
		img2_addr : 8
		trunc_ln13 : 4
		icmp_ln19_2 : 4
		icmp_ln19_3 : 4
		or_ln19 : 5
		or_ln19_1 : 5
		or_ln19_2 : 5
		br_ln19 : 5
		add_ln28 : 5
		tmp_71 : 6
		zext_ln28 : 7
		img1_addr : 8
		add_ln28_1 : 5
		tmp_72 : 6
		zext_ln28_1 : 7
		img1_addr_4 : 8
		img1_load : 9
		img1_load_4 : 9
		img2_load : 9
		add_ln13 : 4
		store_ln12 : 3
		store_ln12 : 4
		store_ln13 : 5
	State 2
		sext_ln28 : 1
		sext_ln28_1 : 1
		sub_ln28 : 2
		tmp_85 : 3
		sub_ln28_1 : 3
		trunc_ln28_1 : 4
		trunc_ln28_2 : 3
		sub_ln28_2 : 5
		select_ln28 : 6
	State 3
		sext_ln29 : 1
		sext_ln29_1 : 1
		sub_ln29 : 2
		tmp_86 : 3
		sub_ln29_1 : 3
		trunc_ln29_1 : 4
		trunc_ln29_2 : 3
		sub_ln29_2 : 5
		select_ln29 : 6
	State 4
		sub_ln32 : 1
		storemerge : 2
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sub_ln28_fu_463   |    0    |    23   |
|          |   sub_ln28_1_fu_477  |    0    |    24   |
|          |   sub_ln28_2_fu_503  |    0    |    23   |
|    sub   |    sub_ln29_fu_525   |    0    |    23   |
|          |   sub_ln29_1_fu_539  |    0    |    24   |
|          |   sub_ln29_2_fu_565  |    0    |    23   |
|          |    sub_ln32_fu_579   |    0    |    23   |
|----------|----------------------|---------|---------|
|          |    add_ln12_fu_213   |    0    |    20   |
|          |    add_ln29_fu_243   |    0    |    14   |
|          |   add_ln29_3_fu_249  |    0    |    14   |
|          |   add_ln29_2_fu_307  |    0    |    14   |
|    add   |    add_ln32_fu_325   |    0    |    19   |
|          |   add_ln29_4_fu_340  |    0    |    19   |
|          |   add_ln29_5_fu_351  |    0    |    19   |
|          |    add_ln28_fu_396   |    0    |    14   |
|          |   add_ln28_1_fu_415  |    0    |    14   |
|          |    add_ln13_fu_434   |    0    |    14   |
|----------|----------------------|---------|---------|
|          |   icmp_ln12_fu_207   |    0    |    20   |
|          |   icmp_ln13_fu_229   |    0    |    14   |
|   icmp   |   icmp_ln19_fu_279   |    0    |    14   |
|          |  icmp_ln19_1_fu_285  |    0    |    14   |
|          |  icmp_ln19_2_fu_366  |    0    |    14   |
|          |  icmp_ln19_3_fu_372  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |  select_ln12_fu_235  |    0    |    7    |
|          | select_ln12_1_fu_259 |    0    |    7    |
|  select  | select_ln29_2_fu_291 |    0    |    6    |
|          |  select_ln28_fu_509  |    0    |    16   |
|          |  select_ln29_fu_571  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |    or_ln19_fu_378    |    0    |    6    |
|    or    |   or_ln19_1_fu_384   |    0    |    6    |
|          |   or_ln19_2_fu_390   |    0    |    6    |
|----------|----------------------|---------|---------|
|          |   trunc_ln12_fu_225  |    0    |    0    |
|   trunc  |  trunc_ln12_1_fu_255 |    0    |    0    |
|          |   trunc_ln32_fu_267  |    0    |    0    |
|          |   trunc_ln13_fu_362  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_271      |    0    |    0    |
|          |     tmp_s_fu_299     |    0    |    0    |
|bitconcatenate|     tmp_70_fu_313    |    0    |    0    |
|          |     tmp_71_fu_402    |    0    |    0    |
|          |     tmp_72_fu_421    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln32_fu_321   |    0    |    0    |
|          |  zext_ln32_3_fu_331  |    0    |    0    |
|   zext   |   zext_ln29_fu_346   |    0    |    0    |
|          |  zext_ln29_1_fu_357  |    0    |    0    |
|          |   zext_ln28_fu_410   |    0    |    0    |
|          |  zext_ln28_1_fu_429  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln28_fu_455   |    0    |    0    |
|   sext   |  sext_ln28_1_fu_459  |    0    |    0    |
|          |   sext_ln29_fu_517   |    0    |    0    |
|          |  sext_ln29_1_fu_521  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_85_fu_469    |    0    |    0    |
|          |     tmp_86_fu_531    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln28_1_fu_483 |    0    |    0    |
|partselect|  trunc_ln28_2_fu_493 |    0    |    0    |
|          |  trunc_ln29_1_fu_545 |    0    |    0    |
|          |  trunc_ln29_2_fu_555 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   484   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   It64_addr_reg_610  |   12   |
|   Ix64_addr_reg_615  |   12   |
|   Iy64_addr_reg_620  |   12   |
|   icmp_ln12_reg_606  |    1   |
|  img1_addr_4_reg_654 |   12   |
|  img1_addr_5_reg_625 |   12   |
|  img1_addr_6_reg_630 |   12   |
|  img1_addr_7_reg_635 |   12   |
|   img1_addr_reg_649  |   12   |
|   img2_addr_reg_640  |   12   |
|   img2_load_reg_664  |   16   |
|indvar_flatten_reg_599|   13   |
|   or_ln19_2_reg_645  |    1   |
|  select_ln28_reg_659 |   16   |
|  select_ln29_reg_669 |   16   |
|  storemerge_reg_177  |   16   |
|       x_reg_585      |    7   |
|       y_reg_592      |    7   |
+----------------------+--------+
|         Total        |   201  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_143 |  p0  |   4  |  12  |   48   ||    0    ||    17   |
| grp_access_fu_143 |  p2  |   3  |   0  |    0   ||    0    ||    13   |
| grp_access_fu_154 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_160 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_166 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   136  || 5.20007 ||    0    ||    57   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   484  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   57   |
|  Register |    -   |   201  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   201  |   541  |
+-----------+--------+--------+--------+
