EESchema-LIBRARY Version 2.3  Date: 21-02-2013 11:13:20
#encoding utf-8
#
# MCIMX6Y2CVM08AB
#
DEF MCIMX6Y2CVM08AB U 0 10 Y Y 6 L N
F0 "U" 1600 500 60 H V C CNN
F1 "MCIMX6Y2CVM08AB" 1600 400 60 H V C CNN
F2 "LFBGA289_SOT1534-2_NXP" 1600 340 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 LFBGA289_SOT1534-2_NXP
 LFBGA289_SOT1534-2_NXP-M
 LFBGA289_SOT1534-2_NXP-L
$ENDFPLIST
DRAW
X VSS A1 0 -200 300 R 59 59 6 1 W
X SD1_DATA3 A2 0 -2500 300 R 59 59 3 1 B
X NAND_READY_B A3 0 0 300 R 59 59 3 1 B
X NAND_CLE A4 0 -100 300 R 59 59 3 1 B
X NAND_DATA07 A5 0 -200 300 R 59 59 3 1 B
X NAND_DATA06 A6 0 -300 300 R 59 59 3 1 B
X NAND_DATA02 A7 0 -400 300 R 59 59 3 1 B
X LCD_CLK A8 3400 0 300 L 59 59 3 1 B
X LCD_DATA01 A9 3400 -100 300 L 59 59 3 1 B
X SD1_DATA2 B1 0 -2600 300 R 59 59 3 1 B
X SD1_DATA1 B2 0 -2700 300 R 59 59 3 1 B
X SD1_DATA0 B3 0 -2800 300 R 59 59 3 1 B
X NAND_ALE B4 0 -500 300 R 59 59 3 1 B
X NAND_CE1_B B5 0 -600 300 R 59 59 3 1 B
X NAND_DATA05 B6 0 -700 300 R 59 59 3 1 B
X NAND_DATA01 B7 0 -800 300 R 59 59 3 1 B
X LCD_ENABLE B8 3400 -200 300 L 59 59 3 1 B
X LCD_DATA00 B9 3400 -300 300 L 59 59 3 1 B
X SD1_CLK C1 0 -2900 300 R 59 59 3 1 B
X SD1_CMD C2 0 -3000 300 R 59 59 3 1 B
X VSS C3 0 -300 300 R 59 59 6 1 W
X NVCC_SD1 C4 0 -1800 300 R 59 59 3 1 W
X NAND_CE0_B C5 0 -900 300 R 59 59 3 1 B
X NAND_DATA04 C6 0 -1000 300 R 59 59 3 1 B
X VSS C7 0 -400 300 R 59 59 6 1 W
X NAND_WE_B C8 0 -1100 300 R 59 59 3 1 B
X LCD_VSYNC C9 3400 -400 300 L 59 59 3 1 B
X CSI_DATA07 D1 3200 -800 300 L 59 59 1 1 B
X CSI_DATA06 D2 3200 -900 300 L 59 59 1 1 B
X CSI_DATA05 D3 3200 -1000 300 L 59 59 1 1 B
X CSI_DATA04 D4 3200 -1100 300 L 59 59 1 1 B
X NAND_WP_B D5 0 -1200 300 R 59 59 3 1 B
X NAND_DATA03 D6 0 -1300 300 R 59 59 3 1 B
X NAND_DATA00 D7 0 -1400 300 R 59 59 3 1 B
X NAND_RE_B D8 0 -1500 300 R 59 59 3 1 B
X LCD_HSYNC D9 3400 -500 300 L 59 59 3 1 B
X CSI_DATA03 E1 3200 -1200 300 L 59 59 1 1 B
X CSI_DATA02 E2 3200 -1300 300 L 59 59 1 1 B
X CSI_DATA01 E3 3200 -1400 300 L 59 59 1 1 B
X CSI_DATA00 E4 3200 -1500 300 L 59 59 1 1 B
X CSI_PIXCLK E5 3200 -1600 300 L 59 59 1 1 B
X NAND_DQS E6 0 -1600 300 R 59 59 3 1 B
X NVCC_NAND E7 0 -500 300 R 59 59 5 1 W
X VSS E8 0 -500 300 R 59 59 6 1 W
X LCD_RESET E9 3400 -600 300 L 59 59 3 1 B
X DRAM_ODT1 F1 0 0 300 R 59 59 2 1 B
X CSI_VSYNC F2 3200 -1700 300 L 59 59 1 1 B
X CSI_HSYNC F3 3200 -1800 300 L 59 59 1 1 B
X NVCC_CSI F4 0 -600 300 R 59 59 5 1 W
X CSI_MCLK F5 3200 -1900 300 L 59 59 1 1 B
X VSS F6 0 -600 300 R 59 59 6 1 W
X VSS F7 0 -700 300 R 59 59 6 1 W
X VSS F8 0 -800 300 R 59 59 6 1 W
X VSS F9 0 -900 300 R 59 59 6 1 W
X DRAM_ADDR14 G1 0 -100 300 R 59 59 2 1 B
X DRAM_ADDR06 G2 0 -200 300 R 59 59 2 1 B
X VSS G3 0 -1000 300 R 59 59 6 1 W
X DRAM_RESET G4 0 -300 300 R 59 59 2 1 B
X VSS G5 0 -1100 300 R 59 59 6 1 W
X NVCC_DRAM G6 0 -1300 300 R 59 59 5 1 W
X VSS G7 0 -1200 300 R 59 59 6 1 W
X VDD_SOC_CAP G8 0 -2200 300 R 59 59 5 1 W
X VDD_ARM_CAP G9 0 -2300 300 R 59 59 5 1 W
X DRAM_SDBA1 H1 0 -400 300 R 59 59 2 1 B
X DRAM_ADDR01 H2 0 -500 300 R 59 59 2 1 B
X DRAM_ADDR13 H3 0 -600 300 R 59 59 2 1 B
X DRAM_ADDR07 H4 0 -700 300 R 59 59 2 1 B
X DRAM_CS1_B H5 0 -800 300 R 59 59 2 1 B
X NVCC_DRAM H6 0 -1400 300 R 59 59 5 1 W
X VSS H7 0 -1300 300 R 59 59 6 1 W
X VDD_SOC_CAP H8 0 -2400 300 R 59 59 5 1 W
X VDD_SOC_IN H9 0 -2500 300 R 59 59 5 1 W
X DRAM_SDWE_B J1 0 -900 300 R 59 59 2 1 B
X DRAM_CAS_B J2 0 -1000 300 R 59 59 2 1 B
X DRAM_SDCKE1 J3 0 -1100 300 R 59 59 2 1 B
X DRAM_ADDR08 J4 0 -1200 300 R 59 59 2 1 B
X VSS J5 0 -1400 300 R 59 59 6 1 W
X NVCC_DRAM J6 0 -1500 300 R 59 59 5 1 W
X VSS J7 0 -1500 300 R 59 59 6 1 W
X VDD_SOC_CAP J8 0 -2600 300 R 59 59 5 1 W
X VDD_SOC_IN J9 0 -2700 300 R 59 59 5 1 W
X DRAM_ADDR02 K1 0 -1300 300 R 59 59 2 1 B
X DRAM_SDBA2 K2 0 -1400 300 R 59 59 2 1 B
X DRAM_ADDR11 K3 0 -1500 300 R 59 59 2 1 B
X DRAM_ADDR04 K4 0 -1600 300 R 59 59 2 1 B
X NVCC_DRAM K5 0 -1600 300 R 59 59 5 1 W
X K6 K6 3200 -3000 300 L 59 59 2 1 U
X VSS K7 0 -1600 300 R 59 59 6 1 W
X VDD_SOC_CAP K8 0 -2800 300 R 59 59 5 1 W
X VDD_SOC_IN K9 0 -2900 300 R 59 59 5 1 W
X DRAM_ADDR05 L1 0 -1700 300 R 59 59 2 1 B
X DRAM_ADDR09 L2 0 -1800 300 R 59 59 2 1 B
X VSS L3 0 -1700 300 R 59 59 6 1 W
X DRAM_ADDR12 L4 0 -1900 300 R 59 59 2 1 B
X DRAM_ADDR00 L5 0 -2000 300 R 59 59 2 1 B
X NVCC_DRAM L6 0 -1700 300 R 59 59 5 1 W
X VSS L7 0 -1800 300 R 59 59 6 1 W
X VDD_SOC_CAP L8 0 -3000 300 R 59 59 5 1 W
X VDD_SOC_CAP L9 0 -3100 300 R 59 59 5 1 W
X DRAM_SDBA0 M1 0 -2100 300 R 59 59 2 1 B
X DRAM_ADDR03 M2 0 -2200 300 R 59 59 2 1 B
X DRAM_SDCKE0 M3 0 -2300 300 R 59 59 2 1 B
X DRAM_ADDR10 M4 0 -2400 300 R 59 59 2 1 B
X DRAM_RAS_B M5 0 -2500 300 R 59 59 2 1 B
X NVCC_DRAM M6 0 -1800 300 R 59 59 5 1 W
X VSS M7 0 -1900 300 R 59 59 6 1 W
X VSS M8 0 -2000 300 R 59 59 6 1 W
X VSS M9 0 -2100 300 R 59 59 6 1 W
X DRAM_ODT0 N1 0 -2600 300 R 59 59 2 1 B
X DRAM_CS0_B N2 0 -2700 300 R 59 59 2 1 B
X VSS N3 0 -2200 300 R 59 59 6 1 W
X DRAM_ZQPAD N4 0 -2800 300 R 59 59 2 1 B
X VSS N5 0 -2300 300 R 59 59 6 1 W
X NVCC_DRAM_2P5 N6 0 -700 300 R 59 59 5 1 W
X TEST_MODE N7 0 -1000 300 R 59 59 1 1 I
X SNVS_TAMPER5 N8 3400 -3000 300 L 59 59 3 1 B
X SNVS_TAMPER8 N9 3400 -3100 300 L 59 59 3 1 B
X SNVS_TAMPER2 P1 3400 -3200 300 L 59 59 3 1 B
X DRAM_SDCLK0_N P2 0 -2900 300 R 59 59 2 1 B
X DRAM_DATA13 P3 0 -3000 300 R 59 59 2 1 B
X DRAM_VREF P4 0 -100 300 R 59 59 5 1 W
X DRAM_DATA12 P5 0 -3100 300 R 59 59 2 1 B
X DRAM_SDQS0_P P6 0 -3200 300 R 59 59 2 1 B
X DRAM_SDQS0_N P7 0 -3300 300 R 59 59 2 1 B
X POR_B P8 0 -800 300 R 59 59 1 1 I
X SNVS_TAMPER4 P9 3400 -3300 300 L 59 59 3 1 B
X DRAM_DATA15 R1 0 -3400 300 R 59 59 2 1 B
X DRAM_DATA14 R2 0 -3500 300 R 59 59 2 1 B
X VSS R3 0 -2400 300 R 59 59 6 1 W
X DRAM_DATA11 R4 0 -3600 300 R 59 59 2 1 B
X VSS R5 0 -2500 300 R 59 59 6 1 W
X SNVS_TAMPER9 R6 3400 -3400 300 L 59 59 3 1 B
X VSS R7 0 -2600 300 R 59 59 6 1 W
X ONOFF R8 0 -600 300 R 59 59 1 1 I
X SNVS_TAMPER1 R9 3400 -3500 300 L 59 59 3 1 B
X DRAM_SDQS1_P T1 0 -3700 300 R 59 59 2 1 B
X DRAM_SDQS1_N T2 0 -3800 300 R 59 59 2 1 B
X DRAM_DQM1 T3 0 -3900 300 R 59 59 2 1 B
X DRAM_DATA00 T4 0 -4000 300 R 59 59 2 1 B
X DRAM_DATA06 T5 0 -4100 300 R 59 59 2 1 B
X DRAM_DATA02 T6 0 -4200 300 R 59 59 2 1 B
X DRAM_DQM0 T7 0 -4300 300 R 59 59 2 1 B
X DRAM_DATA05 T8 0 -4400 300 R 59 59 2 1 B
X SNVS_PMIC_ON_REQ T9 3400 -3600 300 L 59 59 3 1 B
X VSS U1 0 -2700 300 R 59 59 6 1 W
X DRAM_DATA08 U2 0 -4500 300 R 59 59 2 1 B
X DRAM_DATA09 U3 0 -4600 300 R 59 59 2 1 B
X DRAM_DATA07 U4 0 -4700 300 R 59 59 2 1 B
X DRAM_DATA10 U5 0 -4800 300 R 59 59 2 1 B
X DRAM_DATA01 U6 0 -4900 300 R 59 59 2 1 B
X DRAM_DATA03 U7 3200 0 300 L 59 59 2 1 B
X DRAM_DATA04 U8 3200 -100 300 L 59 59 2 1 B
X CCM_PMIC_STBY_REQ U9 3200 -400 300 L 59 59 1 1 U
X LCD_DATA06 A10 3400 -700 300 L 59 59 3 1 B
X LCD_DATA09 A11 3400 -800 300 L 59 59 3 1 B
X LCD_DATA14 A12 3400 -900 300 L 59 59 3 1 B
X LCD_DATA18 A13 3400 -1000 300 L 59 59 3 1 B
X LCD_DATA22 A14 3400 -1100 300 L 59 59 3 1 B
X ENET2_TX_DATA0 A15 3200 -300 300 L 59 59 2 1 B
X ENET2_TX_DATA1 A16 3200 -400 300 L 59 59 2 1 B
X VSS A17 0 -2800 300 R 59 59 6 1 W
X LCD_DATA05 B10 3400 -1200 300 L 59 59 3 1 B
X LCD_DATA08 B11 3400 -1300 300 L 59 59 3 1 B
X LCD_DATA13 B12 3400 -1400 300 L 59 59 3 1 B
X LCD_DATA17 B13 3400 -1500 300 L 59 59 3 1 B
X LCD_DATA21 B14 3400 -1600 300 L 59 59 3 1 B
X ENET2_TX_EN B15 3200 -500 300 L 59 59 2 1 B
X LCD_DATA23 B16 3400 -1700 300 L 59 59 3 1 B
X ENET2_RX_EN B17 3200 -600 300 L 59 59 2 1 B
X LCD_DATA04 C10 3400 -1800 300 L 59 59 3 1 B
X VSS C11 0 -2900 300 R 59 59 6 1 W
X LCD_DATA12 C12 3400 -1900 300 L 59 59 3 1 B
X LCD_DATA16 C13 3400 -2000 300 L 59 59 3 1 B
X LCD_DATA20 C14 3400 -2100 300 L 59 59 3 1 B
X VSS C15 0 -3000 300 R 59 59 6 1 W
X ENET2_RX_DATA1 C16 3200 -700 300 L 59 59 2 1 B
X ENET2_RX_DATA0 C17 3200 -800 300 L 59 59 2 1 B
X LCD_DATA03 D10 3400 -2200 300 L 59 59 3 1 B
X LCD_DATA07 D11 3400 -2300 300 L 59 59 3 1 B
X LCD_DATA11 D12 3400 -2400 300 L 59 59 3 1 B
X LCD_DATA15 D13 3400 -2500 300 L 59 59 3 1 B
X LCD_DATA19 D14 3400 -2600 300 L 59 59 3 1 B
X ENET1_RX_ER D15 3200 -900 300 L 59 59 2 1 B
X ENET2_RX_ER D16 3200 -1000 300 L 59 59 2 1 B
X ENET2_TX_CLK D17 3200 -1100 300 L 59 59 2 1 B
X LCD_DATA02 E10 3400 -2700 300 L 59 59 3 1 B
X VSS E11 0 -3100 300 R 59 59 6 1 W
X LCD_DATA10 E12 3400 -2800 300 L 59 59 3 1 B
X NVCC_LCD E13 0 -800 300 R 59 59 5 1 W
X ENET1_TX_DATA1 E14 3200 -1200 300 L 59 59 2 1 B
X ENET1_TX_DATA0 E15 3200 -1300 300 L 59 59 2 1 B
X ENET1_RX_EN E16 3200 -1400 300 L 59 59 2 1 B
X ENET1_RX_DATA1 E17 3200 -1500 300 L 59 59 2 1 B
X VSS F10 0 -3200 300 R 59 59 6 1 W
X VSS F11 0 -3300 300 R 59 59 6 1 W
X VSS F12 0 -3400 300 R 59 59 6 1 W
X NVCC_ENET F13 0 -900 300 R 59 59 5 1 W
X ENET1_TX_CLK F14 3200 -1600 300 L 59 59 2 1 B
X ENET1_TX_EN F15 3200 -1700 300 L 59 59 2 1 B
X ENET1_RX_DATA0 F16 3200 -1800 300 L 59 59 2 1 B
X UART5_TX_DATA F17 0 -3200 300 R 59 59 3 1 B
X VDD_ARM_CAP G10 0 -3200 300 R 59 59 5 1 W
X VDD_ARM_CAP G11 0 -3300 300 R 59 59 5 1 W
X VSS G12 0 -3500 300 R 59 59 6 1 W
X UART5_RX_DATA G13 0 -3300 300 R 59 59 3 1 B
X UART3_RTS_B G14 0 -3400 300 R 59 59 3 1 B
X VSS G15 0 -3600 300 R 59 59 6 1 W
X UART4_RX_DATA G16 0 -3500 300 R 59 59 3 1 B
X UART4_TX_DATA G17 0 -3600 300 R 59 59 3 1 B
X VDD_SOC_IN H10 0 -3400 300 R 59 59 5 1 W
X VDD_ARM_CAP H11 0 -3500 300 R 59 59 5 1 W
X VSS H12 0 -3700 300 R 59 59 6 1 W
X NVCC_UART H13 0 -1000 300 R 59 59 5 1 W
X UART2_RTS_B H14 0 -3700 300 R 59 59 3 1 B
X UART3_CTS_B H15 0 -3800 300 R 59 59 3 1 B
X UART3_RX_DATA H16 0 -3900 300 R 59 59 3 1 B
X UART3_TX_DATA H17 0 -4000 300 R 59 59 3 1 B
X VDD_SOC_IN J10 0 -3600 300 R 59 59 5 1 W
X VDD_SOC_CAP J11 0 -3700 300 R 59 59 5 1 W
X VSS J12 0 -3800 300 R 59 59 6 1 W
X NVCC_GPIO J13 0 -1100 300 R 59 59 5 1 W
X UART1_RTS_B J14 0 -4100 300 R 59 59 3 1 B
X UART2_CTS_B J15 0 -4200 300 R 59 59 3 1 B
X UART2_RX_DATA J16 0 -4300 300 R 59 59 3 1 B
X UART2_TX_DATA J17 0 -4400 300 R 59 59 3 1 B
X VDD_SOC_IN K10 0 -3800 300 R 59 59 5 1 W
X VDD_SOC_CAP K11 0 -3900 300 R 59 59 5 1 W
X VSS K12 0 -3900 300 R 59 59 6 1 W
X GPIO1_IO00 K13 3200 -2000 300 L 59 59 2 1 B
X UART1_TX_DATA K14 0 -4500 300 R 59 59 3 1 B
X UART1_CTS_B K15 0 -4600 300 R 59 59 3 1 B
X UART1_RX_DATA K16 0 -4700 300 R 59 59 3 1 B
X GPIO1_IO06 K17 3200 -2100 300 L 59 59 2 1 B
X VDD_SOC_CAP L10 0 -4000 300 R 59 59 5 1 W
X VDD_SOC_CAP L11 0 -4100 300 R 59 59 5 1 W
X VSS L12 0 -4000 300 R 59 59 6 1 W
X VDDA_ADC_3P3 L13 0 -4900 300 R 59 59 5 1 W
X GPIO1_IO02 L14 3200 -2200 300 L 59 59 2 1 B
X GPIO1_IO01 L15 3200 -2300 300 L 59 59 2 1 B
X GPIO1_IO07 L16 3200 -2400 300 L 59 59 2 1 B
X GPIO1_IO03 L17 3200 -2500 300 L 59 59 2 1 B
X VSS M10 0 -4100 300 R 59 59 6 1 W
X VSS M11 0 -4200 300 R 59 59 6 1 W
X NGND_KEL0 M12 0 0 300 R 59 59 6 1 W
X ADC_VREFH M13 0 0 300 R 59 59 5 1 W
X JTAG_TCK M14 0 0 300 R 59 59 1 1 I
X GPIO1_IO09 M15 3200 -2600 300 L 59 59 2 1 B
X GPIO1_IO04 M16 3200 -2700 300 L 59 59 2 1 B
X GPIO1_IO05 M17 3200 -2800 300 L 59 59 2 1 B
X SNVS_TAMPER7 N10 3400 -3700 300 L 59 59 3 1 B
X SNVS_TAMPER6 N11 3400 -3800 300 L 59 59 3 1 B
X VDD_SNVS_CAP N12 0 -4400 300 R 59 59 5 1 W
X VDD_HIGH_IN N13 0 -4500 300 R 59 59 5 1 W
X JTAG_TRST_B N14 0 -100 300 R 59 59 1 1 I
X JTAG_TDO N15 3200 100 300 L 59 59 1 1 O
X JTAG_TDI N16 0 -200 300 R 59 59 1 1 I
X GPIO1_IO08 N17 3200 -2900 300 L 59 59 2 1 B
X SNVS_TAMPER3 P10 3400 -3900 300 L 59 59 3 1 B
X P11 P11 0 -2000 300 R 59 59 3 1 U
X VDD_SNVS_IN P12 0 -4600 300 R 59 59 5 1 W
X NVCC_PLL P13 0 -1200 300 R 59 59 5 1 W
X JTAG_TMS P14 0 -300 300 R 59 59 1 1 I
X JTAG_MOD P15 0 -400 300 R 59 59 1 1 I
X CCM_CLK1_N P16 3200 -500 300 L 59 59 1 1 B
X CCM_CLK1_P P17 3200 -600 300 L 59 59 1 1 B
X SNVS_TAMPER0 R10 3400 -4000 300 L 59 59 3 1 B
X VSS R11 0 -4300 300 R 59 59 6 1 W
X VDD_USB_CAP R12 0 -4700 300 R 59 59 5 1 W
X GPANAIO R13 0 -300 300 R 59 59 5 1 W
X VDD_HIGH_CAP R14 0 -4200 300 R 59 59 5 1 W
X VDD_HIGH_CAP R15 0 -4300 300 R 59 59 5 1 W
X VSS R16 0 -4400 300 R 59 59 6 1 W
X VSS R17 0 -4500 300 R 59 59 6 1 W
X BOOT_MODE0 T10 3200 -100 300 L 59 59 1 1 B
X RTC_XTALI T11 0 -2200 300 R 59 59 3 1 U
X USB_OTG1_VBUS T12 3400 -4200 300 L 59 59 3 1 U
X USB_OTG2_DN T13 3400 -4300 300 L 59 59 3 1 U
X VSS T14 0 -4600 300 R 59 59 6 1 W
X USB_OTG1_DN T15 3400 -4400 300 L 59 59 3 1 U
X XTALI T16 0 0 300 L 59 59 4 1 U
X XTALO T17 0 -100 300 L 59 59 4 1 U
X BOOT_MODE1 U10 3200 -200 300 L 59 59 1 1 B
X RTC_XTALO U11 0 -2300 300 R 59 59 3 1 U
X USB_OTG2_VBUS U12 0 -2000 300 R 59 59 5 1 W
X USB_OTG2_DP U13 3400 -4500 300 L 59 59 3 1 U
X VSS U14 0 -4700 300 R 59 59 6 1 W
X USB_OTG1_DP U15 3400 -4600 300 L 59 59 3 1 U
X USB_OTG1_CHD_B U16 3400 -4700 300 L 59 59 3 1 U
X VSS U17 0 -4800 300 R 59 59 6 1 W
P 2 1 1 5 300 300 300 -2100 N
P 2 1 1 5 300 -2100 2900 -2100 N
P 2 1 1 5 2900 -2100 2900 300 N
P 2 1 1 5 2900 300 300 300 N
P 2 2 1 5 300 200 300 -5100 N
P 2 2 1 5 300 -5100 2900 -5100 N
P 2 2 1 5 2900 -5100 2900 200 N
P 2 2 1 5 2900 200 300 200 N
P 2 3 1 5 300 200 300 -4900 N
P 2 3 1 5 300 -4900 3100 -4900 N
P 2 3 1 5 3100 -4900 3100 200 N
P 2 3 1 5 3100 200 300 200 N
P 2 4 1 5 -1300 200 -1300 -300 N
P 2 4 1 5 -1300 -300 -300 -300 N
P 2 4 1 5 -300 -300 -300 200 N
P 2 4 1 5 -300 200 -1300 200 N
P 2 5 1 5 300 200 300 -5100 N
P 2 5 1 5 300 -5100 1700 -5100 N
P 2 5 1 5 1700 -5100 1700 200 N
P 2 5 1 5 1700 200 300 200 N
P 2 6 1 5 300 200 300 -5000 N
P 2 6 1 5 300 -5000 1300 -5000 N
P 2 6 1 5 1300 -5000 1300 200 N
P 2 6 1 5 1300 200 300 200 N
ENDDRAW
ENDDEF





#
#End Library
