{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 09:23:55 2018 " "Info: Processing started: Sun Dec 09 09:23:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[1\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regn:A_reg\|Q\[8\] SW\[8\] KEY\[1\] 3.634 ns register " "Info: tsu for register \"regn:A_reg\|Q\[8\]\" (data pin = \"SW\[8\]\", clock pin = \"KEY\[1\]\") is 3.634 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.353 ns + Longest pin register " "Info: + Longest pin to register delay is 6.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns SW\[8\] 1 PIN PIN_A17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A17; Fanout = 8; PIN Node = 'SW\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.137 ns) + CELL(0.366 ns) 6.353 ns regn:A_reg\|Q\[8\] 2 REG LCFF_X41_Y35_N1 7 " "Info: 2: + IC(5.137 ns) + CELL(0.366 ns) = 6.353 ns; Loc. = LCFF_X41_Y35_N1; Fanout = 7; REG Node = 'regn:A_reg\|Q\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { SW[8] regn:A_reg|Q[8] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 19.14 % ) " "Info: Total cell delay = 1.216 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.137 ns ( 80.86 % ) " "Info: Total interconnect delay = 5.137 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { SW[8] regn:A_reg|Q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { SW[8] {} SW[8]~combout {} regn:A_reg|Q[8] {} } { 0.000ns 0.000ns 5.137ns } { 0.000ns 0.850ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[1\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[1] KEY[1]~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns regn:A_reg\|Q\[8\] 3 REG LCFF_X41_Y35_N1 7 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X41_Y35_N1; Fanout = 7; REG Node = 'regn:A_reg\|Q\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { KEY[1]~clkctrl regn:A_reg|Q[8] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { KEY[1] KEY[1]~clkctrl regn:A_reg|Q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clkctrl {} regn:A_reg|Q[8] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { SW[8] regn:A_reg|Q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { SW[8] {} SW[8]~combout {} regn:A_reg|Q[8] {} } { 0.000ns 0.000ns 5.137ns } { 0.000ns 0.850ns 0.366ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { KEY[1] KEY[1]~clkctrl regn:A_reg|Q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clkctrl {} regn:A_reg|Q[8] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] HEX7\[4\] regn:A_reg\|Q\[12\] 9.659 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"HEX7\[4\]\" through register \"regn:A_reg\|Q\[12\]\" is 9.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.698 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[1\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[1] KEY[1]~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns regn:A_reg\|Q\[12\] 3 REG LCFF_X28_Y35_N25 7 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 7; REG Node = 'regn:A_reg\|Q\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { KEY[1]~clkctrl regn:A_reg|Q[12] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { KEY[1] KEY[1]~clkctrl regn:A_reg|Q[12] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clkctrl {} regn:A_reg|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.711 ns + Longest register pin " "Info: + Longest register to pin delay is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:A_reg\|Q\[12\] 1 REG LCFF_X28_Y35_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 7; REG Node = 'regn:A_reg\|Q\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:A_reg|Q[12] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.438 ns) 0.796 ns hex7seg:digit_7\|Mux4~0 2 COMB LCCOMB_X28_Y35_N12 1 " "Info: 2: + IC(0.358 ns) + CELL(0.438 ns) = 0.796 ns; Loc. = LCCOMB_X28_Y35_N12; Fanout = 1; COMB Node = 'hex7seg:digit_7\|Mux4~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { regn:A_reg|Q[12] hex7seg:digit_7|Mux4~0 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.127 ns) + CELL(2.788 ns) 6.711 ns HEX7\[4\] 3 PIN PIN_V14 0 " "Info: 3: + IC(3.127 ns) + CELL(2.788 ns) = 6.711 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'HEX7\[4\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { hex7seg:digit_7|Mux4~0 HEX7[4] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 48.07 % ) " "Info: Total cell delay = 3.226 ns ( 48.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.485 ns ( 51.93 % ) " "Info: Total interconnect delay = 3.485 ns ( 51.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { regn:A_reg|Q[12] hex7seg:digit_7|Mux4~0 HEX7[4] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { regn:A_reg|Q[12] {} hex7seg:digit_7|Mux4~0 {} HEX7[4] {} } { 0.000ns 0.358ns 3.127ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { KEY[1] KEY[1]~clkctrl regn:A_reg|Q[12] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clkctrl {} regn:A_reg|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { regn:A_reg|Q[12] hex7seg:digit_7|Mux4~0 HEX7[4] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { regn:A_reg|Q[12] {} hex7seg:digit_7|Mux4~0 {} HEX7[4] {} } { 0.000ns 0.358ns 3.127ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] HEX2\[6\] 12.144 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"HEX2\[6\]\" is 12.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns SW\[8\] 1 PIN PIN_A17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A17; Fanout = 8; PIN Node = 'SW\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.160 ns) + CELL(0.275 ns) 6.285 ns hex7seg:digit_2\|Mux6~0 2 COMB LCCOMB_X41_Y35_N22 1 " "Info: 2: + IC(5.160 ns) + CELL(0.275 ns) = 6.285 ns; Loc. = LCCOMB_X41_Y35_N22; Fanout = 1; COMB Node = 'hex7seg:digit_2\|Mux6~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { SW[8] hex7seg:digit_2|Mux6~0 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.091 ns) + CELL(2.768 ns) 12.144 ns HEX2\[6\] 3 PIN PIN_AC15 0 " "Info: 3: + IC(3.091 ns) + CELL(2.768 ns) = 12.144 ns; Loc. = PIN_AC15; Fanout = 0; PIN Node = 'HEX2\[6\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.859 ns" { hex7seg:digit_2|Mux6~0 HEX2[6] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.893 ns ( 32.06 % ) " "Info: Total cell delay = 3.893 ns ( 32.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.251 ns ( 67.94 % ) " "Info: Total interconnect delay = 8.251 ns ( 67.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.144 ns" { SW[8] hex7seg:digit_2|Mux6~0 HEX2[6] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "12.144 ns" { SW[8] {} SW[8]~combout {} hex7seg:digit_2|Mux6~0 {} HEX2[6] {} } { 0.000ns 0.000ns 5.160ns 3.091ns } { 0.000ns 0.850ns 0.275ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regn:A_reg\|Q\[12\] SW\[12\] KEY\[1\] 0.704 ns register " "Info: th for register \"regn:A_reg\|Q\[12\]\" (data pin = \"SW\[12\]\", clock pin = \"KEY\[1\]\") is 0.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[1\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[1] KEY[1]~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns regn:A_reg\|Q\[12\] 3 REG LCFF_X28_Y35_N25 7 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 7; REG Node = 'regn:A_reg\|Q\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { KEY[1]~clkctrl regn:A_reg|Q[12] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { KEY[1] KEY[1]~clkctrl regn:A_reg|Q[12] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clkctrl {} regn:A_reg|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.260 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[12\] 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'SW\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.366 ns) 2.260 ns regn:A_reg\|Q\[12\] 2 REG LCFF_X28_Y35_N25 7 " "Info: 2: + IC(0.915 ns) + CELL(0.366 ns) = 2.260 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 7; REG Node = 'regn:A_reg\|Q\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { SW[12] regn:A_reg|Q[12] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part5/part5.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 59.51 % ) " "Info: Total cell delay = 1.345 ns ( 59.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 40.49 % ) " "Info: Total interconnect delay = 0.915 ns ( 40.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { SW[12] regn:A_reg|Q[12] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.260 ns" { SW[12] {} SW[12]~combout {} regn:A_reg|Q[12] {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { KEY[1] KEY[1]~clkctrl regn:A_reg|Q[12] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clkctrl {} regn:A_reg|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { SW[12] regn:A_reg|Q[12] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.260 ns" { SW[12] {} SW[12]~combout {} regn:A_reg|Q[12] {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 09:23:56 2018 " "Info: Processing ended: Sun Dec 09 09:23:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
