module PC_tb;

    reg [0:31]extended;
    reg clock,reset,PCSrc;
    reg reset;
    
    wire [0:31]pc_out;
    
    
    PC pc23 ( reset, PCSrc, clock,  extended  , pc_out);

    
    initial begin
    clock = 0;
    reset = 1;
    PCSrc = 0;
    extended = 100;
    
    #50 reset = 0;
    #45 PCSrc = 1;
    #5 PCSrc = 0;
    #45 PCSrc = 1;
    #5 PCSrc = 0;
    
    end
    
    
    always #5 clock = ~clock;

   
endmodule
