D:\LSCC\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\synlog\report\adderlib8bit00B_adderlib8bit0B_premap.xml -merge_inferred_clocks 0  -top_level_module  adderlib8bit00B  -implementation  adderlib8bit0B  -oedif  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\adderlib8bit00B_adderlib8bit0B.edi  -conchk_prepass  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\adderlib8bit00B_adderlib8bit0B_cck.rpt   -freq 100.000   D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\synwork\adderlib8bit00B_adderlib8bit0B_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\synwork\adderlib8bit00B_adderlib8bit0B_prem.srd  -devicelib  D:\LSCC\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  D:\LSCC\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\syntmp\adderlib8bit00B_adderlib8bit0B.plg  -osyn  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\synwork\adderlib8bit00B_adderlib8bit0B_prem.srd  -prjdir  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\  -prjname  proj_1  -log  D:\Clases\Arqui\adderlib8bit00B\adderlib8bit0B\synlog\adderlib8bit00B_adderlib8bit0B_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:..\..\..\..\..\LSCC\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\adderlib8bit0B -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\adderlib8bit00B_adderlib8bit0B_premap.xml -merge_inferred_clocks 0 -top_level_module adderlib8bit00B -implementation adderlib8bit0B -oedif ..\adderlib8bit00B_adderlib8bit0B.edi -conchk_prepass ..\adderlib8bit00B_adderlib8bit0B_cck.rpt -freq 100.000 ..\synwork\adderlib8bit00B_adderlib8bit0B_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\adderlib8bit00B_adderlib8bit0B_prem.srd -devicelib ..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam adderlib8bit00B_adderlib8bit0B.plg -osyn ..\synwork\adderlib8bit00B_adderlib8bit0B_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\adderlib8bit00B_adderlib8bit0B_premap.srr -sn 2020.03 -jobname "premap"
rc:0 success:1 runtime:1
file:..\adderlib8bit00B_adderlib8bit0B.edi|io:o|time:0|size:-1|exec:0|csum:
file:..\adderlib8bit00B_adderlib8bit0B_cck.rpt|io:o|time:1633107087|size:2240|exec:0|csum:
file:..\synwork\adderlib8bit00B_adderlib8bit0B_mult.srs|io:i|time:1633107086|size:1522|exec:0|csum:54FD2AD02D60D92FF62DD39371905AB8
file:..\synwork\adderlib8bit00B_adderlib8bit0B_prem.srd|io:o|time:1633107087|size:2014|exec:0|csum:
file:..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603984854|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603984854|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:adderlib8bit00B_adderlib8bit0B.plg|io:o|time:1633107086|size:0|exec:0|csum:
file:..\synwork\adderlib8bit00B_adderlib8bit0B_prem.srd|io:o|time:1633107087|size:2014|exec:0|csum:
file:..\synlog\adderlib8bit00B_adderlib8bit0B_premap.srr|io:o|time:1633107087|size:4687|exec:0|csum:
file:..\..\..\..\..\LSCC\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604350408|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
