Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 10 16:42:25 2025
| Host         : RaviAcer running 64-bit major release  (build 9200)
| Command      : report_datasheet -name timing_6 -file {E:/0aCrashedHP/0a_ResumePreparation2020/00a2024/pixxel/assignment/vfiles/dsp/reports generated by XilinxVivado/datasheet.txt}
| Design       : top2
| Device       : 7a200t-sbv484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Data Sheet Report

Input Ports Setup/Hold

-----------+-----------------+-----------+-------+---------------+---------+---------------+---------+----------+
Reference  | Input           | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock      | Port            | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
-----------+-----------------+-----------+-------+---------------+---------+---------------+---------+----------+
clk_100mhz | reset_n         | FDCE      | -     |     0.528 (r) | FAST    |     3.381 (r) | SLOW    |          |
clk_100mhz | start           | FDCE      | -     |     1.558 (r) | SLOW    |    -0.187 (r) | SLOW    |          |
clk_200mhz | reset_n         | FDRE      | -     |     0.834 (r) | FAST    |     0.539 (r) | SLOW    |          |
clk_200mhz | serial_ready_in | FDCE (IO) | -     |     1.641 (r) | SLOW    |     0.581 (r) | SLOW    |          |
-----------+-----------------+-----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

-----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+
Reference  | Output       | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock      | Port         | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
-----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+
clk_100mhz | wr_rst_busy  | FDRE      | -     |      8.039 (r) | SLOW    |      3.022 (r) | FAST    |          |
clk_200mhz | rd_rst_busy  | FDRE      | -     |     11.058 (r) | SLOW    |      4.559 (r) | FAST    |          |
clk_200mhz | serial_data  | FDCE (IO) | -     |      6.106 (r) | SLOW    |      2.387 (r) | FAST    |          |
clk_200mhz | serial_valid | FDCE (IO) | -     |      6.100 (r) | SLOW    |      2.382 (r) | FAST    |          |
-----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk_100mhz | clk_100mhz  |         4.668 | SLOW    |               |         |               |         |               |         |
clk_200mhz | clk_100mhz  |         3.807 | SLOW    |               |         |               |         |               |         |
clk_100mhz | clk_200mhz  |         3.667 | SLOW    |               |         |               |         |               |         |
clk_200mhz | clk_200mhz  |         4.836 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


