Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\suix\AsynComms --output-directory=C:\suix\AsynComms\niosmp --report-file=bsf:C:\suix\AsynComms\niosmp\niosmp.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\suix\AsynComms\niosmp.qsys
Progress: Loading AsynComms/niosmp.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_processor [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory
Progress: Adding LEDs [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding data [altera_avalon_pio 14.0]
Progress: Parameterizing module data
Progress: Adding address [altera_avalon_pio 14.0]
Progress: Parameterizing module address
Progress: Adding rnw [altera_avalon_pio 14.0]
Progress: Parameterizing module rnw
Progress: Adding noe [altera_avalon_pio 14.0]
Progress: Parameterizing module noe
Progress: Adding mpdatain [altera_avalon_pio 14.0]
Progress: Parameterizing module mpdatain
Progress: Adding chrec [altera_avalon_pio 14.0]
Progress: Parameterizing module chrec
Progress: Adding mpdataout [altera_avalon_pio 14.0]
Progress: Parameterizing module mpdataout
Progress: Adding asoe [altera_avalon_pio 14.0]
Progress: Parameterizing module asoe
Progress: Adding sent [altera_avalon_pio 14.0]
Progress: Parameterizing module sent
Progress: Adding load [altera_avalon_pio 14.0]
Progress: Parameterizing module load
Progress: Adding testin [altera_avalon_pio 14.0]
Progress: Parameterizing module testin
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosmp.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: niosmp.data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.mpdatain: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.chrec: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.sent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.testin: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\suix\AsynComms --output-directory=C:\suix\AsynComms\niosmp\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\suix\AsynComms\niosmp\niosmp.html --report-file=sopcinfo:C:\suix\AsynComms\niosmp.sopcinfo --report-file=cmp:C:\suix\AsynComms\niosmp\niosmp.cmp --report-file=qip:C:\suix\AsynComms\niosmp\synthesis\niosmp.qip --report-file=svd:C:\suix\AsynComms\niosmp\synthesis\niosmp.svd --report-file=regmap:C:\suix\AsynComms\niosmp\synthesis\niosmp.regmap --report-file=xml:C:\suix\AsynComms\niosmp\niosmp.xml --report-file=debuginfo:C:\suix\AsynComms\niosmp\synthesis\niosmp.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\suix\AsynComms\niosmp.qsys --language=VERILOG
Progress: Loading AsynComms/niosmp.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_processor [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory
Progress: Adding LEDs [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding data [altera_avalon_pio 14.0]
Progress: Parameterizing module data
Progress: Adding address [altera_avalon_pio 14.0]
Progress: Parameterizing module address
Progress: Adding rnw [altera_avalon_pio 14.0]
Progress: Parameterizing module rnw
Progress: Adding noe [altera_avalon_pio 14.0]
Progress: Parameterizing module noe
Progress: Adding mpdatain [altera_avalon_pio 14.0]
Progress: Parameterizing module mpdatain
Progress: Adding chrec [altera_avalon_pio 14.0]
Progress: Parameterizing module chrec
Progress: Adding mpdataout [altera_avalon_pio 14.0]
Progress: Parameterizing module mpdataout
Progress: Adding asoe [altera_avalon_pio 14.0]
Progress: Parameterizing module asoe
Progress: Adding sent [altera_avalon_pio 14.0]
Progress: Parameterizing module sent
Progress: Adding load [altera_avalon_pio 14.0]
Progress: Parameterizing module load
Progress: Adding testin [altera_avalon_pio 14.0]
Progress: Parameterizing module testin
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosmp.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: niosmp.data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.mpdatain: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.chrec: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.sent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp.testin: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosmp: Generating niosmp "niosmp" for QUARTUS_SYNTH
Info: nios2_processor: Starting RTL generation for module 'niosmp_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosmp_nios2_processor --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0001_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0001_nios2_processor_gen//niosmp_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2015.12.06 20:50:12 (*) Starting Nios II generation
Info: nios2_processor: # 2015.12.06 20:50:12 (*)   Checking for plaintext license.
Info: nios2_processor: # 2015.12.06 20:50:13 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_processor: # 2015.12.06 20:50:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2015.12.06 20:50:43 (*)   Plaintext license not found.
Info: nios2_processor: # 2015.12.06 20:50:43 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2015.12.06 20:50:45 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_processor: # 2015.12.06 20:50:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2015.12.06 20:51:15 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_processor: # 2015.12.06 20:51:15 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2015.12.06 20:51:15 (*)   Creating all objects for CPU
Info: nios2_processor: # 2015.12.06 20:51:15 (*)     Testbench
Info: nios2_processor: # 2015.12.06 20:51:15 (*)     Instruction decoding
Info: nios2_processor: # 2015.12.06 20:51:15 (*)       Instruction fields
Info: nios2_processor: # 2015.12.06 20:51:15 (*)       Instruction decodes
Info: nios2_processor: # 2015.12.06 20:51:16 (*)       Signals for RTL simulation waveforms
Info: nios2_processor: # 2015.12.06 20:51:16 (*)       Instruction controls
Info: nios2_processor: # 2015.12.06 20:51:16 (*)     Pipeline frontend
Info: nios2_processor: # 2015.12.06 20:51:16 (*)     Pipeline backend
Info: nios2_processor: # 2015.12.06 20:51:18 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2015.12.06 20:51:21 (*)   Creating encrypted RTL
Info: nios2_processor: # 2015.12.06 20:51:21 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'niosmp_nios2_processor'
Info: nios2_processor: "niosmp" instantiated altera_nios2_qsys "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'niosmp_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosmp_onchip_memory --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0002_onchip_memory_gen//niosmp_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'niosmp_onchip_memory'
Info: onchip_memory: "niosmp" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: LEDs: Starting RTL generation for module 'niosmp_LEDs'
Info: LEDs:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosmp_LEDs --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0003_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0003_LEDs_gen//niosmp_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'niosmp_LEDs'
Info: LEDs: "niosmp" instantiated altera_avalon_pio "LEDs"
Info: jtag_uart: Starting RTL generation for module 'niosmp_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosmp_jtag_uart --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0004_jtag_uart_gen//niosmp_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'niosmp_jtag_uart'
Info: jtag_uart: "niosmp" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: data: Starting RTL generation for module 'niosmp_data'
Info: data:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosmp_data --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0005_data_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0005_data_gen//niosmp_data_component_configuration.pl  --do_build_sim=0  ]
Info: data: Done RTL generation for module 'niosmp_data'
Info: data: "niosmp" instantiated altera_avalon_pio "data"
Info: rnw: Starting RTL generation for module 'niosmp_rnw'
Info: rnw:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosmp_rnw --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0006_rnw_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0006_rnw_gen//niosmp_rnw_component_configuration.pl  --do_build_sim=0  ]
Info: rnw: Done RTL generation for module 'niosmp_rnw'
Info: rnw: "niosmp" instantiated altera_avalon_pio "rnw"
Info: mpdatain: Starting RTL generation for module 'niosmp_mpdatain'
Info: mpdatain:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosmp_mpdatain --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0007_mpdatain_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0007_mpdatain_gen//niosmp_mpdatain_component_configuration.pl  --do_build_sim=0  ]
Info: mpdatain: Done RTL generation for module 'niosmp_mpdatain'
Info: mpdatain: "niosmp" instantiated altera_avalon_pio "mpdatain"
Info: chrec: Starting RTL generation for module 'niosmp_chrec'
Info: chrec:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosmp_chrec --dir=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0008_chrec_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/suix2/AppData/Local/Temp/alt6776_7784182447403609288.dir/0008_chrec_gen//niosmp_chrec_component_configuration.pl  --do_build_sim=0  ]
Info: chrec: Done RTL generation for module 'niosmp_chrec'
Info: chrec: "niosmp" instantiated altera_avalon_pio "chrec"
Info: mm_interconnect_0: "niosmp" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosmp" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosmp" instantiated altera_reset_controller "rst_controller"
Info: nios2_processor_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_instruction_master_translator"
Info: nios2_processor_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"
Info: nios2_processor_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_instruction_master_agent"
Info: nios2_processor_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_agent"
Info: nios2_processor_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_processor_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_processor_instruction_master_limiter"
Info: Reusing file C:/suix/AsynComms/niosmp/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/suix/AsynComms/niosmp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/suix/AsynComms/niosmp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/suix/AsynComms/niosmp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: niosmp: Done "niosmp" with 30 modules, 51 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
