

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Sep 21 12:39:07 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2727037|  3895165|  2727037|  3895165|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                     |      Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- Row_Loop           |  2727036|  3895164| 104886 ~ 149814 |          -|          -|    26|    no    |
        | + Col_Loop          |   104884|   149812|   4034 ~ 5762   |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     4032|     5760|    126 ~ 180    |          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      123|      177|     41 ~ 59     |          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       39|       57|     13 ~ 19     |          -|          -|     3|    no    |
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    392|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        -|      -|     358|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     772|   1560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln31_2_fu_441_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln31_7_fu_418_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln31_8_fu_431_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln31_9_fu_451_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln31_fu_356_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln39_6_fu_308_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln39_fu_269_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln9_fu_235_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_259_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_293_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_247_p2            |     +    |      0|  0|  15|           5|           1|
    |wc_fu_408_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_332_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln31_1_fu_386_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln31_fu_350_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_479_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln38_fu_531_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_253_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln15_fu_287_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln19_fu_326_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln22_fu_402_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln27_fu_473_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln33_3_fu_461_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_fu_392_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_2_fu_519_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln38_fu_513_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_241_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln27_fu_467_p2      |    or    |      0|  0|   2|           2|           2|
    |or_ln38_fu_525_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln27_fu_487_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln38_fu_537_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 392|         172|         155|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  125|         27|    1|         27|
    |c_0_reg_159      |    9|          2|    5|         10|
    |f_0_reg_171      |    9|          2|    6|         12|
    |grp_fu_206_p0    |   15|          3|   32|         96|
    |grp_fu_206_p1    |   15|          3|   32|         96|
    |phi_mul_reg_147  |    9|          2|   10|         20|
    |r_0_reg_135      |    9|          2|    5|         10|
    |w_sum_0_fu_80    |    9|          2|   32|         64|
    |wc_0_reg_195     |    9|          2|    2|          4|
    |wr_0_reg_183     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  218|         47|  127|        343|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln9_reg_552               |  10|   0|   10|          0|
    |and_ln33_reg_652              |   1|   0|    1|          0|
    |ap_CS_fsm                     |  26|   0|   26|          0|
    |c_0_reg_159                   |   5|   0|    5|          0|
    |c_reg_568                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_601      |  32|   0|   32|          0|
    |conv_1_weights_0_loa_reg_656  |  32|   0|   32|          0|
    |conv_out_addr_reg_586         |  15|   0|   15|          0|
    |f_0_reg_171                   |   6|   0|    6|          0|
    |f_reg_581                     |   6|   0|    6|          0|
    |icmp_ln27_reg_647             |   1|   0|    1|          0|
    |icmp_ln33_reg_624             |   1|   0|    1|          0|
    |input_0_load_reg_661          |  32|   0|   32|          0|
    |phi_mul_reg_147               |  10|   0|   10|          0|
    |r_0_reg_135                   |   5|   0|    5|          0|
    |r_reg_560                     |   5|   0|    5|          0|
    |reg_219                       |  32|   0|   32|          0|
    |select_ln38_reg_676           |  32|   0|   32|          0|
    |sub_ln31_1_reg_619            |   9|   0|   11|          2|
    |sub_ln31_reg_614              |   5|   0|    5|          0|
    |tmp1_reg_666                  |  32|   0|   32|          0|
    |w_sum_0_fu_80                 |  32|   0|   32|          0|
    |wc_0_reg_195                  |   2|   0|    2|          0|
    |wc_reg_632                    |   2|   0|    2|          0|
    |wr_0_reg_183                  |   2|   0|    2|          0|
    |wr_reg_609                    |   2|   0|    2|          0|
    |zext_ln15_reg_573             |  10|   0|   16|          6|
    |zext_ln39_12_reg_596          |   6|   0|   10|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 358|   0|  370|         12|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 4 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 19 
18 --> 26 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_sum_0 = alloca float"   --->   Operation 27 'alloca' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %w_sum_0" [cnn/conv_1.cpp:9]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:9]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 30 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln9, %Row_Loop_end ]" [cnn/conv_1.cpp:9]   --->   Operation 31 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln9 = add i10 %phi_mul, 26" [cnn/conv_1.cpp:9]   --->   Operation 32 'add' 'add_ln9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %r_0, -6" [cnn/conv_1.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:9]   --->   Operation 35 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %7, label %Row_Loop_begin" [cnn/conv_1.cpp:9]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind" [cnn/conv_1.cpp:10]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)" [cnn/conv_1.cpp:10]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_1.cpp:12]   --->   Operation 39 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:50]   --->   Operation 40 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 41 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %c_0, -6" [cnn/conv_1.cpp:12]   --->   Operation 42 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 43 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:12]   --->   Operation 44 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_1.cpp:12]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str124) nounwind" [cnn/conv_1.cpp:13]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str124)" [cnn/conv_1.cpp:13]   --->   Operation 47 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %c_0 to i10" [cnn/conv_1.cpp:39]   --->   Operation 48 'zext' 'zext_ln39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln39 = add i10 %phi_mul, %zext_ln39" [cnn/conv_1.cpp:39]   --->   Operation 49 'add' 'add_ln39' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln39, i5 0)" [cnn/conv_1.cpp:15]   --->   Operation 50 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i15 %tmp_12 to i16" [cnn/conv_1.cpp:15]   --->   Operation 51 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_1.cpp:15]   --->   Operation 52 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp)" [cnn/conv_1.cpp:49]   --->   Operation 53 'specregionend' 'empty_47' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:9]   --->   Operation 54 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 55 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.42ns)   --->   "%icmp_ln15 = icmp eq i6 %f_0, -32" [cnn/conv_1.cpp:15]   --->   Operation 56 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 57 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [cnn/conv_1.cpp:15]   --->   Operation 58 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn/conv_1.cpp:15]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %f_0 to i64" [cnn/conv_1.cpp:31]   --->   Operation 60 'zext' 'zext_ln31' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i6 %f_0 to i16" [cnn/conv_1.cpp:39]   --->   Operation 61 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.94ns)   --->   "%add_ln39_6 = add i16 %zext_ln15, %zext_ln39_13" [cnn/conv_1.cpp:39]   --->   Operation 62 'add' 'add_ln39_6' <Predicate = (!icmp_ln15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i16 %add_ln39_6 to i64" [cnn/conv_1.cpp:39]   --->   Operation 63 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln39_14" [cnn/conv_1.cpp:39]   --->   Operation 64 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln31" [cnn/conv_1.cpp:35]   --->   Operation 65 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 66 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str124, i32 %tmp_5)" [cnn/conv_1.cpp:48]   --->   Operation 67 'specregionend' 'empty_46' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:12]   --->   Operation 68 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str225) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str225)" [cnn/conv_1.cpp:16]   --->   Operation 70 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i6 %f_0 to i10" [cnn/conv_1.cpp:39]   --->   Operation 71 'zext' 'zext_ln39_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 72 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_1.cpp:19]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.51>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 74 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i5" [cnn/conv_1.cpp:19]   --->   Operation 75 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %wr_0, -1" [cnn/conv_1.cpp:19]   --->   Operation 76 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 77 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_1.cpp:19]   --->   Operation 78 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Filter1_Loop_end, label %W_Row_Loop_begin" [cnn/conv_1.cpp:19]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str326) nounwind" [cnn/conv_1.cpp:20]   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str326)" [cnn/conv_1.cpp:20]   --->   Operation 81 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_1.cpp:31]   --->   Operation 82 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i4 %tmp_11 to i5" [cnn/conv_1.cpp:31]   --->   Operation 83 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.73ns)   --->   "%sub_ln31 = sub i5 %zext_ln31_10, %zext_ln19" [cnn/conv_1.cpp:31]   --->   Operation 84 'sub' 'sub_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %zext_ln19, %r_0" [cnn/conv_1.cpp:31]   --->   Operation 85 'add' 'add_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln31, i5 0)" [cnn/conv_1.cpp:31]   --->   Operation 86 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i10 %tmp_13 to i11" [cnn/conv_1.cpp:31]   --->   Operation 87 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln31, i2 0)" [cnn/conv_1.cpp:31]   --->   Operation 88 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i7 %tmp_14 to i11" [cnn/conv_1.cpp:31]   --->   Operation 89 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.73ns)   --->   "%sub_ln31_1 = sub i11 %zext_ln31_11, %zext_ln31_12" [cnn/conv_1.cpp:31]   --->   Operation 90 'sub' 'sub_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln33 = icmp eq i2 %wr_0, -2" [cnn/conv_1.cpp:33]   --->   Operation 91 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %._crit_edge.0" [cnn/conv_1.cpp:22]   --->   Operation 92 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str225, i32 %tmp_6)" [cnn/conv_1.cpp:47]   --->   Operation 93 'specregionend' 'empty_45' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:15]   --->   Operation 94 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %._crit_edge.0.backedge ]"   --->   Operation 95 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:22]   --->   Operation 96 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %wc_0, -1" [cnn/conv_1.cpp:22]   --->   Operation 97 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 98 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_1.cpp:22]   --->   Operation 99 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %W_Row_Loop_end, label %5" [cnn/conv_1.cpp:22]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:31]   --->   Operation 101 'zext' 'zext_ln31_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln31_7 = add i5 %zext_ln31_13, %sub_ln31" [cnn/conv_1.cpp:31]   --->   Operation 102 'add' 'add_ln31_7' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln31_7, i5 0)" [cnn/conv_1.cpp:31]   --->   Operation 103 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln31_8 = add i10 %zext_ln39_12, %tmp_36_cast" [cnn/conv_1.cpp:31]   --->   Operation 104 'add' 'add_ln31_8' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i10 %add_ln31_8 to i64" [cnn/conv_1.cpp:31]   --->   Operation 105 'zext' 'zext_ln31_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln31_14" [cnn/conv_1.cpp:31]   --->   Operation 106 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln31_2 = add i5 %c_0, %zext_ln22" [cnn/conv_1.cpp:31]   --->   Operation 107 'add' 'add_ln31_2' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i5 %add_ln31_2 to i11" [cnn/conv_1.cpp:31]   --->   Operation 108 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.63ns)   --->   "%add_ln31_9 = add i11 %zext_ln31_15, %sub_ln31_1" [cnn/conv_1.cpp:31]   --->   Operation 109 'add' 'add_ln31_9' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i11 %add_ln31_9 to i64" [cnn/conv_1.cpp:31]   --->   Operation 110 'sext' 'sext_ln31' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln31" [cnn/conv_1.cpp:31]   --->   Operation 111 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.95ns)   --->   "%icmp_ln33_3 = icmp eq i2 %wc_0, -2" [cnn/conv_1.cpp:33]   --->   Operation 112 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln22)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %wc_0, %wr_0" [cnn/conv_1.cpp:27]   --->   Operation 113 'or' 'or_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i2 %or_ln27, 0" [cnn/conv_1.cpp:27]   --->   Operation 114 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:31]   --->   Operation 115 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 116 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 116 'load' 'input_0_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln33 = and i1 %icmp_ln33, %icmp_ln33_3" [cnn/conv_1.cpp:33]   --->   Operation 117 'and' 'and_ln33' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str326, i32 %tmp_7)" [cnn/conv_1.cpp:45]   --->   Operation 118 'specregionend' 'empty_44' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:19]   --->   Operation 119 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 120 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:31]   --->   Operation 120 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 121 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 122 [4/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 122 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 123 [3/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 123 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 124 [2/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 124 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 125 [1/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 125 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.95>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%w_sum_0_load = load float* %w_sum_0" [cnn/conv_1.cpp:27]   --->   Operation 126 'load' 'w_sum_0_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_0_load" [cnn/conv_1.cpp:27]   --->   Operation 127 'select' 'select_ln27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [5/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 128 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 129 [4/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 129 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 130 [3/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 130 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 131 [2/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 131 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str427) nounwind" [cnn/conv_1.cpp:23]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 133 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %6, label %.._crit_edge.0.backedge_crit_edge" [cnn/conv_1.cpp:33]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.81>
ST_18 : Operation 135 [1/1] (1.81ns)   --->   "store float %w_sum_s, float* %w_sum_0" [cnn/conv_1.cpp:33]   --->   Operation 135 'store' <Predicate = true> <Delay = 1.81>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.backedge" [cnn/conv_1.cpp:33]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 137 [5/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 137 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 138 [4/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 138 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 139 [3/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 139 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 140 [2/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 140 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 141 [1/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 141 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 5.43>
ST_24 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum_9, 0.000000e+00" [cnn/conv_1.cpp:38]   --->   Operation 142 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (1.81ns)   --->   "store float %w_sum_9, float* %w_sum_0" [cnn/conv_1.cpp:42]   --->   Operation 143 'store' <Predicate = true> <Delay = 1.81>

State 25 <SV = 23> <Delay = 6.40>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_9 to i32" [cnn/conv_1.cpp:38]   --->   Operation 144 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [cnn/conv_1.cpp:38]   --->   Operation 145 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [cnn/conv_1.cpp:38]   --->   Operation 146 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_s, -1" [cnn/conv_1.cpp:38]   --->   Operation 147 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (2.44ns)   --->   "%icmp_ln38_2 = icmp eq i23 %trunc_ln38, 0" [cnn/conv_1.cpp:38]   --->   Operation 148 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_2, %icmp_ln38" [cnn/conv_1.cpp:38]   --->   Operation 149 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 150 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum_9, 0.000000e+00" [cnn/conv_1.cpp:38]   --->   Operation 150 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_8" [cnn/conv_1.cpp:38]   --->   Operation 151 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38, float %w_sum_9, float 0.000000e+00" [cnn/conv_1.cpp:38]   --->   Operation 152 'select' 'select_ln38' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.25>
ST_26 : Operation 153 [1/1] (3.25ns)   --->   "store float %select_ln38, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:39]   --->   Operation 153 'store' <Predicate = (and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.backedge" [cnn/conv_1.cpp:42]   --->   Operation 154 'br' <Predicate = (and_ln33)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_sum_0              (alloca           ) [ 011111111111111111111111111]
store_ln9            (store            ) [ 000000000000000000000000000]
br_ln9               (br               ) [ 011111111111111111111111111]
r_0                  (phi              ) [ 001011111111111111111111111]
phi_mul              (phi              ) [ 001111111111111111111111111]
add_ln9              (add              ) [ 011111111111111111111111111]
icmp_ln9             (icmp             ) [ 001111111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000000]
r                    (add              ) [ 011111111111111111111111111]
br_ln9               (br               ) [ 000000000000000000000000000]
specloopname_ln10    (specloopname     ) [ 000000000000000000000000000]
tmp                  (specregionbegin  ) [ 000111111111111111111111111]
br_ln12              (br               ) [ 001111111111111111111111111]
ret_ln50             (ret              ) [ 000000000000000000000000000]
c_0                  (phi              ) [ 000101111111111111111111111]
icmp_ln12            (icmp             ) [ 001111111111111111111111111]
empty_40             (speclooptripcount) [ 000000000000000000000000000]
c                    (add              ) [ 001111111111111111111111111]
br_ln12              (br               ) [ 000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 000000000000000000000000000]
tmp_5                (specregionbegin  ) [ 000011111111111111111111111]
zext_ln39            (zext             ) [ 000000000000000000000000000]
add_ln39             (add              ) [ 000000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln15            (zext             ) [ 000011111111111111111111111]
br_ln15              (br               ) [ 001111111111111111111111111]
empty_47             (specregionend    ) [ 000000000000000000000000000]
br_ln9               (br               ) [ 011111111111111111111111111]
f_0                  (phi              ) [ 000011000000000000000000000]
icmp_ln15            (icmp             ) [ 001111111111111111111111111]
empty_41             (speclooptripcount) [ 000000000000000000000000000]
f                    (add              ) [ 001111111111111111111111111]
br_ln15              (br               ) [ 000000000000000000000000000]
zext_ln31            (zext             ) [ 000000000000000000000000000]
zext_ln39_13         (zext             ) [ 000000000000000000000000000]
add_ln39_6           (add              ) [ 000000000000000000000000000]
zext_ln39_14         (zext             ) [ 000000000000000000000000000]
conv_out_addr        (getelementptr    ) [ 000001111111111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 000001000000000000000000000]
empty_46             (specregionend    ) [ 000000000000000000000000000]
br_ln12              (br               ) [ 001111111111111111111111111]
specloopname_ln16    (specloopname     ) [ 000000000000000000000000000]
tmp_6                (specregionbegin  ) [ 000000111111111111111111111]
zext_ln39_12         (zext             ) [ 000000111111111111111111111]
conv_1_bias_load     (load             ) [ 000000111111111111111111111]
br_ln19              (br               ) [ 001111111111111111111111111]
wr_0                 (phi              ) [ 000000111111111111111111111]
zext_ln19            (zext             ) [ 000000000000000000000000000]
icmp_ln19            (icmp             ) [ 001111111111111111111111111]
empty_42             (speclooptripcount) [ 000000000000000000000000000]
wr                   (add              ) [ 001111111111111111111111111]
br_ln19              (br               ) [ 000000000000000000000000000]
specloopname_ln20    (specloopname     ) [ 000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 000000011111111111111111111]
tmp_11               (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln31_10         (zext             ) [ 000000000000000000000000000]
sub_ln31             (sub              ) [ 000000011111111111111111111]
add_ln31             (add              ) [ 000000000000000000000000000]
tmp_13               (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln31_11         (zext             ) [ 000000000000000000000000000]
tmp_14               (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln31_12         (zext             ) [ 000000000000000000000000000]
sub_ln31_1           (sub              ) [ 000000011111111111111111111]
icmp_ln33            (icmp             ) [ 000000011111111111111111111]
br_ln22              (br               ) [ 001111111111111111111111111]
empty_45             (specregionend    ) [ 000000000000000000000000000]
br_ln15              (br               ) [ 001111111111111111111111111]
wc_0                 (phi              ) [ 000000010000000000000000000]
zext_ln22            (zext             ) [ 000000000000000000000000000]
icmp_ln22            (icmp             ) [ 001111111111111111111111111]
empty_43             (speclooptripcount) [ 000000000000000000000000000]
wc                   (add              ) [ 001111111111111111111111111]
br_ln22              (br               ) [ 000000000000000000000000000]
zext_ln31_13         (zext             ) [ 000000000000000000000000000]
add_ln31_7           (add              ) [ 000000000000000000000000000]
tmp_36_cast          (bitconcatenate   ) [ 000000000000000000000000000]
add_ln31_8           (add              ) [ 000000000000000000000000000]
zext_ln31_14         (zext             ) [ 000000000000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 000000001000000000000000000]
add_ln31_2           (add              ) [ 000000000000000000000000000]
zext_ln31_15         (zext             ) [ 000000000000000000000000000]
add_ln31_9           (add              ) [ 000000000000000000000000000]
sext_ln31            (sext             ) [ 000000000000000000000000000]
input_0_addr         (getelementptr    ) [ 000000001000000000000000000]
icmp_ln33_3          (icmp             ) [ 000000000000000000000000000]
or_ln27              (or               ) [ 000000000000000000000000000]
icmp_ln27            (icmp             ) [ 000000001111110000000000000]
and_ln33             (and              ) [ 000000001111111111111111111]
empty_44             (specregionend    ) [ 000000000000000000000000000]
br_ln19              (br               ) [ 001111111111111111111111111]
conv_1_weights_0_loa (load             ) [ 000000000111100000000000000]
input_0_load         (load             ) [ 000000000111100000000000000]
tmp1                 (fmul             ) [ 000000000000011111000000000]
w_sum_0_load         (load             ) [ 000000000000000000000000000]
select_ln27          (select           ) [ 000000000000001111000000000]
specloopname_ln23    (specloopname     ) [ 000000000000000000000000000]
w_sum_s              (fadd             ) [ 000000000000000000111111000]
br_ln33              (br               ) [ 000000000000000000000000000]
store_ln33           (store            ) [ 000000000000000000000000000]
br_ln33              (br               ) [ 000000000000000000000000000]
w_sum_9              (fadd             ) [ 000000000000000000000000110]
store_ln42           (store            ) [ 000000000000000000000000000]
bitcast_ln38         (bitcast          ) [ 000000000000000000000000000]
tmp_s                (partselect       ) [ 000000000000000000000000000]
trunc_ln38           (trunc            ) [ 000000000000000000000000000]
icmp_ln38            (icmp             ) [ 000000000000000000000000000]
icmp_ln38_2          (icmp             ) [ 000000000000000000000000000]
or_ln38              (or               ) [ 000000000000000000000000000]
tmp_8                (fcmp             ) [ 000000000000000000000000000]
and_ln38             (and              ) [ 000000000000000000000000000]
select_ln38          (select           ) [ 001111111111111111100000001]
store_ln39           (store            ) [ 000000000000000000000000000]
br_ln42              (br               ) [ 000000000000000000000000000]
br_ln0               (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str427"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="w_sum_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sum_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="conv_out_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="15" slack="21"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv_1_bias_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv_1_weights_0_add_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_0_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln39_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="21"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/26 "/>
</bind>
</comp>

<comp id="135" class="1005" name="r_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="r_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="phi_mul_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="1"/>
<pin id="149" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="phi_mul_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="c_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="c_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="f_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="f_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="wr_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="wr_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/6 "/>
</bind>
</comp>

<comp id="195" class="1005" name="wc_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="1"/>
<pin id="197" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="wc_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_s/13 w_sum_9/19 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/24 "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_s w_sum_9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="17"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/18 store_ln42/24 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln9_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln9_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln12_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln39_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln39_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_12_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="15" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln15_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln15_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="f_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln31_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln39_13_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_13/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln39_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="1"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_6/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln39_14_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_14/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln39_12_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_12/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln19_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln19_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="wr_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_11_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln31_10_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln31_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln31_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="4"/>
<pin id="359" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln31_11_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_11/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_14_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln31_12_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_12/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln31_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31_1/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln33_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln22_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln22_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="wc_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln31_13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_13/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln31_7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="1"/>
<pin id="421" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_7/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_36_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_cast/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln31_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="2"/>
<pin id="433" dir="0" index="1" bw="10" slack="0"/>
<pin id="434" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_8/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln31_14_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_14/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln31_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="4"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln31_15_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_15/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln31_9_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="11" slack="1"/>
<pin id="454" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_9/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln31_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln33_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_3/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_ln27_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="1"/>
<pin id="470" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln27_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln33_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="w_sum_0_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="12"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum_0_load/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln27_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="6"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="bitcast_ln38_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/25 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_s_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln38_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/25 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln38_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/25 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln38_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="23" slack="0"/>
<pin id="521" dir="0" index="1" bw="23" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_2/25 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln38_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/25 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln38_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/25 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln38_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/25 "/>
</bind>
</comp>

<comp id="545" class="1005" name="w_sum_0_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_sum_0 "/>
</bind>
</comp>

<comp id="552" class="1005" name="add_ln9_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="560" class="1005" name="r_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="568" class="1005" name="c_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="573" class="1005" name="zext_ln15_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="581" class="1005" name="f_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="586" class="1005" name="conv_out_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="21"/>
<pin id="588" dir="1" index="1" bw="15" slack="21"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="conv_1_bias_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="zext_ln39_12_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="2"/>
<pin id="598" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln39_12 "/>
</bind>
</comp>

<comp id="601" class="1005" name="conv_1_bias_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="13"/>
<pin id="603" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="609" class="1005" name="wr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="614" class="1005" name="sub_ln31_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="1"/>
<pin id="616" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln31 "/>
</bind>
</comp>

<comp id="619" class="1005" name="sub_ln31_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="1"/>
<pin id="621" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln31_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln33_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="632" class="1005" name="wc_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="637" class="1005" name="conv_1_weights_0_add_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="642" class="1005" name="input_0_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="1"/>
<pin id="644" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="icmp_ln27_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="6"/>
<pin id="649" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="652" class="1005" name="and_ln33_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="10"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33 "/>
</bind>
</comp>

<comp id="656" class="1005" name="conv_1_weights_0_loa_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="661" class="1005" name="input_0_load_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="select_ln27_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln38_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="111" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="206" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="151" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="139" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="139" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="163" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="163" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="163" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="147" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="175" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="175" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="175" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="307"><net_src comp="175" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="321"><net_src comp="171" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="187" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="187" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="187" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="187" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="322" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="322" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="135" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="356" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="370" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="187" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="199" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="199" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="199" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="199" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="12" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="423" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="445"><net_src comp="159" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="398" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="465"><net_src comp="199" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="199" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="183" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="461" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="492"><net_src comp="10" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="498"><net_src comp="219" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="495" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="499" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="76" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="78" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="513" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="214" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="219" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="10" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="80" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="555"><net_src comp="235" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="563"><net_src comp="247" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="571"><net_src comp="259" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="576"><net_src comp="283" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="584"><net_src comp="293" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="589"><net_src comp="84" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="594"><net_src comp="91" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="599"><net_src comp="318" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="604"><net_src comp="98" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="612"><net_src comp="332" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="617"><net_src comp="350" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="622"><net_src comp="386" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="627"><net_src comp="392" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="635"><net_src comp="408" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="640"><net_src comp="104" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="645"><net_src comp="111" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="650"><net_src comp="473" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="655"><net_src comp="479" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="118" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="664"><net_src comp="124" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="669"><net_src comp="210" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="674"><net_src comp="487" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="679"><net_src comp="537" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {26 }
	Port: conv_1_bias | {}
	Port: conv_1_weights_0 | {}
 - Input state : 
	Port: conv_1 : input_0 | {7 8 }
	Port: conv_1 : conv_1_bias | {4 5 }
	Port: conv_1 : conv_1_weights_0 | {7 8 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		r : 1
		br_ln9 : 2
	State 3
		icmp_ln12 : 1
		c : 1
		br_ln12 : 2
		zext_ln39 : 1
		add_ln39 : 2
		tmp_12 : 3
		zext_ln15 : 4
	State 4
		icmp_ln15 : 1
		f : 1
		br_ln15 : 2
		zext_ln31 : 1
		zext_ln39_13 : 1
		add_ln39_6 : 2
		zext_ln39_14 : 3
		conv_out_addr : 4
		conv_1_bias_addr : 2
		conv_1_bias_load : 3
	State 5
	State 6
		zext_ln19 : 1
		icmp_ln19 : 1
		wr : 1
		br_ln19 : 2
		tmp_11 : 1
		zext_ln31_10 : 2
		sub_ln31 : 3
		add_ln31 : 2
		tmp_13 : 3
		zext_ln31_11 : 4
		tmp_14 : 3
		zext_ln31_12 : 4
		sub_ln31_1 : 5
		icmp_ln33 : 1
	State 7
		zext_ln22 : 1
		icmp_ln22 : 1
		wc : 1
		br_ln22 : 2
		zext_ln31_13 : 1
		add_ln31_7 : 2
		tmp_36_cast : 3
		add_ln31_8 : 4
		zext_ln31_14 : 5
		conv_1_weights_0_add : 6
		add_ln31_2 : 2
		zext_ln31_15 : 3
		add_ln31_9 : 4
		sext_ln31 : 5
		input_0_addr : 6
		icmp_ln33_3 : 1
		or_ln27 : 1
		icmp_ln27 : 1
		conv_1_weights_0_loa : 7
		input_0_load : 7
		and_ln33 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		select_ln27 : 1
		w_sum_s : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		tmp_s : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_2 : 2
		or_ln38 : 3
		and_ln38 : 3
		select_ln38 : 3
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_206     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_210     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_214     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln9_fu_235   |    0    |    0    |    14   |
|          |       r_fu_247      |    0    |    0    |    15   |
|          |       c_fu_259      |    0    |    0    |    15   |
|          |   add_ln39_fu_269   |    0    |    0    |    14   |
|          |       f_fu_293      |    0    |    0    |    15   |
|          |  add_ln39_6_fu_308  |    0    |    0    |    21   |
|    add   |      wr_fu_332      |    0    |    0    |    10   |
|          |   add_ln31_fu_356   |    0    |    0    |    15   |
|          |      wc_fu_408      |    0    |    0    |    10   |
|          |  add_ln31_7_fu_418  |    0    |    0    |    15   |
|          |  add_ln31_8_fu_431  |    0    |    0    |    14   |
|          |  add_ln31_2_fu_441  |    0    |    0    |    15   |
|          |  add_ln31_9_fu_451  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln9_fu_241   |    0    |    0    |    11   |
|          |   icmp_ln12_fu_253  |    0    |    0    |    11   |
|          |   icmp_ln15_fu_287  |    0    |    0    |    11   |
|          |   icmp_ln19_fu_326  |    0    |    0    |    8    |
|   icmp   |   icmp_ln33_fu_392  |    0    |    0    |    8    |
|          |   icmp_ln22_fu_402  |    0    |    0    |    8    |
|          |  icmp_ln33_3_fu_461 |    0    |    0    |    8    |
|          |   icmp_ln27_fu_473  |    0    |    0    |    8    |
|          |   icmp_ln38_fu_513  |    0    |    0    |    11   |
|          |  icmp_ln38_2_fu_519 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln27_fu_487 |    0    |    0    |    32   |
|          |  select_ln38_fu_537 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln31_fu_350   |    0    |    0    |    13   |
|          |  sub_ln31_1_fu_386  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln27_fu_467   |    0    |    0    |    2    |
|          |    or_ln38_fu_525   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_479   |    0    |    0    |    2    |
|          |   and_ln38_fu_531   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln39_fu_265  |    0    |    0    |    0    |
|          |   zext_ln15_fu_283  |    0    |    0    |    0    |
|          |   zext_ln31_fu_299  |    0    |    0    |    0    |
|          | zext_ln39_13_fu_304 |    0    |    0    |    0    |
|          | zext_ln39_14_fu_313 |    0    |    0    |    0    |
|          | zext_ln39_12_fu_318 |    0    |    0    |    0    |
|   zext   |   zext_ln19_fu_322  |    0    |    0    |    0    |
|          | zext_ln31_10_fu_346 |    0    |    0    |    0    |
|          | zext_ln31_11_fu_370 |    0    |    0    |    0    |
|          | zext_ln31_12_fu_382 |    0    |    0    |    0    |
|          |   zext_ln22_fu_398  |    0    |    0    |    0    |
|          | zext_ln31_13_fu_414 |    0    |    0    |    0    |
|          | zext_ln31_14_fu_436 |    0    |    0    |    0    |
|          | zext_ln31_15_fu_447 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_12_fu_275    |    0    |    0    |    0    |
|          |    tmp_11_fu_338    |    0    |    0    |    0    |
|bitconcatenate|    tmp_13_fu_362    |    0    |    0    |    0    |
|          |    tmp_14_fu_374    |    0    |    0    |    0    |
|          |  tmp_36_cast_fu_423 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln31_fu_456  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_s_fu_499    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln38_fu_509  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   414   |   1337  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln9_reg_552      |   10   |
|      and_ln33_reg_652      |    1   |
|         c_0_reg_159        |    5   |
|          c_reg_568         |    5   |
|  conv_1_bias_addr_reg_591  |    5   |
|  conv_1_bias_load_reg_601  |   32   |
|conv_1_weights_0_add_reg_637|    9   |
|conv_1_weights_0_loa_reg_656|   32   |
|    conv_out_addr_reg_586   |   15   |
|         f_0_reg_171        |    6   |
|          f_reg_581         |    6   |
|      icmp_ln27_reg_647     |    1   |
|      icmp_ln33_reg_624     |    1   |
|    input_0_addr_reg_642    |   10   |
|    input_0_load_reg_661    |   32   |
|       phi_mul_reg_147      |   10   |
|         r_0_reg_135        |    5   |
|          r_reg_560         |    5   |
|           reg_219          |   32   |
|     select_ln27_reg_671    |   32   |
|     select_ln38_reg_676    |   32   |
|     sub_ln31_1_reg_619     |   11   |
|      sub_ln31_reg_614      |    5   |
|        tmp1_reg_666        |   32   |
|       w_sum_0_reg_545      |   32   |
|        wc_0_reg_195        |    2   |
|         wc_reg_632         |    2   |
|        wr_0_reg_183        |    2   |
|         wr_reg_609         |    2   |
|      zext_ln15_reg_573     |   16   |
|    zext_ln39_12_reg_596    |   10   |
+----------------------------+--------+
|            Total           |   400  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_135    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_147  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_159    |  p0  |   2  |   5  |   10   ||    9    |
|    f_0_reg_171    |  p0  |   2  |   6  |   12   ||    9    |
|    wr_0_reg_183   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_206    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_206    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  || 17.7357 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1337  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   96   |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |   814  |  1433  |
+-----------+--------+--------+--------+--------+
