Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/uart_tx_tb_isim_beh.exe -prj C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/uart_tx_tb_beh.prj work.uart_tx_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/SHIFT_R_FUNC.v" into library work
Analyzing Verilog file "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/SHIFT_R.v" into library work
Analyzing Verilog file "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/RS_FLOP.v" into library work
Analyzing Verilog file "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/UART_TX.v" into library work
Analyzing Verilog file "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/uart_tx_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module RS_FLOP
Compiling module SHIFT_R_FUNC
Compiling module SHIFT_R
Compiling module UART_TX
Compiling module uart_tx_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/uart_tx_tb_isim_beh.exe
Fuse Memory Usage: 27200 KB
Fuse CPU Usage: 343 ms
