HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\Aufgabe1\hex4x7seg.vhd'.||aufgabe1.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\Aufgabe1\aufgabe1.vhd'.||aufgabe1.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/45||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe1.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/47||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe1.struktur.||aufgabe1.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/48||aufgabe1.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\Aufgabe1\aufgabe1.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/49||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\Aufgabe1\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture hex4x7seg ||aufgabe1.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/50||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\Aufgabe1\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1 ||aufgabe1.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/199||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe1.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/223||null;null
