##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock                 | Frequency: 78.05 MHz  | Target: 12.00 MHz  | 
Clock: Clock_1               | Frequency: 63.39 MHz  | Target: 2.00 MHz   | 
Clock: Clock_Millis          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Millis(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK             | Frequency: 43.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          83333.3          70522       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        500000           484225      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          18794       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
RC_Ch1(0)_PAD  26131         CyBUS_CLK:R       
RC_Ch2(0)_PAD  27307         CyBUS_CLK:R       
RC_Ch3(0)_PAD  26015         CyBUS_CLK:R       
RC_Ch4(0)_PAD  25086         CyBUS_CLK:R       
RC_Ch5(0)_PAD  24537         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                          Clock to Out  Clock Name:Phase  
---------------------------------  ------------  ----------------  
Head_Servo(0)_PAD                  23116         Clock_1:R         
Left_Drive_DC_Motor_Speed(0)_PAD   23098         Clock:R           
Right_Drive_DC_Motor_Speed(0)_PAD  23658         Clock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 78.05 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70522p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  70522  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   4462   6752  70522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.39 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 484225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2915   6415  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11545  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11545  484225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell19      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 43.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18643
-------------------------------------   ----- 
End-of-path arrival time (ps)           18643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2817  10213  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell10   5130  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell11      0  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell11   3300  18643  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell12      0  18643  18794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18643
-------------------------------------   ----- 
End-of-path arrival time (ps)           18643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2817  10213  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell10   5130  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell11      0  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell11   3300  18643  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell12      0  18643  18794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70522p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  70522  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   4462   6752  70522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 484225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2915   6415  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11545  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11545  484225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell19      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18643
-------------------------------------   ----- 
End-of-path arrival time (ps)           18643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2817  10213  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell10   5130  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell11      0  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell11   3300  18643  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell12      0  18643  18794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18436
-------------------------------------   ----- 
End-of-path arrival time (ps)           18436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/main_0                     macrocell17      2629   3839  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/q                          macrocell17      3350   7189  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell15   2817  10006  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell15   5130  15136  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell16      0  15136  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell16   3300  18436  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell17      0  18436  19001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell17      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18435
-------------------------------------   ----- 
End-of-path arrival time (ps)           18435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell9      2631   3841  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell9      3350   7191  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2814  10005  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell7   5130  15135  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell8      0  15135  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell8   3300  18435  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell9      0  18435  19001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18413
-------------------------------------   ----- 
End-of-path arrival time (ps)           18413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell6      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell6      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2722   9983  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell4   5130  15113  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell5      0  15113  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell5   3300  18413  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell6      0  18413  19024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18238
-------------------------------------   ----- 
End-of-path arrival time (ps)           18238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell3      2631   3841  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell3      3350   7191  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2617   9808  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell1   5130  14938  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell2      0  14938  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell2   3300  18238  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell3      0  18238  19199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15343
-------------------------------------   ----- 
End-of-path arrival time (ps)           15343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2817  10213  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell10   5130  15343  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell11      0  15343  22094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15136
-------------------------------------   ----- 
End-of-path arrival time (ps)           15136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/main_0                     macrocell17      2629   3839  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/q                          macrocell17      3350   7189  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell15   2817  10006  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell15   5130  15136  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell16      0  15136  22301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell16      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15135
-------------------------------------   ----- 
End-of-path arrival time (ps)           15135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell9      2631   3841  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell9      3350   7191  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2814  10005  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell7   5130  15135  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell8      0  15135  22301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15113
-------------------------------------   ----- 
End-of-path arrival time (ps)           15113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell6      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell6      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2722   9983  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell4   5130  15113  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell5      0  15113  22324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22499p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell3      2631   3841  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell3      3350   7191  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2617   9808  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell1   5130  14938  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell2      0  14938  22499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 23642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17524
-------------------------------------   ----- 
End-of-path arrival time (ps)           17524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/main_2         macrocell11      3578   8288  23642  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/q              macrocell11      3350  11638  23642  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     5886  17524  23642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 23728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17439
-------------------------------------   ----- 
End-of-path arrival time (ps)           17439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell15    760    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell16      0    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell16   1210   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell17      0   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell17   2740   4710  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:status_tc\/main_2         macrocell16      3518   8228  23728  RISE       1
\RC_Ch5_Timer:TimerUDB:status_tc\/q              macrocell16      3350  11578  23728  RISE       1
\RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     5861  17439  23728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3735  11131  24476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10897
-------------------------------------   ----- 
End-of-path arrival time (ps)           10897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/main_0                     macrocell17      2629   3839  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/q                          macrocell17      3350   7189  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell17   3709  10897  24709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell17      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10897
-------------------------------------   ----- 
End-of-path arrival time (ps)           10897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell6      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell6      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell6   3635  10897  24710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10894
-------------------------------------   ----- 
End-of-path arrival time (ps)           10894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell9      2631   3841  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell9      3350   7191  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3703  10894  24713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell9       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell3      2631   3841  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell3      3350   7191  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   3473  10664  24942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2817  10213  25394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10212
-------------------------------------   ----- 
End-of-path arrival time (ps)           10212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell12      2836   4046  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell12      3350   7396  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   2816  10212  25395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell11      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/main_0                     macrocell17      2629   3839  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/q                          macrocell17      3350   7189  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell15   2817  10006  25601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell9      2631   3841  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell9      3350   7191  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2814  10005  25601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/main_0                     macrocell17      2629   3839  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_reg\/q                          macrocell17      3350   7189  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell16   2816  10005  25602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell16      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell9      2631   3841  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell9      3350   7191  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2805   9996  25610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9983
-------------------------------------   ---- 
End-of-path arrival time (ps)           9983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell6      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell6      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2722   9983  25624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9978
-------------------------------------   ---- 
End-of-path arrival time (ps)           9978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell6      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell6      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell5   2717   9978  25628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell3      2631   3841  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell3      3350   7191  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2617   9808  25799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9807
-------------------------------------   ---- 
End-of-path arrival time (ps)           9807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell3      2631   3841  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell3      3350   7191  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   2616   9807  25800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell10    2836   4046  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell10    3350   7396  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0                macrocell40    4211  11607  26549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell40         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN10_1/main_0
Capture Clock  : MODIN10_1/clock_0
Path slack     : 26565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11591
-------------------------------------   ----- 
End-of-path arrival time (ps)           11591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell10    2836   4046  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell10    3350   7396  26549  RISE       1
MODIN10_1/main_0                                            macrocell38    4195  11591  26565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14469
-------------------------------------   ----- 
End-of-path arrival time (ps)           14469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/main_2         macrocell5      3542   8252  26697  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/q              macrocell5      3350  11602  26697  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2868  14469  26697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/main_2         macrocell8      3501   8211  26708  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/q              macrocell8      3350  11561  26708  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2897  14458  26708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell10      2836   4046  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell10      3350   7396  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell12   4335  11731  26806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell12      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell1     2631   3841  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   7191  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0                macrocell22    4050  11242  26915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell22         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11225
-------------------------------------   ----- 
End-of-path arrival time (ps)           11225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell1     2631   3841  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   7191  26915  RISE       1
MODIN1_1/main_0                                             macrocell20    4034  11225  26931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11225
-------------------------------------   ----- 
End-of-path arrival time (ps)           11225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell1     2631   3841  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   7191  26915  RISE       1
MODIN1_0/main_0                                             macrocell21    4034  11225  26931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/main_2         macrocell2      3265   7975  26971  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/q              macrocell2      3350  11325  26971  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2870  14196  26971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN4_1/main_0
Capture Clock  : MODIN4_1/clock_0
Path slack     : 27095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell4     2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell4     3350   7261  27095  RISE       1
MODIN4_1/main_0                                             macrocell26    3801  11062  27095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN4_0/main_0
Capture Clock  : MODIN4_0/clock_0
Path slack     : 27120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell4     2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell4     3350   7261  27095  RISE       1
MODIN4_0/main_0                                             macrocell27    3775  11037  27120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell4     2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell4     3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0                macrocell28    3775  11037  27120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 27216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell7     2631   3841  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell7     3350   7191  27216  RISE       1
MODIN7_1/main_0                                             macrocell32    3750  10941  27216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell7     2631   3841  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell7     3350   7191  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0                macrocell34    3750  10941  27216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell34         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 27219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell15    2629   3839  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/q                    macrocell15    3350   7189  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell52    3750  10938  27219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell15    2629   3839  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/q                    macrocell15    3350   7189  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_2                macrocell54    3750  10938  27219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell54         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 27227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell7     2631   3841  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell7     3350   7191  27216  RISE       1
MODIN7_0/main_0                                             macrocell33    3738  10930  27227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 27230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell15    2629   3839  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/q                    macrocell15    3350   7189  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell53    3738  10927  27230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   3615   8325  27282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3614   8324  27282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3562   8272  27334  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell11      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3562   8272  27334  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell1      2631   3841  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7191  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell3   4003  11194  27343  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell16   3548   8258  27349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell16      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell15   3547   8257  27350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3540   8250  27357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3539   8249  27358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell8       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell5   3528   8238  27369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3528   8238  27369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11025
-------------------------------------   ----- 
End-of-path arrival time (ps)           11025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell7      2631   3841  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell7      3350   7191  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell9   3834  11025  27511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell9       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell15      2629   3839  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/q                    macrocell15      3350   7189  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell17   3834  11023  27514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell17      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN10_0/main_0
Capture Clock  : MODIN10_0/clock_0
Path slack     : 27520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell10    2836   4046  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell10    3350   7396  26549  RISE       1
MODIN10_0/main_0                                            macrocell39    3240  10636  27520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell4      2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell4      3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell6   3624  10886  27651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell10      2836   4046  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell10      3350   7396  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell11   3417  10813  27723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell11      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell10      2836   4046  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell10      3350   7396  26549  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell10   3417  10813  27724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell1      2631   3841  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7191  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell2   3141  10332  28204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell1      2631   3841  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7191  26915  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell1   3136  10327  28209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20682  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2530   7240  28367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell7      2631   3841  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell7      3350   7191  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell8   2940  10131  28406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell8       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell7      2631   3841  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell7      3350   7191  27216  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell7   2939  10130  28406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell15      2629   3839  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/q                    macrocell15      3350   7189  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell16   2940  10128  28409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell16      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell15      2629   3839  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\/q                    macrocell15      3350   7189  27219  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell15   2939  10128  28409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell4      2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell4      3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell4   2719   9980  28557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell4      2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell4      3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell5   2707   9968  28569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell6   2304   7014  28592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20734  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2304   7014  28592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell12      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20750  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell17   2304   7014  28592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell17      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20757  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2295   7005  28602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell9       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : MODIN10_1/main_2
Capture Clock  : MODIN10_1/clock_0
Path slack     : 32037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_0/q       macrocell39   1250   1250  32037  RISE       1
MODIN10_1/main_2  macrocell38   4870   6120  32037  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  32083  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3                macrocell40    4864   6074  32083  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32091  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4                macrocell40    4855   6065  32091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell40         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 32489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32489  RISE       1
MODIN7_0/main_4                                             macrocell33    4458   5668  32489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 32576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  32576  RISE       1
MODIN1_1/main_4                                             macrocell20    4371   5581  32576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  32576  RISE       1
MODIN1_0/main_4                                             macrocell21    4371   5581  32576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN10_0/q                                   macrocell39   1250   1250  32037  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2  macrocell40   4319   5569  32588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell40         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN4_0/main_4
Capture Clock  : MODIN4_0/clock_0
Path slack     : 32645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  32645  RISE       1
MODIN4_0/main_4                                             macrocell27    4302   5512  32645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  32645  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4                macrocell28    4302   5512  32645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN10_1/main_3
Capture Clock  : MODIN10_1/clock_0
Path slack     : 32646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  32083  RISE       1
MODIN10_1/main_3                                            macrocell38    4300   5510  32646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN10_1/main_4
Capture Clock  : MODIN10_1/clock_0
Path slack     : 32652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32091  RISE       1
MODIN10_1/main_4                                            macrocell38    4295   5505  32652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32489  RISE       1
MODIN7_1/main_4                                             macrocell32    3889   5099  33057  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32489  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4                macrocell34    3889   5099  33057  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  32576  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4                macrocell22    3809   5019  33138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN4_1/main_4
Capture Clock  : MODIN4_1/clock_0
Path slack     : 33197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  32645  RISE       1
MODIN4_1/main_4                                             macrocell26    3749   4959  33197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : MODIN10_0/main_1
Capture Clock  : MODIN10_0/clock_0
Path slack     : 33227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_1/q       macrocell38   1250   1250  33227  RISE       1
MODIN10_0/main_1  macrocell39   3679   4929  33227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  33694  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell53    3253   4463  33694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  33694  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell52    3253   4463  33694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  33694  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_0                macrocell54    3253   4463  33694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell54         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  33728  RISE       1
MODIN1_1/main_3                                             macrocell20    3219   4429  33728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  33728  RISE       1
MODIN1_0/main_3                                             macrocell21    3219   4429  33728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  33728  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3                macrocell22    3215   4425  33731  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN4_0/main_3
Capture Clock  : MODIN4_0/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33821  RISE       1
MODIN4_0/main_3                                             macrocell27    3126   4336  33821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33821  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3                macrocell28    3126   4336  33821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN4_1/main_3
Capture Clock  : MODIN4_1/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33821  RISE       1
MODIN4_1/main_3                                             macrocell26    3124   4334  33823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  33833  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell52    3114   4324  33833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  33833  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_1                macrocell54    3114   4324  33833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell54         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  33833  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell53    3109   4319  33838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33844  RISE       1
MODIN7_1/main_3                                             macrocell32    3103   4313  33844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33844  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3                macrocell34    3103   4313  33844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 33853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33844  RISE       1
MODIN7_0/main_3                                             macrocell33    3093   4303  33853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell41    2836   4046  34111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18794  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell42    2825   4035  34121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18833  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell42    2819   4029  34127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell42         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell32   1250   1250  34131  RISE       1
MODIN7_1/main_1  macrocell32   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                                    macrocell32   1250   1250  34131  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1  macrocell34   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell34         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : MODIN10_1/main_1
Capture Clock  : MODIN10_1/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_1/q       macrocell38   1250   1250  33227  RISE       1
MODIN10_1/main_1  macrocell38   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell32   1250   1250  34131  RISE       1
MODIN7_0/main_1  macrocell33   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN10_1/q                                   macrocell38   1250   1250  33227  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1  macrocell40   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell40         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4007
-------------------------------------   ---- 
End-of-path arrival time (ps)           4007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18833  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell41    2797   4007  34150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell41         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell30    2714   3924  34233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell29    2701   3911  34245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell29         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : MODIN10_0/main_2
Capture Clock  : MODIN10_0/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_0/q       macrocell39   1250   1250  32037  RISE       1
MODIN10_0/main_2  macrocell39   2649   3899  34257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                    macrocell20   1250   1250  34305  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1  macrocell22   2601   3851  34305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell22         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                    macrocell21   1250   1250  34308  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2  macrocell22   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_1/main_2
Capture Clock  : MODIN4_1/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN4_0/q       macrocell27   1250   1250  34308  RISE       1
MODIN4_1/main_2  macrocell26   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/q       macrocell52   1250   1250  34308  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell53   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN10_0/main_3
Capture Clock  : MODIN10_0/clock_0
Path slack     : 34310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  32083  RISE       1
MODIN10_0/main_3                                            macrocell39    2637   3847  34310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell20   1250   1250  34305  RISE       1
MODIN1_1/main_1  macrocell20   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell20   1250   1250  34305  RISE       1
MODIN1_0/main_1  macrocell21   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell21   1250   1250  34308  RISE       1
MODIN1_1/main_2  macrocell20   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell21   1250   1250  34308  RISE       1
MODIN1_0/main_2  macrocell21   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_0/main_2
Capture Clock  : MODIN4_0/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN4_0/q       macrocell27   1250   1250  34308  RISE       1
MODIN4_0/main_2  macrocell27   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN4_0/q                                    macrocell27   1250   1250  34308  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell28   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell28         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/q       macrocell52   1250   1250  34308  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell52   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/q    macrocell52   1250   1250  34308  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_3  macrocell54   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell23    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell35    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell35         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN10_0/main_4
Capture Clock  : MODIN10_0/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32091  RISE       1
MODIN10_0/main_4                                            macrocell39    2629   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell55    2629   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell24    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell24         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19001  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell36    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell36         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   1210   1210  19205  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell23    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell23         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  19008  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell35    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell7   1210   1210  19005  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell55    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell19   1250   1250  26925  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell24   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell24         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell37   1250   1250  26764  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell42   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell19   1250   1250  26925  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell23   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell23         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell37   1250   1250  26764  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell41   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell41         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell31   1250   1250  27229  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell36   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell36         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell33   1250   1250  34327  RISE       1
MODIN7_0/main_2  macrocell33   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capture_last\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:capture_last\/q             macrocell51   1250   1250  27229  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell56   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/q       macrocell53   1250   1250  34327  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell53   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell31   1250   1250  27229  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell35   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell35         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell33   1250   1250  34327  RISE       1
MODIN7_1/main_2  macrocell32   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                                    macrocell33   1250   1250  34327  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2  macrocell34   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell34         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capture_last\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:capture_last\/q             macrocell51   1250   1250  27229  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell55   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/q       macrocell53   1250   1250  34327  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell52   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell52         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:int_capt_count_0\/q    macrocell53   1250   1250  34327  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/main_4  macrocell54   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell54         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  19001  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell56    2617   3827  34329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_0/main_1
Capture Clock  : MODIN4_0/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN4_1/q       macrocell26   1250   1250  34331  RISE       1
MODIN4_0/main_1  macrocell27   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN4_1/q                                    macrocell26   1250   1250  34331  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell28   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_1/main_1
Capture Clock  : MODIN4_1/clock_0
Path slack     : 34332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN4_1/q       macrocell26   1250   1250  34331  RISE       1
MODIN4_1/main_1  macrocell26   2575   3825  34332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   1210   1210  19205  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell24    2612   3822  34335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell24         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  19008  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell36    2612   3822  34335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell36         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell7   1210   1210  19005  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell56    2612   3822  34335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell25   1250   1250  27235  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell30   2524   3774  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19164  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell29    2561   3771  34385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell25   1250   1250  27235  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell29   2521   3771  34386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19164  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell30    2550   3760  34397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q       macrocell42   1250   1250  34596  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell42   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q       macrocell24   1250   1250  34600  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell24   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q       macrocell41   1250   1250  19284  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell41   2306   3556  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell41         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q       macrocell35   1250   1250  19298  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell35   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell35         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/q       macrocell55   1250   1250  19295  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell55   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q       macrocell23   1250   1250  19498  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell23   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell23         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q       macrocell36   1250   1250  34617  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell36   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell36         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/q       macrocell56   1250   1250  34617  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell56   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q       macrocell29   1250   1250  19441  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell29   2245   3495  34662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell29         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q       macrocell30   1250   1250  34680  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell30   2227   3477  34680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell30         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/q         macrocell22    1250   1250  36308  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   3609   4859  36308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/q         macrocell28    1250   1250  37604  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/q         macrocell34    1250   1250  37604  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch5_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch5_Timer:TimerUDB:capt_int_temp\/q         macrocell54    1250   1250  37604  RISE       1
\RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell7   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch5_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/q         macrocell40    1250   1250  37607  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2310   3560  37607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70522p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  70522  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   4462   6752  70522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70643p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12190
-------------------------------------   ----- 
End-of-path arrival time (ps)           12190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell13   2290   2290  70643  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell13      2536   4826  70643  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell13      3350   8176  70643  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5     4014  12190  70643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock      statusicell5        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71369p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell14   2290   2290  70522  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell14      3504   5794  71369  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell14      3350   9144  71369  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2320  11464  71369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72464p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell13   2290   2290  70643  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell13   2520   4810  72464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73311p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0    macrocell43         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell43      1250   1250  71536  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell13   2712   3962  73311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73427p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0   macrocell47         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell47      1250   1250  73330  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   2596   3846  73427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_978/main_1
Capture Clock  : Net_978/clock_0
Path slack     : 73622p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  73622  RISE       1
Net_978/main_1                                           macrocell50      3691   6201  73622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74508p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  73622  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell48      2805   5315  74508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0     macrocell48         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74540p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  73622  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell49      2773   5283  74540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0         macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74768p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  74768  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell44      2545   5055  74768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0      macrocell44         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 74768p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  74768  RISE       1
Net_140/main_1                                          macrocell46      2545   5055  74768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74780p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  74768  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell45      2533   5043  74780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0          macrocell45         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_978/main_0
Capture Clock  : Net_978/clock_0
Path slack     : 75076p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0   macrocell47         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell47   1250   1250  73330  RISE       1
Net_978/main_0                                      macrocell50   3497   4747  75076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 75889p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0    macrocell43         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  71536  RISE       1
Net_140/main_0                                     macrocell46   2684   3934  75889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0     macrocell48         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell48   1250   1250  76275  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell49   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0         macrocell49         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  76287  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell47    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0   macrocell47         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76347p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0      macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell44   1250   1250  76347  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell45   2226   3476  76347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0          macrocell45         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76362p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock     controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  76362  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell43    2251   3461  76362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0    macrocell43         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0         macrocell49         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell49    1250   1250  79260  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79347p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell45    1250   1250  79347  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2236   3486  79347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock      statusicell5        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 484225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2915   6415  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11545  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11545  484225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 487398p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12102
-------------------------------------   ----- 
End-of-path arrival time (ps)           12102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  484225  RISE       1
\Head_Servo_PWM:PWMUDB:status_2\/main_1          macrocell18      2937   6437  487398  RISE       1
\Head_Servo_PWM:PWMUDB:status_2\/q               macrocell18      3350   9787  487398  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2315  12102  487398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock               statusicell8        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 487522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell19   2918   6418  487522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 487525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  484225  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2915   6415  487525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 489411p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q         macrocell57      1250   1250  486111  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell18   3279   4529  489411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 489414p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q         macrocell57      1250   1250  486111  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell19   3276   4526  489414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Head_Servo_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 489830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  489830  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  489830  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  489830  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/main_0     macrocell58      2910   6660  489830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0               macrocell58         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3319/main_1
Capture Clock  : Net_3319/clock_0
Path slack     : 489834p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  489830  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  489830  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  489830  RISE       1
Net_3319/main_1                                 macrocell60      2906   6656  489834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3319/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Head_Servo_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 489848p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  489830  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  489830  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  489830  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/main_1         macrocell59      2892   6642  489848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell59         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3319/main_0
Capture Clock  : Net_3319/clock_0
Path slack     : 491971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q  macrocell57   1250   1250  486111  RISE       1
Net_3319/main_0                           macrocell60   3269   4519  491971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3319/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:prevCompare1\/q
Path End       : \Head_Servo_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 492948p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:prevCompare1\/q   macrocell58   1250   1250  492948  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/main_0  macrocell59   2292   3542  492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell59         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Head_Servo_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 492966p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/clock              controlcell8        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  492966  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/main_0      macrocell57    2314   3524  492966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:status_0\/q
Path End       : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 495942p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:status_0\/q               macrocell59    1250   1250  495942  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2308   3558  495942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock               statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

