exports_files(
    srcs = [
        "Verilog/asap7sc7p5t_AO_LVT_TT_201020.v",
        "Verilog/asap7sc7p5t_AO_RVT_TT_201020.v",
        "Verilog/asap7sc7p5t_AO_SLVT_TT_201020.v",
        "Verilog/asap7sc7p5t_AO_SRAM_TT_201020.v",
        "Verilog/asap7sc7p5t_INVBUF_LVT_TT_201020.v",
        "Verilog/asap7sc7p5t_INVBUF_RVT_TT_201020.v",
        "Verilog/asap7sc7p5t_INVBUF_SLVT_TT_201020.v",
        "Verilog/asap7sc7p5t_INVBUF_SRAM_TT_201020.v",
        "Verilog/asap7sc7p5t_OA_LVT_TT_201020.v",
        "Verilog/asap7sc7p5t_OA_RVT_TT_201020.v",
        "Verilog/asap7sc7p5t_OA_SLVT_TT_201020.v",
        "Verilog/asap7sc7p5t_OA_SRAM_TT_201020.v",
        "Verilog/asap7sc7p5t_SEQ_LVT_TT_220101.v",
        "Verilog/asap7sc7p5t_SEQ_RVT_TT_220101.v",
        "Verilog/asap7sc7p5t_SEQ_SLVT_TT_220101.v",
        "Verilog/asap7sc7p5t_SEQ_SRAM_TT_220101.v",
        "Verilog/asap7sc7p5t_SIMPLE_LVT_TT_201020.v",
        "Verilog/asap7sc7p5t_SIMPLE_RVT_TT_201020.v",
        "Verilog/asap7sc7p5t_SIMPLE_SLVT_TT_201020.v",
        "Verilog/asap7sc7p5t_SIMPLE_SRAM_TT_201020.v",
    ],
    visibility = ["//visibility:public"],
)
