{
  "design": {
    "design_info": {
      "boundary_crc": "0xF37BAFF11669D7CC",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../digital_zoom_OV5640.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "ov5640_controller_0": "",
      "cntl_0": "",
      "vga_0": "",
      "ov_5640_caputre_0": "",
      "clk_wiz_0": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "resend_in": {
        "direction": "I"
      },
      "cntl_in": {
        "direction": "I"
      },
      "pclk": {
        "direction": "I"
      },
      "camera_v_sync": {
        "direction": "I"
      },
      "camera_h_ref": {
        "direction": "I"
      },
      "din": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "vga_h_sync": {
        "direction": "O"
      },
      "vga_v_sync": {
        "direction": "O"
      },
      "vga_red": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_blue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_green": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "config_finished": {
        "direction": "O"
      },
      "scl": {
        "direction": "O"
      },
      "sda": {
        "direction": "IO"
      },
      "reset": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pwdn": {
        "direction": "O"
      },
      "xclk": {
        "direction": "O"
      },
      "zoom": {
        "direction": "I"
      }
    },
    "components": {
      "ov5640_controller_0": {
        "vlnv": "xilinx.com:module_ref:ov5640_controller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ov5640_controller_0_0",
        "xci_path": "ip\\design_1_ov5640_controller_0_0\\design_1_ov5640_controller_0_0.xci",
        "inst_hier_path": "ov5640_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ov5640_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100595238",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resend": {
            "direction": "I"
          },
          "config_finished": {
            "direction": "O"
          },
          "scl": {
            "direction": "O"
          },
          "sda": {
            "direction": "IO"
          },
          "reset": {
            "type": "rst",
            "direction": "O"
          },
          "pwdn": {
            "direction": "O"
          },
          "xclk": {
            "direction": "O"
          }
        }
      },
      "cntl_0": {
        "vlnv": "xilinx.com:module_ref:cntl:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_cntl_0_0",
        "xci_path": "ip\\design_1_cntl_0_0\\design_1_cntl_0_0.xci",
        "inst_hier_path": "cntl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cntl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "resend_in": {
            "direction": "I"
          },
          "cntl_in": {
            "direction": "I"
          },
          "resend_out": {
            "direction": "O"
          },
          "cntl_out": {
            "direction": "O"
          }
        }
      },
      "vga_0": {
        "vlnv": "xilinx.com:module_ref:vga:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_vga_0_0",
        "xci_path": "ip\\design_1_vga_0_0\\design_1_vga_0_0.xci",
        "inst_hier_path": "vga_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pix_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125185185",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "cntl": {
            "direction": "I"
          },
          "zoom": {
            "direction": "I"
          },
          "frame_fix": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "vga_h_sync": {
            "direction": "O"
          },
          "vga_v_sync": {
            "direction": "O"
          },
          "vga_red": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_blue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_green": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "frame_adress": {
            "direction": "O",
            "left": "18",
            "right": "0"
          }
        }
      },
      "ov_5640_caputre_0": {
        "vlnv": "xilinx.com:module_ref:ov_5640_caputre:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ov_5640_caputre_0_0",
        "xci_path": "ip\\design_1_ov_5640_caputre_0_0\\design_1_ov_5640_caputre_0_0.xci",
        "inst_hier_path": "ov_5640_caputre_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ov_5640_caputre",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pclk": {
            "direction": "I"
          },
          "camera_v_sync": {
            "direction": "I"
          },
          "camera_h_ref": {
            "direction": "I"
          },
          "zoom": {
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "18",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wr_en": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "231.877"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "252.764"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.175"
          },
          "CLKOUT2_JITTER": {
            "value": "242.673"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "252.764"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_vga"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_reg"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "21.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.625"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "7"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "9",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "307200"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "Net1": {
        "ports": [
          "clk_in1",
          "cntl_0/clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "Net2": {
        "ports": [
          "sda",
          "ov5640_controller_0/sda"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "vga_0/frame_fix"
        ]
      },
      "camera_h_ref_0_1": {
        "ports": [
          "camera_h_ref",
          "ov_5640_caputre_0/camera_h_ref"
        ]
      },
      "camera_v_sync_0_1": {
        "ports": [
          "camera_v_sync",
          "ov_5640_caputre_0/camera_v_sync"
        ]
      },
      "clk_wiz_0_clk_reg": {
        "ports": [
          "clk_wiz_0/clk_reg",
          "ov5640_controller_0/clk"
        ]
      },
      "clk_wiz_0_clk_vga": {
        "ports": [
          "clk_wiz_0/clk_vga",
          "vga_0/pix_clk",
          "blk_mem_gen_0/clkb"
        ]
      },
      "cntl_0_cntl_out": {
        "ports": [
          "cntl_0/cntl_out",
          "vga_0/cntl"
        ]
      },
      "cntl_0_resend_out": {
        "ports": [
          "cntl_0/resend_out",
          "ov5640_controller_0/resend"
        ]
      },
      "cntl_in_0_1": {
        "ports": [
          "cntl_in",
          "cntl_0/cntl_in"
        ]
      },
      "din_0_1": {
        "ports": [
          "din",
          "ov_5640_caputre_0/din"
        ]
      },
      "ov5640_controller_0_config_finished": {
        "ports": [
          "ov5640_controller_0/config_finished",
          "config_finished"
        ]
      },
      "ov5640_controller_0_pwdn": {
        "ports": [
          "ov5640_controller_0/pwdn",
          "pwdn"
        ]
      },
      "ov5640_controller_0_reset": {
        "ports": [
          "ov5640_controller_0/reset",
          "reset"
        ]
      },
      "ov5640_controller_0_scl": {
        "ports": [
          "ov5640_controller_0/scl",
          "scl"
        ]
      },
      "ov5640_controller_0_xclk": {
        "ports": [
          "ov5640_controller_0/xclk",
          "xclk"
        ]
      },
      "ov_5640_caputre_0_addr": {
        "ports": [
          "ov_5640_caputre_0/addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "ov_5640_caputre_0_dout": {
        "ports": [
          "ov_5640_caputre_0/dout",
          "blk_mem_gen_0/dina"
        ]
      },
      "ov_5640_caputre_0_wr_en": {
        "ports": [
          "ov_5640_caputre_0/wr_en",
          "blk_mem_gen_0/wea"
        ]
      },
      "pclk_0_1": {
        "ports": [
          "pclk",
          "ov_5640_caputre_0/pclk",
          "blk_mem_gen_0/clka"
        ]
      },
      "resend_in_0_1": {
        "ports": [
          "resend_in",
          "cntl_0/resend_in"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn",
          "clk_wiz_0/resetn"
        ]
      },
      "vga_0_frame_adress": {
        "ports": [
          "vga_0/frame_adress",
          "blk_mem_gen_0/addrb"
        ]
      },
      "vga_0_vga_blue": {
        "ports": [
          "vga_0/vga_blue",
          "vga_blue"
        ]
      },
      "vga_0_vga_green": {
        "ports": [
          "vga_0/vga_green",
          "vga_green"
        ]
      },
      "vga_0_vga_h_sync": {
        "ports": [
          "vga_0/vga_h_sync",
          "vga_h_sync"
        ]
      },
      "vga_0_vga_red": {
        "ports": [
          "vga_0/vga_red",
          "vga_red"
        ]
      },
      "vga_0_vga_v_sync": {
        "ports": [
          "vga_0/vga_v_sync",
          "vga_v_sync"
        ]
      },
      "zoom_0_1": {
        "ports": [
          "zoom",
          "vga_0/zoom",
          "ov_5640_caputre_0/zoom"
        ]
      }
    }
  }
}