// Seed: 938709094
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  wire id_3;
  assign id_2[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0 modCall_1 (id_3);
  id_7 :
  assert property (@(negedge 1 or id_7) id_7)
  else;
  assign id_4 = "";
endmodule
