[{"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D1"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "attributes": []}, {"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D6"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_31_INT_OUT0"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E21"}, "attributes": []}, {"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D2"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_1_INT_OUT0"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "BYPASS_E5"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "VCC_WIRE"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E31"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "VCC_WIRE"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E13"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E13"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D2"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E29"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D4"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E7"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D1"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "VCC_WIRE"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E17"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "BYPASS_E6"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_1_INT_OUT0"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "BYPASS_E5"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_15_INT_OUT1"}, "attributes": []}, {"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D5"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E21"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D6"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "VCC_WIRE"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E7"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "VCC_WIRE"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E29"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "BYPASS_E6"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_31_INT_OUT0"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_13_INT_OUT1"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "BYPASS_E6"}, "attributes": []}, {"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D4"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E17"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D3"}, "attributes": []}, {"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D3"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "LOGIC_OUTS_E16"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "INT_NODE_IMUX_13_INT_OUT1"}, "attributes": []}, {"begin": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "IMUX_E31"}, "end": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D5"}, "attributes": []}, {"begin": {"tile": {"name": "CLEL_R", "x": 1, "y": 0}, "name": "CLE_CLE_L_SITE_0_D_O"}, "end": {"tile": {"name": "INT", "x": 1, "y": 0}, "name": "LOGIC_OUTS_E16"}, "attributes": []}]