
########################################################################
Get environment info ...
########################################################################
ENV VAR: TCL_LIBRARY = /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../../share/lib/tcltk/08.64/tcl8.6
ENV VAR: TCLX_LIBRARY = /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../../share/lib/tclx/08.40
ENV VAR: TCLLIBPATH = /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../../share/lib/itcl/3.4.1 /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../../share/lib/tclxml/3.2 /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../../share/lib/tcllib/1.18
ENV VAR: PEGASUS_PVL_LIBRARY = /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../Pegasus/bin/64bit/etc/pvl/tcl
ENV VAR: PEGASUS_TVL_LIBRARY = /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../Pegasus/bin/64bit/etc/preproc/tcl
ENV VAR: PEGASUS_LVS_DEVICE_DFM_LIBRARY = /apps/ssg_tools/production/pegasus/232/23.25.008-e831/tools.lnx86/pegasus/bin/64bit/../../../Pegasus/bin/64bit/etc/lvs_device_dfm/tcl
ENV VAR: LSF_ENVDIR = /grid/sfi/farm/nflsfdpc01/conf
ENV VAR: LSF_SERVERDIR = /grid/sfi/farm/nflsfdpc01/10.1/linux3.10-glibc2.17-x86_64/etc
ENV VAR: LSB_JOBID = 8371955


########################################################################
Parsing Rule File scr/cdn_hs_phy_top.LVSwD.pvl ...
########################################################################
#DEFINE WELL_TO_PG_CHECK
#DEFINE GATE_TO_PG_CHECK
#DEFINE DS_TO_PG_CHECK
#DEFINE FLOATING_WELL_CHECK
#DEFINE LVSDMY4_CHECK
#DEFINE PICKUP_CHECK
#DEFINE PSUB2_ERC_CHECK
#DEFINE REGMOS_MNPP_MPGG_CHECK
#DEFINE MPODE_MNPP_MPGG_CHECK
#DEFINE FLRMOS_MNPP_MPGG_CHECK
#DEFINE FILTER_PODE
#DEFINE FILTER_MPODE
#DEFINE FILTER_FLRMOS
#DEFINE MATCHFLAG
#DEFINE METAL_MAIN_CHECK
include "/process/tsmcN5/data/g/PEGASUS/LVS/v1d2b/MAIN_DECK/PEGASUS_FLOW/DFM/PEGASUS.logic_operation2.enc"
include "C:\Users\chenweif\Checker_dev\CHECKLIST\CHECKLIST\IP_project_folder\ruledeck\2.0\DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b"
SCHEMATIC_PRIMARY "cdn_hs_phy_top";
SCHEMATIC_PATH "dbs/cdn_hs_phy_top.cdl" cdl;
LAYOUT_TEXT VDDQ 1762.677 0 AP_text;
LAYOUT_TEXT VSS 1762.677 159.6 AP_text;
LAYOUT_TEXT VDDQ 1762.677 319.2 AP_text;
LAYOUT_TEXT VSS 1762.677 478.8 AP_text;
LAYOUT_TEXT VDDQ 1762.677 638.4 AP_text;
LAYOUT_TEXT VSS 1762.677 798 AP_text;
LAYOUT_TEXT VDDQ 1762.677 957.6 AP_text;
LAYOUT_TEXT VSS 1762.677 1117.2 AP_text;
LAYOUT_TEXT VDDQ 1762.677 1276.8 AP_text;
LAYOUT_TEXT VSS 1762.677 1436.4 AP_text;
LAYOUT_TEXT VDDQ 1762.677 1596 AP_text;
LAYOUT_TEXT VSS 1762.677 1755.6 AP_text;
LAYOUT_TEXT VDDQ 1762.677 1915.2 AP_text;
LAYOUT_TEXT VDDQ 1762.677 2553.6 AP_text;
LAYOUT_TEXT VSS 1762.677 2713.2 AP_text;
LAYOUT_TEXT VDDQ 1762.677 2872.8 AP_text;
LAYOUT_TEXT VSS 1762.677 3032.4 AP_text;
LAYOUT_TEXT VDDQ 1762.677 3192 AP_text;
LAYOUT_TEXT VSS 1762.677 3351.6 AP_text;
LAYOUT_TEXT VDDQ 1762.677 3511.2 AP_text;
LAYOUT_TEXT VSS 1762.677 3670.8 AP_text;
LAYOUT_TEXT VDDQ 1762.677 3830.4 AP_text;
LAYOUT_TEXT VSS 1762.677 3990 AP_text;
LAYOUT_TEXT VDDQ 1762.677 4149.6 AP_text;
LAYOUT_TEXT VSS 1762.677 4309.2 AP_text;
LAYOUT_TEXT VDDQ 1762.677 4468.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[0] 1618.937 79.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[1] 1618.937 239.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[6] 1618.937 399 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[7] 1618.937 558.6 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[0] 1618.937 718.2 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[1] 1618.937 877.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[6] 1618.937 1037.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[7] 1618.937 1197 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[0] 1618.937 1356.6 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[1] 1618.937 1516.2 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[6] 1618.937 1675.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[7] 1618.937 1835.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[7] 1618.937 2633.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[6] 1618.937 2793 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[1] 1618.937 2952.6 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[0] 1618.937 3112.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[7] 1618.937 3271.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[6] 1618.937 3431.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[1] 1618.937 3591 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[0] 1618.937 3750.6 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[7] 1618.937 3910.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[6] 1618.937 4069.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[1] 1618.937 4229.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[0] 1618.937 4389 AP_text;
LAYOUT_TEXT VDDQ 1512.937 0 AP_text;
LAYOUT_TEXT VDD 1512.937 159.6 AP_text;
LAYOUT_TEXT VSS 1512.937 319.2 AP_text;
LAYOUT_TEXT VDD 1512.937 478.8 AP_text;
LAYOUT_TEXT VDDQ 1512.937 638.4 AP_text;
LAYOUT_TEXT VDD 1512.937 798 AP_text;
LAYOUT_TEXT VSS 1512.937 957.6 AP_text;
LAYOUT_TEXT VDD 1512.937 1117.2 AP_text;
LAYOUT_TEXT VDDQ 1512.937 1276.8 AP_text;
LAYOUT_TEXT VDD 1512.937 1436.4 AP_text;
LAYOUT_TEXT VSS 1512.937 1596 AP_text;
LAYOUT_TEXT VDD 1512.937 1755.6 AP_text;
LAYOUT_TEXT VDDQ 1512.937 1915.2 AP_text;
LAYOUT_TEXT VDDQ 1512.937 2553.6 AP_text;
LAYOUT_TEXT VDD 1512.937 2713.2 AP_text;
LAYOUT_TEXT VSS 1512.937 2872.8 AP_text;
LAYOUT_TEXT VDD 1512.937 3032.4 AP_text;
LAYOUT_TEXT VDDQ 1512.937 3192 AP_text;
LAYOUT_TEXT VDD 1512.937 3351.6 AP_text;
LAYOUT_TEXT VSS 1512.937 3511.2 AP_text;
LAYOUT_TEXT VDD 1512.937 3670.8 AP_text;
LAYOUT_TEXT VDDQ 1512.937 3830.4 AP_text;
LAYOUT_TEXT VDD 1512.937 3990 AP_text;
LAYOUT_TEXT VSS 1512.937 4149.6 AP_text;
LAYOUT_TEXT VDD 1512.937 4309.2 AP_text;
LAYOUT_TEXT VDDQ 1512.937 4468.8 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds2_p 1406.937 79.8 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds2_m 1406.937 239.4 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds2_m 1406.937 399 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds2_p 1406.937 558.6 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds3_p 1406.937 718.2 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds3_m 1406.937 877.8 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds3_m 1406.937 1037.4 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds3_p 1406.937 1197 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds4_p 1406.937 1356.6 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds4_m 1406.937 1516.2 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds4_m 1406.937 1675.8 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds4_p 1406.937 1835.4 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds4_p 1406.937 2633.4 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds4_m 1406.937 2793 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds4_m 1406.937 2952.6 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds4_p 1406.937 3112.2 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds3_p 1406.937 3271.8 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds3_m 1406.937 3431.4 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds3_m 1406.937 3591 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds3_p 1406.937 3750.6 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds2_p 1406.937 3910.2 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds2_m 1406.937 4069.8 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds2_m 1406.937 4229.4 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds2_p 1406.937 4389 AP_text;
LAYOUT_TEXT VSS 1300.937 0 AP_text;
LAYOUT_TEXT VDD_PLL_DS2A 1300.937 159.6 AP_text;
LAYOUT_TEXT VSS 1300.937 319.2 AP_text;
LAYOUT_TEXT VDD 1300.937 478.8 AP_text;
LAYOUT_TEXT VSS 1300.937 638.4 AP_text;
LAYOUT_TEXT VDD_PLL_DS3A 1300.937 798 AP_text;
LAYOUT_TEXT VSS 1300.937 957.6 AP_text;
LAYOUT_TEXT VDD 1300.937 1117.2 AP_text;
LAYOUT_TEXT VSS 1300.937 1276.8 AP_text;
LAYOUT_TEXT VDD_PLL_DS4A 1300.937 1436.4 AP_text;
LAYOUT_TEXT VSS 1300.937 1596 AP_text;
LAYOUT_TEXT VDD 1300.937 1755.6 AP_text;
LAYOUT_TEXT VSS 1300.937 1915.2 AP_text;
LAYOUT_TEXT VSS 1300.937 2074.8 AP_text;
LAYOUT_TEXT VSS 1300.937 2234.4 AP_text;
LAYOUT_TEXT VSS 1300.937 2394 AP_text;
LAYOUT_TEXT VSS 1300.937 2553.6 AP_text;
LAYOUT_TEXT VDD 1300.937 2713.2 AP_text;
LAYOUT_TEXT VSS 1300.937 2872.8 AP_text;
LAYOUT_TEXT VDD_PLL_DS4B 1300.937 3032.4 AP_text;
LAYOUT_TEXT VSS 1300.937 3192 AP_text;
LAYOUT_TEXT VDD 1300.937 3351.6 AP_text;
LAYOUT_TEXT VSS 1300.937 3511.2 AP_text;
LAYOUT_TEXT VDD_PLL_DS3B 1300.937 3670.8 AP_text;
LAYOUT_TEXT VSS 1300.937 3830.4 AP_text;
LAYOUT_TEXT VDD 1300.937 3990 AP_text;
LAYOUT_TEXT VSS 1300.937 4149.6 AP_text;
LAYOUT_TEXT VDD_PLL_DS2B 1300.937 4309.2 AP_text;
LAYOUT_TEXT VSS 1300.937 4468.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[3] 1194.937 79.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[2] 1194.937 239.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[5] 1194.937 399 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds2[4] 1194.937 558.6 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[3] 1194.937 718.2 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[2] 1194.937 877.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[5] 1194.937 1037.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds3[4] 1194.937 1197 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[3] 1194.937 1356.6 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[2] 1194.937 1516.2 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[5] 1194.937 1675.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds4[4] 1194.937 1835.4 AP_text;
LAYOUT_TEXT VDD_PLL_TOP 1194.937 1995 AP_text;
LAYOUT_TEXT VDD 1194.937 2154.6 AP_text;
LAYOUT_TEXT VDD 1194.937 2314.2 AP_text;
LAYOUT_TEXT VDD 1194.937 2473.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[4] 1194.937 2633.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[5] 1194.937 2793 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[2] 1194.937 2952.6 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds4[3] 1194.937 3112.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[4] 1194.937 3271.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[5] 1194.937 3431.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[2] 1194.937 3591 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds3[3] 1194.937 3750.6 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[4] 1194.937 3910.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[5] 1194.937 4069.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[2] 1194.937 4229.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds2[3] 1194.937 4389 AP_text;
LAYOUT_TEXT VDDQ 1036.189 0 AP_text;
LAYOUT_TEXT VSS 1036.189 159.6 AP_text;
LAYOUT_TEXT VSS 1036.189 319.2 AP_text;
LAYOUT_TEXT VSS 1036.189 478.8 AP_text;
LAYOUT_TEXT VDDQ 1036.189 638.4 AP_text;
LAYOUT_TEXT VSS 1036.189 798 AP_text;
LAYOUT_TEXT VSS 1036.189 957.6 AP_text;
LAYOUT_TEXT VSS 1036.189 1117.2 AP_text;
LAYOUT_TEXT VDDQ 1036.189 1276.8 AP_text;
LAYOUT_TEXT VSS 1036.189 1436.4 AP_text;
LAYOUT_TEXT VSS 1036.189 1596 AP_text;
LAYOUT_TEXT VSS 1036.189 1755.6 AP_text;
LAYOUT_TEXT VDDQ 1036.189 1915.2 AP_text;
LAYOUT_TEXT VSS 1036.189 2074.8 AP_text;
LAYOUT_TEXT VSS 1036.189 2234.4 AP_text;
LAYOUT_TEXT VSS 1036.189 2394 AP_text;
LAYOUT_TEXT VDDQ 1036.189 2553.6 AP_text;
LAYOUT_TEXT VSS 1036.189 2713.2 AP_text;
LAYOUT_TEXT VSS 1036.189 2872.8 AP_text;
LAYOUT_TEXT VSS 1036.189 3032.4 AP_text;
LAYOUT_TEXT VDDQ 1036.189 3192 AP_text;
LAYOUT_TEXT VSS 1036.189 3351.6 AP_text;
LAYOUT_TEXT VSS 1036.189 3511.2 AP_text;
LAYOUT_TEXT VSS 1036.189 3670.8 AP_text;
LAYOUT_TEXT VDDQ 1036.189 3830.4 AP_text;
LAYOUT_TEXT VSS 1036.189 3990 AP_text;
LAYOUT_TEXT VSS 1036.189 4149.6 AP_text;
LAYOUT_TEXT VSS 1036.189 4309.2 AP_text;
LAYOUT_TEXT VDDQ 1036.189 4468.8 AP_text;
LAYOUT_TEXT VDD 926.364 79.8 AP_text;
LAYOUT_TEXT VDD 926.364 239.4 AP_text;
LAYOUT_TEXT VDD 926.364 399 AP_text;
LAYOUT_TEXT VDD 926.364 558.6 AP_text;
LAYOUT_TEXT VDD 926.364 718.2 AP_text;
LAYOUT_TEXT VDD 926.364 877.8 AP_text;
LAYOUT_TEXT VDD 926.364 1037.4 AP_text;
LAYOUT_TEXT VDD 926.364 1197 AP_text;
LAYOUT_TEXT VDD 926.364 1356.6 AP_text;
LAYOUT_TEXT VDD 926.364 1516.2 AP_text;
LAYOUT_TEXT VDD 926.364 1675.8 AP_text;
LAYOUT_TEXT VDD 926.364 1835.4 AP_text;
LAYOUT_TEXT VDD 926.364 1995 AP_text;
LAYOUT_TEXT VDD 926.364 2154.6 AP_text;
LAYOUT_TEXT VDD 926.364 2314.2 AP_text;
LAYOUT_TEXT VDD 926.364 2473.8 AP_text;
LAYOUT_TEXT VDD 926.364 2633.4 AP_text;
LAYOUT_TEXT VDD 926.364 2793 AP_text;
LAYOUT_TEXT VDD 926.364 2952.6 AP_text;
LAYOUT_TEXT VDD 926.364 3112.2 AP_text;
LAYOUT_TEXT VDD 926.364 3271.8 AP_text;
LAYOUT_TEXT VDD 926.364 3431.4 AP_text;
LAYOUT_TEXT VDD 926.364 3591 AP_text;
LAYOUT_TEXT VDD 926.364 3750.6 AP_text;
LAYOUT_TEXT VDD 926.364 3910.2 AP_text;
LAYOUT_TEXT VDD 926.364 4069.8 AP_text;
LAYOUT_TEXT VDD 926.364 4229.4 AP_text;
LAYOUT_TEXT VDD 926.364 4389 AP_text;
LAYOUT_TEXT VDDQ 816.488 0 AP_text;
LAYOUT_TEXT VSS 816.488 159.6 AP_text;
LAYOUT_TEXT VSS 816.488 319.2 AP_text;
LAYOUT_TEXT VSS 816.488 478.8 AP_text;
LAYOUT_TEXT VDDQ 816.488 638.4 AP_text;
LAYOUT_TEXT VSS 816.488 798 AP_text;
LAYOUT_TEXT VSS 816.488 957.6 AP_text;
LAYOUT_TEXT VSS 816.488 1117.2 AP_text;
LAYOUT_TEXT VDDQ 816.488 1276.8 AP_text;
LAYOUT_TEXT VSS 816.488 1436.4 AP_text;
LAYOUT_TEXT VDDQ 816.488 1596 AP_text;
LAYOUT_TEXT VSS 816.488 1755.6 AP_text;
LAYOUT_TEXT VSS 816.488 1915.2 AP_text;
LAYOUT_TEXT VSS 816.488 2074.8 AP_text;
LAYOUT_TEXT VDDQ 816.488 2234.4 AP_text;
LAYOUT_TEXT VDD_PLL_CA 816.488 2394 AP_text;
LAYOUT_TEXT VDDQ 816.488 2553.6 AP_text;
LAYOUT_TEXT VSS 816.488 2713.2 AP_text;
LAYOUT_TEXT VSS 816.488 2872.8 AP_text;
LAYOUT_TEXT VSS 816.488 3032.4 AP_text;
LAYOUT_TEXT VDDQ 816.488 3192 AP_text;
LAYOUT_TEXT VSS 816.488 3351.6 AP_text;
LAYOUT_TEXT VSS 816.488 3511.2 AP_text;
LAYOUT_TEXT VSS 816.488 3670.8 AP_text;
LAYOUT_TEXT VDDQ 816.488 3830.4 AP_text;
LAYOUT_TEXT VSS 816.488 3990 AP_text;
LAYOUT_TEXT VSS 816.488 4149.6 AP_text;
LAYOUT_TEXT VSS 816.488 4309.2 AP_text;
LAYOUT_TEXT VDDQ 816.488 4468.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[3] 657.74 79.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[2] 657.74 239.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[5] 657.74 399 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[4] 657.74 558.6 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[3] 657.74 718.2 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[2] 657.74 877.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[5] 657.74 1037.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[4] 657.74 1197 AP_text;
LAYOUT_TEXT pad_atb0 657.74 1356.6 AP_text;
LAYOUT_TEXT pad_atb1 657.74 1516.2 AP_text;
LAYOUT_TEXT pad_mem_cs_a_n[0] 657.74 1675.8 AP_text;
LAYOUT_TEXT pad_mem_cs_a_n[1] 657.74 1835.4 AP_text;
LAYOUT_TEXT pad_mem_address_a[0] 657.74 1995 AP_text;
LAYOUT_TEXT pad_mem_address_a[2] 657.74 2154.6 AP_text;
LAYOUT_TEXT pad_mem_address_a[3] 657.74 2314.2 AP_text;
LAYOUT_TEXT pad_mem_address_b[3] 657.74 2473.8 AP_text;
LAYOUT_TEXT pad_mem_address_b[2] 657.74 2633.4 AP_text;
LAYOUT_TEXT pad_mem_address_b[0] 657.74 2793 AP_text;
LAYOUT_TEXT pad_mem_cs_b_n[1] 657.74 2952.6 AP_text;
LAYOUT_TEXT pad_mem_cs_b_n[0] 657.74 3112.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[4] 657.74 3271.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[5] 657.74 3431.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[2] 657.74 3591 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[3] 657.74 3750.6 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[4] 657.74 3910.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[5] 657.74 4069.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[2] 657.74 4229.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[3] 657.74 4389 AP_text;
LAYOUT_TEXT VSS 551.74 0 AP_text;
LAYOUT_TEXT VDD_PLL_DS1A 551.74 159.6 AP_text;
LAYOUT_TEXT VSS 551.74 319.2 AP_text;
LAYOUT_TEXT VDD 551.74 478.8 AP_text;
LAYOUT_TEXT VSS 551.74 638.4 AP_text;
LAYOUT_TEXT VDD_PLL_DS0A 551.74 798 AP_text;
LAYOUT_TEXT VSS 551.74 957.6 AP_text;
LAYOUT_TEXT VDD 551.74 1117.2 AP_text;
LAYOUT_TEXT VSS 551.74 1276.8 AP_text;
LAYOUT_TEXT VSS 551.74 1436.4 AP_text;
LAYOUT_TEXT VSS 551.74 1596 AP_text;
LAYOUT_TEXT VDD 551.74 1755.6 AP_text;
LAYOUT_TEXT VSS 551.74 1915.2 AP_text;
LAYOUT_TEXT VDD 551.74 2074.8 AP_text;
LAYOUT_TEXT VSS 551.74 2234.4 AP_text;
LAYOUT_TEXT VDD 551.74 2394 AP_text;
LAYOUT_TEXT VSS 551.74 2553.6 AP_text;
LAYOUT_TEXT VDD 551.74 2713.2 AP_text;
LAYOUT_TEXT VSS 551.74 2872.8 AP_text;
LAYOUT_TEXT VDD 551.74 3032.4 AP_text;
LAYOUT_TEXT VSS 551.74 3192 AP_text;
LAYOUT_TEXT VDD 551.74 3351.6 AP_text;
LAYOUT_TEXT VSS 551.74 3511.2 AP_text;
LAYOUT_TEXT VDD_PLL_DS0B 551.74 3670.8 AP_text;
LAYOUT_TEXT VSS 551.74 3830.4 AP_text;
LAYOUT_TEXT VDD 551.74 3990 AP_text;
LAYOUT_TEXT VSS 551.74 4149.6 AP_text;
LAYOUT_TEXT VDD_PLL_DS1B 551.74 4309.2 AP_text;
LAYOUT_TEXT VSS 551.74 4468.8 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds1_p 445.74 79.8 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds1_m 445.74 239.4 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds1_m 445.74 399 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds1_p 445.74 558.6 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds0_p 445.74 718.2 AP_text;
LAYOUT_TEXT pad_mem_dqs_a_ds0_m 445.74 877.8 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds0_m 445.74 1037.4 AP_text;
LAYOUT_TEXT pad_mem_dm_a_ds0_p 445.74 1197 AP_text;
LAYOUT_TEXT pad_cal_0 445.74 1356.6 AP_text;
LAYOUT_TEXT pad_mem_error_n 445.74 1516.2 AP_text;
LAYOUT_TEXT VSS 445.74 1675.8 AP_text;
LAYOUT_TEXT pad_mem_address_a[6] 445.74 1835.4 AP_text;
LAYOUT_TEXT pad_mem_address_a[1] 445.74 1995 AP_text;
LAYOUT_TEXT pad_mem_clk_n[0] 445.74 2154.6 AP_text;
LAYOUT_TEXT pad_mem_clk[0] 445.74 2314.2 AP_text;
LAYOUT_TEXT pad_mem_clk[1] 445.74 2473.8 AP_text;
LAYOUT_TEXT pad_mem_clk_n[1] 445.74 2633.4 AP_text;
LAYOUT_TEXT pad_mem_address_b[1] 445.74 2793 AP_text;
LAYOUT_TEXT pad_mem_address_b[6] 445.74 2952.6 AP_text;
LAYOUT_TEXT VSS 445.74 3112.2 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds0_p 445.74 3271.8 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds0_m 445.74 3431.4 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds0_m 445.74 3591 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds0_p 445.74 3750.6 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds1_p 445.74 3910.2 AP_text;
LAYOUT_TEXT pad_mem_dm_b_ds1_m 445.74 4069.8 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds1_m 445.74 4229.4 AP_text;
LAYOUT_TEXT pad_mem_dqs_b_ds1_p 445.74 4389 AP_text;
LAYOUT_TEXT VDDQ 339.74 0 AP_text;
LAYOUT_TEXT VDD 339.74 159.6 AP_text;
LAYOUT_TEXT VSS 339.74 319.2 AP_text;
LAYOUT_TEXT VDD 339.74 478.8 AP_text;
LAYOUT_TEXT VDDQ 339.74 638.4 AP_text;
LAYOUT_TEXT VDD 339.74 798 AP_text;
LAYOUT_TEXT VSS 339.74 957.6 AP_text;
LAYOUT_TEXT VDD 339.74 1117.2 AP_text;
LAYOUT_TEXT VDDQ 339.74 1276.8 AP_text;
LAYOUT_TEXT VSS 339.74 1436.4 AP_text;
LAYOUT_TEXT VDDQ 339.74 1596 AP_text;
LAYOUT_TEXT VDD 339.74 1755.6 AP_text;
LAYOUT_TEXT VSS 339.74 1915.2 AP_text;
LAYOUT_TEXT VDD 339.74 2074.8 AP_text;
LAYOUT_TEXT VSS 339.74 2234.4 AP_text;
LAYOUT_TEXT VDDQ_CK 339.74 2394 AP_text;
LAYOUT_TEXT VSS 339.74 2553.6 AP_text;
LAYOUT_TEXT VDD 339.74 2713.2 AP_text;
LAYOUT_TEXT VSS 339.74 2872.8 AP_text;
LAYOUT_TEXT VDD 339.74 3032.4 AP_text;
LAYOUT_TEXT VDDQ 339.74 3192 AP_text;
LAYOUT_TEXT VDD 339.74 3351.6 AP_text;
LAYOUT_TEXT VSS 339.74 3511.2 AP_text;
LAYOUT_TEXT VDD 339.74 3670.8 AP_text;
LAYOUT_TEXT VDDQ 339.74 3830.4 AP_text;
LAYOUT_TEXT VDD 339.74 3990 AP_text;
LAYOUT_TEXT VSS 339.74 4149.6 AP_text;
LAYOUT_TEXT VDD 339.74 4309.2 AP_text;
LAYOUT_TEXT VDDQ 339.74 4468.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[0] 233.74 79.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[1] 233.74 239.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[6] 233.74 399 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds1[7] 233.74 558.6 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[0] 233.74 718.2 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[1] 233.74 877.8 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[6] 233.74 1037.4 AP_text;
LAYOUT_TEXT pad_mem_data_a_ds0[7] 233.74 1197 AP_text;
LAYOUT_TEXT VSS 233.74 1356.6 AP_text;
LAYOUT_TEXT pad_mem_reset_n 233.74 1516.2 AP_text;
LAYOUT_TEXT pad_mem_parity_in_a 233.74 1675.8 AP_text;
LAYOUT_TEXT pad_mem_address_a[5] 233.74 1835.4 AP_text;
LAYOUT_TEXT pad_mem_address_a[4] 233.74 1995 AP_text;
LAYOUT_TEXT pad_mem_cs_a_n[3] 233.74 2154.6 AP_text;
LAYOUT_TEXT pad_mem_cs_a_n[2] 233.74 2314.2 AP_text;
LAYOUT_TEXT pad_mem_cs_b_n[2] 233.74 2473.8 AP_text;
LAYOUT_TEXT pad_mem_cs_b_n[3] 233.74 2633.4 AP_text;
LAYOUT_TEXT pad_mem_address_b[4] 233.74 2793 AP_text;
LAYOUT_TEXT pad_mem_address_b[5] 233.74 2952.6 AP_text;
LAYOUT_TEXT pad_mem_parity_in_b 233.74 3112.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[7] 233.74 3271.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[6] 233.74 3431.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[1] 233.74 3591 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds0[0] 233.74 3750.6 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[7] 233.74 3910.2 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[6] 233.74 4069.8 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[1] 233.74 4229.4 AP_text;
LAYOUT_TEXT pad_mem_data_b_ds1[0] 233.74 4389 AP_text;
LAYOUT_TEXT VSS 90 159.6 AP_text;
LAYOUT_TEXT VSS 90 319.2 AP_text;
LAYOUT_TEXT VSS 90 478.8 AP_text;
LAYOUT_TEXT VDDQ 90 638.4 AP_text;
LAYOUT_TEXT VSS 90 798 AP_text;
LAYOUT_TEXT VSS 90 957.6 AP_text;
LAYOUT_TEXT VSS 90 1117.2 AP_text;
LAYOUT_TEXT VDDQ 90 1276.8 AP_text;
LAYOUT_TEXT VSS 90 1436.4 AP_text;
LAYOUT_TEXT VDDQ 90 1596 AP_text;
LAYOUT_TEXT VSS 90 1755.6 AP_text;
LAYOUT_TEXT VSS 90 1915.2 AP_text;
LAYOUT_TEXT VSS 90 2074.8 AP_text;
LAYOUT_TEXT VSS 90 2234.4 AP_text;
LAYOUT_TEXT VSS 90 2553.6 AP_text;
LAYOUT_TEXT VSS 90 2713.2 AP_text;
LAYOUT_TEXT VSS 90 2872.8 AP_text;
LAYOUT_TEXT VSS 90 3032.4 AP_text;
LAYOUT_TEXT VDDQ 90 3192 AP_text;
LAYOUT_TEXT VSS 90 3351.6 AP_text;
LAYOUT_TEXT VSS 90 3511.2 AP_text;
LAYOUT_TEXT VSS 90 3670.8 AP_text;
LAYOUT_TEXT VDDQ 90 3830.4 AP_text;
LAYOUT_TEXT VSS 90 3990 AP_text;
LAYOUT_TEXT VSS 90 4149.6 AP_text;
LAYOUT_TEXT VSS 90 4309.2 AP_text;
HCELL_FILE "dbs/cdn_hs_phy_top.uniq.hcell";
ABORT_ON_LAYOUT_ERROR YES;
LAYOUT_PRIMARY "cdn_hs_phy_top";
LAYOUT_PATH "dbs/cdn_hs_phy_top.uniquify.gds.gz";
LAYOUT_FORMAT GDSII;
variable PRESCALE 1;
variable POWER_NAME VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST;
variable GROUND_NAME VSS;
LAYOUT_CELL_LIST pcells "crtmom_2t*" crtmom_mx_4t* crtmom_wo* crtmom_wo_mx* crtmom_wo_rf* moscap_rf* moscap_rf12* moscap_rf12_nw* moscap_rf12od15* moscap_rf12od15_nw* moscap_rf_nw*;
PRESERVE_CELL_LIST pcells;
LVS_SHORT_EQUIVALENT_NODES NO;
variable MOS_Werr 0;
variable MOS_Lerr 0;
variable MOS_NFINerr 0;
variable MOS_PPITCHerr 0;
variable MOS_FBOUNDerr 0;
variable DIO_Aerr 0;
variable DIO_Perr 0;
variable DIO_Werr 0;
variable DIO_Lerr 0;
variable DIO_NFINerr 0;
variable DIOWELL_Aerr 0;
variable BJT_Aerr 0;
variable RES_Werr 0;
variable RES_Lerr 0;
variable RES_HIEMerr 0;
variable MOSCAP_Werr 0;
variable MOSCAP_Lerr 0;
variable MOSCAP_NFINerr 0;
variable MOM_Werr 0;
variable MOM_Lerr 0;
variable MOM_Serr 0;
variable SPIRAL_Werr 0;
variable SPIRAL_Serr 0;
variable MIMCAP_Aerr 0;
variable FIN_WIDTH 0.006;
variable FIN_SPACE 0.022;
variable FIN_PITCH 0.028;
variable HALF_FIN_WIDTH "( FIN_WIDTH / 2 )";
variable ANARRAY_SHRINK 15;
variable MINGRID_RECT1 0.0001;
variable MINGRID_RECT2 "( MINGRID_RECT1 * 2 )";
variable MINGRID_RECT3 "( MINGRID_RECT1 * 3 )";
variable MINGRID_RECT4 "( MINGRID_RECT1 * 4 )";
variable MINGRID_RECT5 "( MINGRID_RECT1 * 5 )";
variable MINGRID_RECT6 "( MINGRID_RECT1 * 6 )";
variable MINGRID_RECT7 "( MINGRID_RECT1 * 7 )";
variable MINGRID_RECT8 "( MINGRID_RECT1 * 8 )";
variable MINGRID_RECT9 "( MINGRID_RECT1 * 9 )";
variable MINGRID_RECT10 "( MINGRID_RECT1 * 10 )";
variable MINGRID_RECT11 "( MINGRID_RECT1 * 11 )";
variable MINGRID_RECT12 "( MINGRID_RECT1 * 12 )";
variable MINGRID_RECT13 "( MINGRID_RECT1 * 13 )";
variable MINGRID_RECT14 "( MINGRID_RECT1 * 14 )";
variable MINGRID_RECT15 "( MINGRID_RECT1 * 15 )";
variable MINGRID_RECT16 "( MINGRID_RECT1 * 16 )";
variable MINGRID_RECT17 "( MINGRID_RECT1 * 17 )";
variable MINGRID_RECT1_UNIT "( MINGRID_RECT1 * 1e-6 )";
variable MINGRID_RECT1_01_UNIT "(( MINGRID_RECT1 + MINGRID_RECT1 * 0.01 ) * 1e-6)";
variable L_SHAPE_OD_GATE_LEN 0.221;
variable EXPAND_VT_EDGE 0.003;
RESULTS_DB -DRC "drc.db" -GDSII;
[WARN] option -drc is skipped at line 501 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b
REPORT_SUMMARY -DRC "drc.sum";
[WARN] REPORT_SUMMARY -drc is skipped at line 502 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b
RESULTS_DB -ERC "erc.db" -ASCII;
REPORT_SUMMARY -ERC "erc.sum";
MAX_RESULTS -erc all;
LVS_REPORT_FILE "lvs.rep";
LVS_REPORT_MAX 10000;
MASK_RESULTS_DB -NONE;
LVS_FIND_SHORTS YES;
LVS_REPORT_OPT S;
SCHEMATIC_CASE_SENSITIVE YES;
LAYOUT_CASE_SENSITIVE YES;
LVS_COMPARE_CASE NAMES TYPES SUBTYPES VALUES;
INPUT_DB_SCALE 2000;
INPUT_SCALE 20000;
MAGNIFY_IN AUTO;
GRID 1;
UNIT -LENGTH U;
TEXT_DEPTH -PRIMARY;
PORT -DEPTH -PRIMARY;
FLAG -SKEW YES;
FLAG -OFFGRID YES;
LVS_DERIVE_LOGIC NO;
LVS_SPICE -PREFER_PINS YES;
LVS_SPICE -REPLICATE_DEVICES YES;
LVS_ABORT -SUPPLY_ERROR NO;
LVS_ALL_CAP_PINS_SWAPPABLE YES;
LVS_RECOGNIZE_GATES -NONE;
LVS_IGNORE_PORTS NO;
LVS_COMPARE_PORT_NAMES YES;
LVS_REDUCE NO -PARALLEL_BIPOLAR;
LVS_REDUCE NO -PARALLEL_MOS;
LVS_REDUCE NO -PARALLEL_DIODES;
LVS_REDUCE NO -PARALLEL_CAPS;
LVS_REDUCE NO -PARALLEL_RESISTORS;
LVS_REDUCE NO -SERIES_RESISTORS;
LVS_REDUCE NO -SERIES_CAPS;
LVS_FILTER_OPTION AG RC RE RG;
LVS_BREAK_AMBIG_MAX 65536;
VIRTUAL_CONNECT -COLON NO;
LVS_REDUCE_DEVICE rhim -PARALLEL NO;
LVS_REDUCE_DEVICE rhim -SERIES PLUS MINUS NO;
LVS_REDUCE_DEVICE rhim_m -PARALLEL NO;
LVS_REDUCE_DEVICE rhim_m -SERIES PLUS MINUS NO;
LVS_REDUCE_DEVICE rnwsti -PARALLEL NO;
LVS_REDUCE_DEVICE rnwsti -SERIES PLUS MINUS NO;
LVS_REDUCE_DEVICE rnwsti_m -PARALLEL NO;
LVS_REDUCE_DEVICE rnwsti_m -SERIES PLUS MINUS NO;
LVS_REDUCE_DEVICE efuse_m0 -PARALLEL NO;
LVS_REDUCE_DEVICE efuse_m0 -SERIES PLUS MINUS NO;
LVS_REDUCE_DEVICE efuse_m1 -PARALLEL NO;
LVS_REDUCE_DEVICE efuse_m1 -SERIES PLUS MINUS NO;
LVS_REDUCE_DEVICE efuse_mx -PARALLEL NO;
LVS_REDUCE_DEVICE efuse_mx -SERIES PLUS MINUS NO;
RCX_LAYER n_odtap_io_ext p_odtap_io_ext fin_lay M0_A_SRM01 M0_B_SRM01 M0_A_SRM02 M0_B_SRM02 M0_A_SRM03 M0_B_SRM03 mkr_vg mkr_vg_tie M1_A_SRM01 M1_B_SRM01 M1_A_SRM02 M1_B_SRM02 M1_A_SRM03 M1_B_SRM03 mkr_VDR_MD_TAP_FB9 mkr_VDR_MD_TAP n_odtap_fb9_cpp57_ext n_odtap_fb10_cpp57_ext n_odtap_cpp57_ext n_odtap_cpp85_ext n_odtap_fb9_cpp51_ext n_odtap_ext p_odtap_fb9_cpp57_ext p_odtap_fb10_cpp57_ext p_odtap_cpp57_ext p_odtap_cpp85_ext p_odtap_fb9_cpp51_ext p_odtap_ext mkr_cfi_n_core_gpoly_fb1 mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85 mkr_cfi_n_core_gpoly_fb10_cpp57 mkr_cfi_n_core_gpoly_fb1_cpp51 mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85 mkr_cfi_n_core_gpoly_fb9_cpp57 mkr_cfi_p_core_gpoly_fb1 mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85 mkr_cfi_p_core_gpoly_fb10_cpp57 mkr_cfi_p_core_gpoly_fb1_cpp51 mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85 mkr_cfi_p_core_gpoly_fb9_cpp57;
LVS_PROPERTY_INITIALIZE MN [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_PROPERTY_INITIALIZE MP [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_PROPERTY_INITIALIZE LDDN [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_PROPERTY_INITIALIZE LDDP [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_PROPERTY_INITIALIZE nmoscap [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_PROPERTY_INITIALIZE nmoscap_12 [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_PROPERTY_INITIALIZE nmoscap_12od15 [ 
 PROPERTY NF , NFIN , M 
 in_NF = INP_NUM_VAL ( NF ) 
 IF ( IS_MISSING ( in_NF ) ) { 
 NF = 1 
 } ELSE { 
 NF = in_NF 
 } 
 nfin = INP_NUM_VAL ( nfin ) 
 in_M = INP_NUM_VAL ( M ) 
 IF ( IS_MISSING ( in_M ) ) { 
 M = 1 
 } ELSE { 
 M = in_M 
 } 
 M = M * NF 
 ];
LVS_REDUCE_DEVICE MN -parallel NO;
LVS_REDUCE_DEVICE MP -parallel NO;
LVS_REDUCE_DEVICE LDDN -parallel NO;
LVS_REDUCE_DEVICE LDDP -parallel NO;
LVS_REDUCE_SPLIT_GATES NO;
LVS_POWER_NAME "VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST";
LVS_GROUND_NAME "VSS";
BASE_LAYER ODi POi MDi VDi VGi VDRi MOMDMY0 MOMDMY1 MOMDMY2 MOMDMY3 MOMDMY4 MOMDMY5 MOMDMY6 MOMDMY7 MOMDMY8 MOMDMY9 MOMDMY10 MOMDMY11 MOMDMY12 MOMDMY13 MOMDMY14 MOMDMY15 MOMDMY16 NPi PPi;
LAYER_DEF DNW 3000;
LAYER_MAP 1 -DATATYPE 0 3000;
LAYER_DEF NW 3001;
LAYER_MAP 3 -DATATYPE 0 3001;
LAYER_DEF ODi 3002;
LAYER_MAP 6 -DATATYPE 0 3002;
LAYER_DEF SR_DOD 3003;
LAYER_MAP 6 -DATATYPE 7 3003;
LAYER_DEF SRMDEVi 3004;
LAYER_MAP 6 -DATATYPE 100 3004;
LAYER_DEF NT_N 3005;
LAYER_MAP 11 -DATATYPE 0 3005;
LAYER_DEF VTL_Ni 3006;
LAYER_MAP 12 -DATATYPE 0 3006;
LAYER_DEF VTEL_Ni 3007;
LAYER_MAP 12 -DATATYPE 2 3007;
LAYER_DEF VTLN_LL 3008;
LAYER_MAP 12 -DATATYPE 4 3008;
LAYER_DEF VTL_Pi 3009;
LAYER_MAP 13 -DATATYPE 0 3009;
LAYER_DEF VTEL_Pi 3010;
LAYER_MAP 13 -DATATYPE 2 3010;
LAYER_DEF VTLP_LL 3011;
LAYER_MAP 13 -DATATYPE 4 3011;
LAYER_DEF OD12 3012;
LAYER_MAP 14 -DATATYPE 0 3012;
LAYER_DEF OD12_15 3013;
LAYER_MAP 14 -DATATYPE 2 3013;
LAYER_DEF POi 3014;
LAYER_MAP 17 -DATATYPE 0 3014;
LAYER_DEF SR_DPO 3015;
LAYER_MAP 17 -DATATYPE 7 3015;
LAYER_DEF CPOi 3016;
LAYER_MAP 17 -DATATYPE 30 3016;
LAYER_DEF DCPO 3017;
LAYER_MAP 17 -DATATYPE 50 3017;
LAYER_DEF CPP57 3018;
LAYER_MAP 17 -DATATYPE 93 3018;
LAYER_DEF CPP85 3019;
LAYER_MAP 17 -DATATYPE 94 3019;
LAYER_DEF VTS_Ni 3020;
LAYER_MAP 23 -DATATYPE 0 3020;
LAYER_DEF VTS_Pi 3021;
LAYER_MAP 24 -DATATYPE 0 3021;
LAYER_DEF PPi 3022;
LAYER_MAP 25 -DATATYPE 0 3022;
LAYER_DEF NPi 3023;
LAYER_MAP 26 -DATATYPE 0 3023;
LAYER_DEF M1_Ai 3024;
LAYER_MAP 31 -DATATYPE 171 3024;
LAYER_DEF M1_Bi 3025;
LAYER_MAP 31 -DATATYPE 172 3025;
LAYER_DEF DUM1_Ai 3026;
LAYER_MAP 331 -DATATYPE 171 3026;
LAYER_MAP 331 -DATATYPE 181 3026;
LAYER_DEF DUM1_Bi 3027;
LAYER_MAP 331 -DATATYPE 172 3027;
LAYER_MAP 331 -DATATYPE 182 3027;
LAYER_DEF MAIN_M0 3028;
LAYER_MAP 30 -DATATYPE 150 3028;
LAYER_MAP 330 -DATATYPE 150 3028;
LAYER_MAP 330 -DATATYPE 160 3028;
LAYER_DEF MAIN_M1 3029;
LAYER_MAP 31 -DATATYPE 170 3029;
LAYER_MAP 331 -DATATYPE 170 3029;
LAYER_MAP 331 -DATATYPE 180 3029;
LAYER_DEF MAIN_M2 3030;
LAYER_MAP 32 -DATATYPE 150 3030;
LAYER_MAP 32 -DATATYPE 170 3030;
LAYER_MAP 32 -DATATYPE 250 3030;
LAYER_MAP 32 -DATATYPE 270 3030;
LAYER_MAP 32 -DATATYPE 350 3030;
LAYER_MAP 32 -DATATYPE 370 3030;
LAYER_MAP 32 -DATATYPE 400 3030;
LAYER_MAP 32 -DATATYPE 420 3030;
LAYER_MAP 332 -DATATYPE 150 3030;
LAYER_MAP 332 -DATATYPE 160 3030;
LAYER_MAP 332 -DATATYPE 170 3030;
LAYER_MAP 332 -DATATYPE 180 3030;
LAYER_MAP 332 -DATATYPE 250 3030;
LAYER_MAP 332 -DATATYPE 260 3030;
LAYER_MAP 332 -DATATYPE 270 3030;
LAYER_MAP 332 -DATATYPE 280 3030;
LAYER_MAP 332 -DATATYPE 350 3030;
LAYER_MAP 332 -DATATYPE 360 3030;
LAYER_MAP 332 -DATATYPE 370 3030;
LAYER_MAP 332 -DATATYPE 380 3030;
LAYER_MAP 332 -DATATYPE 400 3030;
LAYER_MAP 332 -DATATYPE 410 3030;
LAYER_MAP 332 -DATATYPE 420 3030;
LAYER_MAP 332 -DATATYPE 430 3030;
LAYER_DEF MAIN_M3 3031;
LAYER_MAP 33 -DATATYPE 150 3031;
LAYER_MAP 33 -DATATYPE 170 3031;
LAYER_MAP 33 -DATATYPE 250 3031;
LAYER_MAP 33 -DATATYPE 270 3031;
LAYER_MAP 33 -DATATYPE 350 3031;
LAYER_MAP 33 -DATATYPE 370 3031;
LAYER_MAP 33 -DATATYPE 400 3031;
LAYER_MAP 33 -DATATYPE 420 3031;
LAYER_MAP 333 -DATATYPE 150 3031;
LAYER_MAP 333 -DATATYPE 160 3031;
LAYER_MAP 333 -DATATYPE 170 3031;
LAYER_MAP 333 -DATATYPE 180 3031;
LAYER_MAP 333 -DATATYPE 250 3031;
LAYER_MAP 333 -DATATYPE 260 3031;
LAYER_MAP 333 -DATATYPE 270 3031;
LAYER_MAP 333 -DATATYPE 280 3031;
LAYER_MAP 333 -DATATYPE 350 3031;
LAYER_MAP 333 -DATATYPE 360 3031;
LAYER_MAP 333 -DATATYPE 370 3031;
LAYER_MAP 333 -DATATYPE 380 3031;
LAYER_MAP 333 -DATATYPE 400 3031;
LAYER_MAP 333 -DATATYPE 410 3031;
LAYER_MAP 333 -DATATYPE 420 3031;
LAYER_MAP 333 -DATATYPE 430 3031;
LAYER_DEF MAIN_M4 3032;
LAYER_MAP 334 -DATATYPE 150 3032;
LAYER_MAP 334 -DATATYPE 160 3032;
LAYER_MAP 334 -DATATYPE 170 3032;
LAYER_MAP 334 -DATATYPE 180 3032;
LAYER_MAP 334 -DATATYPE 250 3032;
LAYER_MAP 334 -DATATYPE 260 3032;
LAYER_MAP 334 -DATATYPE 270 3032;
LAYER_MAP 334 -DATATYPE 280 3032;
LAYER_MAP 334 -DATATYPE 350 3032;
LAYER_MAP 334 -DATATYPE 360 3032;
LAYER_MAP 334 -DATATYPE 370 3032;
LAYER_MAP 334 -DATATYPE 380 3032;
LAYER_MAP 334 -DATATYPE 400 3032;
LAYER_MAP 334 -DATATYPE 410 3032;
LAYER_MAP 334 -DATATYPE 420 3032;
LAYER_MAP 334 -DATATYPE 430 3032;
LAYER_MAP 34 -DATATYPE 150 3032;
LAYER_MAP 34 -DATATYPE 170 3032;
LAYER_MAP 34 -DATATYPE 250 3032;
LAYER_MAP 34 -DATATYPE 270 3032;
LAYER_MAP 34 -DATATYPE 350 3032;
LAYER_MAP 34 -DATATYPE 370 3032;
LAYER_MAP 34 -DATATYPE 400 3032;
LAYER_MAP 34 -DATATYPE 420 3032;
LAYER_DEF MAIN_M5 3033;
LAYER_MAP 335 -DATATYPE 150 3033;
LAYER_MAP 335 -DATATYPE 160 3033;
LAYER_MAP 335 -DATATYPE 170 3033;
LAYER_MAP 335 -DATATYPE 180 3033;
LAYER_MAP 335 -DATATYPE 250 3033;
LAYER_MAP 335 -DATATYPE 260 3033;
LAYER_MAP 335 -DATATYPE 270 3033;
LAYER_MAP 335 -DATATYPE 280 3033;
LAYER_MAP 335 -DATATYPE 350 3033;
LAYER_MAP 335 -DATATYPE 360 3033;
LAYER_MAP 335 -DATATYPE 370 3033;
LAYER_MAP 335 -DATATYPE 380 3033;
LAYER_MAP 335 -DATATYPE 400 3033;
LAYER_MAP 335 -DATATYPE 410 3033;
LAYER_MAP 335 -DATATYPE 420 3033;
LAYER_MAP 335 -DATATYPE 430 3033;
LAYER_MAP 35 -DATATYPE 150 3033;
LAYER_MAP 35 -DATATYPE 170 3033;
LAYER_MAP 35 -DATATYPE 250 3033;
LAYER_MAP 35 -DATATYPE 270 3033;
LAYER_MAP 35 -DATATYPE 350 3033;
LAYER_MAP 35 -DATATYPE 370 3033;
LAYER_MAP 35 -DATATYPE 400 3033;
LAYER_MAP 35 -DATATYPE 420 3033;
LAYER_DEF MAIN_M6 3034;
LAYER_MAP 336 -DATATYPE 150 3034;
LAYER_MAP 336 -DATATYPE 160 3034;
LAYER_MAP 336 -DATATYPE 170 3034;
LAYER_MAP 336 -DATATYPE 180 3034;
LAYER_MAP 336 -DATATYPE 250 3034;
LAYER_MAP 336 -DATATYPE 260 3034;
LAYER_MAP 336 -DATATYPE 270 3034;
LAYER_MAP 336 -DATATYPE 280 3034;
LAYER_MAP 336 -DATATYPE 350 3034;
LAYER_MAP 336 -DATATYPE 360 3034;
LAYER_MAP 336 -DATATYPE 370 3034;
LAYER_MAP 336 -DATATYPE 380 3034;
LAYER_MAP 336 -DATATYPE 400 3034;
LAYER_MAP 336 -DATATYPE 410 3034;
LAYER_MAP 336 -DATATYPE 420 3034;
LAYER_MAP 336 -DATATYPE 430 3034;
LAYER_MAP 36 -DATATYPE 150 3034;
LAYER_MAP 36 -DATATYPE 170 3034;
LAYER_MAP 36 -DATATYPE 250 3034;
LAYER_MAP 36 -DATATYPE 270 3034;
LAYER_MAP 36 -DATATYPE 350 3034;
LAYER_MAP 36 -DATATYPE 370 3034;
LAYER_MAP 36 -DATATYPE 400 3034;
LAYER_MAP 36 -DATATYPE 420 3034;
LAYER_DEF MAIN_M7 3035;
LAYER_MAP 337 -DATATYPE 150 3035;
LAYER_MAP 337 -DATATYPE 160 3035;
LAYER_MAP 337 -DATATYPE 170 3035;
LAYER_MAP 337 -DATATYPE 180 3035;
LAYER_MAP 337 -DATATYPE 250 3035;
LAYER_MAP 337 -DATATYPE 260 3035;
LAYER_MAP 337 -DATATYPE 270 3035;
LAYER_MAP 337 -DATATYPE 280 3035;
LAYER_MAP 337 -DATATYPE 350 3035;
LAYER_MAP 337 -DATATYPE 360 3035;
LAYER_MAP 337 -DATATYPE 370 3035;
LAYER_MAP 337 -DATATYPE 380 3035;
LAYER_MAP 337 -DATATYPE 400 3035;
LAYER_MAP 337 -DATATYPE 410 3035;
LAYER_MAP 337 -DATATYPE 420 3035;
LAYER_MAP 337 -DATATYPE 430 3035;
LAYER_MAP 37 -DATATYPE 150 3035;
LAYER_MAP 37 -DATATYPE 170 3035;
LAYER_MAP 37 -DATATYPE 250 3035;
LAYER_MAP 37 -DATATYPE 270 3035;
LAYER_MAP 37 -DATATYPE 350 3035;
LAYER_MAP 37 -DATATYPE 370 3035;
LAYER_MAP 37 -DATATYPE 400 3035;
LAYER_MAP 37 -DATATYPE 420 3035;
LAYER_DEF MAIN_M8 3036;
LAYER_MAP 338 -DATATYPE 150 3036;
LAYER_MAP 338 -DATATYPE 160 3036;
LAYER_MAP 338 -DATATYPE 170 3036;
LAYER_MAP 338 -DATATYPE 180 3036;
LAYER_MAP 338 -DATATYPE 250 3036;
LAYER_MAP 338 -DATATYPE 260 3036;
LAYER_MAP 338 -DATATYPE 270 3036;
LAYER_MAP 338 -DATATYPE 280 3036;
LAYER_MAP 338 -DATATYPE 350 3036;
LAYER_MAP 338 -DATATYPE 360 3036;
LAYER_MAP 338 -DATATYPE 370 3036;
LAYER_MAP 338 -DATATYPE 380 3036;
LAYER_MAP 338 -DATATYPE 400 3036;
LAYER_MAP 338 -DATATYPE 410 3036;
LAYER_MAP 338 -DATATYPE 420 3036;
LAYER_MAP 338 -DATATYPE 430 3036;
LAYER_MAP 38 -DATATYPE 150 3036;
LAYER_MAP 38 -DATATYPE 170 3036;
LAYER_MAP 38 -DATATYPE 250 3036;
LAYER_MAP 38 -DATATYPE 270 3036;
LAYER_MAP 38 -DATATYPE 350 3036;
LAYER_MAP 38 -DATATYPE 370 3036;
LAYER_MAP 38 -DATATYPE 400 3036;
LAYER_MAP 38 -DATATYPE 420 3036;
LAYER_DEF MAIN_M9 3037;
LAYER_MAP 339 -DATATYPE 150 3037;
LAYER_MAP 339 -DATATYPE 160 3037;
LAYER_MAP 339 -DATATYPE 170 3037;
LAYER_MAP 339 -DATATYPE 180 3037;
LAYER_MAP 339 -DATATYPE 250 3037;
LAYER_MAP 339 -DATATYPE 260 3037;
LAYER_MAP 339 -DATATYPE 270 3037;
LAYER_MAP 339 -DATATYPE 280 3037;
LAYER_MAP 339 -DATATYPE 350 3037;
LAYER_MAP 339 -DATATYPE 360 3037;
LAYER_MAP 339 -DATATYPE 370 3037;
LAYER_MAP 339 -DATATYPE 380 3037;
LAYER_MAP 339 -DATATYPE 400 3037;
LAYER_MAP 339 -DATATYPE 410 3037;
LAYER_MAP 339 -DATATYPE 420 3037;
LAYER_MAP 339 -DATATYPE 430 3037;
LAYER_MAP 39 -DATATYPE 150 3037;
LAYER_MAP 39 -DATATYPE 170 3037;
LAYER_MAP 39 -DATATYPE 250 3037;
LAYER_MAP 39 -DATATYPE 270 3037;
LAYER_MAP 39 -DATATYPE 350 3037;
LAYER_MAP 39 -DATATYPE 370 3037;
LAYER_MAP 39 -DATATYPE 400 3037;
LAYER_MAP 39 -DATATYPE 420 3037;
LAYER_DEF MAIN_M10 3038;
LAYER_MAP 340 -DATATYPE 150 3038;
LAYER_MAP 340 -DATATYPE 160 3038;
LAYER_MAP 340 -DATATYPE 170 3038;
LAYER_MAP 340 -DATATYPE 180 3038;
LAYER_MAP 340 -DATATYPE 250 3038;
LAYER_MAP 340 -DATATYPE 260 3038;
LAYER_MAP 340 -DATATYPE 270 3038;
LAYER_MAP 340 -DATATYPE 280 3038;
LAYER_MAP 340 -DATATYPE 350 3038;
LAYER_MAP 340 -DATATYPE 360 3038;
LAYER_MAP 340 -DATATYPE 370 3038;
LAYER_MAP 340 -DATATYPE 380 3038;
LAYER_MAP 340 -DATATYPE 400 3038;
LAYER_MAP 340 -DATATYPE 410 3038;
LAYER_MAP 340 -DATATYPE 420 3038;
LAYER_MAP 340 -DATATYPE 430 3038;
LAYER_MAP 40 -DATATYPE 150 3038;
LAYER_MAP 40 -DATATYPE 170 3038;
LAYER_MAP 40 -DATATYPE 250 3038;
LAYER_MAP 40 -DATATYPE 270 3038;
LAYER_MAP 40 -DATATYPE 350 3038;
LAYER_MAP 40 -DATATYPE 370 3038;
LAYER_MAP 40 -DATATYPE 400 3038;
LAYER_MAP 40 -DATATYPE 420 3038;
LAYER_DEF MAIN_M11 3039;
LAYER_MAP 341 -DATATYPE 150 3039;
LAYER_MAP 341 -DATATYPE 160 3039;
LAYER_MAP 341 -DATATYPE 170 3039;
LAYER_MAP 341 -DATATYPE 180 3039;
LAYER_MAP 341 -DATATYPE 250 3039;
LAYER_MAP 341 -DATATYPE 260 3039;
LAYER_MAP 341 -DATATYPE 270 3039;
LAYER_MAP 341 -DATATYPE 280 3039;
LAYER_MAP 341 -DATATYPE 350 3039;
LAYER_MAP 341 -DATATYPE 360 3039;
LAYER_MAP 341 -DATATYPE 370 3039;
LAYER_MAP 341 -DATATYPE 380 3039;
LAYER_MAP 341 -DATATYPE 400 3039;
LAYER_MAP 341 -DATATYPE 410 3039;
LAYER_MAP 341 -DATATYPE 420 3039;
LAYER_MAP 341 -DATATYPE 430 3039;
LAYER_MAP 41 -DATATYPE 150 3039;
LAYER_MAP 41 -DATATYPE 170 3039;
LAYER_MAP 41 -DATATYPE 250 3039;
LAYER_MAP 41 -DATATYPE 270 3039;
LAYER_MAP 41 -DATATYPE 350 3039;
LAYER_MAP 41 -DATATYPE 370 3039;
LAYER_MAP 41 -DATATYPE 400 3039;
LAYER_MAP 41 -DATATYPE 420 3039;
LAYER_DEF MAIN_M12 3040;
LAYER_MAP 342 -DATATYPE 150 3040;
LAYER_MAP 342 -DATATYPE 160 3040;
LAYER_MAP 342 -DATATYPE 170 3040;
LAYER_MAP 342 -DATATYPE 180 3040;
LAYER_MAP 342 -DATATYPE 250 3040;
LAYER_MAP 342 -DATATYPE 260 3040;
LAYER_MAP 342 -DATATYPE 270 3040;
LAYER_MAP 342 -DATATYPE 280 3040;
LAYER_MAP 342 -DATATYPE 350 3040;
LAYER_MAP 342 -DATATYPE 360 3040;
LAYER_MAP 342 -DATATYPE 370 3040;
LAYER_MAP 342 -DATATYPE 380 3040;
LAYER_MAP 342 -DATATYPE 400 3040;
LAYER_MAP 342 -DATATYPE 410 3040;
LAYER_MAP 342 -DATATYPE 420 3040;
LAYER_MAP 342 -DATATYPE 430 3040;
LAYER_MAP 42 -DATATYPE 150 3040;
LAYER_MAP 42 -DATATYPE 170 3040;
LAYER_MAP 42 -DATATYPE 250 3040;
LAYER_MAP 42 -DATATYPE 270 3040;
LAYER_MAP 42 -DATATYPE 350 3040;
LAYER_MAP 42 -DATATYPE 370 3040;
LAYER_MAP 42 -DATATYPE 400 3040;
LAYER_MAP 42 -DATATYPE 420 3040;
LAYER_DEF MAIN_M13 3041;
LAYER_MAP 343 -DATATYPE 150 3041;
LAYER_MAP 343 -DATATYPE 160 3041;
LAYER_MAP 343 -DATATYPE 170 3041;
LAYER_MAP 343 -DATATYPE 180 3041;
LAYER_MAP 343 -DATATYPE 250 3041;
LAYER_MAP 343 -DATATYPE 260 3041;
LAYER_MAP 343 -DATATYPE 270 3041;
LAYER_MAP 343 -DATATYPE 280 3041;
LAYER_MAP 343 -DATATYPE 350 3041;
LAYER_MAP 343 -DATATYPE 360 3041;
LAYER_MAP 343 -DATATYPE 370 3041;
LAYER_MAP 343 -DATATYPE 380 3041;
LAYER_MAP 343 -DATATYPE 400 3041;
LAYER_MAP 343 -DATATYPE 410 3041;
LAYER_MAP 343 -DATATYPE 420 3041;
LAYER_MAP 343 -DATATYPE 430 3041;
LAYER_MAP 43 -DATATYPE 150 3041;
LAYER_MAP 43 -DATATYPE 170 3041;
LAYER_MAP 43 -DATATYPE 250 3041;
LAYER_MAP 43 -DATATYPE 270 3041;
LAYER_MAP 43 -DATATYPE 350 3041;
LAYER_MAP 43 -DATATYPE 370 3041;
LAYER_MAP 43 -DATATYPE 400 3041;
LAYER_MAP 43 -DATATYPE 420 3041;
LAYER_DEF MAIN_M14 3042;
LAYER_MAP 344 -DATATYPE 150 3042;
LAYER_MAP 344 -DATATYPE 160 3042;
LAYER_MAP 344 -DATATYPE 170 3042;
LAYER_MAP 344 -DATATYPE 180 3042;
LAYER_MAP 344 -DATATYPE 250 3042;
LAYER_MAP 344 -DATATYPE 260 3042;
LAYER_MAP 344 -DATATYPE 270 3042;
LAYER_MAP 344 -DATATYPE 280 3042;
LAYER_MAP 344 -DATATYPE 350 3042;
LAYER_MAP 344 -DATATYPE 360 3042;
LAYER_MAP 344 -DATATYPE 370 3042;
LAYER_MAP 344 -DATATYPE 380 3042;
LAYER_MAP 344 -DATATYPE 400 3042;
LAYER_MAP 344 -DATATYPE 410 3042;
LAYER_MAP 344 -DATATYPE 420 3042;
LAYER_MAP 344 -DATATYPE 430 3042;
LAYER_MAP 44 -DATATYPE 150 3042;
LAYER_MAP 44 -DATATYPE 170 3042;
LAYER_MAP 44 -DATATYPE 250 3042;
LAYER_MAP 44 -DATATYPE 270 3042;
LAYER_MAP 44 -DATATYPE 350 3042;
LAYER_MAP 44 -DATATYPE 370 3042;
LAYER_MAP 44 -DATATYPE 400 3042;
LAYER_MAP 44 -DATATYPE 420 3042;
LAYER_DEF MAIN_M15 3043;
LAYER_MAP 345 -DATATYPE 150 3043;
LAYER_MAP 345 -DATATYPE 160 3043;
LAYER_MAP 345 -DATATYPE 170 3043;
LAYER_MAP 345 -DATATYPE 180 3043;
LAYER_MAP 345 -DATATYPE 250 3043;
LAYER_MAP 345 -DATATYPE 260 3043;
LAYER_MAP 345 -DATATYPE 270 3043;
LAYER_MAP 345 -DATATYPE 280 3043;
LAYER_MAP 345 -DATATYPE 350 3043;
LAYER_MAP 345 -DATATYPE 360 3043;
LAYER_MAP 345 -DATATYPE 370 3043;
LAYER_MAP 345 -DATATYPE 380 3043;
LAYER_MAP 345 -DATATYPE 400 3043;
LAYER_MAP 345 -DATATYPE 410 3043;
LAYER_MAP 345 -DATATYPE 420 3043;
LAYER_MAP 345 -DATATYPE 430 3043;
LAYER_MAP 45 -DATATYPE 150 3043;
LAYER_MAP 45 -DATATYPE 170 3043;
LAYER_MAP 45 -DATATYPE 250 3043;
LAYER_MAP 45 -DATATYPE 270 3043;
LAYER_MAP 45 -DATATYPE 350 3043;
LAYER_MAP 45 -DATATYPE 370 3043;
LAYER_MAP 45 -DATATYPE 400 3043;
LAYER_MAP 45 -DATATYPE 420 3043;
LAYER_DEF MAIN_M16 3044;
LAYER_MAP 346 -DATATYPE 150 3044;
LAYER_MAP 346 -DATATYPE 160 3044;
LAYER_MAP 346 -DATATYPE 170 3044;
LAYER_MAP 346 -DATATYPE 180 3044;
LAYER_MAP 346 -DATATYPE 250 3044;
LAYER_MAP 346 -DATATYPE 260 3044;
LAYER_MAP 346 -DATATYPE 270 3044;
LAYER_MAP 346 -DATATYPE 280 3044;
LAYER_MAP 346 -DATATYPE 350 3044;
LAYER_MAP 346 -DATATYPE 360 3044;
LAYER_MAP 346 -DATATYPE 370 3044;
LAYER_MAP 346 -DATATYPE 380 3044;
LAYER_MAP 346 -DATATYPE 400 3044;
LAYER_MAP 346 -DATATYPE 410 3044;
LAYER_MAP 346 -DATATYPE 420 3044;
LAYER_MAP 346 -DATATYPE 430 3044;
LAYER_MAP 46 -DATATYPE 150 3044;
LAYER_MAP 46 -DATATYPE 170 3044;
LAYER_MAP 46 -DATATYPE 250 3044;
LAYER_MAP 46 -DATATYPE 270 3044;
LAYER_MAP 46 -DATATYPE 350 3044;
LAYER_MAP 46 -DATATYPE 370 3044;
LAYER_MAP 46 -DATATYPE 400 3044;
LAYER_MAP 46 -DATATYPE 420 3044;
LAYER_DEF M2_Ai_X 3045;
LAYER_MAP 32 -DATATYPE 151 3045;
LAYER_DEF M2_Ai1 3046;
LAYER_MAP 32 -DATATYPE 171 3046;
LAYER_MAP 32 -DATATYPE 251 3046;
LAYER_MAP 32 -DATATYPE 271 3046;
LAYER_MAP 32 -DATATYPE 351 3046;
LAYER_MAP 32 -DATATYPE 371 3046;
LAYER_MAP 32 -DATATYPE 401 3046;
LAYER_MAP 32 -DATATYPE 421 3046;
LAYER_DEF M2_Bi 3047;
LAYER_MAP 32 -DATATYPE 152 3047;
LAYER_MAP 32 -DATATYPE 172 3047;
LAYER_MAP 32 -DATATYPE 252 3047;
LAYER_MAP 32 -DATATYPE 272 3047;
LAYER_MAP 32 -DATATYPE 352 3047;
LAYER_MAP 32 -DATATYPE 372 3047;
LAYER_MAP 32 -DATATYPE 402 3047;
LAYER_MAP 32 -DATATYPE 422 3047;
LAYER_DEF M2i 33048;
LAYER_MAP 32 -DATATYPE 40 3048;
LAYER_MAP 32 -DATATYPE 70 3048;
LAYER_MAP 32 -DATATYPE 80 3048;
LAYER_MAP 32 -DATATYPE 800 3048;
LAYER_MAP 32 -DATATYPE 810 3048;
LAYER_MAP 32 -DATATYPE 90 3048;
LAYER_MAP 32 -DATATYPE 950 3048;
LAYER_MAP 32 -DATATYPE 960 3048;
LAYER_MAP 32 -DATATYPE 970 3048;
LAYER_MAP 32 -DATATYPE 980 3048;
LAYER_DEF DUM2_Ai 3049;
LAYER_MAP 332 -DATATYPE 151 3049;
LAYER_MAP 332 -DATATYPE 161 3049;
LAYER_MAP 332 -DATATYPE 171 3049;
LAYER_MAP 332 -DATATYPE 181 3049;
LAYER_MAP 332 -DATATYPE 251 3049;
LAYER_MAP 332 -DATATYPE 261 3049;
LAYER_MAP 332 -DATATYPE 271 3049;
LAYER_MAP 332 -DATATYPE 281 3049;
LAYER_MAP 332 -DATATYPE 351 3049;
LAYER_MAP 332 -DATATYPE 361 3049;
LAYER_MAP 332 -DATATYPE 371 3049;
LAYER_MAP 332 -DATATYPE 381 3049;
LAYER_MAP 332 -DATATYPE 401 3049;
LAYER_MAP 332 -DATATYPE 411 3049;
LAYER_MAP 332 -DATATYPE 421 3049;
LAYER_MAP 332 -DATATYPE 431 3049;
LAYER_DEF DUM2_Bi 3050;
LAYER_MAP 332 -DATATYPE 152 3050;
LAYER_MAP 332 -DATATYPE 162 3050;
LAYER_MAP 332 -DATATYPE 172 3050;
LAYER_MAP 332 -DATATYPE 182 3050;
LAYER_MAP 332 -DATATYPE 252 3050;
LAYER_MAP 332 -DATATYPE 262 3050;
LAYER_MAP 332 -DATATYPE 272 3050;
LAYER_MAP 332 -DATATYPE 282 3050;
LAYER_MAP 332 -DATATYPE 352 3050;
LAYER_MAP 332 -DATATYPE 362 3050;
LAYER_MAP 332 -DATATYPE 372 3050;
LAYER_MAP 332 -DATATYPE 382 3050;
LAYER_MAP 332 -DATATYPE 402 3050;
LAYER_MAP 332 -DATATYPE 412 3050;
LAYER_MAP 332 -DATATYPE 422 3050;
LAYER_MAP 332 -DATATYPE 432 3050;
LAYER_DEF DUM2i 33051;
LAYER_MAP 332 -DATATYPE 45 3051;
LAYER_MAP 332 -DATATYPE 75 3051;
LAYER_MAP 332 -DATATYPE 800 3051;
LAYER_MAP 332 -DATATYPE 805 3051;
LAYER_MAP 332 -DATATYPE 810 3051;
LAYER_MAP 332 -DATATYPE 815 3051;
LAYER_MAP 332 -DATATYPE 85 3051;
LAYER_MAP 332 -DATATYPE 90 3051;
LAYER_MAP 332 -DATATYPE 95 3051;
LAYER_MAP 332 -DATATYPE 950 3051;
LAYER_MAP 332 -DATATYPE 955 3051;
LAYER_MAP 332 -DATATYPE 960 3051;
LAYER_MAP 332 -DATATYPE 965 3051;
LAYER_MAP 332 -DATATYPE 970 3051;
LAYER_MAP 332 -DATATYPE 975 3051;
LAYER_MAP 332 -DATATYPE 980 3051;
LAYER_MAP 332 -DATATYPE 985 3051;
LAYER_DEF M3_Ai 3052;
LAYER_MAP 33 -DATATYPE 151 3052;
LAYER_MAP 33 -DATATYPE 171 3052;
LAYER_MAP 33 -DATATYPE 251 3052;
LAYER_MAP 33 -DATATYPE 271 3052;
LAYER_MAP 33 -DATATYPE 351 3052;
LAYER_MAP 33 -DATATYPE 371 3052;
LAYER_MAP 33 -DATATYPE 401 3052;
LAYER_MAP 33 -DATATYPE 421 3052;
LAYER_DEF M3_Bi 3053;
LAYER_MAP 33 -DATATYPE 152 3053;
LAYER_MAP 33 -DATATYPE 172 3053;
LAYER_MAP 33 -DATATYPE 252 3053;
LAYER_MAP 33 -DATATYPE 272 3053;
LAYER_MAP 33 -DATATYPE 352 3053;
LAYER_MAP 33 -DATATYPE 372 3053;
LAYER_MAP 33 -DATATYPE 402 3053;
LAYER_MAP 33 -DATATYPE 422 3053;
LAYER_DEF M3i 33054;
LAYER_MAP 33 -DATATYPE 40 3054;
LAYER_MAP 33 -DATATYPE 70 3054;
LAYER_MAP 33 -DATATYPE 80 3054;
LAYER_MAP 33 -DATATYPE 800 3054;
LAYER_MAP 33 -DATATYPE 810 3054;
LAYER_MAP 33 -DATATYPE 90 3054;
LAYER_MAP 33 -DATATYPE 950 3054;
LAYER_MAP 33 -DATATYPE 960 3054;
LAYER_MAP 33 -DATATYPE 970 3054;
LAYER_MAP 33 -DATATYPE 980 3054;
LAYER_DEF DUM3_Ai 3055;
LAYER_MAP 333 -DATATYPE 151 3055;
LAYER_MAP 333 -DATATYPE 161 3055;
LAYER_MAP 333 -DATATYPE 171 3055;
LAYER_MAP 333 -DATATYPE 181 3055;
LAYER_MAP 333 -DATATYPE 251 3055;
LAYER_MAP 333 -DATATYPE 261 3055;
LAYER_MAP 333 -DATATYPE 271 3055;
LAYER_MAP 333 -DATATYPE 281 3055;
LAYER_MAP 333 -DATATYPE 351 3055;
LAYER_MAP 333 -DATATYPE 361 3055;
LAYER_MAP 333 -DATATYPE 371 3055;
LAYER_MAP 333 -DATATYPE 381 3055;
LAYER_MAP 333 -DATATYPE 401 3055;
LAYER_MAP 333 -DATATYPE 411 3055;
LAYER_MAP 333 -DATATYPE 421 3055;
LAYER_MAP 333 -DATATYPE 431 3055;
LAYER_DEF DUM3_Bi 3056;
LAYER_MAP 333 -DATATYPE 152 3056;
LAYER_MAP 333 -DATATYPE 162 3056;
LAYER_MAP 333 -DATATYPE 172 3056;
LAYER_MAP 333 -DATATYPE 182 3056;
LAYER_MAP 333 -DATATYPE 252 3056;
LAYER_MAP 333 -DATATYPE 262 3056;
LAYER_MAP 333 -DATATYPE 272 3056;
LAYER_MAP 333 -DATATYPE 282 3056;
LAYER_MAP 333 -DATATYPE 352 3056;
LAYER_MAP 333 -DATATYPE 362 3056;
LAYER_MAP 333 -DATATYPE 372 3056;
LAYER_MAP 333 -DATATYPE 382 3056;
LAYER_MAP 333 -DATATYPE 402 3056;
LAYER_MAP 333 -DATATYPE 412 3056;
LAYER_MAP 333 -DATATYPE 422 3056;
LAYER_MAP 333 -DATATYPE 432 3056;
LAYER_DEF DUM3i 33057;
LAYER_MAP 333 -DATATYPE 45 3057;
LAYER_MAP 333 -DATATYPE 75 3057;
LAYER_MAP 333 -DATATYPE 800 3057;
LAYER_MAP 333 -DATATYPE 805 3057;
LAYER_MAP 333 -DATATYPE 810 3057;
LAYER_MAP 333 -DATATYPE 815 3057;
LAYER_MAP 333 -DATATYPE 85 3057;
LAYER_MAP 333 -DATATYPE 90 3057;
LAYER_MAP 333 -DATATYPE 95 3057;
LAYER_MAP 333 -DATATYPE 950 3057;
LAYER_MAP 333 -DATATYPE 955 3057;
LAYER_MAP 333 -DATATYPE 960 3057;
LAYER_MAP 333 -DATATYPE 965 3057;
LAYER_MAP 333 -DATATYPE 970 3057;
LAYER_MAP 333 -DATATYPE 975 3057;
LAYER_MAP 333 -DATATYPE 980 3057;
LAYER_MAP 333 -DATATYPE 985 3057;
LAYER_DEF M4_Ai_Xe 3058;
LAYER_MAP 34 -DATATYPE 401 3058;
LAYER_DEF M4_Ai1 3059;
LAYER_MAP 34 -DATATYPE 151 3059;
LAYER_MAP 34 -DATATYPE 171 3059;
LAYER_MAP 34 -DATATYPE 251 3059;
LAYER_MAP 34 -DATATYPE 271 3059;
LAYER_MAP 34 -DATATYPE 351 3059;
LAYER_MAP 34 -DATATYPE 371 3059;
LAYER_MAP 34 -DATATYPE 421 3059;
LAYER_DEF M4_Bi 3060;
LAYER_MAP 34 -DATATYPE 152 3060;
LAYER_MAP 34 -DATATYPE 172 3060;
LAYER_MAP 34 -DATATYPE 252 3060;
LAYER_MAP 34 -DATATYPE 272 3060;
LAYER_MAP 34 -DATATYPE 352 3060;
LAYER_MAP 34 -DATATYPE 372 3060;
LAYER_MAP 34 -DATATYPE 402 3060;
LAYER_MAP 34 -DATATYPE 422 3060;
LAYER_DEF M4i 33061;
LAYER_MAP 34 -DATATYPE 40 3061;
LAYER_MAP 34 -DATATYPE 70 3061;
LAYER_MAP 34 -DATATYPE 80 3061;
LAYER_MAP 34 -DATATYPE 800 3061;
LAYER_MAP 34 -DATATYPE 810 3061;
LAYER_MAP 34 -DATATYPE 90 3061;
LAYER_MAP 34 -DATATYPE 950 3061;
LAYER_MAP 34 -DATATYPE 960 3061;
LAYER_MAP 34 -DATATYPE 970 3061;
LAYER_MAP 34 -DATATYPE 980 3061;
LAYER_DEF DUM4_Ai 3062;
LAYER_MAP 334 -DATATYPE 151 3062;
LAYER_MAP 334 -DATATYPE 161 3062;
LAYER_MAP 334 -DATATYPE 171 3062;
LAYER_MAP 334 -DATATYPE 181 3062;
LAYER_MAP 334 -DATATYPE 251 3062;
LAYER_MAP 334 -DATATYPE 261 3062;
LAYER_MAP 334 -DATATYPE 271 3062;
LAYER_MAP 334 -DATATYPE 281 3062;
LAYER_MAP 334 -DATATYPE 351 3062;
LAYER_MAP 334 -DATATYPE 361 3062;
LAYER_MAP 334 -DATATYPE 371 3062;
LAYER_MAP 334 -DATATYPE 381 3062;
LAYER_MAP 334 -DATATYPE 401 3062;
LAYER_MAP 334 -DATATYPE 411 3062;
LAYER_MAP 334 -DATATYPE 421 3062;
LAYER_MAP 334 -DATATYPE 431 3062;
LAYER_DEF DUM4_Bi 3063;
LAYER_MAP 334 -DATATYPE 152 3063;
LAYER_MAP 334 -DATATYPE 162 3063;
LAYER_MAP 334 -DATATYPE 172 3063;
LAYER_MAP 334 -DATATYPE 182 3063;
LAYER_MAP 334 -DATATYPE 252 3063;
LAYER_MAP 334 -DATATYPE 262 3063;
LAYER_MAP 334 -DATATYPE 272 3063;
LAYER_MAP 334 -DATATYPE 282 3063;
LAYER_MAP 334 -DATATYPE 352 3063;
LAYER_MAP 334 -DATATYPE 362 3063;
LAYER_MAP 334 -DATATYPE 372 3063;
LAYER_MAP 334 -DATATYPE 382 3063;
LAYER_MAP 334 -DATATYPE 402 3063;
LAYER_MAP 334 -DATATYPE 412 3063;
LAYER_MAP 334 -DATATYPE 422 3063;
LAYER_MAP 334 -DATATYPE 432 3063;
LAYER_DEF DUM4i 33064;
LAYER_MAP 334 -DATATYPE 45 3064;
LAYER_MAP 334 -DATATYPE 75 3064;
LAYER_MAP 334 -DATATYPE 800 3064;
LAYER_MAP 334 -DATATYPE 805 3064;
LAYER_MAP 334 -DATATYPE 810 3064;
LAYER_MAP 334 -DATATYPE 815 3064;
LAYER_MAP 334 -DATATYPE 85 3064;
LAYER_MAP 334 -DATATYPE 90 3064;
LAYER_MAP 334 -DATATYPE 95 3064;
LAYER_MAP 334 -DATATYPE 950 3064;
LAYER_MAP 334 -DATATYPE 955 3064;
LAYER_MAP 334 -DATATYPE 960 3064;
LAYER_MAP 334 -DATATYPE 965 3064;
LAYER_MAP 334 -DATATYPE 970 3064;
LAYER_MAP 334 -DATATYPE 975 3064;
LAYER_MAP 334 -DATATYPE 980 3064;
LAYER_MAP 334 -DATATYPE 985 3064;
LAYER_DEF M5_Ai 33065;
LAYER_MAP 35 -DATATYPE 151 3065;
LAYER_MAP 35 -DATATYPE 171 3065;
LAYER_MAP 35 -DATATYPE 251 3065;
LAYER_MAP 35 -DATATYPE 271 3065;
LAYER_MAP 35 -DATATYPE 351 3065;
LAYER_MAP 35 -DATATYPE 371 3065;
LAYER_MAP 35 -DATATYPE 401 3065;
LAYER_MAP 35 -DATATYPE 421 3065;
LAYER_DEF M5_Bi 33066;
LAYER_MAP 35 -DATATYPE 152 3066;
LAYER_MAP 35 -DATATYPE 172 3066;
LAYER_MAP 35 -DATATYPE 252 3066;
LAYER_MAP 35 -DATATYPE 272 3066;
LAYER_MAP 35 -DATATYPE 352 3066;
LAYER_MAP 35 -DATATYPE 372 3066;
LAYER_MAP 35 -DATATYPE 402 3066;
LAYER_MAP 35 -DATATYPE 422 3066;
LAYER_DEF M5i 3067;
LAYER_MAP 35 -DATATYPE 40 3067;
LAYER_MAP 35 -DATATYPE 70 3067;
LAYER_MAP 35 -DATATYPE 80 3067;
LAYER_MAP 35 -DATATYPE 800 3067;
LAYER_MAP 35 -DATATYPE 810 3067;
LAYER_MAP 35 -DATATYPE 90 3067;
LAYER_MAP 35 -DATATYPE 950 3067;
LAYER_MAP 35 -DATATYPE 960 3067;
LAYER_MAP 35 -DATATYPE 970 3067;
LAYER_MAP 35 -DATATYPE 980 3067;
LAYER_DEF DUM5_Ai 33068;
LAYER_MAP 335 -DATATYPE 151 3068;
LAYER_MAP 335 -DATATYPE 161 3068;
LAYER_MAP 335 -DATATYPE 171 3068;
LAYER_MAP 335 -DATATYPE 181 3068;
LAYER_MAP 335 -DATATYPE 251 3068;
LAYER_MAP 335 -DATATYPE 261 3068;
LAYER_MAP 335 -DATATYPE 271 3068;
LAYER_MAP 335 -DATATYPE 281 3068;
LAYER_MAP 335 -DATATYPE 351 3068;
LAYER_MAP 335 -DATATYPE 361 3068;
LAYER_MAP 335 -DATATYPE 371 3068;
LAYER_MAP 335 -DATATYPE 381 3068;
LAYER_MAP 335 -DATATYPE 401 3068;
LAYER_MAP 335 -DATATYPE 411 3068;
LAYER_MAP 335 -DATATYPE 421 3068;
LAYER_MAP 335 -DATATYPE 431 3068;
LAYER_DEF DUM5_Bi 33069;
LAYER_MAP 335 -DATATYPE 152 3069;
LAYER_MAP 335 -DATATYPE 162 3069;
LAYER_MAP 335 -DATATYPE 172 3069;
LAYER_MAP 335 -DATATYPE 182 3069;
LAYER_MAP 335 -DATATYPE 252 3069;
LAYER_MAP 335 -DATATYPE 262 3069;
LAYER_MAP 335 -DATATYPE 272 3069;
LAYER_MAP 335 -DATATYPE 282 3069;
LAYER_MAP 335 -DATATYPE 352 3069;
LAYER_MAP 335 -DATATYPE 362 3069;
LAYER_MAP 335 -DATATYPE 372 3069;
LAYER_MAP 335 -DATATYPE 382 3069;
LAYER_MAP 335 -DATATYPE 402 3069;
LAYER_MAP 335 -DATATYPE 412 3069;
LAYER_MAP 335 -DATATYPE 422 3069;
LAYER_MAP 335 -DATATYPE 432 3069;
LAYER_DEF DUM5i 3070;
LAYER_MAP 335 -DATATYPE 45 3070;
LAYER_MAP 335 -DATATYPE 75 3070;
LAYER_MAP 335 -DATATYPE 800 3070;
LAYER_MAP 335 -DATATYPE 805 3070;
LAYER_MAP 335 -DATATYPE 810 3070;
LAYER_MAP 335 -DATATYPE 815 3070;
LAYER_MAP 335 -DATATYPE 85 3070;
LAYER_MAP 335 -DATATYPE 90 3070;
LAYER_MAP 335 -DATATYPE 95 3070;
LAYER_MAP 335 -DATATYPE 950 3070;
LAYER_MAP 335 -DATATYPE 955 3070;
LAYER_MAP 335 -DATATYPE 960 3070;
LAYER_MAP 335 -DATATYPE 965 3070;
LAYER_MAP 335 -DATATYPE 970 3070;
LAYER_MAP 335 -DATATYPE 975 3070;
LAYER_MAP 335 -DATATYPE 980 3070;
LAYER_MAP 335 -DATATYPE 985 3070;
LAYER_DEF M6_Ai 33071;
LAYER_MAP 36 -DATATYPE 151 3071;
LAYER_MAP 36 -DATATYPE 171 3071;
LAYER_MAP 36 -DATATYPE 251 3071;
LAYER_MAP 36 -DATATYPE 271 3071;
LAYER_MAP 36 -DATATYPE 351 3071;
LAYER_MAP 36 -DATATYPE 371 3071;
LAYER_MAP 36 -DATATYPE 401 3071;
LAYER_MAP 36 -DATATYPE 421 3071;
LAYER_DEF M6_Bi 33072;
LAYER_MAP 36 -DATATYPE 152 3072;
LAYER_MAP 36 -DATATYPE 172 3072;
LAYER_MAP 36 -DATATYPE 252 3072;
LAYER_MAP 36 -DATATYPE 272 3072;
LAYER_MAP 36 -DATATYPE 352 3072;
LAYER_MAP 36 -DATATYPE 372 3072;
LAYER_MAP 36 -DATATYPE 402 3072;
LAYER_MAP 36 -DATATYPE 422 3072;
LAYER_DEF M6i 3073;
LAYER_MAP 36 -DATATYPE 40 3073;
LAYER_MAP 36 -DATATYPE 70 3073;
LAYER_MAP 36 -DATATYPE 80 3073;
LAYER_MAP 36 -DATATYPE 800 3073;
LAYER_MAP 36 -DATATYPE 810 3073;
LAYER_MAP 36 -DATATYPE 90 3073;
LAYER_MAP 36 -DATATYPE 950 3073;
LAYER_MAP 36 -DATATYPE 960 3073;
LAYER_MAP 36 -DATATYPE 970 3073;
LAYER_MAP 36 -DATATYPE 980 3073;
LAYER_DEF DUM6_Ai 33074;
LAYER_MAP 336 -DATATYPE 151 3074;
LAYER_MAP 336 -DATATYPE 161 3074;
LAYER_MAP 336 -DATATYPE 171 3074;
LAYER_MAP 336 -DATATYPE 181 3074;
LAYER_MAP 336 -DATATYPE 251 3074;
LAYER_MAP 336 -DATATYPE 261 3074;
LAYER_MAP 336 -DATATYPE 271 3074;
LAYER_MAP 336 -DATATYPE 281 3074;
LAYER_MAP 336 -DATATYPE 351 3074;
LAYER_MAP 336 -DATATYPE 361 3074;
LAYER_MAP 336 -DATATYPE 371 3074;
LAYER_MAP 336 -DATATYPE 381 3074;
LAYER_MAP 336 -DATATYPE 401 3074;
LAYER_MAP 336 -DATATYPE 411 3074;
LAYER_MAP 336 -DATATYPE 421 3074;
LAYER_MAP 336 -DATATYPE 431 3074;
LAYER_DEF DUM6_Bi 33075;
LAYER_MAP 336 -DATATYPE 152 3075;
LAYER_MAP 336 -DATATYPE 162 3075;
LAYER_MAP 336 -DATATYPE 172 3075;
LAYER_MAP 336 -DATATYPE 182 3075;
LAYER_MAP 336 -DATATYPE 252 3075;
LAYER_MAP 336 -DATATYPE 262 3075;
LAYER_MAP 336 -DATATYPE 272 3075;
LAYER_MAP 336 -DATATYPE 282 3075;
LAYER_MAP 336 -DATATYPE 352 3075;
LAYER_MAP 336 -DATATYPE 362 3075;
LAYER_MAP 336 -DATATYPE 372 3075;
LAYER_MAP 336 -DATATYPE 382 3075;
LAYER_MAP 336 -DATATYPE 402 3075;
LAYER_MAP 336 -DATATYPE 412 3075;
LAYER_MAP 336 -DATATYPE 422 3075;
LAYER_MAP 336 -DATATYPE 432 3075;
LAYER_DEF DUM6i 3076;
LAYER_MAP 336 -DATATYPE 45 3076;
LAYER_MAP 336 -DATATYPE 75 3076;
LAYER_MAP 336 -DATATYPE 800 3076;
LAYER_MAP 336 -DATATYPE 805 3076;
LAYER_MAP 336 -DATATYPE 810 3076;
LAYER_MAP 336 -DATATYPE 815 3076;
LAYER_MAP 336 -DATATYPE 85 3076;
LAYER_MAP 336 -DATATYPE 90 3076;
LAYER_MAP 336 -DATATYPE 95 3076;
LAYER_MAP 336 -DATATYPE 950 3076;
LAYER_MAP 336 -DATATYPE 955 3076;
LAYER_MAP 336 -DATATYPE 960 3076;
LAYER_MAP 336 -DATATYPE 965 3076;
LAYER_MAP 336 -DATATYPE 970 3076;
LAYER_MAP 336 -DATATYPE 975 3076;
LAYER_MAP 336 -DATATYPE 980 3076;
LAYER_MAP 336 -DATATYPE 985 3076;
LAYER_DEF M7_Ai 33077;
LAYER_MAP 37 -DATATYPE 151 3077;
LAYER_MAP 37 -DATATYPE 171 3077;
LAYER_MAP 37 -DATATYPE 251 3077;
LAYER_MAP 37 -DATATYPE 271 3077;
LAYER_MAP 37 -DATATYPE 351 3077;
LAYER_MAP 37 -DATATYPE 371 3077;
LAYER_MAP 37 -DATATYPE 401 3077;
LAYER_MAP 37 -DATATYPE 421 3077;
LAYER_DEF M7_Bi 33078;
LAYER_MAP 37 -DATATYPE 152 3078;
LAYER_MAP 37 -DATATYPE 172 3078;
LAYER_MAP 37 -DATATYPE 252 3078;
LAYER_MAP 37 -DATATYPE 272 3078;
LAYER_MAP 37 -DATATYPE 352 3078;
LAYER_MAP 37 -DATATYPE 372 3078;
LAYER_MAP 37 -DATATYPE 402 3078;
LAYER_MAP 37 -DATATYPE 422 3078;
LAYER_DEF M7i 3079;
LAYER_MAP 37 -DATATYPE 40 3079;
LAYER_MAP 37 -DATATYPE 70 3079;
LAYER_MAP 37 -DATATYPE 80 3079;
LAYER_MAP 37 -DATATYPE 800 3079;
LAYER_MAP 37 -DATATYPE 810 3079;
LAYER_MAP 37 -DATATYPE 90 3079;
LAYER_MAP 37 -DATATYPE 950 3079;
LAYER_MAP 37 -DATATYPE 960 3079;
LAYER_MAP 37 -DATATYPE 970 3079;
LAYER_MAP 37 -DATATYPE 980 3079;
LAYER_DEF DUM7_Ai 33080;
LAYER_MAP 337 -DATATYPE 151 3080;
LAYER_MAP 337 -DATATYPE 161 3080;
LAYER_MAP 337 -DATATYPE 171 3080;
LAYER_MAP 337 -DATATYPE 181 3080;
LAYER_MAP 337 -DATATYPE 251 3080;
LAYER_MAP 337 -DATATYPE 261 3080;
LAYER_MAP 337 -DATATYPE 271 3080;
LAYER_MAP 337 -DATATYPE 281 3080;
LAYER_MAP 337 -DATATYPE 351 3080;
LAYER_MAP 337 -DATATYPE 361 3080;
LAYER_MAP 337 -DATATYPE 371 3080;
LAYER_MAP 337 -DATATYPE 381 3080;
LAYER_MAP 337 -DATATYPE 401 3080;
LAYER_MAP 337 -DATATYPE 411 3080;
LAYER_MAP 337 -DATATYPE 421 3080;
LAYER_MAP 337 -DATATYPE 431 3080;
LAYER_DEF DUM7_Bi 33081;
LAYER_MAP 337 -DATATYPE 152 3081;
LAYER_MAP 337 -DATATYPE 162 3081;
LAYER_MAP 337 -DATATYPE 172 3081;
LAYER_MAP 337 -DATATYPE 182 3081;
LAYER_MAP 337 -DATATYPE 252 3081;
LAYER_MAP 337 -DATATYPE 262 3081;
LAYER_MAP 337 -DATATYPE 272 3081;
LAYER_MAP 337 -DATATYPE 282 3081;
LAYER_MAP 337 -DATATYPE 352 3081;
LAYER_MAP 337 -DATATYPE 362 3081;
LAYER_MAP 337 -DATATYPE 372 3081;
LAYER_MAP 337 -DATATYPE 382 3081;
LAYER_MAP 337 -DATATYPE 402 3081;
LAYER_MAP 337 -DATATYPE 412 3081;
LAYER_MAP 337 -DATATYPE 422 3081;
LAYER_MAP 337 -DATATYPE 432 3081;
LAYER_DEF DUM7i 3082;
LAYER_MAP 337 -DATATYPE 45 3082;
LAYER_MAP 337 -DATATYPE 75 3082;
LAYER_MAP 337 -DATATYPE 800 3082;
LAYER_MAP 337 -DATATYPE 805 3082;
LAYER_MAP 337 -DATATYPE 810 3082;
LAYER_MAP 337 -DATATYPE 815 3082;
LAYER_MAP 337 -DATATYPE 85 3082;
LAYER_MAP 337 -DATATYPE 90 3082;
LAYER_MAP 337 -DATATYPE 95 3082;
LAYER_MAP 337 -DATATYPE 950 3082;
LAYER_MAP 337 -DATATYPE 955 3082;
LAYER_MAP 337 -DATATYPE 960 3082;
LAYER_MAP 337 -DATATYPE 965 3082;
LAYER_MAP 337 -DATATYPE 970 3082;
LAYER_MAP 337 -DATATYPE 975 3082;
LAYER_MAP 337 -DATATYPE 980 3082;
LAYER_MAP 337 -DATATYPE 985 3082;
LAYER_DEF M8_Ai 33083;
LAYER_MAP 38 -DATATYPE 151 3083;
LAYER_MAP 38 -DATATYPE 171 3083;
LAYER_MAP 38 -DATATYPE 251 3083;
LAYER_MAP 38 -DATATYPE 271 3083;
LAYER_MAP 38 -DATATYPE 351 3083;
LAYER_MAP 38 -DATATYPE 371 3083;
LAYER_MAP 38 -DATATYPE 401 3083;
LAYER_MAP 38 -DATATYPE 421 3083;
LAYER_DEF M8_Bi 33084;
LAYER_MAP 38 -DATATYPE 152 3084;
LAYER_MAP 38 -DATATYPE 172 3084;
LAYER_MAP 38 -DATATYPE 252 3084;
LAYER_MAP 38 -DATATYPE 272 3084;
LAYER_MAP 38 -DATATYPE 352 3084;
LAYER_MAP 38 -DATATYPE 372 3084;
LAYER_MAP 38 -DATATYPE 402 3084;
LAYER_MAP 38 -DATATYPE 422 3084;
LAYER_DEF M8i 3085;
LAYER_MAP 38 -DATATYPE 40 3085;
LAYER_MAP 38 -DATATYPE 70 3085;
LAYER_MAP 38 -DATATYPE 80 3085;
LAYER_MAP 38 -DATATYPE 800 3085;
LAYER_MAP 38 -DATATYPE 810 3085;
LAYER_MAP 38 -DATATYPE 90 3085;
LAYER_MAP 38 -DATATYPE 950 3085;
LAYER_MAP 38 -DATATYPE 960 3085;
LAYER_MAP 38 -DATATYPE 970 3085;
LAYER_MAP 38 -DATATYPE 980 3085;
LAYER_DEF DUM8_Ai 33086;
LAYER_MAP 338 -DATATYPE 151 3086;
LAYER_MAP 338 -DATATYPE 161 3086;
LAYER_MAP 338 -DATATYPE 171 3086;
LAYER_MAP 338 -DATATYPE 181 3086;
LAYER_MAP 338 -DATATYPE 251 3086;
LAYER_MAP 338 -DATATYPE 261 3086;
LAYER_MAP 338 -DATATYPE 271 3086;
LAYER_MAP 338 -DATATYPE 281 3086;
LAYER_MAP 338 -DATATYPE 351 3086;
LAYER_MAP 338 -DATATYPE 361 3086;
LAYER_MAP 338 -DATATYPE 371 3086;
LAYER_MAP 338 -DATATYPE 381 3086;
LAYER_MAP 338 -DATATYPE 401 3086;
LAYER_MAP 338 -DATATYPE 411 3086;
LAYER_MAP 338 -DATATYPE 421 3086;
LAYER_MAP 338 -DATATYPE 431 3086;
LAYER_DEF DUM8_Bi 33087;
LAYER_MAP 338 -DATATYPE 152 3087;
LAYER_MAP 338 -DATATYPE 162 3087;
LAYER_MAP 338 -DATATYPE 172 3087;
LAYER_MAP 338 -DATATYPE 182 3087;
LAYER_MAP 338 -DATATYPE 252 3087;
LAYER_MAP 338 -DATATYPE 262 3087;
LAYER_MAP 338 -DATATYPE 272 3087;
LAYER_MAP 338 -DATATYPE 282 3087;
LAYER_MAP 338 -DATATYPE 352 3087;
LAYER_MAP 338 -DATATYPE 362 3087;
LAYER_MAP 338 -DATATYPE 372 3087;
LAYER_MAP 338 -DATATYPE 382 3087;
LAYER_MAP 338 -DATATYPE 402 3087;
LAYER_MAP 338 -DATATYPE 412 3087;
LAYER_MAP 338 -DATATYPE 422 3087;
LAYER_MAP 338 -DATATYPE 432 3087;
LAYER_DEF DUM8i 3088;
LAYER_MAP 338 -DATATYPE 45 3088;
LAYER_MAP 338 -DATATYPE 75 3088;
LAYER_MAP 338 -DATATYPE 800 3088;
LAYER_MAP 338 -DATATYPE 805 3088;
LAYER_MAP 338 -DATATYPE 810 3088;
LAYER_MAP 338 -DATATYPE 815 3088;
LAYER_MAP 338 -DATATYPE 85 3088;
LAYER_MAP 338 -DATATYPE 90 3088;
LAYER_MAP 338 -DATATYPE 95 3088;
LAYER_MAP 338 -DATATYPE 950 3088;
LAYER_MAP 338 -DATATYPE 955 3088;
LAYER_MAP 338 -DATATYPE 960 3088;
LAYER_MAP 338 -DATATYPE 965 3088;
LAYER_MAP 338 -DATATYPE 970 3088;
LAYER_MAP 338 -DATATYPE 975 3088;
LAYER_MAP 338 -DATATYPE 980 3088;
LAYER_MAP 338 -DATATYPE 985 3088;
LAYER_DEF M9_Ai 33089;
LAYER_MAP 39 -DATATYPE 151 3089;
LAYER_MAP 39 -DATATYPE 171 3089;
LAYER_MAP 39 -DATATYPE 251 3089;
LAYER_MAP 39 -DATATYPE 271 3089;
LAYER_MAP 39 -DATATYPE 351 3089;
LAYER_MAP 39 -DATATYPE 371 3089;
LAYER_MAP 39 -DATATYPE 401 3089;
LAYER_MAP 39 -DATATYPE 421 3089;
LAYER_DEF M9_Bi 33090;
LAYER_MAP 39 -DATATYPE 152 3090;
LAYER_MAP 39 -DATATYPE 172 3090;
LAYER_MAP 39 -DATATYPE 252 3090;
LAYER_MAP 39 -DATATYPE 272 3090;
LAYER_MAP 39 -DATATYPE 352 3090;
LAYER_MAP 39 -DATATYPE 372 3090;
LAYER_MAP 39 -DATATYPE 402 3090;
LAYER_MAP 39 -DATATYPE 422 3090;
LAYER_DEF M9i 3091;
LAYER_MAP 39 -DATATYPE 40 3091;
LAYER_MAP 39 -DATATYPE 70 3091;
LAYER_MAP 39 -DATATYPE 80 3091;
LAYER_MAP 39 -DATATYPE 800 3091;
LAYER_MAP 39 -DATATYPE 810 3091;
LAYER_MAP 39 -DATATYPE 90 3091;
LAYER_MAP 39 -DATATYPE 950 3091;
LAYER_MAP 39 -DATATYPE 960 3091;
LAYER_MAP 39 -DATATYPE 970 3091;
LAYER_MAP 39 -DATATYPE 980 3091;
LAYER_DEF DUM9_Ai 33092;
LAYER_MAP 339 -DATATYPE 151 3092;
LAYER_MAP 339 -DATATYPE 161 3092;
LAYER_MAP 339 -DATATYPE 171 3092;
LAYER_MAP 339 -DATATYPE 181 3092;
LAYER_MAP 339 -DATATYPE 251 3092;
LAYER_MAP 339 -DATATYPE 261 3092;
LAYER_MAP 339 -DATATYPE 271 3092;
LAYER_MAP 339 -DATATYPE 281 3092;
LAYER_MAP 339 -DATATYPE 351 3092;
LAYER_MAP 339 -DATATYPE 361 3092;
LAYER_MAP 339 -DATATYPE 371 3092;
LAYER_MAP 339 -DATATYPE 381 3092;
LAYER_MAP 339 -DATATYPE 401 3092;
LAYER_MAP 339 -DATATYPE 411 3092;
LAYER_MAP 339 -DATATYPE 421 3092;
LAYER_MAP 339 -DATATYPE 431 3092;
LAYER_DEF DUM9_Bi 33093;
LAYER_MAP 339 -DATATYPE 152 3093;
LAYER_MAP 339 -DATATYPE 162 3093;
LAYER_MAP 339 -DATATYPE 172 3093;
LAYER_MAP 339 -DATATYPE 182 3093;
LAYER_MAP 339 -DATATYPE 252 3093;
LAYER_MAP 339 -DATATYPE 262 3093;
LAYER_MAP 339 -DATATYPE 272 3093;
LAYER_MAP 339 -DATATYPE 282 3093;
LAYER_MAP 339 -DATATYPE 352 3093;
LAYER_MAP 339 -DATATYPE 362 3093;
LAYER_MAP 339 -DATATYPE 372 3093;
LAYER_MAP 339 -DATATYPE 382 3093;
LAYER_MAP 339 -DATATYPE 402 3093;
LAYER_MAP 339 -DATATYPE 412 3093;
LAYER_MAP 339 -DATATYPE 422 3093;
LAYER_MAP 339 -DATATYPE 432 3093;
LAYER_DEF DUM9i 3094;
LAYER_MAP 339 -DATATYPE 45 3094;
LAYER_MAP 339 -DATATYPE 75 3094;
LAYER_MAP 339 -DATATYPE 800 3094;
LAYER_MAP 339 -DATATYPE 805 3094;
LAYER_MAP 339 -DATATYPE 810 3094;
LAYER_MAP 339 -DATATYPE 815 3094;
LAYER_MAP 339 -DATATYPE 85 3094;
LAYER_MAP 339 -DATATYPE 90 3094;
LAYER_MAP 339 -DATATYPE 95 3094;
LAYER_MAP 339 -DATATYPE 950 3094;
LAYER_MAP 339 -DATATYPE 955 3094;
LAYER_MAP 339 -DATATYPE 960 3094;
LAYER_MAP 339 -DATATYPE 965 3094;
LAYER_MAP 339 -DATATYPE 970 3094;
LAYER_MAP 339 -DATATYPE 975 3094;
LAYER_MAP 339 -DATATYPE 980 3094;
LAYER_MAP 339 -DATATYPE 985 3094;
LAYER_DEF M10_Ai 33095;
LAYER_MAP 40 -DATATYPE 151 3095;
LAYER_MAP 40 -DATATYPE 171 3095;
LAYER_MAP 40 -DATATYPE 251 3095;
LAYER_MAP 40 -DATATYPE 271 3095;
LAYER_MAP 40 -DATATYPE 351 3095;
LAYER_MAP 40 -DATATYPE 371 3095;
LAYER_MAP 40 -DATATYPE 401 3095;
LAYER_MAP 40 -DATATYPE 421 3095;
LAYER_DEF M10_Bi 33096;
LAYER_MAP 40 -DATATYPE 152 3096;
LAYER_MAP 40 -DATATYPE 172 3096;
LAYER_MAP 40 -DATATYPE 252 3096;
LAYER_MAP 40 -DATATYPE 272 3096;
LAYER_MAP 40 -DATATYPE 352 3096;
LAYER_MAP 40 -DATATYPE 372 3096;
LAYER_MAP 40 -DATATYPE 402 3096;
LAYER_MAP 40 -DATATYPE 422 3096;
LAYER_DEF M10i 3097;
LAYER_MAP 40 -DATATYPE 40 3097;
LAYER_MAP 40 -DATATYPE 70 3097;
LAYER_MAP 40 -DATATYPE 80 3097;
LAYER_MAP 40 -DATATYPE 800 3097;
LAYER_MAP 40 -DATATYPE 810 3097;
LAYER_MAP 40 -DATATYPE 90 3097;
LAYER_MAP 40 -DATATYPE 950 3097;
LAYER_MAP 40 -DATATYPE 960 3097;
LAYER_MAP 40 -DATATYPE 970 3097;
LAYER_MAP 40 -DATATYPE 980 3097;
LAYER_DEF DUM10_Ai 33098;
LAYER_MAP 340 -DATATYPE 151 3098;
LAYER_MAP 340 -DATATYPE 161 3098;
LAYER_MAP 340 -DATATYPE 171 3098;
LAYER_MAP 340 -DATATYPE 181 3098;
LAYER_MAP 340 -DATATYPE 251 3098;
LAYER_MAP 340 -DATATYPE 261 3098;
LAYER_MAP 340 -DATATYPE 271 3098;
LAYER_MAP 340 -DATATYPE 281 3098;
LAYER_MAP 340 -DATATYPE 351 3098;
LAYER_MAP 340 -DATATYPE 361 3098;
LAYER_MAP 340 -DATATYPE 371 3098;
LAYER_MAP 340 -DATATYPE 381 3098;
LAYER_MAP 340 -DATATYPE 401 3098;
LAYER_MAP 340 -DATATYPE 411 3098;
LAYER_MAP 340 -DATATYPE 421 3098;
LAYER_MAP 340 -DATATYPE 431 3098;
LAYER_DEF DUM10_Bi 33099;
LAYER_MAP 340 -DATATYPE 152 3099;
LAYER_MAP 340 -DATATYPE 162 3099;
LAYER_MAP 340 -DATATYPE 172 3099;
LAYER_MAP 340 -DATATYPE 182 3099;
LAYER_MAP 340 -DATATYPE 252 3099;
LAYER_MAP 340 -DATATYPE 262 3099;
LAYER_MAP 340 -DATATYPE 272 3099;
LAYER_MAP 340 -DATATYPE 282 3099;
LAYER_MAP 340 -DATATYPE 352 3099;
LAYER_MAP 340 -DATATYPE 362 3099;
LAYER_MAP 340 -DATATYPE 372 3099;
LAYER_MAP 340 -DATATYPE 382 3099;
LAYER_MAP 340 -DATATYPE 402 3099;
LAYER_MAP 340 -DATATYPE 412 3099;
LAYER_MAP 340 -DATATYPE 422 3099;
LAYER_MAP 340 -DATATYPE 432 3099;
LAYER_DEF DUM10i 3100;
LAYER_MAP 340 -DATATYPE 45 3100;
LAYER_MAP 340 -DATATYPE 75 3100;
LAYER_MAP 340 -DATATYPE 800 3100;
LAYER_MAP 340 -DATATYPE 805 3100;
LAYER_MAP 340 -DATATYPE 810 3100;
LAYER_MAP 340 -DATATYPE 815 3100;
LAYER_MAP 340 -DATATYPE 85 3100;
LAYER_MAP 340 -DATATYPE 90 3100;
LAYER_MAP 340 -DATATYPE 95 3100;
LAYER_MAP 340 -DATATYPE 950 3100;
LAYER_MAP 340 -DATATYPE 955 3100;
LAYER_MAP 340 -DATATYPE 960 3100;
LAYER_MAP 340 -DATATYPE 965 3100;
LAYER_MAP 340 -DATATYPE 970 3100;
LAYER_MAP 340 -DATATYPE 975 3100;
LAYER_MAP 340 -DATATYPE 980 3100;
LAYER_MAP 340 -DATATYPE 985 3100;
LAYER_DEF M11_Ai 33101;
LAYER_MAP 41 -DATATYPE 151 3101;
LAYER_MAP 41 -DATATYPE 171 3101;
LAYER_MAP 41 -DATATYPE 251 3101;
LAYER_MAP 41 -DATATYPE 271 3101;
LAYER_MAP 41 -DATATYPE 351 3101;
LAYER_MAP 41 -DATATYPE 371 3101;
LAYER_MAP 41 -DATATYPE 401 3101;
LAYER_MAP 41 -DATATYPE 421 3101;
LAYER_DEF M11_Bi 33102;
LAYER_MAP 41 -DATATYPE 152 3102;
LAYER_MAP 41 -DATATYPE 172 3102;
LAYER_MAP 41 -DATATYPE 252 3102;
LAYER_MAP 41 -DATATYPE 272 3102;
LAYER_MAP 41 -DATATYPE 352 3102;
LAYER_MAP 41 -DATATYPE 372 3102;
LAYER_MAP 41 -DATATYPE 402 3102;
LAYER_MAP 41 -DATATYPE 422 3102;
LAYER_DEF M11i 3103;
LAYER_MAP 41 -DATATYPE 40 3103;
LAYER_MAP 41 -DATATYPE 70 3103;
LAYER_MAP 41 -DATATYPE 80 3103;
LAYER_MAP 41 -DATATYPE 800 3103;
LAYER_MAP 41 -DATATYPE 810 3103;
LAYER_MAP 41 -DATATYPE 90 3103;
LAYER_MAP 41 -DATATYPE 950 3103;
LAYER_MAP 41 -DATATYPE 960 3103;
LAYER_MAP 41 -DATATYPE 970 3103;
LAYER_MAP 41 -DATATYPE 980 3103;
LAYER_DEF DUM11_Ai 33104;
LAYER_MAP 341 -DATATYPE 151 3104;
LAYER_MAP 341 -DATATYPE 161 3104;
LAYER_MAP 341 -DATATYPE 171 3104;
LAYER_MAP 341 -DATATYPE 181 3104;
LAYER_MAP 341 -DATATYPE 251 3104;
LAYER_MAP 341 -DATATYPE 261 3104;
LAYER_MAP 341 -DATATYPE 271 3104;
LAYER_MAP 341 -DATATYPE 281 3104;
LAYER_MAP 341 -DATATYPE 351 3104;
LAYER_MAP 341 -DATATYPE 361 3104;
LAYER_MAP 341 -DATATYPE 371 3104;
LAYER_MAP 341 -DATATYPE 381 3104;
LAYER_MAP 341 -DATATYPE 401 3104;
LAYER_MAP 341 -DATATYPE 411 3104;
LAYER_MAP 341 -DATATYPE 421 3104;
LAYER_MAP 341 -DATATYPE 431 3104;
LAYER_DEF DUM11_Bi 33105;
LAYER_MAP 341 -DATATYPE 152 3105;
LAYER_MAP 341 -DATATYPE 162 3105;
LAYER_MAP 341 -DATATYPE 172 3105;
LAYER_MAP 341 -DATATYPE 182 3105;
LAYER_MAP 341 -DATATYPE 252 3105;
LAYER_MAP 341 -DATATYPE 262 3105;
LAYER_MAP 341 -DATATYPE 272 3105;
LAYER_MAP 341 -DATATYPE 282 3105;
LAYER_MAP 341 -DATATYPE 352 3105;
LAYER_MAP 341 -DATATYPE 362 3105;
LAYER_MAP 341 -DATATYPE 372 3105;
LAYER_MAP 341 -DATATYPE 382 3105;
LAYER_MAP 341 -DATATYPE 402 3105;
LAYER_MAP 341 -DATATYPE 412 3105;
LAYER_MAP 341 -DATATYPE 422 3105;
LAYER_MAP 341 -DATATYPE 432 3105;
LAYER_DEF DUM11i 3106;
LAYER_MAP 341 -DATATYPE 45 3106;
LAYER_MAP 341 -DATATYPE 75 3106;
LAYER_MAP 341 -DATATYPE 800 3106;
LAYER_MAP 341 -DATATYPE 805 3106;
LAYER_MAP 341 -DATATYPE 810 3106;
LAYER_MAP 341 -DATATYPE 815 3106;
LAYER_MAP 341 -DATATYPE 85 3106;
LAYER_MAP 341 -DATATYPE 90 3106;
LAYER_MAP 341 -DATATYPE 95 3106;
LAYER_MAP 341 -DATATYPE 950 3106;
LAYER_MAP 341 -DATATYPE 955 3106;
LAYER_MAP 341 -DATATYPE 960 3106;
LAYER_MAP 341 -DATATYPE 965 3106;
LAYER_MAP 341 -DATATYPE 970 3106;
LAYER_MAP 341 -DATATYPE 975 3106;
LAYER_MAP 341 -DATATYPE 980 3106;
LAYER_MAP 341 -DATATYPE 985 3106;
LAYER_DEF M12_Ai 33107;
LAYER_MAP 42 -DATATYPE 151 3107;
LAYER_MAP 42 -DATATYPE 171 3107;
LAYER_MAP 42 -DATATYPE 251 3107;
LAYER_MAP 42 -DATATYPE 271 3107;
LAYER_MAP 42 -DATATYPE 351 3107;
LAYER_MAP 42 -DATATYPE 371 3107;
LAYER_MAP 42 -DATATYPE 401 3107;
LAYER_MAP 42 -DATATYPE 421 3107;
LAYER_DEF M12_Bi 33108;
LAYER_MAP 42 -DATATYPE 152 3108;
LAYER_MAP 42 -DATATYPE 172 3108;
LAYER_MAP 42 -DATATYPE 252 3108;
LAYER_MAP 42 -DATATYPE 272 3108;
LAYER_MAP 42 -DATATYPE 352 3108;
LAYER_MAP 42 -DATATYPE 372 3108;
LAYER_MAP 42 -DATATYPE 402 3108;
LAYER_MAP 42 -DATATYPE 422 3108;
LAYER_DEF M12i 3109;
LAYER_MAP 42 -DATATYPE 40 3109;
LAYER_MAP 42 -DATATYPE 70 3109;
LAYER_MAP 42 -DATATYPE 80 3109;
LAYER_MAP 42 -DATATYPE 800 3109;
LAYER_MAP 42 -DATATYPE 810 3109;
LAYER_MAP 42 -DATATYPE 90 3109;
LAYER_MAP 42 -DATATYPE 950 3109;
LAYER_MAP 42 -DATATYPE 960 3109;
LAYER_MAP 42 -DATATYPE 970 3109;
LAYER_MAP 42 -DATATYPE 980 3109;
LAYER_DEF DUM12_Ai 33110;
LAYER_MAP 342 -DATATYPE 151 3110;
LAYER_MAP 342 -DATATYPE 161 3110;
LAYER_MAP 342 -DATATYPE 171 3110;
LAYER_MAP 342 -DATATYPE 181 3110;
LAYER_MAP 342 -DATATYPE 251 3110;
LAYER_MAP 342 -DATATYPE 261 3110;
LAYER_MAP 342 -DATATYPE 271 3110;
LAYER_MAP 342 -DATATYPE 281 3110;
LAYER_MAP 342 -DATATYPE 351 3110;
LAYER_MAP 342 -DATATYPE 361 3110;
LAYER_MAP 342 -DATATYPE 371 3110;
LAYER_MAP 342 -DATATYPE 381 3110;
LAYER_MAP 342 -DATATYPE 401 3110;
LAYER_MAP 342 -DATATYPE 411 3110;
LAYER_MAP 342 -DATATYPE 421 3110;
LAYER_MAP 342 -DATATYPE 431 3110;
LAYER_DEF DUM12_Bi 33111;
LAYER_MAP 342 -DATATYPE 152 3111;
LAYER_MAP 342 -DATATYPE 162 3111;
LAYER_MAP 342 -DATATYPE 172 3111;
LAYER_MAP 342 -DATATYPE 182 3111;
LAYER_MAP 342 -DATATYPE 252 3111;
LAYER_MAP 342 -DATATYPE 262 3111;
LAYER_MAP 342 -DATATYPE 272 3111;
LAYER_MAP 342 -DATATYPE 282 3111;
LAYER_MAP 342 -DATATYPE 352 3111;
LAYER_MAP 342 -DATATYPE 362 3111;
LAYER_MAP 342 -DATATYPE 372 3111;
LAYER_MAP 342 -DATATYPE 382 3111;
LAYER_MAP 342 -DATATYPE 402 3111;
LAYER_MAP 342 -DATATYPE 412 3111;
LAYER_MAP 342 -DATATYPE 422 3111;
LAYER_MAP 342 -DATATYPE 432 3111;
LAYER_DEF DUM12i 3112;
LAYER_MAP 342 -DATATYPE 45 3112;
LAYER_MAP 342 -DATATYPE 75 3112;
LAYER_MAP 342 -DATATYPE 800 3112;
LAYER_MAP 342 -DATATYPE 805 3112;
LAYER_MAP 342 -DATATYPE 810 3112;
LAYER_MAP 342 -DATATYPE 815 3112;
LAYER_MAP 342 -DATATYPE 85 3112;
LAYER_MAP 342 -DATATYPE 90 3112;
LAYER_MAP 342 -DATATYPE 95 3112;
LAYER_MAP 342 -DATATYPE 950 3112;
LAYER_MAP 342 -DATATYPE 955 3112;
LAYER_MAP 342 -DATATYPE 960 3112;
LAYER_MAP 342 -DATATYPE 965 3112;
LAYER_MAP 342 -DATATYPE 970 3112;
LAYER_MAP 342 -DATATYPE 975 3112;
LAYER_MAP 342 -DATATYPE 980 3112;
LAYER_MAP 342 -DATATYPE 985 3112;
LAYER_DEF M13_Ai 33113;
LAYER_MAP 43 -DATATYPE 151 3113;
LAYER_MAP 43 -DATATYPE 171 3113;
LAYER_MAP 43 -DATATYPE 251 3113;
LAYER_MAP 43 -DATATYPE 271 3113;
LAYER_MAP 43 -DATATYPE 351 3113;
LAYER_MAP 43 -DATATYPE 371 3113;
LAYER_MAP 43 -DATATYPE 401 3113;
LAYER_MAP 43 -DATATYPE 421 3113;
LAYER_DEF M13_Bi 33114;
LAYER_MAP 43 -DATATYPE 152 3114;
LAYER_MAP 43 -DATATYPE 172 3114;
LAYER_MAP 43 -DATATYPE 252 3114;
LAYER_MAP 43 -DATATYPE 272 3114;
LAYER_MAP 43 -DATATYPE 352 3114;
LAYER_MAP 43 -DATATYPE 372 3114;
LAYER_MAP 43 -DATATYPE 402 3114;
LAYER_MAP 43 -DATATYPE 422 3114;
LAYER_DEF M13i 3115;
LAYER_MAP 43 -DATATYPE 40 3115;
LAYER_MAP 43 -DATATYPE 70 3115;
LAYER_MAP 43 -DATATYPE 80 3115;
LAYER_MAP 43 -DATATYPE 800 3115;
LAYER_MAP 43 -DATATYPE 810 3115;
LAYER_MAP 43 -DATATYPE 90 3115;
LAYER_MAP 43 -DATATYPE 950 3115;
LAYER_MAP 43 -DATATYPE 960 3115;
LAYER_MAP 43 -DATATYPE 970 3115;
LAYER_MAP 43 -DATATYPE 980 3115;
LAYER_DEF DUM13_Ai 33116;
LAYER_MAP 343 -DATATYPE 151 3116;
LAYER_MAP 343 -DATATYPE 161 3116;
LAYER_MAP 343 -DATATYPE 171 3116;
LAYER_MAP 343 -DATATYPE 181 3116;
LAYER_MAP 343 -DATATYPE 251 3116;
LAYER_MAP 343 -DATATYPE 261 3116;
LAYER_MAP 343 -DATATYPE 271 3116;
LAYER_MAP 343 -DATATYPE 281 3116;
LAYER_MAP 343 -DATATYPE 351 3116;
LAYER_MAP 343 -DATATYPE 361 3116;
LAYER_MAP 343 -DATATYPE 371 3116;
LAYER_MAP 343 -DATATYPE 381 3116;
LAYER_MAP 343 -DATATYPE 401 3116;
LAYER_MAP 343 -DATATYPE 411 3116;
LAYER_MAP 343 -DATATYPE 421 3116;
LAYER_MAP 343 -DATATYPE 431 3116;
LAYER_DEF DUM13_Bi 33117;
LAYER_MAP 343 -DATATYPE 152 3117;
LAYER_MAP 343 -DATATYPE 162 3117;
LAYER_MAP 343 -DATATYPE 172 3117;
LAYER_MAP 343 -DATATYPE 182 3117;
LAYER_MAP 343 -DATATYPE 252 3117;
LAYER_MAP 343 -DATATYPE 262 3117;
LAYER_MAP 343 -DATATYPE 272 3117;
LAYER_MAP 343 -DATATYPE 282 3117;
LAYER_MAP 343 -DATATYPE 352 3117;
LAYER_MAP 343 -DATATYPE 362 3117;
LAYER_MAP 343 -DATATYPE 372 3117;
LAYER_MAP 343 -DATATYPE 382 3117;
LAYER_MAP 343 -DATATYPE 402 3117;
LAYER_MAP 343 -DATATYPE 412 3117;
LAYER_MAP 343 -DATATYPE 422 3117;
LAYER_MAP 343 -DATATYPE 432 3117;
LAYER_DEF DUM13i 3118;
LAYER_MAP 343 -DATATYPE 45 3118;
LAYER_MAP 343 -DATATYPE 75 3118;
LAYER_MAP 343 -DATATYPE 800 3118;
LAYER_MAP 343 -DATATYPE 805 3118;
LAYER_MAP 343 -DATATYPE 810 3118;
LAYER_MAP 343 -DATATYPE 815 3118;
LAYER_MAP 343 -DATATYPE 85 3118;
LAYER_MAP 343 -DATATYPE 90 3118;
LAYER_MAP 343 -DATATYPE 95 3118;
LAYER_MAP 343 -DATATYPE 950 3118;
LAYER_MAP 343 -DATATYPE 955 3118;
LAYER_MAP 343 -DATATYPE 960 3118;
LAYER_MAP 343 -DATATYPE 965 3118;
LAYER_MAP 343 -DATATYPE 970 3118;
LAYER_MAP 343 -DATATYPE 975 3118;
LAYER_MAP 343 -DATATYPE 980 3118;
LAYER_MAP 343 -DATATYPE 985 3118;
LAYER_DEF M14_Ai 33119;
LAYER_MAP 44 -DATATYPE 151 3119;
LAYER_MAP 44 -DATATYPE 171 3119;
LAYER_MAP 44 -DATATYPE 251 3119;
LAYER_MAP 44 -DATATYPE 271 3119;
LAYER_MAP 44 -DATATYPE 351 3119;
LAYER_MAP 44 -DATATYPE 371 3119;
LAYER_MAP 44 -DATATYPE 401 3119;
LAYER_MAP 44 -DATATYPE 421 3119;
LAYER_DEF M14_Bi 33120;
LAYER_MAP 44 -DATATYPE 152 3120;
LAYER_MAP 44 -DATATYPE 172 3120;
LAYER_MAP 44 -DATATYPE 252 3120;
LAYER_MAP 44 -DATATYPE 272 3120;
LAYER_MAP 44 -DATATYPE 352 3120;
LAYER_MAP 44 -DATATYPE 372 3120;
LAYER_MAP 44 -DATATYPE 402 3120;
LAYER_MAP 44 -DATATYPE 422 3120;
LAYER_DEF M14i 3121;
LAYER_MAP 44 -DATATYPE 40 3121;
LAYER_MAP 44 -DATATYPE 70 3121;
LAYER_MAP 44 -DATATYPE 80 3121;
LAYER_MAP 44 -DATATYPE 800 3121;
LAYER_MAP 44 -DATATYPE 810 3121;
LAYER_MAP 44 -DATATYPE 90 3121;
LAYER_MAP 44 -DATATYPE 950 3121;
LAYER_MAP 44 -DATATYPE 960 3121;
LAYER_MAP 44 -DATATYPE 970 3121;
LAYER_MAP 44 -DATATYPE 980 3121;
LAYER_DEF DUM14_Ai 33122;
LAYER_MAP 344 -DATATYPE 151 3122;
LAYER_MAP 344 -DATATYPE 161 3122;
LAYER_MAP 344 -DATATYPE 171 3122;
LAYER_MAP 344 -DATATYPE 181 3122;
LAYER_MAP 344 -DATATYPE 251 3122;
LAYER_MAP 344 -DATATYPE 261 3122;
LAYER_MAP 344 -DATATYPE 271 3122;
LAYER_MAP 344 -DATATYPE 281 3122;
LAYER_MAP 344 -DATATYPE 351 3122;
LAYER_MAP 344 -DATATYPE 361 3122;
LAYER_MAP 344 -DATATYPE 371 3122;
LAYER_MAP 344 -DATATYPE 381 3122;
LAYER_MAP 344 -DATATYPE 401 3122;
LAYER_MAP 344 -DATATYPE 411 3122;
LAYER_MAP 344 -DATATYPE 421 3122;
LAYER_MAP 344 -DATATYPE 431 3122;
LAYER_DEF DUM14_Bi 33123;
LAYER_MAP 344 -DATATYPE 152 3123;
LAYER_MAP 344 -DATATYPE 162 3123;
LAYER_MAP 344 -DATATYPE 172 3123;
LAYER_MAP 344 -DATATYPE 182 3123;
LAYER_MAP 344 -DATATYPE 252 3123;
LAYER_MAP 344 -DATATYPE 262 3123;
LAYER_MAP 344 -DATATYPE 272 3123;
LAYER_MAP 344 -DATATYPE 282 3123;
LAYER_MAP 344 -DATATYPE 352 3123;
LAYER_MAP 344 -DATATYPE 362 3123;
LAYER_MAP 344 -DATATYPE 372 3123;
LAYER_MAP 344 -DATATYPE 382 3123;
LAYER_MAP 344 -DATATYPE 402 3123;
LAYER_MAP 344 -DATATYPE 412 3123;
LAYER_MAP 344 -DATATYPE 422 3123;
LAYER_MAP 344 -DATATYPE 432 3123;
LAYER_DEF DUM14i 3124;
LAYER_MAP 344 -DATATYPE 45 3124;
LAYER_MAP 344 -DATATYPE 75 3124;
LAYER_MAP 344 -DATATYPE 800 3124;
LAYER_MAP 344 -DATATYPE 805 3124;
LAYER_MAP 344 -DATATYPE 810 3124;
LAYER_MAP 344 -DATATYPE 815 3124;
LAYER_MAP 344 -DATATYPE 85 3124;
LAYER_MAP 344 -DATATYPE 90 3124;
LAYER_MAP 344 -DATATYPE 95 3124;
LAYER_MAP 344 -DATATYPE 950 3124;
LAYER_MAP 344 -DATATYPE 955 3124;
LAYER_MAP 344 -DATATYPE 960 3124;
LAYER_MAP 344 -DATATYPE 965 3124;
LAYER_MAP 344 -DATATYPE 970 3124;
LAYER_MAP 344 -DATATYPE 975 3124;
LAYER_MAP 344 -DATATYPE 980 3124;
LAYER_MAP 344 -DATATYPE 985 3124;
LAYER_DEF M15_Ai 33125;
LAYER_MAP 45 -DATATYPE 151 3125;
LAYER_MAP 45 -DATATYPE 171 3125;
LAYER_MAP 45 -DATATYPE 251 3125;
LAYER_MAP 45 -DATATYPE 271 3125;
LAYER_MAP 45 -DATATYPE 351 3125;
LAYER_MAP 45 -DATATYPE 371 3125;
LAYER_MAP 45 -DATATYPE 401 3125;
LAYER_MAP 45 -DATATYPE 421 3125;
LAYER_DEF M15_Bi 33126;
LAYER_MAP 45 -DATATYPE 152 3126;
LAYER_MAP 45 -DATATYPE 172 3126;
LAYER_MAP 45 -DATATYPE 252 3126;
LAYER_MAP 45 -DATATYPE 272 3126;
LAYER_MAP 45 -DATATYPE 352 3126;
LAYER_MAP 45 -DATATYPE 372 3126;
LAYER_MAP 45 -DATATYPE 402 3126;
LAYER_MAP 45 -DATATYPE 422 3126;
LAYER_DEF M15i 3127;
LAYER_MAP 45 -DATATYPE 40 3127;
LAYER_MAP 45 -DATATYPE 70 3127;
LAYER_MAP 45 -DATATYPE 80 3127;
LAYER_MAP 45 -DATATYPE 800 3127;
LAYER_MAP 45 -DATATYPE 810 3127;
LAYER_MAP 45 -DATATYPE 90 3127;
LAYER_MAP 45 -DATATYPE 950 3127;
LAYER_MAP 45 -DATATYPE 960 3127;
LAYER_MAP 45 -DATATYPE 970 3127;
LAYER_MAP 45 -DATATYPE 980 3127;
LAYER_DEF DUM15_Ai 33128;
LAYER_MAP 345 -DATATYPE 151 3128;
LAYER_MAP 345 -DATATYPE 161 3128;
LAYER_MAP 345 -DATATYPE 171 3128;
LAYER_MAP 345 -DATATYPE 181 3128;
LAYER_MAP 345 -DATATYPE 251 3128;
LAYER_MAP 345 -DATATYPE 261 3128;
LAYER_MAP 345 -DATATYPE 271 3128;
LAYER_MAP 345 -DATATYPE 281 3128;
LAYER_MAP 345 -DATATYPE 351 3128;
LAYER_MAP 345 -DATATYPE 361 3128;
LAYER_MAP 345 -DATATYPE 371 3128;
LAYER_MAP 345 -DATATYPE 381 3128;
LAYER_MAP 345 -DATATYPE 401 3128;
LAYER_MAP 345 -DATATYPE 411 3128;
LAYER_MAP 345 -DATATYPE 421 3128;
LAYER_MAP 345 -DATATYPE 431 3128;
LAYER_DEF DUM15_Bi 33129;
LAYER_MAP 345 -DATATYPE 152 3129;
LAYER_MAP 345 -DATATYPE 162 3129;
LAYER_MAP 345 -DATATYPE 172 3129;
LAYER_MAP 345 -DATATYPE 182 3129;
LAYER_MAP 345 -DATATYPE 252 3129;
LAYER_MAP 345 -DATATYPE 262 3129;
LAYER_MAP 345 -DATATYPE 272 3129;
LAYER_MAP 345 -DATATYPE 282 3129;
LAYER_MAP 345 -DATATYPE 352 3129;
LAYER_MAP 345 -DATATYPE 362 3129;
LAYER_MAP 345 -DATATYPE 372 3129;
LAYER_MAP 345 -DATATYPE 382 3129;
LAYER_MAP 345 -DATATYPE 402 3129;
LAYER_MAP 345 -DATATYPE 412 3129;
LAYER_MAP 345 -DATATYPE 422 3129;
LAYER_MAP 345 -DATATYPE 432 3129;
LAYER_DEF DUM15i 3130;
LAYER_MAP 345 -DATATYPE 45 3130;
LAYER_MAP 345 -DATATYPE 75 3130;
LAYER_MAP 345 -DATATYPE 800 3130;
LAYER_MAP 345 -DATATYPE 805 3130;
LAYER_MAP 345 -DATATYPE 810 3130;
LAYER_MAP 345 -DATATYPE 815 3130;
LAYER_MAP 345 -DATATYPE 85 3130;
LAYER_MAP 345 -DATATYPE 90 3130;
LAYER_MAP 345 -DATATYPE 95 3130;
LAYER_MAP 345 -DATATYPE 950 3130;
LAYER_MAP 345 -DATATYPE 955 3130;
LAYER_MAP 345 -DATATYPE 960 3130;
LAYER_MAP 345 -DATATYPE 965 3130;
LAYER_MAP 345 -DATATYPE 970 3130;
LAYER_MAP 345 -DATATYPE 975 3130;
LAYER_MAP 345 -DATATYPE 980 3130;
LAYER_MAP 345 -DATATYPE 985 3130;
LAYER_DEF M16_Ai 33131;
LAYER_MAP 46 -DATATYPE 151 3131;
LAYER_MAP 46 -DATATYPE 171 3131;
LAYER_MAP 46 -DATATYPE 251 3131;
LAYER_MAP 46 -DATATYPE 271 3131;
LAYER_MAP 46 -DATATYPE 351 3131;
LAYER_MAP 46 -DATATYPE 371 3131;
LAYER_MAP 46 -DATATYPE 401 3131;
LAYER_MAP 46 -DATATYPE 421 3131;
LAYER_DEF M16_Bi 33132;
LAYER_MAP 46 -DATATYPE 152 3132;
LAYER_MAP 46 -DATATYPE 172 3132;
LAYER_MAP 46 -DATATYPE 252 3132;
LAYER_MAP 46 -DATATYPE 272 3132;
LAYER_MAP 46 -DATATYPE 352 3132;
LAYER_MAP 46 -DATATYPE 372 3132;
LAYER_MAP 46 -DATATYPE 402 3132;
LAYER_MAP 46 -DATATYPE 422 3132;
LAYER_DEF M16i 3133;
LAYER_MAP 46 -DATATYPE 40 3133;
LAYER_MAP 46 -DATATYPE 70 3133;
LAYER_MAP 46 -DATATYPE 80 3133;
LAYER_MAP 46 -DATATYPE 800 3133;
LAYER_MAP 46 -DATATYPE 810 3133;
LAYER_MAP 46 -DATATYPE 90 3133;
LAYER_MAP 46 -DATATYPE 950 3133;
LAYER_MAP 46 -DATATYPE 960 3133;
LAYER_MAP 46 -DATATYPE 970 3133;
LAYER_MAP 46 -DATATYPE 980 3133;
LAYER_DEF DUM16_Ai 33134;
LAYER_MAP 346 -DATATYPE 151 3134;
LAYER_MAP 346 -DATATYPE 161 3134;
LAYER_MAP 346 -DATATYPE 171 3134;
LAYER_MAP 346 -DATATYPE 181 3134;
LAYER_MAP 346 -DATATYPE 251 3134;
LAYER_MAP 346 -DATATYPE 261 3134;
LAYER_MAP 346 -DATATYPE 271 3134;
LAYER_MAP 346 -DATATYPE 281 3134;
LAYER_MAP 346 -DATATYPE 351 3134;
LAYER_MAP 346 -DATATYPE 361 3134;
LAYER_MAP 346 -DATATYPE 371 3134;
LAYER_MAP 346 -DATATYPE 381 3134;
LAYER_MAP 346 -DATATYPE 401 3134;
LAYER_MAP 346 -DATATYPE 411 3134;
LAYER_MAP 346 -DATATYPE 421 3134;
LAYER_MAP 346 -DATATYPE 431 3134;
LAYER_DEF DUM16_Bi 33135;
LAYER_MAP 346 -DATATYPE 152 3135;
LAYER_MAP 346 -DATATYPE 162 3135;
LAYER_MAP 346 -DATATYPE 172 3135;
LAYER_MAP 346 -DATATYPE 182 3135;
LAYER_MAP 346 -DATATYPE 252 3135;
LAYER_MAP 346 -DATATYPE 262 3135;
LAYER_MAP 346 -DATATYPE 272 3135;
LAYER_MAP 346 -DATATYPE 282 3135;
LAYER_MAP 346 -DATATYPE 352 3135;
LAYER_MAP 346 -DATATYPE 362 3135;
LAYER_MAP 346 -DATATYPE 372 3135;
LAYER_MAP 346 -DATATYPE 382 3135;
LAYER_MAP 346 -DATATYPE 402 3135;
LAYER_MAP 346 -DATATYPE 412 3135;
LAYER_MAP 346 -DATATYPE 422 3135;
LAYER_MAP 346 -DATATYPE 432 3135;
LAYER_DEF DUM16i 3136;
LAYER_MAP 346 -DATATYPE 45 3136;
LAYER_MAP 346 -DATATYPE 75 3136;
LAYER_MAP 346 -DATATYPE 800 3136;
LAYER_MAP 346 -DATATYPE 805 3136;
LAYER_MAP 346 -DATATYPE 810 3136;
LAYER_MAP 346 -DATATYPE 815 3136;
LAYER_MAP 346 -DATATYPE 85 3136;
LAYER_MAP 346 -DATATYPE 90 3136;
LAYER_MAP 346 -DATATYPE 95 3136;
LAYER_MAP 346 -DATATYPE 950 3136;
LAYER_MAP 346 -DATATYPE 955 3136;
LAYER_MAP 346 -DATATYPE 960 3136;
LAYER_MAP 346 -DATATYPE 965 3136;
LAYER_MAP 346 -DATATYPE 970 3136;
LAYER_MAP 346 -DATATYPE 975 3136;
LAYER_MAP 346 -DATATYPE 980 3136;
LAYER_MAP 346 -DATATYPE 985 3136;
LAYER_DEF RODMY 3137;
LAYER_MAP 6 -DATATYPE 101 3137;
LAYER_DEF SRM 3138;
LAYER_MAP 20 -DATATYPE 0 3138;
LAYER_DEF SRM2010 3139;
LAYER_MAP 20 -DATATYPE 10 3139;
LAYER_DEF SRM2011 3140;
LAYER_MAP 20 -DATATYPE 11 3140;
LAYER_DEF SRM2012 3141;
LAYER_MAP 20 -DATATYPE 12 3141;
LAYER_DEF SRM2013 3142;
LAYER_MAP 20 -DATATYPE 13 3142;
LAYER_DEF SRM2014 3143;
LAYER_MAP 20 -DATATYPE 14 3143;
LAYER_DEF SRM2015 3144;
LAYER_MAP 20 -DATATYPE 15 3144;
LAYER_DEF SRM2017 3145;
LAYER_MAP 20 -DATATYPE 17 3145;
LAYER_DEF SRM2018 3146;
LAYER_MAP 20 -DATATYPE 18 3146;
LAYER_DEF SRM2019 3147;
LAYER_MAP 20 -DATATYPE 19 3147;
LAYER_DEF SRM2020 3148;
LAYER_MAP 20 -DATATYPE 20 3148;
LAYER_DEF SRM2021 3149;
LAYER_MAP 20 -DATATYPE 21 3149;
LAYER_DEF SRM2022 3150;
LAYER_MAP 20 -DATATYPE 22 3150;
LAYER_DEF SRM2025 3151;
LAYER_MAP 20 -DATATYPE 25 3151;
LAYER_DEF SRM2026 3152;
LAYER_MAP 20 -DATATYPE 26 3152;
LAYER_DEF SRM2027 3153;
LAYER_MAP 20 -DATATYPE 27 3153;
LAYER_DEF SRM2030 3154;
LAYER_MAP 20 -DATATYPE 30 3154;
LAYER_DEF SRM2031 3155;
LAYER_MAP 20 -DATATYPE 31 3155;
LAYER_DEF SRM2032 3156;
LAYER_MAP 20 -DATATYPE 32 3156;
LAYER_DEF SRM2033 3157;
LAYER_MAP 20 -DATATYPE 33 3157;
LAYER_DEF SRM2034 3158;
LAYER_MAP 20 -DATATYPE 34 3158;
LAYER_DEF SRM2035 3159;
LAYER_MAP 20 -DATATYPE 35 3159;
LAYER_DEF SRM2036 3160;
LAYER_MAP 20 -DATATYPE 36 3160;
LAYER_DEF SRM2037 3161;
LAYER_MAP 20 -DATATYPE 37 3161;
LAYER_DEF SRM2038 3162;
LAYER_MAP 20 -DATATYPE 38 3162;
LAYER_DEF SRM2044 3163;
LAYER_MAP 20 -DATATYPE 44 3163;
LAYER_DEF SRM2054 3164;
LAYER_MAP 20 -DATATYPE 54 3164;
LAYER_DEF VIA1i 3165;
LAYER_MAP 351 -DATATYPE 150 3165;
LAYER_MAP 351 -DATATYPE 250 3165;
LAYER_MAP 351 -DATATYPE 350 3165;
LAYER_MAP 351 -DATATYPE 400 3165;
LAYER_MAP 351 -DATATYPE 805 3165;
LAYER_MAP 351 -DATATYPE 95 3165;
LAYER_MAP 351 -DATATYPE 955 3165;
LAYER_MAP 351 -DATATYPE 975 3165;
LAYER_MAP 51 -DATATYPE 150 3165;
LAYER_MAP 51 -DATATYPE 250 3165;
LAYER_MAP 51 -DATATYPE 350 3165;
LAYER_MAP 51 -DATATYPE 351 3165;
LAYER_MAP 51 -DATATYPE 352 3165;
LAYER_MAP 51 -DATATYPE 40 3165;
LAYER_MAP 51 -DATATYPE 400 3165;
LAYER_MAP 51 -DATATYPE 70 3165;
LAYER_MAP 51 -DATATYPE 80 3165;
LAYER_MAP 51 -DATATYPE 800 3165;
LAYER_MAP 51 -DATATYPE 90 3165;
LAYER_MAP 51 -DATATYPE 950 3165;
LAYER_MAP 51 -DATATYPE 970 3165;
LAYER_DEF VIA2i 3166;
LAYER_MAP 352 -DATATYPE 150 3166;
LAYER_MAP 352 -DATATYPE 250 3166;
LAYER_MAP 352 -DATATYPE 350 3166;
LAYER_MAP 352 -DATATYPE 400 3166;
LAYER_MAP 352 -DATATYPE 805 3166;
LAYER_MAP 352 -DATATYPE 95 3166;
LAYER_MAP 352 -DATATYPE 955 3166;
LAYER_MAP 352 -DATATYPE 975 3166;
LAYER_MAP 52 -DATATYPE 150 3166;
LAYER_MAP 52 -DATATYPE 250 3166;
LAYER_MAP 52 -DATATYPE 350 3166;
LAYER_MAP 52 -DATATYPE 351 3166;
LAYER_MAP 52 -DATATYPE 352 3166;
LAYER_MAP 52 -DATATYPE 40 3166;
LAYER_MAP 52 -DATATYPE 400 3166;
LAYER_MAP 52 -DATATYPE 70 3166;
LAYER_MAP 52 -DATATYPE 80 3166;
LAYER_MAP 52 -DATATYPE 800 3166;
LAYER_MAP 52 -DATATYPE 90 3166;
LAYER_MAP 52 -DATATYPE 950 3166;
LAYER_MAP 52 -DATATYPE 970 3166;
LAYER_DEF VIA3i 3167;
LAYER_MAP 353 -DATATYPE 150 3167;
LAYER_MAP 353 -DATATYPE 250 3167;
LAYER_MAP 353 -DATATYPE 350 3167;
LAYER_MAP 353 -DATATYPE 400 3167;
LAYER_MAP 353 -DATATYPE 805 3167;
LAYER_MAP 353 -DATATYPE 95 3167;
LAYER_MAP 353 -DATATYPE 955 3167;
LAYER_MAP 353 -DATATYPE 975 3167;
LAYER_MAP 53 -DATATYPE 150 3167;
LAYER_MAP 53 -DATATYPE 250 3167;
LAYER_MAP 53 -DATATYPE 350 3167;
LAYER_MAP 53 -DATATYPE 351 3167;
LAYER_MAP 53 -DATATYPE 352 3167;
LAYER_MAP 53 -DATATYPE 40 3167;
LAYER_MAP 53 -DATATYPE 400 3167;
LAYER_MAP 53 -DATATYPE 70 3167;
LAYER_MAP 53 -DATATYPE 80 3167;
LAYER_MAP 53 -DATATYPE 800 3167;
LAYER_MAP 53 -DATATYPE 90 3167;
LAYER_MAP 53 -DATATYPE 950 3167;
LAYER_MAP 53 -DATATYPE 970 3167;
LAYER_DEF VIA4i 3168;
LAYER_MAP 354 -DATATYPE 150 3168;
LAYER_MAP 354 -DATATYPE 250 3168;
LAYER_MAP 354 -DATATYPE 350 3168;
LAYER_MAP 354 -DATATYPE 400 3168;
LAYER_MAP 354 -DATATYPE 805 3168;
LAYER_MAP 354 -DATATYPE 95 3168;
LAYER_MAP 354 -DATATYPE 955 3168;
LAYER_MAP 354 -DATATYPE 975 3168;
LAYER_MAP 54 -DATATYPE 150 3168;
LAYER_MAP 54 -DATATYPE 250 3168;
LAYER_MAP 54 -DATATYPE 350 3168;
LAYER_MAP 54 -DATATYPE 351 3168;
LAYER_MAP 54 -DATATYPE 352 3168;
LAYER_MAP 54 -DATATYPE 40 3168;
LAYER_MAP 54 -DATATYPE 400 3168;
LAYER_MAP 54 -DATATYPE 70 3168;
LAYER_MAP 54 -DATATYPE 80 3168;
LAYER_MAP 54 -DATATYPE 800 3168;
LAYER_MAP 54 -DATATYPE 90 3168;
LAYER_MAP 54 -DATATYPE 950 3168;
LAYER_MAP 54 -DATATYPE 970 3168;
LAYER_DEF VIA5i 3169;
LAYER_MAP 355 -DATATYPE 150 3169;
LAYER_MAP 355 -DATATYPE 250 3169;
LAYER_MAP 355 -DATATYPE 350 3169;
LAYER_MAP 355 -DATATYPE 400 3169;
LAYER_MAP 355 -DATATYPE 805 3169;
LAYER_MAP 355 -DATATYPE 95 3169;
LAYER_MAP 355 -DATATYPE 955 3169;
LAYER_MAP 355 -DATATYPE 975 3169;
LAYER_MAP 55 -DATATYPE 150 3169;
LAYER_MAP 55 -DATATYPE 250 3169;
LAYER_MAP 55 -DATATYPE 350 3169;
LAYER_MAP 55 -DATATYPE 351 3169;
LAYER_MAP 55 -DATATYPE 352 3169;
LAYER_MAP 55 -DATATYPE 40 3169;
LAYER_MAP 55 -DATATYPE 400 3169;
LAYER_MAP 55 -DATATYPE 70 3169;
LAYER_MAP 55 -DATATYPE 80 3169;
LAYER_MAP 55 -DATATYPE 800 3169;
LAYER_MAP 55 -DATATYPE 90 3169;
LAYER_MAP 55 -DATATYPE 950 3169;
LAYER_MAP 55 -DATATYPE 970 3169;
LAYER_DEF VIA6i 3170;
LAYER_MAP 356 -DATATYPE 150 3170;
LAYER_MAP 356 -DATATYPE 250 3170;
LAYER_MAP 356 -DATATYPE 350 3170;
LAYER_MAP 356 -DATATYPE 400 3170;
LAYER_MAP 356 -DATATYPE 805 3170;
LAYER_MAP 356 -DATATYPE 95 3170;
LAYER_MAP 356 -DATATYPE 955 3170;
LAYER_MAP 356 -DATATYPE 975 3170;
LAYER_MAP 56 -DATATYPE 150 3170;
LAYER_MAP 56 -DATATYPE 250 3170;
LAYER_MAP 56 -DATATYPE 350 3170;
LAYER_MAP 56 -DATATYPE 351 3170;
LAYER_MAP 56 -DATATYPE 352 3170;
LAYER_MAP 56 -DATATYPE 40 3170;
LAYER_MAP 56 -DATATYPE 400 3170;
LAYER_MAP 56 -DATATYPE 70 3170;
LAYER_MAP 56 -DATATYPE 80 3170;
LAYER_MAP 56 -DATATYPE 800 3170;
LAYER_MAP 56 -DATATYPE 90 3170;
LAYER_MAP 56 -DATATYPE 950 3170;
LAYER_MAP 56 -DATATYPE 970 3170;
LAYER_DEF VIA7i 3171;
LAYER_MAP 357 -DATATYPE 150 3171;
LAYER_MAP 357 -DATATYPE 250 3171;
LAYER_MAP 357 -DATATYPE 350 3171;
LAYER_MAP 357 -DATATYPE 400 3171;
LAYER_MAP 357 -DATATYPE 805 3171;
LAYER_MAP 357 -DATATYPE 95 3171;
LAYER_MAP 357 -DATATYPE 955 3171;
LAYER_MAP 357 -DATATYPE 975 3171;
LAYER_MAP 57 -DATATYPE 150 3171;
LAYER_MAP 57 -DATATYPE 250 3171;
LAYER_MAP 57 -DATATYPE 350 3171;
LAYER_MAP 57 -DATATYPE 351 3171;
LAYER_MAP 57 -DATATYPE 352 3171;
LAYER_MAP 57 -DATATYPE 40 3171;
LAYER_MAP 57 -DATATYPE 400 3171;
LAYER_MAP 57 -DATATYPE 70 3171;
LAYER_MAP 57 -DATATYPE 80 3171;
LAYER_MAP 57 -DATATYPE 800 3171;
LAYER_MAP 57 -DATATYPE 90 3171;
LAYER_MAP 57 -DATATYPE 950 3171;
LAYER_MAP 57 -DATATYPE 970 3171;
LAYER_DEF VIA8i 3172;
LAYER_MAP 358 -DATATYPE 150 3172;
LAYER_MAP 358 -DATATYPE 250 3172;
LAYER_MAP 358 -DATATYPE 350 3172;
LAYER_MAP 358 -DATATYPE 400 3172;
LAYER_MAP 358 -DATATYPE 805 3172;
LAYER_MAP 358 -DATATYPE 95 3172;
LAYER_MAP 358 -DATATYPE 955 3172;
LAYER_MAP 358 -DATATYPE 975 3172;
LAYER_MAP 58 -DATATYPE 150 3172;
LAYER_MAP 58 -DATATYPE 250 3172;
LAYER_MAP 58 -DATATYPE 350 3172;
LAYER_MAP 58 -DATATYPE 351 3172;
LAYER_MAP 58 -DATATYPE 352 3172;
LAYER_MAP 58 -DATATYPE 40 3172;
LAYER_MAP 58 -DATATYPE 400 3172;
LAYER_MAP 58 -DATATYPE 70 3172;
LAYER_MAP 58 -DATATYPE 80 3172;
LAYER_MAP 58 -DATATYPE 800 3172;
LAYER_MAP 58 -DATATYPE 90 3172;
LAYER_MAP 58 -DATATYPE 950 3172;
LAYER_MAP 58 -DATATYPE 970 3172;
LAYER_DEF VIA9i 3173;
LAYER_MAP 359 -DATATYPE 150 3173;
LAYER_MAP 359 -DATATYPE 250 3173;
LAYER_MAP 359 -DATATYPE 350 3173;
LAYER_MAP 359 -DATATYPE 400 3173;
LAYER_MAP 359 -DATATYPE 805 3173;
LAYER_MAP 359 -DATATYPE 95 3173;
LAYER_MAP 359 -DATATYPE 955 3173;
LAYER_MAP 359 -DATATYPE 975 3173;
LAYER_MAP 59 -DATATYPE 150 3173;
LAYER_MAP 59 -DATATYPE 250 3173;
LAYER_MAP 59 -DATATYPE 350 3173;
LAYER_MAP 59 -DATATYPE 351 3173;
LAYER_MAP 59 -DATATYPE 352 3173;
LAYER_MAP 59 -DATATYPE 40 3173;
LAYER_MAP 59 -DATATYPE 400 3173;
LAYER_MAP 59 -DATATYPE 70 3173;
LAYER_MAP 59 -DATATYPE 80 3173;
LAYER_MAP 59 -DATATYPE 800 3173;
LAYER_MAP 59 -DATATYPE 90 3173;
LAYER_MAP 59 -DATATYPE 950 3173;
LAYER_MAP 59 -DATATYPE 970 3173;
LAYER_DEF VIA10i 3174;
LAYER_MAP 360 -DATATYPE 150 3174;
LAYER_MAP 360 -DATATYPE 250 3174;
LAYER_MAP 360 -DATATYPE 350 3174;
LAYER_MAP 360 -DATATYPE 400 3174;
LAYER_MAP 360 -DATATYPE 805 3174;
LAYER_MAP 360 -DATATYPE 95 3174;
LAYER_MAP 360 -DATATYPE 955 3174;
LAYER_MAP 360 -DATATYPE 975 3174;
LAYER_MAP 60 -DATATYPE 150 3174;
LAYER_MAP 60 -DATATYPE 250 3174;
LAYER_MAP 60 -DATATYPE 350 3174;
LAYER_MAP 60 -DATATYPE 351 3174;
LAYER_MAP 60 -DATATYPE 352 3174;
LAYER_MAP 60 -DATATYPE 40 3174;
LAYER_MAP 60 -DATATYPE 400 3174;
LAYER_MAP 60 -DATATYPE 70 3174;
LAYER_MAP 60 -DATATYPE 80 3174;
LAYER_MAP 60 -DATATYPE 800 3174;
LAYER_MAP 60 -DATATYPE 90 3174;
LAYER_MAP 60 -DATATYPE 950 3174;
LAYER_MAP 60 -DATATYPE 970 3174;
LAYER_DEF VIA11i 3175;
LAYER_MAP 361 -DATATYPE 150 3175;
LAYER_MAP 361 -DATATYPE 250 3175;
LAYER_MAP 361 -DATATYPE 350 3175;
LAYER_MAP 361 -DATATYPE 400 3175;
LAYER_MAP 361 -DATATYPE 805 3175;
LAYER_MAP 361 -DATATYPE 95 3175;
LAYER_MAP 361 -DATATYPE 955 3175;
LAYER_MAP 361 -DATATYPE 975 3175;
LAYER_MAP 61 -DATATYPE 150 3175;
LAYER_MAP 61 -DATATYPE 250 3175;
LAYER_MAP 61 -DATATYPE 350 3175;
LAYER_MAP 61 -DATATYPE 351 3175;
LAYER_MAP 61 -DATATYPE 352 3175;
LAYER_MAP 61 -DATATYPE 40 3175;
LAYER_MAP 61 -DATATYPE 400 3175;
LAYER_MAP 61 -DATATYPE 70 3175;
LAYER_MAP 61 -DATATYPE 80 3175;
LAYER_MAP 61 -DATATYPE 800 3175;
LAYER_MAP 61 -DATATYPE 90 3175;
LAYER_MAP 61 -DATATYPE 950 3175;
LAYER_MAP 61 -DATATYPE 970 3175;
LAYER_DEF VIA12i 3176;
LAYER_MAP 362 -DATATYPE 150 3176;
LAYER_MAP 362 -DATATYPE 250 3176;
LAYER_MAP 362 -DATATYPE 350 3176;
LAYER_MAP 362 -DATATYPE 400 3176;
LAYER_MAP 362 -DATATYPE 805 3176;
LAYER_MAP 362 -DATATYPE 95 3176;
LAYER_MAP 362 -DATATYPE 955 3176;
LAYER_MAP 362 -DATATYPE 975 3176;
LAYER_MAP 62 -DATATYPE 150 3176;
LAYER_MAP 62 -DATATYPE 250 3176;
LAYER_MAP 62 -DATATYPE 350 3176;
LAYER_MAP 62 -DATATYPE 351 3176;
LAYER_MAP 62 -DATATYPE 352 3176;
LAYER_MAP 62 -DATATYPE 40 3176;
LAYER_MAP 62 -DATATYPE 400 3176;
LAYER_MAP 62 -DATATYPE 70 3176;
LAYER_MAP 62 -DATATYPE 80 3176;
LAYER_MAP 62 -DATATYPE 800 3176;
LAYER_MAP 62 -DATATYPE 90 3176;
LAYER_MAP 62 -DATATYPE 950 3176;
LAYER_MAP 62 -DATATYPE 970 3176;
LAYER_DEF VIA13i 3177;
LAYER_MAP 363 -DATATYPE 150 3177;
LAYER_MAP 363 -DATATYPE 250 3177;
LAYER_MAP 363 -DATATYPE 350 3177;
LAYER_MAP 363 -DATATYPE 400 3177;
LAYER_MAP 363 -DATATYPE 805 3177;
LAYER_MAP 363 -DATATYPE 95 3177;
LAYER_MAP 363 -DATATYPE 955 3177;
LAYER_MAP 363 -DATATYPE 975 3177;
LAYER_MAP 63 -DATATYPE 150 3177;
LAYER_MAP 63 -DATATYPE 250 3177;
LAYER_MAP 63 -DATATYPE 350 3177;
LAYER_MAP 63 -DATATYPE 351 3177;
LAYER_MAP 63 -DATATYPE 352 3177;
LAYER_MAP 63 -DATATYPE 40 3177;
LAYER_MAP 63 -DATATYPE 400 3177;
LAYER_MAP 63 -DATATYPE 70 3177;
LAYER_MAP 63 -DATATYPE 80 3177;
LAYER_MAP 63 -DATATYPE 800 3177;
LAYER_MAP 63 -DATATYPE 90 3177;
LAYER_MAP 63 -DATATYPE 950 3177;
LAYER_MAP 63 -DATATYPE 970 3177;
LAYER_DEF VIA14i 3178;
LAYER_MAP 364 -DATATYPE 150 3178;
LAYER_MAP 364 -DATATYPE 250 3178;
LAYER_MAP 364 -DATATYPE 350 3178;
LAYER_MAP 364 -DATATYPE 400 3178;
LAYER_MAP 364 -DATATYPE 805 3178;
LAYER_MAP 364 -DATATYPE 95 3178;
LAYER_MAP 364 -DATATYPE 955 3178;
LAYER_MAP 364 -DATATYPE 975 3178;
LAYER_MAP 64 -DATATYPE 150 3178;
LAYER_MAP 64 -DATATYPE 250 3178;
LAYER_MAP 64 -DATATYPE 350 3178;
LAYER_MAP 64 -DATATYPE 351 3178;
LAYER_MAP 64 -DATATYPE 352 3178;
LAYER_MAP 64 -DATATYPE 40 3178;
LAYER_MAP 64 -DATATYPE 400 3178;
LAYER_MAP 64 -DATATYPE 70 3178;
LAYER_MAP 64 -DATATYPE 80 3178;
LAYER_MAP 64 -DATATYPE 800 3178;
LAYER_MAP 64 -DATATYPE 90 3178;
LAYER_MAP 64 -DATATYPE 950 3178;
LAYER_MAP 64 -DATATYPE 970 3178;
LAYER_DEF VIA15i 3179;
LAYER_MAP 365 -DATATYPE 150 3179;
LAYER_MAP 365 -DATATYPE 250 3179;
LAYER_MAP 365 -DATATYPE 350 3179;
LAYER_MAP 365 -DATATYPE 400 3179;
LAYER_MAP 365 -DATATYPE 805 3179;
LAYER_MAP 365 -DATATYPE 95 3179;
LAYER_MAP 365 -DATATYPE 955 3179;
LAYER_MAP 365 -DATATYPE 975 3179;
LAYER_MAP 65 -DATATYPE 150 3179;
LAYER_MAP 65 -DATATYPE 250 3179;
LAYER_MAP 65 -DATATYPE 350 3179;
LAYER_MAP 65 -DATATYPE 351 3179;
LAYER_MAP 65 -DATATYPE 352 3179;
LAYER_MAP 65 -DATATYPE 40 3179;
LAYER_MAP 65 -DATATYPE 400 3179;
LAYER_MAP 65 -DATATYPE 70 3179;
LAYER_MAP 65 -DATATYPE 80 3179;
LAYER_MAP 65 -DATATYPE 800 3179;
LAYER_MAP 65 -DATATYPE 90 3179;
LAYER_MAP 65 -DATATYPE 950 3179;
LAYER_MAP 65 -DATATYPE 970 3179;
LAYER_DEF APi 3180;
LAYER_MAP 74 -DATATYPE 0 3180;
LAYER_DEF CB 3181;
LAYER_MAP 76 -DATATYPE 0 3181;
LAYER_DEF MDi 3182;
LAYER_MAP 82 -DATATYPE 150 3182;
LAYER_DEF DMD 3183;
LAYER_MAP 82 -DATATYPE 170 3183;
LAYER_DEF CMDi 3184;
LAYER_MAP 82 -DATATYPE 250 3184;
LAYER_DEF DCMD 3185;
LAYER_MAP 82 -DATATYPE 270 3185;
LAYER_DEF RVi 3186;
LAYER_MAP 85 -DATATYPE 0 3186;
LAYER_DEF CB2 3187;
LAYER_MAP 86 -DATATYPE 0 3187;
LAYER_MAP 86 -DATATYPE 20 3187;
LAYER_DEF BJTDMYi 3188;
LAYER_MAP 110 -DATATYPE 0 3188;
LAYER_DEF BJTEDMY 3189;
LAYER_MAP 110 -DATATYPE 2 3189;
LAYER_DEF IBJTDMY 3190;
LAYER_MAP 110 -DATATYPE 3 3190;
LAYER_DEF PSUB2 3191;
LAYER_MAP 111 -DATATYPE 0 3191;
LAYER_DEF NWDMYi 3192;
LAYER_MAP 114 -DATATYPE 0 3192;
LAYER_DEF NWDMY1 3193;
LAYER_MAP 114 -DATATYPE 1 3193;
LAYER_DEF RMDMY0 3194;
LAYER_MAP 116 -DATATYPE 30 3194;
LAYER_DEF RMDMY1 3195;
LAYER_MAP 116 -DATATYPE 31 3195;
LAYER_DEF RMDMY2 3196;
LAYER_MAP 116 -DATATYPE 32 3196;
LAYER_DEF RMDMY3 3197;
LAYER_MAP 116 -DATATYPE 33 3197;
LAYER_DEF RMDMY4 3198;
LAYER_MAP 116 -DATATYPE 34 3198;
LAYER_DEF RMDMY5 3199;
LAYER_MAP 116 -DATATYPE 35 3199;
LAYER_DEF RMDMY6 3200;
LAYER_MAP 116 -DATATYPE 36 3200;
LAYER_DEF RMDMY7 3201;
LAYER_MAP 116 -DATATYPE 37 3201;
LAYER_DEF RMDMY8 3202;
LAYER_MAP 116 -DATATYPE 38 3202;
LAYER_DEF RMDMY9 3203;
LAYER_MAP 116 -DATATYPE 39 3203;
LAYER_DEF RMDMY10 3204;
LAYER_MAP 116 -DATATYPE 40 3204;
LAYER_DEF RMDMY11 3205;
LAYER_MAP 116 -DATATYPE 41 3205;
LAYER_DEF RMDMY12 3206;
LAYER_MAP 116 -DATATYPE 42 3206;
LAYER_DEF RMDMY13 3207;
LAYER_MAP 116 -DATATYPE 43 3207;
LAYER_DEF RMDMY14 3208;
LAYER_MAP 116 -DATATYPE 44 3208;
LAYER_DEF RMDMY15 3209;
LAYER_MAP 116 -DATATYPE 45 3209;
LAYER_DEF RMDMY16 3210;
LAYER_MAP 116 -DATATYPE 46 3210;
LAYER_DEF RMDMYAP 3211;
LAYER_MAP 116 -DATATYPE 74 3211;
LAYER_DEF RH_TNi 3212;
LAYER_MAP 117 -DATATYPE 6 3212;
LAYER_DEF SR_DTN 3213;
LAYER_MAP 117 -DATATYPE 7 3213;
LAYER_DEF RH_TNB 3214;
LAYER_MAP 117 -DATATYPE 8 3214;
LAYER_DEF RHDMY_ALL 3215;
LAYER_MAP 117 -DATATYPE 9 3215;
LAYER_DEF RH_TNE 3216;
LAYER_MAP 117 -DATATYPE 10 3216;
LAYER_DEF RHDMY0i 33217;
LAYER_MAP 117 -DATATYPE 30 3217;
LAYER_DEF RHDMY1i 33218;
LAYER_MAP 117 -DATATYPE 31 3218;
LAYER_DEF RHDMY2i 33219;
LAYER_MAP 117 -DATATYPE 32 3219;
LAYER_DEF RHDMY3i 33220;
LAYER_MAP 117 -DATATYPE 33 3220;
LAYER_DEF RHDMY4i 33221;
LAYER_MAP 117 -DATATYPE 34 3221;
LAYER_DEF RHDMY5i 33222;
LAYER_MAP 117 -DATATYPE 35 3222;
LAYER_DEF RHDMY6i 3223;
LAYER_MAP 117 -DATATYPE 36 3223;
LAYER_DEF RHDMY7i 33224;
LAYER_MAP 117 -DATATYPE 37 3224;
LAYER_DEF RHDMY8i 33225;
LAYER_MAP 117 -DATATYPE 38 3225;
LAYER_DEF RHDMY9i 33226;
LAYER_MAP 117 -DATATYPE 39 3226;
LAYER_DEF RHDMY10i 33227;
LAYER_MAP 117 -DATATYPE 40 3227;
LAYER_DEF RHDMY11i 33228;
LAYER_MAP 117 -DATATYPE 41 3228;
LAYER_DEF RHDMY12i 33229;
LAYER_MAP 117 -DATATYPE 42 3229;
LAYER_DEF RHDMY13i 33230;
LAYER_MAP 117 -DATATYPE 43 3230;
LAYER_DEF RHDMY14i 33231;
LAYER_MAP 117 -DATATYPE 44 3231;
LAYER_DEF RHDMY15i 33232;
LAYER_MAP 117 -DATATYPE 45 3232;
LAYER_DEF RHDMY16i 33233;
LAYER_MAP 117 -DATATYPE 46 3233;
LAYER_DEF DIODMYi 3234;
LAYER_MAP 119 -DATATYPE 0 3234;
LAYER_DEF SR_ESD 3235;
LAYER_MAP 121 -DATATYPE 0 3235;
LAYER_DEF SDI 3236;
LAYER_MAP 122 -DATATYPE 0 3236;
LAYER_DEF SDI_2 3237;
LAYER_MAP 122 -DATATYPE 2 3237;
LAYER_DEF VARi 3238;
LAYER_MAP 143 -DATATYPE 0 3238;
LAYER_DEF VARi_Mxs 3239;
LAYER_MAP 143 -DATATYPE 5 3239;
LAYER_DEF INDDMY 3240;
LAYER_MAP 144 -DATATYPE 0 3240;
LAYER_DEF IND_RAD 3241;
LAYER_MAP 144 -DATATYPE 30 3241;
LAYER_DEF IND_GDIS 3242;
LAYER_MAP 144 -DATATYPE 31 3242;
LAYER_DEF IND_NR 3243;
LAYER_MAP 144 -DATATYPE 32 3243;
LAYER_DEF IND_MP 3244;
LAYER_MAP 144 -DATATYPE 33 3244;
LAYER_DEF IND_W 3245;
LAYER_MAP 144 -DATATYPE 35 3245;
LAYER_DEF IND_S 3246;
LAYER_MAP 144 -DATATYPE 36 3246;
LAYER_DEF TPCDMY_AP 3247;
LAYER_MAP 148 -DATATYPE 74 3247;
LAYER_DEF TPCDMY_AP2 3248;
LAYER_MAP 148 -DATATYPE 75 3248;
LAYER_DEF VTUL_Ni 3249;
LAYER_MAP 151 -DATATYPE 0 3249;
LAYER_DEF VTULN_LL 3250;
LAYER_MAP 151 -DATATYPE 5 3250;
LAYER_DEF VTUL_Pi 3251;
LAYER_MAP 152 -DATATYPE 0 3251;
LAYER_DEF VTULP_LL 3252;
LAYER_MAP 152 -DATATYPE 5 3252;
LAYER_DEF RTMOMDMY 3253;
LAYER_MAP 155 -DATATYPE 0 3253;
LAYER_DEF MOMDMY0 3254;
LAYER_MAP 155 -DATATYPE 30 3254;
LAYER_DEF MOMDMY1 3255;
LAYER_MAP 155 -DATATYPE 31 3255;
LAYER_DEF MOMDMY2 3256;
LAYER_MAP 155 -DATATYPE 32 3256;
LAYER_DEF MOMDMY3 3257;
LAYER_MAP 155 -DATATYPE 33 3257;
LAYER_DEF MOMDMY4 3258;
LAYER_MAP 155 -DATATYPE 34 3258;
LAYER_DEF MOMDMY5 3259;
LAYER_MAP 155 -DATATYPE 35 3259;
LAYER_DEF MOMDMY6 3260;
LAYER_MAP 155 -DATATYPE 36 3260;
LAYER_DEF MOMDMY7 3261;
LAYER_MAP 155 -DATATYPE 37 3261;
LAYER_DEF MOMDMY8 3262;
LAYER_MAP 155 -DATATYPE 38 3262;
LAYER_DEF MOMDMY9 3263;
LAYER_MAP 155 -DATATYPE 39 3263;
LAYER_DEF MOMDMY10 3264;
LAYER_MAP 155 -DATATYPE 40 3264;
LAYER_DEF MOMDMY11 3265;
LAYER_MAP 155 -DATATYPE 41 3265;
LAYER_DEF MOMDMY12 3266;
LAYER_MAP 155 -DATATYPE 42 3266;
LAYER_DEF MOMDMY13 3267;
LAYER_MAP 155 -DATATYPE 43 3267;
LAYER_DEF MOMDMY14 3268;
LAYER_MAP 155 -DATATYPE 44 3268;
LAYER_DEF MOMDMY15 3269;
LAYER_MAP 155 -DATATYPE 45 3269;
LAYER_DEF MOMDMY16 3270;
LAYER_MAP 155 -DATATYPE 46 3270;
LAYER_DEF MOMDMY_VAP 3271;
LAYER_MAP 155 -DATATYPE 1 3271;
LAYER_DEF MOMDMY_MXDE 3272;
LAYER_MAP 155 -DATATYPE 2 3272;
LAYER_DEF MOMDMY_NH 3273;
LAYER_MAP 155 -DATATYPE 3 3273;
LAYER_DEF MOMDMY_NV 3274;
LAYER_MAP 155 -DATATYPE 4 3274;
LAYER_DEF MOMDMY_2T 3275;
LAYER_MAP 155 -DATATYPE 5 3275;
LAYER_DEF MOMDMY_MX 3276;
LAYER_MAP 155 -DATATYPE 6 3276;
LAYER_DEF MOMDMY_MXP1 3277;
LAYER_MAP 155 -DATATYPE 7 3277;
LAYER_DEF MOMDMY_MXP2 3278;
LAYER_MAP 155 -DATATYPE 8 3278;
LAYER_DEF MOMDMY_MXP12 3279;
LAYER_MAP 155 -DATATYPE 9 3279;
LAYER_DEF MOMDMY_NWi 3280;
LAYER_MAP 155 -DATATYPE 11 3280;
LAYER_DEF MOMDMY_PWi 3281;
LAYER_MAP 155 -DATATYPE 12 3281;
LAYER_DEF MOMDMY_NTNi 3282;
LAYER_MAP 155 -DATATYPE 13 3282;
LAYER_DEF MOMDMY_NW2i 3283;
LAYER_MAP 155 -DATATYPE 16 3283;
LAYER_DEF MOMDMY_PW2i 3284;
LAYER_MAP 155 -DATATYPE 17 3284;
LAYER_DEF MOMDMY_NTN2i 3285;
LAYER_MAP 155 -DATATYPE 18 3285;
LAYER_DEF MOMDMY_MINUS 3286;
LAYER_MAP 155 -DATATYPE 14 3286;
LAYER_DEF MOMDMY_PLUS 3287;
LAYER_MAP 155 -DATATYPE 15 3287;
LAYER_DEF MOMDMY21 3288;
LAYER_MAP 155 -DATATYPE 21 3288;
LAYER_DEF MFUSE 3289;
LAYER_MAP 156 -DATATYPE 3 3289;
LAYER_DEF VIA0i 3290;
LAYER_MAP 350 -DATATYPE 150 3290;
LAYER_MAP 50 -DATATYPE 150 3290;
LAYER_DEF RFDMY 3291;
LAYER_MAP 161 -DATATYPE 0 3291;
LAYER_DEF SEALRING_ALL 3292;
LAYER_MAP 162 -DATATYPE 2 3292;
LAYER_DEF TCDDMY 3293;
LAYER_MAP 165 -DATATYPE 1 3293;
LAYER_DEF ICOVL 3294;
LAYER_MAP 165 -DATATYPE 320 3294;
LAYER_DEF HIA_DUMMY 3295;
LAYER_MAP 168 -DATATYPE 0 3295;
LAYER_DEF CBD 3296;
LAYER_MAP 169 -DATATYPE 0 3296;
LAYER_DEF VDi 3297;
LAYER_MAP 179 -DATATYPE 150 3297;
LAYER_DEF VGi 3298;
LAYER_MAP 178 -DATATYPE 150 3298;
LAYER_DEF TIE_VG 3299;
LAYER_MAP 178 -DATATYPE 190 3299;
LAYER_DEF VDRi 3300;
LAYER_MAP 177 -DATATYPE 150 3300;
LAYER_DEF M0_Ai 3301;
LAYER_MAP 30 -DATATYPE 151 3301;
LAYER_DEF M0_Bi 3302;
LAYER_MAP 30 -DATATYPE 152 3302;
LAYER_DEF DUM0_Ai 3303;
LAYER_MAP 330 -DATATYPE 151 3303;
LAYER_MAP 330 -DATATYPE 161 3303;
LAYER_DEF DUM0_Bi 3304;
LAYER_MAP 330 -DATATYPE 152 3304;
LAYER_MAP 330 -DATATYPE 162 3304;
LAYER_DEF CM0Ai 3305;
LAYER_MAP 430 -DATATYPE 140 3305;
LAYER_DEF DCM0A 3306;
LAYER_MAP 530 -DATATYPE 140 3306;
LAYER_DEF CM0Bi 3307;
LAYER_MAP 430 -DATATYPE 145 3307;
LAYER_DEF DCM0B 3308;
LAYER_MAP 530 -DATATYPE 145 3308;
LAYER_DEF SRAMDMY 3309;
LAYER_MAP 186 -DATATYPE 0 3309;
LAYER_DEF DEVICE_sen 3310;
LAYER_MAP 205 -DATATYPE 6 3310;
LAYER_DEF PODE_GATEi 3311;
LAYER_MAP 206 -DATATYPE 28 3311;
LAYER_DEF PODE_TrGATE 3312;
LAYER_MAP 206 -DATATYPE 29 3312;
LAYER_DEF FILLER_MOS 3313;
LAYER_MAP 206 -DATATYPE 30 3313;
LAYER_DEF LVSDMY4 3314;
LAYER_MAP 208 -DATATYPE 4 3314;
LAYER_DEF MOSDMY 3315;
LAYER_MAP 208 -DATATYPE 5 3315;
LAYER_DEF FB1 3316;
LAYER_MAP 250 -DATATYPE 1 3316;
LAYER_DEF FINFET_boundary9 3317;
LAYER_MAP 250 -DATATYPE 9 3317;
LAYER_DEF FINFET_boundary10 3318;
LAYER_MAP 250 -DATATYPE 10 3318;
LAYER_DEF FB_1_AN 3319;
LAYER_MAP 252 -DATATYPE 11 3319;
LAYER_DEF GATED 3320;
LAYER_MAP 255 -DATATYPE 3 3320;
LAYER_DEF ANARRAY_HS 3321;
LAYER_MAP 255 -DATATYPE 23 3321;
LAYER_DEF MATCHING_GRID 3322;
LAYER_MAP 255 -DATATYPE 25 3322;
LAYER_DEF CAP_18V 3323;
LAYER_MAP 255 -DATATYPE 123 3323;
LAYER_DEF DC1 3324;
LAYER_MAP 257 -DATATYPE 11 3324;
LAYER_DEF DC2_IO 3325;
LAYER_MAP 257 -DATATYPE 23 3325;
LAYER_DEF DC2_IO_FB2 3326;
LAYER_MAP 257 -DATATYPE 28 3326;
LAYER_DEF DC3 3327;
LAYER_MAP 257 -DATATYPE 31 3327;
LAYER_DEF DC3_NP2_4 3328;
LAYER_MAP 257 -DATATYPE 35 3328;
LAYER_DEF DC3_FB2 3329;
LAYER_MAP 257 -DATATYPE 36 3329;
LAYER_DEF DC_OTHERS 3330;
LAYER_MAP 257 -DATATYPE 211 3330;
LAYER_MAP 257 -DATATYPE 42 3330;
LAYER_MAP 257 -DATATYPE 51 3330;
LAYER_MAP 257 -DATATYPE 61 3330;
LAYER_MAP 257 -DATATYPE 71 3330;
LAYER_MAP 257 -DATATYPE 72 3330;
LAYER_MAP 257 -DATATYPE 81 3330;
LAYER_MAP 257 -DATATYPE 82 3330;
LAYER_DEF TPCi 3331;
LAYER_MAP 260 -DATATYPE 0 3331;
LAYER_DEF TPC_O 3332;
LAYER_MAP 260 -DATATYPE 1 3332;
LAYER_DEF TPCDMY 3333;
LAYER_MAP 260 -DATATYPE 4 3333;
LAYER_DEF MPCi 3334;
LAYER_MAP 261 -DATATYPE 0 3334;
LAYER_DEF MPC_O 3335;
LAYER_MAP 261 -DATATYPE 1 3335;
LAYER_DEF MPCDMY 3336;
LAYER_MAP 261 -DATATYPE 4 3336;
LAYER_DEF BPCi 3337;
LAYER_MAP 262 -DATATYPE 0 3337;
LAYER_DEF BPC_O 3338;
LAYER_MAP 262 -DATATYPE 1 3338;
LAYER_DEF BPCDMY 3339;
LAYER_MAP 262 -DATATYPE 4 3339;
LAYER_DEF CCP_9 3340;
LAYER_MAP 98 -DATATYPE 9 3340;
LAYER_DEF CCP_10 3341;
LAYER_MAP 98 -DATATYPE 10 3341;
LAYER_DEF BVG 3342;
LAYER_MAP 178 -DATATYPE 180 3342;
LAYER_DEF LUPVTWDMY 3343;
LAYER_MAP 255 -DATATYPE 93 3343;
LAYER_DEF OD_20 3344;
LAYER_MAP 6 -DATATYPE 20 3344;
LAYER_DEF COD_Hi 3345;
LAYER_MAP 6 -DATATYPE 60 3345;
LAYER_DEF COD_Vi 3346;
LAYER_MAP 6 -DATATYPE 61 3346;
LAYER_DEF COD_BLOCKi 3347;
LAYER_MAP 6 -DATATYPE 70 3347;
LAYER_DEF DCOD_Hi 3348;
LAYER_MAP 6 -DATATYPE 160 3348;
LAYER_DEF DCOD_Vi 3349;
LAYER_MAP 6 -DATATYPE 161 3349;
LAYER_DEF DCOD_BLOCKi 3350;
LAYER_MAP 6 -DATATYPE 170 3350;
LAYER_DEF HEADER_9 3351;
LAYER_MAP 6 -DATATYPE 189 3351;
LAYER_DEF GCOD_Hi 3352;
LAYER_MAP 6 -DATATYPE 260 3352;
LAYER_DEF SRM_45 3353;
LAYER_MAP 20 -DATATYPE 45 3353;
LAYER_DEF SRM_55 3354;
LAYER_MAP 20 -DATATYPE 55 3354;
LAYER_DEF PRBOUNDARY 3355;
LAYER_MAP 108 -DATATYPE 0 3355;
LAYER_DEF CHIP_BOUNDARY 3356;
LAYER_MAP 108 -DATATYPE 250 3356;
LAYER_DEF SEALRING_EN 3357;
LAYER_MAP 162 -DATATYPE 3 3357;
LAYER_DEF TCDDMY2 3358;
LAYER_MAP 165 -DATATYPE 2 3358;
LAYER_DEF FB_VOD 3359;
LAYER_MAP 252 -DATATYPE 95 3359;
LAYER_DEF FB_10_1F 3360;
LAYER_MAP 252 -DATATYPE 102 3360;
LAYER_DEF PADDMY 3361;
LAYER_MAP 255 -DATATYPE 16 3361;
LAYER_DEF IND_TEXT 3362;
LAYER_MAP 144 -TEXTTYPE 37 3362;
LAYER_DEF AP_text 3363;
LAYER_MAP 202 -TEXTTYPE 74 3363;
TEXT_LAYER AP_text;
ATTACH AP_text AP;
PORT -TEXT_LAYER AP_text;
LAYER_DEF M0_text 3364;
LAYER_MAP 202 -TEXTTYPE 30 3364;
PORT -TEXT_LAYER M0_text;
TEXT_LAYER M0_text;
ATTACH M0_text M0_A;
ATTACH M0_text M0_B;
LAYER_DEF M10_text 3365;
LAYER_MAP 202 -TEXTTYPE 40 3365;
PORT -TEXT_LAYER M10_text;
TEXT_LAYER M10_text;
ATTACH M10_text M10;
ATTACH M10_text M10_A;
ATTACH M10_text M10_B;
LAYER_DEF M11_text 3366;
LAYER_MAP 202 -TEXTTYPE 41 3366;
PORT -TEXT_LAYER M11_text;
TEXT_LAYER M11_text;
ATTACH M11_text M11;
ATTACH M11_text M11_A;
ATTACH M11_text M11_B;
LAYER_DEF M12_text 3367;
LAYER_MAP 202 -TEXTTYPE 42 3367;
PORT -TEXT_LAYER M12_text;
TEXT_LAYER M12_text;
ATTACH M12_text M12;
ATTACH M12_text M12_A;
ATTACH M12_text M12_B;
LAYER_DEF M13_text 3368;
LAYER_MAP 202 -TEXTTYPE 43 3368;
PORT -TEXT_LAYER M13_text;
TEXT_LAYER M13_text;
ATTACH M13_text M13;
ATTACH M13_text M13_A;
ATTACH M13_text M13_B;
LAYER_DEF M14_text 3369;
LAYER_MAP 202 -TEXTTYPE 44 3369;
PORT -TEXT_LAYER M14_text;
TEXT_LAYER M14_text;
ATTACH M14_text M14;
ATTACH M14_text M14_A;
ATTACH M14_text M14_B;
LAYER_DEF M15_text 3370;
LAYER_MAP 202 -TEXTTYPE 45 3370;
PORT -TEXT_LAYER M15_text;
TEXT_LAYER M15_text;
ATTACH M15_text M15;
ATTACH M15_text M15_A;
ATTACH M15_text M15_B;
LAYER_DEF M16_text 3371;
LAYER_MAP 202 -TEXTTYPE 46 3371;
PORT -TEXT_LAYER M16_text;
TEXT_LAYER M16_text;
ATTACH M16_text M16;
ATTACH M16_text M16_A;
ATTACH M16_text M16_B;
LAYER_DEF M1_text 3372;
LAYER_MAP 202 -TEXTTYPE 31 3372;
PORT -TEXT_LAYER M1_text;
TEXT_LAYER M1_text;
ATTACH M1_text M1_A;
ATTACH M1_text M1_B;
LAYER_DEF M2_text 3373;
LAYER_MAP 202 -TEXTTYPE 32 3373;
PORT -TEXT_LAYER M2_text;
TEXT_LAYER M2_text;
ATTACH M2_text M2_A;
ATTACH M2_text M2_B;
ATTACH M2_text M2;
LAYER_DEF M3_text 3374;
LAYER_MAP 202 -TEXTTYPE 33 3374;
PORT -TEXT_LAYER M3_text;
TEXT_LAYER M3_text;
ATTACH M3_text M3;
ATTACH M3_text M3_A;
ATTACH M3_text M3_B;
LAYER_DEF M4_text 3375;
LAYER_MAP 202 -TEXTTYPE 34 3375;
PORT -TEXT_LAYER M4_text;
TEXT_LAYER M4_text;
ATTACH M4_text M4;
ATTACH M4_text M4_A;
ATTACH M4_text M4_B;
LAYER_DEF M5_text 3376;
LAYER_MAP 202 -TEXTTYPE 35 3376;
PORT -TEXT_LAYER M5_text;
TEXT_LAYER M5_text;
ATTACH M5_text M5;
ATTACH M5_text M5_A;
ATTACH M5_text M5_B;
LAYER_DEF M6_text 3377;
LAYER_MAP 202 -TEXTTYPE 36 3377;
PORT -TEXT_LAYER M6_text;
TEXT_LAYER M6_text;
ATTACH M6_text M6;
ATTACH M6_text M6_A;
ATTACH M6_text M6_B;
LAYER_DEF M7_text 3378;
LAYER_MAP 202 -TEXTTYPE 37 3378;
PORT -TEXT_LAYER M7_text;
TEXT_LAYER M7_text;
ATTACH M7_text M7;
ATTACH M7_text M7_A;
ATTACH M7_text M7_B;
LAYER_DEF M8_text 3379;
LAYER_MAP 202 -TEXTTYPE 38 3379;
PORT -TEXT_LAYER M8_text;
TEXT_LAYER M8_text;
ATTACH M8_text M8;
ATTACH M8_text M8_A;
ATTACH M8_text M8_B;
LAYER_DEF M9_text 3380;
LAYER_MAP 202 -TEXTTYPE 39 3380;
PORT -TEXT_LAYER M9_text;
TEXT_LAYER M9_text;
ATTACH M9_text M9;
ATTACH M9_text M9_A;
ATTACH M9_text M9_B;
LAYER_DEF MD_text 3381;
LAYER_MAP 202 -TEXTTYPE 82 3381;
PORT -TEXT_LAYER MD_text;
TEXT_LAYER MD_text;
ATTACH MD_text MD_OD_N;
ATTACH MD_text MD_OD_P;
ATTACH MD_text MD_STI;
ATTACH MD_text MD_OD_N_SRM;
ATTACH MD_text MD_OD_P_SRM;
ATTACH MD_text MD_STI_SRM;
ATTACH MD_text MD_OD_N_IO;
ATTACH MD_text MD_OD_P_IO;
ATTACH MD_text MD_STI_IO;
ATTACH MD_text MD_OD_N_CPP85;
ATTACH MD_text MD_OD_P_CPP85;
ATTACH MD_text MD_STI_CPP85;
LAYER_DEF poly_text 3382;
LAYER_MAP 202 -TEXTTYPE 17 3382;
PORT -TEXT_LAYER poly_text;
TEXT_LAYER poly_text;
ATTACH poly_text n_fpoly_svt;
ATTACH poly_text n_fpoly_lvt;
ATTACH poly_text n_fpoly_ulvt;
ATTACH poly_text n_fpoly_elvt;
ATTACH poly_text n_fpoly_lvtll;
ATTACH poly_text n_fpoly_ulvtll;
ATTACH poly_text n_fpoly_io;
ATTACH poly_text n_fpoly_io_ulvt;
ATTACH poly_text n_fpoly_srm;
ATTACH poly_text p_fpoly_svt;
ATTACH poly_text p_fpoly_lvt;
ATTACH poly_text p_fpoly_ulvt;
ATTACH poly_text p_fpoly_elvt;
ATTACH poly_text p_fpoly_lvtll;
ATTACH poly_text p_fpoly_ulvtll;
ATTACH poly_text p_fpoly_io;
ATTACH poly_text p_fpoly_srm;
LAYER_DEF TAP_text 3385;
LAYER_MAP 127 -TEXTTYPE 74 3385;
TEXT_LAYER TAP_text;
ATTACH TAP_text AP;
LAYER_DEF TM0_text 3386;
LAYER_MAP 127 -TEXTTYPE 30 3386;
TEXT_LAYER TM0_text;
ATTACH TM0_text M0_A;
TEXT_LAYER TM0_text;
ATTACH TM0_text M0_B;
LAYER_DEF TM10_text 3387;
LAYER_MAP 127 -TEXTTYPE 40 3387;
TEXT_LAYER TM10_text;
ATTACH TM10_text M10;
TEXT_LAYER TM10_text;
ATTACH TM10_text M10_A;
TEXT_LAYER TM10_text;
ATTACH TM10_text M10_B;
LAYER_DEF TM11_text 3388;
LAYER_MAP 127 -TEXTTYPE 41 3388;
TEXT_LAYER TM11_text;
ATTACH TM11_text M11;
TEXT_LAYER TM11_text;
ATTACH TM11_text M11_A;
TEXT_LAYER TM11_text;
ATTACH TM11_text M11_B;
LAYER_DEF TM12_text 3389;
LAYER_MAP 127 -TEXTTYPE 42 3389;
TEXT_LAYER TM12_text;
ATTACH TM12_text M12;
TEXT_LAYER TM12_text;
ATTACH TM12_text M12_A;
TEXT_LAYER TM12_text;
ATTACH TM12_text M12_B;
LAYER_DEF TM13_text 3390;
LAYER_MAP 127 -TEXTTYPE 43 3390;
TEXT_LAYER TM13_text;
ATTACH TM13_text M13;
TEXT_LAYER TM13_text;
ATTACH TM13_text M13_A;
TEXT_LAYER TM13_text;
ATTACH TM13_text M13_B;
LAYER_DEF TM14_text 3391;
LAYER_MAP 127 -TEXTTYPE 44 3391;
TEXT_LAYER TM14_text;
ATTACH TM14_text M14;
TEXT_LAYER TM14_text;
ATTACH TM14_text M14_A;
TEXT_LAYER TM14_text;
ATTACH TM14_text M14_B;
LAYER_DEF TM15_text 3392;
LAYER_MAP 127 -TEXTTYPE 45 3392;
TEXT_LAYER TM15_text;
ATTACH TM15_text M15;
TEXT_LAYER TM15_text;
ATTACH TM15_text M15_A;
TEXT_LAYER TM15_text;
ATTACH TM15_text M15_B;
LAYER_DEF TM16_text 3393;
LAYER_MAP 127 -TEXTTYPE 46 3393;
TEXT_LAYER TM16_text;
ATTACH TM16_text M16;
TEXT_LAYER TM16_text;
ATTACH TM16_text M16_A;
TEXT_LAYER TM16_text;
ATTACH TM16_text M16_B;
LAYER_DEF TM1_text 3394;
LAYER_MAP 127 -TEXTTYPE 31 3394;
TEXT_LAYER TM1_text;
ATTACH TM1_text M1_A;
TEXT_LAYER TM1_text;
ATTACH TM1_text M1_B;
LAYER_DEF TM2_text 3395;
LAYER_MAP 127 -TEXTTYPE 32 3395;
TEXT_LAYER TM2_text;
ATTACH TM2_text M2_A;
TEXT_LAYER TM2_text;
ATTACH TM2_text M2_B;
TEXT_LAYER TM2_text;
ATTACH TM2_text M2;
LAYER_DEF TM3_text 3396;
LAYER_MAP 127 -TEXTTYPE 33 3396;
TEXT_LAYER TM3_text;
ATTACH TM3_text M3;
TEXT_LAYER TM3_text;
ATTACH TM3_text M3_A;
TEXT_LAYER TM3_text;
ATTACH TM3_text M3_B;
LAYER_DEF TM4_text 3397;
LAYER_MAP 127 -TEXTTYPE 34 3397;
TEXT_LAYER TM4_text;
ATTACH TM4_text M4;
TEXT_LAYER TM4_text;
ATTACH TM4_text M4_A;
TEXT_LAYER TM4_text;
ATTACH TM4_text M4_B;
LAYER_DEF TM5_text 3398;
LAYER_MAP 127 -TEXTTYPE 35 3398;
TEXT_LAYER TM5_text;
ATTACH TM5_text M5;
TEXT_LAYER TM5_text;
ATTACH TM5_text M5_A;
TEXT_LAYER TM5_text;
ATTACH TM5_text M5_B;
LAYER_DEF TM6_text 3399;
LAYER_MAP 127 -TEXTTYPE 36 3399;
TEXT_LAYER TM6_text;
ATTACH TM6_text M6;
TEXT_LAYER TM6_text;
ATTACH TM6_text M6_A;
TEXT_LAYER TM6_text;
ATTACH TM6_text M6_B;
LAYER_DEF TM7_text 3400;
LAYER_MAP 127 -TEXTTYPE 37 3400;
TEXT_LAYER TM7_text;
ATTACH TM7_text M7;
TEXT_LAYER TM7_text;
ATTACH TM7_text M7_A;
TEXT_LAYER TM7_text;
ATTACH TM7_text M7_B;
LAYER_DEF TM8_text 3401;
LAYER_MAP 127 -TEXTTYPE 38 3401;
TEXT_LAYER TM8_text;
ATTACH TM8_text M8;
TEXT_LAYER TM8_text;
ATTACH TM8_text M8_A;
TEXT_LAYER TM8_text;
ATTACH TM8_text M8_B;
LAYER_DEF TM9_text 3402;
LAYER_MAP 127 -TEXTTYPE 39 3402;
TEXT_LAYER TM9_text;
ATTACH TM9_text M9;
TEXT_LAYER TM9_text;
ATTACH TM9_text M9_A;
TEXT_LAYER TM9_text;
ATTACH TM9_text M9_B;
LAYER_DEF TMD_text 3403;
LAYER_MAP 127 -TEXTTYPE 82 3403;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_N;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_P;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_STI;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_N_IO;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_P_IO;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_STI_IO;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_N_SRM;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_P_SRM;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_STI_SRM;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_N_CPP85;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_OD_P_CPP85;
TEXT_LAYER TMD_text;
ATTACH TMD_text MD_STI_CPP85;
LAYER_DEF Tpoly_text 3404;
LAYER_MAP 127 -TEXTTYPE 17 3404;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_svt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_lvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_ulvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_elvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_lvtll;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_ulvtll;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_io;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_io_ulvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text n_fpoly_srm;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_svt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_lvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_ulvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_elvt;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_lvtll;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_ulvtll;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_io;
TEXT_LAYER Tpoly_text;
ATTACH Tpoly_text p_fpoly_srm;
EXTENT -outputlayer DRC:1;
SIZE DRC:1 -BY 0.005 -outputlayer BULK;
AND tngate3b OD -outputlayer nch_svt_mac_gate_tmp01;
NOT nch_svt_mac_gate_tmp01 NW -outputlayer nch_svt_mac_gate_tmp02;
NOT nch_svt_mac_gate_tmp02 NT_N -outputlayer nch_svt_mac_gate_tmp03;
NOT nch_svt_mac_gate_tmp03 OD12 -outputlayer nch_svt_mac_gate_tmp04;
AND nch_svt_mac_gate_tmp04 PO -outputlayer nch_svt_mac_gate_tmp05;
NOT nch_svt_mac_gate_tmp05 VTELN -outputlayer nch_svt_mac_gate_tmp06;
NOT nch_svt_mac_gate_tmp06 VTELP -outputlayer nch_svt_mac_gate_tmp07;
NOT nch_svt_mac_gate_tmp07 VTULN -outputlayer nch_svt_mac_gate_tmp08;
NOT nch_svt_mac_gate_tmp08 VTULP -outputlayer nch_svt_mac_gate_tmp09;
NOT nch_svt_mac_gate_tmp09 VTLN -outputlayer nch_svt_mac_gate_tmp10;
NOT nch_svt_mac_gate_tmp10 VTLP -outputlayer nch_svt_mac_gate_tmp11;
AND nch_svt_mac_gate_tmp11 VTSN -outputlayer nch_svt_mac_gate_tmp12;
NOT nch_svt_mac_gate_tmp12 VTSP -outputlayer nch_svt_mac_gate_tmp13;
NOT nch_svt_mac_gate_tmp13 VTULNLL -outputlayer nch_svt_mac_gate_tmp14;
NOT nch_svt_mac_gate_tmp14 VTULPLL -outputlayer nch_svt_mac_gate_tmp15;
NOT nch_svt_mac_gate_tmp15 VTLNLL -outputlayer nch_svt_mac_gate_tmp16;
NOT nch_svt_mac_gate_tmp16 VTLPLL -outputlayer nch_svt_mac_gate_tmp17;
AND nch_svt_mac_gate_tmp17 NPi -outputlayer nch_svt_mac_gate_tmp18;
NOT nch_svt_mac_gate_tmp18 PPi -outputlayer nch_svt_mac_gate_tmp19;
NOT nch_svt_mac_gate_tmp19 OD12_15 -outputlayer nch_svt_mac_gate_tmp20;
NOT nch_svt_mac_gate_tmp20 VAR -outputlayer nch_svt_mac_gate_tmp21;
NOT nch_svt_mac_gate_tmp21 IBJTDMY -outputlayer nch_svt_mac_gate_tmp22;
NOT nch_svt_mac_gate_tmp22 DIODMY -outputlayer nch_svt_mac_gate_tmp23;
NOT nch_svt_mac_gate_tmp23 SR_ESD -outputlayer nch_svt_mac_gate_tmp24;
NOT nch_svt_mac_gate_tmp24 HIA_DUMMY -outputlayer nch_svt_mac_gate_tmp25;
NOT nch_svt_mac_gate_tmp25 SDI_2 -outputlayer nch_svt_mac_gate_tmp26;
NOT nch_svt_mac_gate_tmp26 dnwdmy -outputlayer nch_svt_mac_gate;
NOT BULK NW -outputlayer ppsub;
SIZE SR_DOD -BY 0.002 -outputlayer sr_dod_s;
SIZE PSUB2 -BY 0.001 -outputlayer psub2_ring_1;
NOT psub2_ring_1 PSUB2 -outputlayer psub2_ring;
SELECT -INTERACT sr_dod_s psub2_ring -outputlayer psub2_exl;
NOT PSUB2 psub2_exl -outputlayer PSUB2_final;
SIZE PSUB2_final -BY 0.001 -outputlayer psub2s;
NOT psub2s PSUB2_final -outputlayer psubband;
NOT ppsub psubband -outputlayer psub;
AND tngate3b OD -outputlayer nch_svt_mac_gate_dnw_tmp01;
NOT nch_svt_mac_gate_dnw_tmp01 NW -outputlayer nch_svt_mac_gate_dnw_tmp02;
NOT nch_svt_mac_gate_dnw_tmp02 NT_N -outputlayer nch_svt_mac_gate_dnw_tmp03;
NOT nch_svt_mac_gate_dnw_tmp03 OD12 -outputlayer nch_svt_mac_gate_dnw_tmp04;
AND nch_svt_mac_gate_dnw_tmp04 PO -outputlayer nch_svt_mac_gate_dnw_tmp05;
NOT nch_svt_mac_gate_dnw_tmp05 VTELN -outputlayer nch_svt_mac_gate_dnw_tmp06;
NOT nch_svt_mac_gate_dnw_tmp06 VTELP -outputlayer nch_svt_mac_gate_dnw_tmp07;
NOT nch_svt_mac_gate_dnw_tmp07 VTULN -outputlayer nch_svt_mac_gate_dnw_tmp08;
NOT nch_svt_mac_gate_dnw_tmp08 VTULP -outputlayer nch_svt_mac_gate_dnw_tmp09;
NOT nch_svt_mac_gate_dnw_tmp09 VTLN -outputlayer nch_svt_mac_gate_dnw_tmp10;
NOT nch_svt_mac_gate_dnw_tmp10 VTLP -outputlayer nch_svt_mac_gate_dnw_tmp11;
AND nch_svt_mac_gate_dnw_tmp11 VTSN -outputlayer nch_svt_mac_gate_dnw_tmp12;
NOT nch_svt_mac_gate_dnw_tmp12 VTSP -outputlayer nch_svt_mac_gate_dnw_tmp13;
NOT nch_svt_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_svt_mac_gate_dnw_tmp14;
NOT nch_svt_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_svt_mac_gate_dnw_tmp15;
NOT nch_svt_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_svt_mac_gate_dnw_tmp16;
NOT nch_svt_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_svt_mac_gate_dnw_tmp17;
AND nch_svt_mac_gate_dnw_tmp17 NPi -outputlayer nch_svt_mac_gate_dnw_tmp18;
NOT nch_svt_mac_gate_dnw_tmp18 PPi -outputlayer nch_svt_mac_gate_dnw_tmp19;
NOT nch_svt_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_svt_mac_gate_dnw_tmp20;
NOT nch_svt_mac_gate_dnw_tmp20 VAR -outputlayer nch_svt_mac_gate_dnw_tmp21;
NOT nch_svt_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_svt_mac_gate_dnw_tmp22;
NOT nch_svt_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_svt_mac_gate_dnw_tmp23;
NOT nch_svt_mac_gate_dnw_tmp23 SR_ESD -outputlayer nch_svt_mac_gate_dnw_tmp24;
NOT nch_svt_mac_gate_dnw_tmp24 HIA_DUMMY -outputlayer nch_svt_mac_gate_dnw_tmp25;
NOT nch_svt_mac_gate_dnw_tmp25 SDI_2 -outputlayer nch_svt_mac_gate_dnw_tmp26;
AND nch_svt_mac_gate_dnw_tmp26 dnwdmy -outputlayer nch_svt_mac_gate_dnw;
AND tngate3b OD -outputlayer nch_lvt_mac_gate_tmp01;
NOT nch_lvt_mac_gate_tmp01 NW -outputlayer nch_lvt_mac_gate_tmp02;
NOT nch_lvt_mac_gate_tmp02 NT_N -outputlayer nch_lvt_mac_gate_tmp03;
NOT nch_lvt_mac_gate_tmp03 OD12 -outputlayer nch_lvt_mac_gate_tmp04;
AND nch_lvt_mac_gate_tmp04 PO -outputlayer nch_lvt_mac_gate_tmp05;
NOT nch_lvt_mac_gate_tmp05 VTELN -outputlayer nch_lvt_mac_gate_tmp06;
NOT nch_lvt_mac_gate_tmp06 VTELP -outputlayer nch_lvt_mac_gate_tmp07;
NOT nch_lvt_mac_gate_tmp07 VTULN -outputlayer nch_lvt_mac_gate_tmp08;
NOT nch_lvt_mac_gate_tmp08 VTULP -outputlayer nch_lvt_mac_gate_tmp09;
AND nch_lvt_mac_gate_tmp09 VTLN -outputlayer nch_lvt_mac_gate_tmp10;
NOT nch_lvt_mac_gate_tmp10 VTLP -outputlayer nch_lvt_mac_gate_tmp11;
NOT nch_lvt_mac_gate_tmp11 VTSN -outputlayer nch_lvt_mac_gate_tmp12;
NOT nch_lvt_mac_gate_tmp12 VTSP -outputlayer nch_lvt_mac_gate_tmp13;
NOT nch_lvt_mac_gate_tmp13 VTULNLL -outputlayer nch_lvt_mac_gate_tmp14;
NOT nch_lvt_mac_gate_tmp14 VTULPLL -outputlayer nch_lvt_mac_gate_tmp15;
NOT nch_lvt_mac_gate_tmp15 VTLNLL -outputlayer nch_lvt_mac_gate_tmp16;
NOT nch_lvt_mac_gate_tmp16 VTLPLL -outputlayer nch_lvt_mac_gate_tmp17;
AND nch_lvt_mac_gate_tmp17 NPi -outputlayer nch_lvt_mac_gate_tmp18;
NOT nch_lvt_mac_gate_tmp18 PPi -outputlayer nch_lvt_mac_gate_tmp19;
NOT nch_lvt_mac_gate_tmp19 OD12_15 -outputlayer nch_lvt_mac_gate_tmp20;
NOT nch_lvt_mac_gate_tmp20 VAR -outputlayer nch_lvt_mac_gate_tmp21;
NOT nch_lvt_mac_gate_tmp21 IBJTDMY -outputlayer nch_lvt_mac_gate_tmp22;
NOT nch_lvt_mac_gate_tmp22 DIODMY -outputlayer nch_lvt_mac_gate_tmp23;
NOT nch_lvt_mac_gate_tmp23 SR_ESD -outputlayer nch_lvt_mac_gate_tmp24;
NOT nch_lvt_mac_gate_tmp24 HIA_DUMMY -outputlayer nch_lvt_mac_gate_tmp25;
NOT nch_lvt_mac_gate_tmp25 SDI_2 -outputlayer nch_lvt_mac_gate_tmp26;
NOT nch_lvt_mac_gate_tmp26 dnwdmy -outputlayer nch_lvt_mac_gate;
AND tngate3b OD -outputlayer nch_lvtll_mac_gate_tmp01;
NOT nch_lvtll_mac_gate_tmp01 NW -outputlayer nch_lvtll_mac_gate_tmp02;
NOT nch_lvtll_mac_gate_tmp02 NT_N -outputlayer nch_lvtll_mac_gate_tmp03;
NOT nch_lvtll_mac_gate_tmp03 OD12 -outputlayer nch_lvtll_mac_gate_tmp04;
AND nch_lvtll_mac_gate_tmp04 PO -outputlayer nch_lvtll_mac_gate_tmp05;
NOT nch_lvtll_mac_gate_tmp05 VTELN -outputlayer nch_lvtll_mac_gate_tmp06;
NOT nch_lvtll_mac_gate_tmp06 VTELP -outputlayer nch_lvtll_mac_gate_tmp07;
NOT nch_lvtll_mac_gate_tmp07 VTULN -outputlayer nch_lvtll_mac_gate_tmp08;
NOT nch_lvtll_mac_gate_tmp08 VTULP -outputlayer nch_lvtll_mac_gate_tmp09;
NOT nch_lvtll_mac_gate_tmp09 VTLN -outputlayer nch_lvtll_mac_gate_tmp10;
NOT nch_lvtll_mac_gate_tmp10 VTLP -outputlayer nch_lvtll_mac_gate_tmp11;
NOT nch_lvtll_mac_gate_tmp11 VTSN -outputlayer nch_lvtll_mac_gate_tmp12;
NOT nch_lvtll_mac_gate_tmp12 VTSP -outputlayer nch_lvtll_mac_gate_tmp13;
NOT nch_lvtll_mac_gate_tmp13 VTULNLL -outputlayer nch_lvtll_mac_gate_tmp14;
NOT nch_lvtll_mac_gate_tmp14 VTULPLL -outputlayer nch_lvtll_mac_gate_tmp15;
AND nch_lvtll_mac_gate_tmp15 VTLNLL -outputlayer nch_lvtll_mac_gate_tmp16;
NOT nch_lvtll_mac_gate_tmp16 VTLPLL -outputlayer nch_lvtll_mac_gate_tmp17;
AND nch_lvtll_mac_gate_tmp17 NPi -outputlayer nch_lvtll_mac_gate_tmp18;
NOT nch_lvtll_mac_gate_tmp18 PPi -outputlayer nch_lvtll_mac_gate_tmp19;
NOT nch_lvtll_mac_gate_tmp19 OD12_15 -outputlayer nch_lvtll_mac_gate_tmp20;
NOT nch_lvtll_mac_gate_tmp20 VAR -outputlayer nch_lvtll_mac_gate_tmp21;
NOT nch_lvtll_mac_gate_tmp21 IBJTDMY -outputlayer nch_lvtll_mac_gate_tmp22;
NOT nch_lvtll_mac_gate_tmp22 DIODMY -outputlayer nch_lvtll_mac_gate_tmp23;
NOT nch_lvtll_mac_gate_tmp23 SR_ESD -outputlayer nch_lvtll_mac_gate_tmp24;
NOT nch_lvtll_mac_gate_tmp24 HIA_DUMMY -outputlayer nch_lvtll_mac_gate_tmp25;
NOT nch_lvtll_mac_gate_tmp25 SDI_2 -outputlayer nch_lvtll_mac_gate_tmp26;
NOT nch_lvtll_mac_gate_tmp26 dnwdmy -outputlayer nch_lvtll_mac_gate;
AND tngate3b OD -outputlayer nch_lvt_mac_gate_dnw_tmp01;
NOT nch_lvt_mac_gate_dnw_tmp01 NW -outputlayer nch_lvt_mac_gate_dnw_tmp02;
NOT nch_lvt_mac_gate_dnw_tmp02 NT_N -outputlayer nch_lvt_mac_gate_dnw_tmp03;
NOT nch_lvt_mac_gate_dnw_tmp03 OD12 -outputlayer nch_lvt_mac_gate_dnw_tmp04;
AND nch_lvt_mac_gate_dnw_tmp04 PO -outputlayer nch_lvt_mac_gate_dnw_tmp05;
NOT nch_lvt_mac_gate_dnw_tmp05 VTELN -outputlayer nch_lvt_mac_gate_dnw_tmp06;
NOT nch_lvt_mac_gate_dnw_tmp06 VTELP -outputlayer nch_lvt_mac_gate_dnw_tmp07;
NOT nch_lvt_mac_gate_dnw_tmp07 VTULN -outputlayer nch_lvt_mac_gate_dnw_tmp08;
NOT nch_lvt_mac_gate_dnw_tmp08 VTULP -outputlayer nch_lvt_mac_gate_dnw_tmp09;
AND nch_lvt_mac_gate_dnw_tmp09 VTLN -outputlayer nch_lvt_mac_gate_dnw_tmp10;
NOT nch_lvt_mac_gate_dnw_tmp10 VTLP -outputlayer nch_lvt_mac_gate_dnw_tmp11;
NOT nch_lvt_mac_gate_dnw_tmp11 VTSN -outputlayer nch_lvt_mac_gate_dnw_tmp12;
NOT nch_lvt_mac_gate_dnw_tmp12 VTSP -outputlayer nch_lvt_mac_gate_dnw_tmp13;
NOT nch_lvt_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_lvt_mac_gate_dnw_tmp14;
NOT nch_lvt_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_lvt_mac_gate_dnw_tmp15;
NOT nch_lvt_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_lvt_mac_gate_dnw_tmp16;
NOT nch_lvt_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_lvt_mac_gate_dnw_tmp17;
AND nch_lvt_mac_gate_dnw_tmp17 NPi -outputlayer nch_lvt_mac_gate_dnw_tmp18;
NOT nch_lvt_mac_gate_dnw_tmp18 PPi -outputlayer nch_lvt_mac_gate_dnw_tmp19;
NOT nch_lvt_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_lvt_mac_gate_dnw_tmp20;
NOT nch_lvt_mac_gate_dnw_tmp20 VAR -outputlayer nch_lvt_mac_gate_dnw_tmp21;
NOT nch_lvt_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_lvt_mac_gate_dnw_tmp22;
NOT nch_lvt_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_lvt_mac_gate_dnw_tmp23;
NOT nch_lvt_mac_gate_dnw_tmp23 SR_ESD -outputlayer nch_lvt_mac_gate_dnw_tmp24;
NOT nch_lvt_mac_gate_dnw_tmp24 HIA_DUMMY -outputlayer nch_lvt_mac_gate_dnw_tmp25;
NOT nch_lvt_mac_gate_dnw_tmp25 SDI_2 -outputlayer nch_lvt_mac_gate_dnw_tmp26;
AND nch_lvt_mac_gate_dnw_tmp26 dnwdmy -outputlayer nch_lvt_mac_gate_dnw;
AND tngate3b OD -outputlayer nch_lvtll_mac_gate_dnw_tmp01;
NOT nch_lvtll_mac_gate_dnw_tmp01 NW -outputlayer nch_lvtll_mac_gate_dnw_tmp02;
NOT nch_lvtll_mac_gate_dnw_tmp02 NT_N -outputlayer nch_lvtll_mac_gate_dnw_tmp03;
NOT nch_lvtll_mac_gate_dnw_tmp03 OD12 -outputlayer nch_lvtll_mac_gate_dnw_tmp04;
AND nch_lvtll_mac_gate_dnw_tmp04 PO -outputlayer nch_lvtll_mac_gate_dnw_tmp05;
NOT nch_lvtll_mac_gate_dnw_tmp05 VTELN -outputlayer nch_lvtll_mac_gate_dnw_tmp06;
NOT nch_lvtll_mac_gate_dnw_tmp06 VTELP -outputlayer nch_lvtll_mac_gate_dnw_tmp07;
NOT nch_lvtll_mac_gate_dnw_tmp07 VTULN -outputlayer nch_lvtll_mac_gate_dnw_tmp08;
NOT nch_lvtll_mac_gate_dnw_tmp08 VTULP -outputlayer nch_lvtll_mac_gate_dnw_tmp09;
NOT nch_lvtll_mac_gate_dnw_tmp09 VTLN -outputlayer nch_lvtll_mac_gate_dnw_tmp10;
NOT nch_lvtll_mac_gate_dnw_tmp10 VTLP -outputlayer nch_lvtll_mac_gate_dnw_tmp11;
NOT nch_lvtll_mac_gate_dnw_tmp11 VTSN -outputlayer nch_lvtll_mac_gate_dnw_tmp12;
NOT nch_lvtll_mac_gate_dnw_tmp12 VTSP -outputlayer nch_lvtll_mac_gate_dnw_tmp13;
NOT nch_lvtll_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_lvtll_mac_gate_dnw_tmp14;
NOT nch_lvtll_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_lvtll_mac_gate_dnw_tmp15;
AND nch_lvtll_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_lvtll_mac_gate_dnw_tmp16;
NOT nch_lvtll_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_lvtll_mac_gate_dnw_tmp17;
AND nch_lvtll_mac_gate_dnw_tmp17 NPi -outputlayer nch_lvtll_mac_gate_dnw_tmp18;
NOT nch_lvtll_mac_gate_dnw_tmp18 PPi -outputlayer nch_lvtll_mac_gate_dnw_tmp19;
NOT nch_lvtll_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_lvtll_mac_gate_dnw_tmp20;
NOT nch_lvtll_mac_gate_dnw_tmp20 VAR -outputlayer nch_lvtll_mac_gate_dnw_tmp21;
NOT nch_lvtll_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_lvtll_mac_gate_dnw_tmp22;
NOT nch_lvtll_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_lvtll_mac_gate_dnw_tmp23;
NOT nch_lvtll_mac_gate_dnw_tmp23 SR_ESD -outputlayer nch_lvtll_mac_gate_dnw_tmp24;
NOT nch_lvtll_mac_gate_dnw_tmp24 HIA_DUMMY -outputlayer nch_lvtll_mac_gate_dnw_tmp25;
NOT nch_lvtll_mac_gate_dnw_tmp25 SDI_2 -outputlayer nch_lvtll_mac_gate_dnw_tmp26;
AND nch_lvtll_mac_gate_dnw_tmp26 dnwdmy -outputlayer nch_lvtll_mac_gate_dnw;
AND tngate3b OD -outputlayer nch_ulvt_mac_gate_tmp01;
NOT nch_ulvt_mac_gate_tmp01 NW -outputlayer nch_ulvt_mac_gate_tmp02;
NOT nch_ulvt_mac_gate_tmp02 NT_N -outputlayer nch_ulvt_mac_gate_tmp03;
NOT nch_ulvt_mac_gate_tmp03 OD12 -outputlayer nch_ulvt_mac_gate_tmp04;
AND nch_ulvt_mac_gate_tmp04 PO -outputlayer nch_ulvt_mac_gate_tmp05;
NOT nch_ulvt_mac_gate_tmp05 VTELN -outputlayer nch_ulvt_mac_gate_tmp06;
NOT nch_ulvt_mac_gate_tmp06 VTELP -outputlayer nch_ulvt_mac_gate_tmp07;
AND nch_ulvt_mac_gate_tmp07 VTULN -outputlayer nch_ulvt_mac_gate_tmp08;
NOT nch_ulvt_mac_gate_tmp08 VTULP -outputlayer nch_ulvt_mac_gate_tmp09;
NOT nch_ulvt_mac_gate_tmp09 VTLN -outputlayer nch_ulvt_mac_gate_tmp10;
NOT nch_ulvt_mac_gate_tmp10 VTLP -outputlayer nch_ulvt_mac_gate_tmp11;
NOT nch_ulvt_mac_gate_tmp11 VTSN -outputlayer nch_ulvt_mac_gate_tmp12;
NOT nch_ulvt_mac_gate_tmp12 VTSP -outputlayer nch_ulvt_mac_gate_tmp13;
NOT nch_ulvt_mac_gate_tmp13 VTULNLL -outputlayer nch_ulvt_mac_gate_tmp14;
NOT nch_ulvt_mac_gate_tmp14 VTULPLL -outputlayer nch_ulvt_mac_gate_tmp15;
NOT nch_ulvt_mac_gate_tmp15 VTLNLL -outputlayer nch_ulvt_mac_gate_tmp16;
NOT nch_ulvt_mac_gate_tmp16 VTLPLL -outputlayer nch_ulvt_mac_gate_tmp17;
AND nch_ulvt_mac_gate_tmp17 NPi -outputlayer nch_ulvt_mac_gate_tmp18;
NOT nch_ulvt_mac_gate_tmp18 PPi -outputlayer nch_ulvt_mac_gate_tmp19;
NOT nch_ulvt_mac_gate_tmp19 OD12_15 -outputlayer nch_ulvt_mac_gate_tmp20;
NOT nch_ulvt_mac_gate_tmp20 VAR -outputlayer nch_ulvt_mac_gate_tmp21;
NOT nch_ulvt_mac_gate_tmp21 IBJTDMY -outputlayer nch_ulvt_mac_gate_tmp22;
NOT nch_ulvt_mac_gate_tmp22 DIODMY -outputlayer nch_ulvt_mac_gate_tmp23;
NOT nch_ulvt_mac_gate_tmp23 SR_ESD -outputlayer nch_ulvt_mac_gate_tmp24;
NOT nch_ulvt_mac_gate_tmp24 HIA_DUMMY -outputlayer nch_ulvt_mac_gate_tmp25;
NOT nch_ulvt_mac_gate_tmp25 SDI_2 -outputlayer nch_ulvt_mac_gate_tmp26;
NOT nch_ulvt_mac_gate_tmp26 dnwdmy -outputlayer nch_ulvt_mac_gate;
AND tngate3b OD -outputlayer nch_ulvtll_mac_gate_tmp01;
NOT nch_ulvtll_mac_gate_tmp01 NW -outputlayer nch_ulvtll_mac_gate_tmp02;
NOT nch_ulvtll_mac_gate_tmp02 NT_N -outputlayer nch_ulvtll_mac_gate_tmp03;
NOT nch_ulvtll_mac_gate_tmp03 OD12 -outputlayer nch_ulvtll_mac_gate_tmp04;
AND nch_ulvtll_mac_gate_tmp04 PO -outputlayer nch_ulvtll_mac_gate_tmp05;
NOT nch_ulvtll_mac_gate_tmp05 VTELN -outputlayer nch_ulvtll_mac_gate_tmp06;
NOT nch_ulvtll_mac_gate_tmp06 VTELP -outputlayer nch_ulvtll_mac_gate_tmp07;
NOT nch_ulvtll_mac_gate_tmp07 VTULN -outputlayer nch_ulvtll_mac_gate_tmp08;
NOT nch_ulvtll_mac_gate_tmp08 VTULP -outputlayer nch_ulvtll_mac_gate_tmp09;
NOT nch_ulvtll_mac_gate_tmp09 VTLN -outputlayer nch_ulvtll_mac_gate_tmp10;
NOT nch_ulvtll_mac_gate_tmp10 VTLP -outputlayer nch_ulvtll_mac_gate_tmp11;
NOT nch_ulvtll_mac_gate_tmp11 VTSN -outputlayer nch_ulvtll_mac_gate_tmp12;
NOT nch_ulvtll_mac_gate_tmp12 VTSP -outputlayer nch_ulvtll_mac_gate_tmp13;
AND nch_ulvtll_mac_gate_tmp13 VTULNLL -outputlayer nch_ulvtll_mac_gate_tmp14;
NOT nch_ulvtll_mac_gate_tmp14 VTULPLL -outputlayer nch_ulvtll_mac_gate_tmp15;
NOT nch_ulvtll_mac_gate_tmp15 VTLNLL -outputlayer nch_ulvtll_mac_gate_tmp16;
NOT nch_ulvtll_mac_gate_tmp16 VTLPLL -outputlayer nch_ulvtll_mac_gate_tmp17;
AND nch_ulvtll_mac_gate_tmp17 NPi -outputlayer nch_ulvtll_mac_gate_tmp18;
NOT nch_ulvtll_mac_gate_tmp18 PPi -outputlayer nch_ulvtll_mac_gate_tmp19;
NOT nch_ulvtll_mac_gate_tmp19 OD12_15 -outputlayer nch_ulvtll_mac_gate_tmp20;
NOT nch_ulvtll_mac_gate_tmp20 VAR -outputlayer nch_ulvtll_mac_gate_tmp21;
NOT nch_ulvtll_mac_gate_tmp21 IBJTDMY -outputlayer nch_ulvtll_mac_gate_tmp22;
NOT nch_ulvtll_mac_gate_tmp22 DIODMY -outputlayer nch_ulvtll_mac_gate_tmp23;
NOT nch_ulvtll_mac_gate_tmp23 SR_ESD -outputlayer nch_ulvtll_mac_gate_tmp24;
NOT nch_ulvtll_mac_gate_tmp24 HIA_DUMMY -outputlayer nch_ulvtll_mac_gate_tmp25;
NOT nch_ulvtll_mac_gate_tmp25 SDI_2 -outputlayer nch_ulvtll_mac_gate_tmp26;
NOT nch_ulvtll_mac_gate_tmp26 dnwdmy -outputlayer nch_ulvtll_mac_gate;
AND tngate3b OD -outputlayer nch_ulvt_mac_gate_dnw_tmp01;
NOT nch_ulvt_mac_gate_dnw_tmp01 NW -outputlayer nch_ulvt_mac_gate_dnw_tmp02;
NOT nch_ulvt_mac_gate_dnw_tmp02 NT_N -outputlayer nch_ulvt_mac_gate_dnw_tmp03;
NOT nch_ulvt_mac_gate_dnw_tmp03 OD12 -outputlayer nch_ulvt_mac_gate_dnw_tmp04;
AND nch_ulvt_mac_gate_dnw_tmp04 PO -outputlayer nch_ulvt_mac_gate_dnw_tmp05;
NOT nch_ulvt_mac_gate_dnw_tmp05 VTELN -outputlayer nch_ulvt_mac_gate_dnw_tmp06;
NOT nch_ulvt_mac_gate_dnw_tmp06 VTELP -outputlayer nch_ulvt_mac_gate_dnw_tmp07;
AND nch_ulvt_mac_gate_dnw_tmp07 VTULN -outputlayer nch_ulvt_mac_gate_dnw_tmp08;
NOT nch_ulvt_mac_gate_dnw_tmp08 VTULP -outputlayer nch_ulvt_mac_gate_dnw_tmp09;
NOT nch_ulvt_mac_gate_dnw_tmp09 VTLN -outputlayer nch_ulvt_mac_gate_dnw_tmp10;
NOT nch_ulvt_mac_gate_dnw_tmp10 VTLP -outputlayer nch_ulvt_mac_gate_dnw_tmp11;
NOT nch_ulvt_mac_gate_dnw_tmp11 VTSN -outputlayer nch_ulvt_mac_gate_dnw_tmp12;
NOT nch_ulvt_mac_gate_dnw_tmp12 VTSP -outputlayer nch_ulvt_mac_gate_dnw_tmp13;
NOT nch_ulvt_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_ulvt_mac_gate_dnw_tmp14;
NOT nch_ulvt_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_ulvt_mac_gate_dnw_tmp15;
NOT nch_ulvt_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_ulvt_mac_gate_dnw_tmp16;
NOT nch_ulvt_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_ulvt_mac_gate_dnw_tmp17;
AND nch_ulvt_mac_gate_dnw_tmp17 NPi -outputlayer nch_ulvt_mac_gate_dnw_tmp18;
NOT nch_ulvt_mac_gate_dnw_tmp18 PPi -outputlayer nch_ulvt_mac_gate_dnw_tmp19;
NOT nch_ulvt_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_ulvt_mac_gate_dnw_tmp20;
NOT nch_ulvt_mac_gate_dnw_tmp20 VAR -outputlayer nch_ulvt_mac_gate_dnw_tmp21;
NOT nch_ulvt_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_ulvt_mac_gate_dnw_tmp22;
NOT nch_ulvt_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_ulvt_mac_gate_dnw_tmp23;
NOT nch_ulvt_mac_gate_dnw_tmp23 SR_ESD -outputlayer nch_ulvt_mac_gate_dnw_tmp24;
NOT nch_ulvt_mac_gate_dnw_tmp24 HIA_DUMMY -outputlayer nch_ulvt_mac_gate_dnw_tmp25;
NOT nch_ulvt_mac_gate_dnw_tmp25 SDI_2 -outputlayer nch_ulvt_mac_gate_dnw_tmp26;
AND nch_ulvt_mac_gate_dnw_tmp26 dnwdmy -outputlayer nch_ulvt_mac_gate_dnw;
AND tngate3b OD -outputlayer nch_ulvtll_mac_gate_dnw_tmp01;
NOT nch_ulvtll_mac_gate_dnw_tmp01 NW -outputlayer nch_ulvtll_mac_gate_dnw_tmp02;
NOT nch_ulvtll_mac_gate_dnw_tmp02 NT_N -outputlayer nch_ulvtll_mac_gate_dnw_tmp03;
NOT nch_ulvtll_mac_gate_dnw_tmp03 OD12 -outputlayer nch_ulvtll_mac_gate_dnw_tmp04;
AND nch_ulvtll_mac_gate_dnw_tmp04 PO -outputlayer nch_ulvtll_mac_gate_dnw_tmp05;
NOT nch_ulvtll_mac_gate_dnw_tmp05 VTELN -outputlayer nch_ulvtll_mac_gate_dnw_tmp06;
NOT nch_ulvtll_mac_gate_dnw_tmp06 VTELP -outputlayer nch_ulvtll_mac_gate_dnw_tmp07;
NOT nch_ulvtll_mac_gate_dnw_tmp07 VTULN -outputlayer nch_ulvtll_mac_gate_dnw_tmp08;
NOT nch_ulvtll_mac_gate_dnw_tmp08 VTULP -outputlayer nch_ulvtll_mac_gate_dnw_tmp09;
NOT nch_ulvtll_mac_gate_dnw_tmp09 VTLN -outputlayer nch_ulvtll_mac_gate_dnw_tmp10;
NOT nch_ulvtll_mac_gate_dnw_tmp10 VTLP -outputlayer nch_ulvtll_mac_gate_dnw_tmp11;
NOT nch_ulvtll_mac_gate_dnw_tmp11 VTSN -outputlayer nch_ulvtll_mac_gate_dnw_tmp12;
NOT nch_ulvtll_mac_gate_dnw_tmp12 VTSP -outputlayer nch_ulvtll_mac_gate_dnw_tmp13;
AND nch_ulvtll_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_ulvtll_mac_gate_dnw_tmp14;
NOT nch_ulvtll_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_ulvtll_mac_gate_dnw_tmp15;
NOT nch_ulvtll_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_ulvtll_mac_gate_dnw_tmp16;
NOT nch_ulvtll_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_ulvtll_mac_gate_dnw_tmp17;
AND nch_ulvtll_mac_gate_dnw_tmp17 NPi -outputlayer nch_ulvtll_mac_gate_dnw_tmp18;
NOT nch_ulvtll_mac_gate_dnw_tmp18 PPi -outputlayer nch_ulvtll_mac_gate_dnw_tmp19;
NOT nch_ulvtll_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_ulvtll_mac_gate_dnw_tmp20;
NOT nch_ulvtll_mac_gate_dnw_tmp20 VAR -outputlayer nch_ulvtll_mac_gate_dnw_tmp21;
NOT nch_ulvtll_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_ulvtll_mac_gate_dnw_tmp22;
NOT nch_ulvtll_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_ulvtll_mac_gate_dnw_tmp23;
NOT nch_ulvtll_mac_gate_dnw_tmp23 SR_ESD -outputlayer nch_ulvtll_mac_gate_dnw_tmp24;
NOT nch_ulvtll_mac_gate_dnw_tmp24 HIA_DUMMY -outputlayer nch_ulvtll_mac_gate_dnw_tmp25;
NOT nch_ulvtll_mac_gate_dnw_tmp25 SDI_2 -outputlayer nch_ulvtll_mac_gate_dnw_tmp26;
AND nch_ulvtll_mac_gate_dnw_tmp26 dnwdmy -outputlayer nch_ulvtll_mac_gate_dnw;
AND tngate3b OD -outputlayer nch_elvt_mac_gate_tmp01;
NOT nch_elvt_mac_gate_tmp01 NW -outputlayer nch_elvt_mac_gate_tmp02;
NOT nch_elvt_mac_gate_tmp02 NT_N -outputlayer nch_elvt_mac_gate_tmp03;
NOT nch_elvt_mac_gate_tmp03 OD12 -outputlayer nch_elvt_mac_gate_tmp04;
AND nch_elvt_mac_gate_tmp04 PO -outputlayer nch_elvt_mac_gate_tmp05;
AND nch_elvt_mac_gate_tmp05 VTELN -outputlayer nch_elvt_mac_gate_tmp06;
NOT nch_elvt_mac_gate_tmp06 VTELP -outputlayer nch_elvt_mac_gate_tmp07;
NOT nch_elvt_mac_gate_tmp07 VTULN -outputlayer nch_elvt_mac_gate_tmp08;
NOT nch_elvt_mac_gate_tmp08 VTULP -outputlayer nch_elvt_mac_gate_tmp09;
NOT nch_elvt_mac_gate_tmp09 VTLN -outputlayer nch_elvt_mac_gate_tmp10;
NOT nch_elvt_mac_gate_tmp10 VTLP -outputlayer nch_elvt_mac_gate_tmp11;
NOT nch_elvt_mac_gate_tmp11 VTSN -outputlayer nch_elvt_mac_gate_tmp12;
NOT nch_elvt_mac_gate_tmp12 VTSP -outputlayer nch_elvt_mac_gate_tmp13;
NOT nch_elvt_mac_gate_tmp13 VTULNLL -outputlayer nch_elvt_mac_gate_tmp14;
NOT nch_elvt_mac_gate_tmp14 VTULPLL -outputlayer nch_elvt_mac_gate_tmp15;
NOT nch_elvt_mac_gate_tmp15 VTLNLL -outputlayer nch_elvt_mac_gate_tmp16;
NOT nch_elvt_mac_gate_tmp16 VTLPLL -outputlayer nch_elvt_mac_gate_tmp17;
AND nch_elvt_mac_gate_tmp17 NPi -outputlayer nch_elvt_mac_gate_tmp18;
NOT nch_elvt_mac_gate_tmp18 PPi -outputlayer nch_elvt_mac_gate_tmp19;
NOT nch_elvt_mac_gate_tmp19 OD12_15 -outputlayer nch_elvt_mac_gate_tmp20;
NOT nch_elvt_mac_gate_tmp20 VAR -outputlayer nch_elvt_mac_gate_tmp21;
NOT nch_elvt_mac_gate_tmp21 IBJTDMY -outputlayer nch_elvt_mac_gate_tmp22;
NOT nch_elvt_mac_gate_tmp22 DIODMY -outputlayer nch_elvt_mac_gate_tmp23;
NOT nch_elvt_mac_gate_tmp23 SR_ESD -outputlayer nch_elvt_mac_gate_tmp24;
NOT nch_elvt_mac_gate_tmp24 HIA_DUMMY -outputlayer nch_elvt_mac_gate_tmp25;
NOT nch_elvt_mac_gate_tmp25 SDI_2 -outputlayer nch_elvt_mac_gate_tmp26;
NOT nch_elvt_mac_gate_tmp26 dnwdmy -outputlayer nch_elvt_mac_gate;
AND tngate3b OD -outputlayer nch_elvt_mac_gate_dnw_tmp01;
NOT nch_elvt_mac_gate_dnw_tmp01 NW -outputlayer nch_elvt_mac_gate_dnw_tmp02;
NOT nch_elvt_mac_gate_dnw_tmp02 NT_N -outputlayer nch_elvt_mac_gate_dnw_tmp03;
NOT nch_elvt_mac_gate_dnw_tmp03 OD12 -outputlayer nch_elvt_mac_gate_dnw_tmp04;
AND nch_elvt_mac_gate_dnw_tmp04 PO -outputlayer nch_elvt_mac_gate_dnw_tmp05;
AND nch_elvt_mac_gate_dnw_tmp05 VTELN -outputlayer nch_elvt_mac_gate_dnw_tmp06;
NOT nch_elvt_mac_gate_dnw_tmp06 VTELP -outputlayer nch_elvt_mac_gate_dnw_tmp07;
NOT nch_elvt_mac_gate_dnw_tmp07 VTULN -outputlayer nch_elvt_mac_gate_dnw_tmp08;
NOT nch_elvt_mac_gate_dnw_tmp08 VTULP -outputlayer nch_elvt_mac_gate_dnw_tmp09;
NOT nch_elvt_mac_gate_dnw_tmp09 VTLN -outputlayer nch_elvt_mac_gate_dnw_tmp10;
NOT nch_elvt_mac_gate_dnw_tmp10 VTLP -outputlayer nch_elvt_mac_gate_dnw_tmp11;
NOT nch_elvt_mac_gate_dnw_tmp11 VTSN -outputlayer nch_elvt_mac_gate_dnw_tmp12;
NOT nch_elvt_mac_gate_dnw_tmp12 VTSP -outputlayer nch_elvt_mac_gate_dnw_tmp13;
NOT nch_elvt_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_elvt_mac_gate_dnw_tmp14;
NOT nch_elvt_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_elvt_mac_gate_dnw_tmp15;
NOT nch_elvt_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_elvt_mac_gate_dnw_tmp16;
NOT nch_elvt_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_elvt_mac_gate_dnw_tmp17;
AND nch_elvt_mac_gate_dnw_tmp17 NPi -outputlayer nch_elvt_mac_gate_dnw_tmp18;
NOT nch_elvt_mac_gate_dnw_tmp18 PPi -outputlayer nch_elvt_mac_gate_dnw_tmp19;
NOT nch_elvt_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_elvt_mac_gate_dnw_tmp20;
NOT nch_elvt_mac_gate_dnw_tmp20 VAR -outputlayer nch_elvt_mac_gate_dnw_tmp21;
NOT nch_elvt_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_elvt_mac_gate_dnw_tmp22;
NOT nch_elvt_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_elvt_mac_gate_dnw_tmp23;
NOT nch_elvt_mac_gate_dnw_tmp23 SR_ESD -outputlayer nch_elvt_mac_gate_dnw_tmp24;
NOT nch_elvt_mac_gate_dnw_tmp24 HIA_DUMMY -outputlayer nch_elvt_mac_gate_dnw_tmp25;
NOT nch_elvt_mac_gate_dnw_tmp25 SDI_2 -outputlayer nch_elvt_mac_gate_dnw_tmp26;
AND nch_elvt_mac_gate_dnw_tmp26 dnwdmy -outputlayer nch_elvt_mac_gate_dnw;
NOT tngate3a FB1 -outputlayer nch_flrsvt_mac_gate_tmp01;
AND nch_flrsvt_mac_gate_tmp01 OD -outputlayer nch_flrsvt_mac_gate_tmp02;
NOT nch_flrsvt_mac_gate_tmp02 NW -outputlayer nch_flrsvt_mac_gate_tmp03;
NOT nch_flrsvt_mac_gate_tmp03 NT_N -outputlayer nch_flrsvt_mac_gate_tmp04;
NOT nch_flrsvt_mac_gate_tmp04 OD12 -outputlayer nch_flrsvt_mac_gate_tmp05;
AND nch_flrsvt_mac_gate_tmp05 PO -outputlayer nch_flrsvt_mac_gate_tmp06;
NOT nch_flrsvt_mac_gate_tmp06 VTELN -outputlayer nch_flrsvt_mac_gate_tmp07;
NOT nch_flrsvt_mac_gate_tmp07 VTELP -outputlayer nch_flrsvt_mac_gate_tmp08;
NOT nch_flrsvt_mac_gate_tmp08 VTULN -outputlayer nch_flrsvt_mac_gate_tmp09;
NOT nch_flrsvt_mac_gate_tmp09 VTULP -outputlayer nch_flrsvt_mac_gate_tmp10;
NOT nch_flrsvt_mac_gate_tmp10 VTLN -outputlayer nch_flrsvt_mac_gate_tmp11;
NOT nch_flrsvt_mac_gate_tmp11 VTLP -outputlayer nch_flrsvt_mac_gate_tmp12;
AND nch_flrsvt_mac_gate_tmp12 VTSN -outputlayer nch_flrsvt_mac_gate_tmp13;
NOT nch_flrsvt_mac_gate_tmp13 VTSP -outputlayer nch_flrsvt_mac_gate_tmp14;
NOT nch_flrsvt_mac_gate_tmp14 VTULNLL -outputlayer nch_flrsvt_mac_gate_tmp15;
NOT nch_flrsvt_mac_gate_tmp15 VTULPLL -outputlayer nch_flrsvt_mac_gate_tmp16;
NOT nch_flrsvt_mac_gate_tmp16 VTLNLL -outputlayer nch_flrsvt_mac_gate_tmp17;
NOT nch_flrsvt_mac_gate_tmp17 VTLPLL -outputlayer nch_flrsvt_mac_gate_tmp18;
AND nch_flrsvt_mac_gate_tmp18 NPi -outputlayer nch_flrsvt_mac_gate_tmp19;
NOT nch_flrsvt_mac_gate_tmp19 PPi -outputlayer nch_flrsvt_mac_gate_tmp20;
NOT nch_flrsvt_mac_gate_tmp20 OD12_15 -outputlayer nch_flrsvt_mac_gate_tmp21;
NOT nch_flrsvt_mac_gate_tmp21 VAR -outputlayer nch_flrsvt_mac_gate_tmp22;
NOT nch_flrsvt_mac_gate_tmp22 IBJTDMY -outputlayer nch_flrsvt_mac_gate_tmp23;
NOT nch_flrsvt_mac_gate_tmp23 DIODMY -outputlayer nch_flrsvt_mac_gate_tmp24;
NOT nch_flrsvt_mac_gate_tmp24 SR_ESD -outputlayer nch_flrsvt_mac_gate_tmp25;
NOT nch_flrsvt_mac_gate_tmp25 HIA_DUMMY -outputlayer nch_flrsvt_mac_gate_tmp26;
NOT nch_flrsvt_mac_gate_tmp26 SDI_2 -outputlayer nch_flrsvt_mac_gate_tmp27;
AND nch_flrsvt_mac_gate_tmp27 FILLER_MOS -outputlayer nch_flrsvt_mac_gate;
NOT tngate3a FB1 -outputlayer nch_flrlvt_mac_gate_tmp01;
AND nch_flrlvt_mac_gate_tmp01 OD -outputlayer nch_flrlvt_mac_gate_tmp02;
NOT nch_flrlvt_mac_gate_tmp02 NW -outputlayer nch_flrlvt_mac_gate_tmp03;
NOT nch_flrlvt_mac_gate_tmp03 NT_N -outputlayer nch_flrlvt_mac_gate_tmp04;
NOT nch_flrlvt_mac_gate_tmp04 OD12 -outputlayer nch_flrlvt_mac_gate_tmp05;
AND nch_flrlvt_mac_gate_tmp05 PO -outputlayer nch_flrlvt_mac_gate_tmp06;
NOT nch_flrlvt_mac_gate_tmp06 VTELN -outputlayer nch_flrlvt_mac_gate_tmp07;
NOT nch_flrlvt_mac_gate_tmp07 VTELP -outputlayer nch_flrlvt_mac_gate_tmp08;
NOT nch_flrlvt_mac_gate_tmp08 VTULN -outputlayer nch_flrlvt_mac_gate_tmp09;
NOT nch_flrlvt_mac_gate_tmp09 VTULP -outputlayer nch_flrlvt_mac_gate_tmp10;
AND nch_flrlvt_mac_gate_tmp10 VTLN -outputlayer nch_flrlvt_mac_gate_tmp11;
NOT nch_flrlvt_mac_gate_tmp11 VTLP -outputlayer nch_flrlvt_mac_gate_tmp12;
NOT nch_flrlvt_mac_gate_tmp12 VTSN -outputlayer nch_flrlvt_mac_gate_tmp13;
NOT nch_flrlvt_mac_gate_tmp13 VTSP -outputlayer nch_flrlvt_mac_gate_tmp14;
NOT nch_flrlvt_mac_gate_tmp14 VTULNLL -outputlayer nch_flrlvt_mac_gate_tmp15;
NOT nch_flrlvt_mac_gate_tmp15 VTULPLL -outputlayer nch_flrlvt_mac_gate_tmp16;
NOT nch_flrlvt_mac_gate_tmp16 VTLNLL -outputlayer nch_flrlvt_mac_gate_tmp17;
NOT nch_flrlvt_mac_gate_tmp17 VTLPLL -outputlayer nch_flrlvt_mac_gate_tmp18;
AND nch_flrlvt_mac_gate_tmp18 NPi -outputlayer nch_flrlvt_mac_gate_tmp19;
NOT nch_flrlvt_mac_gate_tmp19 PPi -outputlayer nch_flrlvt_mac_gate_tmp20;
NOT nch_flrlvt_mac_gate_tmp20 OD12_15 -outputlayer nch_flrlvt_mac_gate_tmp21;
NOT nch_flrlvt_mac_gate_tmp21 VAR -outputlayer nch_flrlvt_mac_gate_tmp22;
NOT nch_flrlvt_mac_gate_tmp22 IBJTDMY -outputlayer nch_flrlvt_mac_gate_tmp23;
NOT nch_flrlvt_mac_gate_tmp23 DIODMY -outputlayer nch_flrlvt_mac_gate_tmp24;
NOT nch_flrlvt_mac_gate_tmp24 SR_ESD -outputlayer nch_flrlvt_mac_gate_tmp25;
NOT nch_flrlvt_mac_gate_tmp25 HIA_DUMMY -outputlayer nch_flrlvt_mac_gate_tmp26;
NOT nch_flrlvt_mac_gate_tmp26 SDI_2 -outputlayer nch_flrlvt_mac_gate_tmp27;
AND nch_flrlvt_mac_gate_tmp27 FILLER_MOS -outputlayer nch_flrlvt_mac_gate;
NOT tngate3a FB1 -outputlayer nch_flrlvtll_mac_gate_tmp01;
AND nch_flrlvtll_mac_gate_tmp01 OD -outputlayer nch_flrlvtll_mac_gate_tmp02;
NOT nch_flrlvtll_mac_gate_tmp02 NW -outputlayer nch_flrlvtll_mac_gate_tmp03;
NOT nch_flrlvtll_mac_gate_tmp03 NT_N -outputlayer nch_flrlvtll_mac_gate_tmp04;
NOT nch_flrlvtll_mac_gate_tmp04 OD12 -outputlayer nch_flrlvtll_mac_gate_tmp05;
AND nch_flrlvtll_mac_gate_tmp05 PO -outputlayer nch_flrlvtll_mac_gate_tmp06;
NOT nch_flrlvtll_mac_gate_tmp06 VTELN -outputlayer nch_flrlvtll_mac_gate_tmp07;
NOT nch_flrlvtll_mac_gate_tmp07 VTELP -outputlayer nch_flrlvtll_mac_gate_tmp08;
NOT nch_flrlvtll_mac_gate_tmp08 VTULN -outputlayer nch_flrlvtll_mac_gate_tmp09;
NOT nch_flrlvtll_mac_gate_tmp09 VTULP -outputlayer nch_flrlvtll_mac_gate_tmp10;
NOT nch_flrlvtll_mac_gate_tmp10 VTLN -outputlayer nch_flrlvtll_mac_gate_tmp11;
NOT nch_flrlvtll_mac_gate_tmp11 VTLP -outputlayer nch_flrlvtll_mac_gate_tmp12;
NOT nch_flrlvtll_mac_gate_tmp12 VTSN -outputlayer nch_flrlvtll_mac_gate_tmp13;
NOT nch_flrlvtll_mac_gate_tmp13 VTSP -outputlayer nch_flrlvtll_mac_gate_tmp14;
NOT nch_flrlvtll_mac_gate_tmp14 VTULNLL -outputlayer nch_flrlvtll_mac_gate_tmp15;
NOT nch_flrlvtll_mac_gate_tmp15 VTULPLL -outputlayer nch_flrlvtll_mac_gate_tmp16;
AND nch_flrlvtll_mac_gate_tmp16 VTLNLL -outputlayer nch_flrlvtll_mac_gate_tmp17;
NOT nch_flrlvtll_mac_gate_tmp17 VTLPLL -outputlayer nch_flrlvtll_mac_gate_tmp18;
AND nch_flrlvtll_mac_gate_tmp18 NPi -outputlayer nch_flrlvtll_mac_gate_tmp19;
NOT nch_flrlvtll_mac_gate_tmp19 PPi -outputlayer nch_flrlvtll_mac_gate_tmp20;
NOT nch_flrlvtll_mac_gate_tmp20 OD12_15 -outputlayer nch_flrlvtll_mac_gate_tmp21;
NOT nch_flrlvtll_mac_gate_tmp21 VAR -outputlayer nch_flrlvtll_mac_gate_tmp22;
NOT nch_flrlvtll_mac_gate_tmp22 IBJTDMY -outputlayer nch_flrlvtll_mac_gate_tmp23;
NOT nch_flrlvtll_mac_gate_tmp23 DIODMY -outputlayer nch_flrlvtll_mac_gate_tmp24;
NOT nch_flrlvtll_mac_gate_tmp24 SR_ESD -outputlayer nch_flrlvtll_mac_gate_tmp25;
NOT nch_flrlvtll_mac_gate_tmp25 HIA_DUMMY -outputlayer nch_flrlvtll_mac_gate_tmp26;
NOT nch_flrlvtll_mac_gate_tmp26 SDI_2 -outputlayer nch_flrlvtll_mac_gate_tmp27;
AND nch_flrlvtll_mac_gate_tmp27 FILLER_MOS -outputlayer nch_flrlvtll_mac_gate;
NOT tngate3a FB1 -outputlayer nch_flrulvt_mac_gate_tmp01;
AND nch_flrulvt_mac_gate_tmp01 OD -outputlayer nch_flrulvt_mac_gate_tmp02;
NOT nch_flrulvt_mac_gate_tmp02 NW -outputlayer nch_flrulvt_mac_gate_tmp03;
NOT nch_flrulvt_mac_gate_tmp03 NT_N -outputlayer nch_flrulvt_mac_gate_tmp04;
NOT nch_flrulvt_mac_gate_tmp04 OD12 -outputlayer nch_flrulvt_mac_gate_tmp05;
AND nch_flrulvt_mac_gate_tmp05 PO -outputlayer nch_flrulvt_mac_gate_tmp06;
NOT nch_flrulvt_mac_gate_tmp06 VTELN -outputlayer nch_flrulvt_mac_gate_tmp07;
NOT nch_flrulvt_mac_gate_tmp07 VTELP -outputlayer nch_flrulvt_mac_gate_tmp08;
AND nch_flrulvt_mac_gate_tmp08 VTULN -outputlayer nch_flrulvt_mac_gate_tmp09;
NOT nch_flrulvt_mac_gate_tmp09 VTULP -outputlayer nch_flrulvt_mac_gate_tmp10;
NOT nch_flrulvt_mac_gate_tmp10 VTLN -outputlayer nch_flrulvt_mac_gate_tmp11;
NOT nch_flrulvt_mac_gate_tmp11 VTLP -outputlayer nch_flrulvt_mac_gate_tmp12;
NOT nch_flrulvt_mac_gate_tmp12 VTSN -outputlayer nch_flrulvt_mac_gate_tmp13;
NOT nch_flrulvt_mac_gate_tmp13 VTSP -outputlayer nch_flrulvt_mac_gate_tmp14;
NOT nch_flrulvt_mac_gate_tmp14 VTULNLL -outputlayer nch_flrulvt_mac_gate_tmp15;
NOT nch_flrulvt_mac_gate_tmp15 VTULPLL -outputlayer nch_flrulvt_mac_gate_tmp16;
NOT nch_flrulvt_mac_gate_tmp16 VTLNLL -outputlayer nch_flrulvt_mac_gate_tmp17;
NOT nch_flrulvt_mac_gate_tmp17 VTLPLL -outputlayer nch_flrulvt_mac_gate_tmp18;
AND nch_flrulvt_mac_gate_tmp18 NPi -outputlayer nch_flrulvt_mac_gate_tmp19;
NOT nch_flrulvt_mac_gate_tmp19 PPi -outputlayer nch_flrulvt_mac_gate_tmp20;
NOT nch_flrulvt_mac_gate_tmp20 OD12_15 -outputlayer nch_flrulvt_mac_gate_tmp21;
NOT nch_flrulvt_mac_gate_tmp21 VAR -outputlayer nch_flrulvt_mac_gate_tmp22;
NOT nch_flrulvt_mac_gate_tmp22 IBJTDMY -outputlayer nch_flrulvt_mac_gate_tmp23;
NOT nch_flrulvt_mac_gate_tmp23 DIODMY -outputlayer nch_flrulvt_mac_gate_tmp24;
NOT nch_flrulvt_mac_gate_tmp24 SR_ESD -outputlayer nch_flrulvt_mac_gate_tmp25;
NOT nch_flrulvt_mac_gate_tmp25 HIA_DUMMY -outputlayer nch_flrulvt_mac_gate_tmp26;
NOT nch_flrulvt_mac_gate_tmp26 SDI_2 -outputlayer nch_flrulvt_mac_gate_tmp27;
AND nch_flrulvt_mac_gate_tmp27 FILLER_MOS -outputlayer nch_flrulvt_mac_gate;
NOT tngate3a FB1 -outputlayer nch_flrulvtll_mac_gate_tmp01;
AND nch_flrulvtll_mac_gate_tmp01 OD -outputlayer nch_flrulvtll_mac_gate_tmp02;
NOT nch_flrulvtll_mac_gate_tmp02 NW -outputlayer nch_flrulvtll_mac_gate_tmp03;
NOT nch_flrulvtll_mac_gate_tmp03 NT_N -outputlayer nch_flrulvtll_mac_gate_tmp04;
NOT nch_flrulvtll_mac_gate_tmp04 OD12 -outputlayer nch_flrulvtll_mac_gate_tmp05;
AND nch_flrulvtll_mac_gate_tmp05 PO -outputlayer nch_flrulvtll_mac_gate_tmp06;
NOT nch_flrulvtll_mac_gate_tmp06 VTELN -outputlayer nch_flrulvtll_mac_gate_tmp07;
NOT nch_flrulvtll_mac_gate_tmp07 VTELP -outputlayer nch_flrulvtll_mac_gate_tmp08;
NOT nch_flrulvtll_mac_gate_tmp08 VTULN -outputlayer nch_flrulvtll_mac_gate_tmp09;
NOT nch_flrulvtll_mac_gate_tmp09 VTULP -outputlayer nch_flrulvtll_mac_gate_tmp10;
NOT nch_flrulvtll_mac_gate_tmp10 VTLN -outputlayer nch_flrulvtll_mac_gate_tmp11;
NOT nch_flrulvtll_mac_gate_tmp11 VTLP -outputlayer nch_flrulvtll_mac_gate_tmp12;
NOT nch_flrulvtll_mac_gate_tmp12 VTSN -outputlayer nch_flrulvtll_mac_gate_tmp13;
NOT nch_flrulvtll_mac_gate_tmp13 VTSP -outputlayer nch_flrulvtll_mac_gate_tmp14;
AND nch_flrulvtll_mac_gate_tmp14 VTULNLL -outputlayer nch_flrulvtll_mac_gate_tmp15;
NOT nch_flrulvtll_mac_gate_tmp15 VTULPLL -outputlayer nch_flrulvtll_mac_gate_tmp16;
NOT nch_flrulvtll_mac_gate_tmp16 VTLNLL -outputlayer nch_flrulvtll_mac_gate_tmp17;
NOT nch_flrulvtll_mac_gate_tmp17 VTLPLL -outputlayer nch_flrulvtll_mac_gate_tmp18;
AND nch_flrulvtll_mac_gate_tmp18 NPi -outputlayer nch_flrulvtll_mac_gate_tmp19;
NOT nch_flrulvtll_mac_gate_tmp19 PPi -outputlayer nch_flrulvtll_mac_gate_tmp20;
NOT nch_flrulvtll_mac_gate_tmp20 OD12_15 -outputlayer nch_flrulvtll_mac_gate_tmp21;
NOT nch_flrulvtll_mac_gate_tmp21 VAR -outputlayer nch_flrulvtll_mac_gate_tmp22;
NOT nch_flrulvtll_mac_gate_tmp22 IBJTDMY -outputlayer nch_flrulvtll_mac_gate_tmp23;
NOT nch_flrulvtll_mac_gate_tmp23 DIODMY -outputlayer nch_flrulvtll_mac_gate_tmp24;
NOT nch_flrulvtll_mac_gate_tmp24 SR_ESD -outputlayer nch_flrulvtll_mac_gate_tmp25;
NOT nch_flrulvtll_mac_gate_tmp25 HIA_DUMMY -outputlayer nch_flrulvtll_mac_gate_tmp26;
NOT nch_flrulvtll_mac_gate_tmp26 SDI_2 -outputlayer nch_flrulvtll_mac_gate_tmp27;
AND nch_flrulvtll_mac_gate_tmp27 FILLER_MOS -outputlayer nch_flrulvtll_mac_gate;
NOT tngate3a FB1 -outputlayer nch_flrelvt_mac_gate_tmp01;
AND nch_flrelvt_mac_gate_tmp01 OD -outputlayer nch_flrelvt_mac_gate_tmp02;
NOT nch_flrelvt_mac_gate_tmp02 NW -outputlayer nch_flrelvt_mac_gate_tmp03;
NOT nch_flrelvt_mac_gate_tmp03 NT_N -outputlayer nch_flrelvt_mac_gate_tmp04;
NOT nch_flrelvt_mac_gate_tmp04 OD12 -outputlayer nch_flrelvt_mac_gate_tmp05;
AND nch_flrelvt_mac_gate_tmp05 PO -outputlayer nch_flrelvt_mac_gate_tmp06;
AND nch_flrelvt_mac_gate_tmp06 VTELN -outputlayer nch_flrelvt_mac_gate_tmp07;
NOT nch_flrelvt_mac_gate_tmp07 VTELP -outputlayer nch_flrelvt_mac_gate_tmp08;
NOT nch_flrelvt_mac_gate_tmp08 VTULN -outputlayer nch_flrelvt_mac_gate_tmp09;
NOT nch_flrelvt_mac_gate_tmp09 VTULP -outputlayer nch_flrelvt_mac_gate_tmp10;
NOT nch_flrelvt_mac_gate_tmp10 VTLN -outputlayer nch_flrelvt_mac_gate_tmp11;
NOT nch_flrelvt_mac_gate_tmp11 VTLP -outputlayer nch_flrelvt_mac_gate_tmp12;
NOT nch_flrelvt_mac_gate_tmp12 VTSN -outputlayer nch_flrelvt_mac_gate_tmp13;
NOT nch_flrelvt_mac_gate_tmp13 VTSP -outputlayer nch_flrelvt_mac_gate_tmp14;
NOT nch_flrelvt_mac_gate_tmp14 VTULNLL -outputlayer nch_flrelvt_mac_gate_tmp15;
NOT nch_flrelvt_mac_gate_tmp15 VTULPLL -outputlayer nch_flrelvt_mac_gate_tmp16;
NOT nch_flrelvt_mac_gate_tmp16 VTLNLL -outputlayer nch_flrelvt_mac_gate_tmp17;
NOT nch_flrelvt_mac_gate_tmp17 VTLPLL -outputlayer nch_flrelvt_mac_gate_tmp18;
AND nch_flrelvt_mac_gate_tmp18 NPi -outputlayer nch_flrelvt_mac_gate_tmp19;
NOT nch_flrelvt_mac_gate_tmp19 PPi -outputlayer nch_flrelvt_mac_gate_tmp20;
NOT nch_flrelvt_mac_gate_tmp20 OD12_15 -outputlayer nch_flrelvt_mac_gate_tmp21;
NOT nch_flrelvt_mac_gate_tmp21 VAR -outputlayer nch_flrelvt_mac_gate_tmp22;
NOT nch_flrelvt_mac_gate_tmp22 IBJTDMY -outputlayer nch_flrelvt_mac_gate_tmp23;
NOT nch_flrelvt_mac_gate_tmp23 DIODMY -outputlayer nch_flrelvt_mac_gate_tmp24;
NOT nch_flrelvt_mac_gate_tmp24 SR_ESD -outputlayer nch_flrelvt_mac_gate_tmp25;
NOT nch_flrelvt_mac_gate_tmp25 HIA_DUMMY -outputlayer nch_flrelvt_mac_gate_tmp26;
NOT nch_flrelvt_mac_gate_tmp26 SDI_2 -outputlayer nch_flrelvt_mac_gate_tmp27;
AND nch_flrelvt_mac_gate_tmp27 FILLER_MOS -outputlayer nch_flrelvt_mac_gate;
AND tngate3b OD -outputlayer nch_12_mac_gate_tmp01;
NOT nch_12_mac_gate_tmp01 NW -outputlayer nch_12_mac_gate_tmp02;
NOT nch_12_mac_gate_tmp02 NT_N -outputlayer nch_12_mac_gate_tmp03;
AND nch_12_mac_gate_tmp03 OD12 -outputlayer nch_12_mac_gate_tmp04;
AND nch_12_mac_gate_tmp04 PO -outputlayer nch_12_mac_gate_tmp05;
NOT nch_12_mac_gate_tmp05 VTELN -outputlayer nch_12_mac_gate_tmp06;
NOT nch_12_mac_gate_tmp06 VTELP -outputlayer nch_12_mac_gate_tmp07;
NOT nch_12_mac_gate_tmp07 VTULN -outputlayer nch_12_mac_gate_tmp08;
NOT nch_12_mac_gate_tmp08 VTULP -outputlayer nch_12_mac_gate_tmp09;
NOT nch_12_mac_gate_tmp09 VTLN -outputlayer nch_12_mac_gate_tmp10;
NOT nch_12_mac_gate_tmp10 VTLP -outputlayer nch_12_mac_gate_tmp11;
NOT nch_12_mac_gate_tmp11 VTSN -outputlayer nch_12_mac_gate_tmp12;
NOT nch_12_mac_gate_tmp12 VTSP -outputlayer nch_12_mac_gate_tmp13;
NOT nch_12_mac_gate_tmp13 VTULNLL -outputlayer nch_12_mac_gate_tmp14;
NOT nch_12_mac_gate_tmp14 VTULPLL -outputlayer nch_12_mac_gate_tmp15;
NOT nch_12_mac_gate_tmp15 VTLNLL -outputlayer nch_12_mac_gate_tmp16;
NOT nch_12_mac_gate_tmp16 VTLPLL -outputlayer nch_12_mac_gate_tmp17;
AND nch_12_mac_gate_tmp17 NPi -outputlayer nch_12_mac_gate_tmp18;
NOT nch_12_mac_gate_tmp18 PPi -outputlayer nch_12_mac_gate_tmp19;
NOT nch_12_mac_gate_tmp19 OD12_15 -outputlayer nch_12_mac_gate_tmp20;
NOT nch_12_mac_gate_tmp20 VAR -outputlayer nch_12_mac_gate_tmp21;
NOT nch_12_mac_gate_tmp21 IBJTDMY -outputlayer nch_12_mac_gate_tmp22;
NOT nch_12_mac_gate_tmp22 DIODMY -outputlayer nch_12_mac_gate_tmp23;
NOT nch_12_mac_gate_tmp23 HIA_DUMMY -outputlayer nch_12_mac_gate_tmp24;
NOT nch_12_mac_gate_tmp24 SDI_2 -outputlayer nch_12_mac_gate_tmp25;
NOT nch_12_mac_gate_tmp25 dnwdmy -outputlayer nch_12_mac_gate;
AND tngate3b OD -outputlayer nch_12_mac_gate_dnw_tmp01;
NOT nch_12_mac_gate_dnw_tmp01 NW -outputlayer nch_12_mac_gate_dnw_tmp02;
NOT nch_12_mac_gate_dnw_tmp02 NT_N -outputlayer nch_12_mac_gate_dnw_tmp03;
AND nch_12_mac_gate_dnw_tmp03 OD12 -outputlayer nch_12_mac_gate_dnw_tmp04;
AND nch_12_mac_gate_dnw_tmp04 PO -outputlayer nch_12_mac_gate_dnw_tmp05;
NOT nch_12_mac_gate_dnw_tmp05 VTELN -outputlayer nch_12_mac_gate_dnw_tmp06;
NOT nch_12_mac_gate_dnw_tmp06 VTELP -outputlayer nch_12_mac_gate_dnw_tmp07;
NOT nch_12_mac_gate_dnw_tmp07 VTULN -outputlayer nch_12_mac_gate_dnw_tmp08;
NOT nch_12_mac_gate_dnw_tmp08 VTULP -outputlayer nch_12_mac_gate_dnw_tmp09;
NOT nch_12_mac_gate_dnw_tmp09 VTLN -outputlayer nch_12_mac_gate_dnw_tmp10;
NOT nch_12_mac_gate_dnw_tmp10 VTLP -outputlayer nch_12_mac_gate_dnw_tmp11;
NOT nch_12_mac_gate_dnw_tmp11 VTSN -outputlayer nch_12_mac_gate_dnw_tmp12;
NOT nch_12_mac_gate_dnw_tmp12 VTSP -outputlayer nch_12_mac_gate_dnw_tmp13;
NOT nch_12_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_12_mac_gate_dnw_tmp14;
NOT nch_12_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_12_mac_gate_dnw_tmp15;
NOT nch_12_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_12_mac_gate_dnw_tmp16;
NOT nch_12_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_12_mac_gate_dnw_tmp17;
AND nch_12_mac_gate_dnw_tmp17 NPi -outputlayer nch_12_mac_gate_dnw_tmp18;
NOT nch_12_mac_gate_dnw_tmp18 PPi -outputlayer nch_12_mac_gate_dnw_tmp19;
NOT nch_12_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_12_mac_gate_dnw_tmp20;
NOT nch_12_mac_gate_dnw_tmp20 VAR -outputlayer nch_12_mac_gate_dnw_tmp21;
NOT nch_12_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_12_mac_gate_dnw_tmp22;
NOT nch_12_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_12_mac_gate_dnw_tmp23;
NOT nch_12_mac_gate_dnw_tmp23 HIA_DUMMY -outputlayer nch_12_mac_gate_dnw_tmp24;
NOT nch_12_mac_gate_dnw_tmp24 SDI_2 -outputlayer nch_12_mac_gate_dnw_tmp25;
AND nch_12_mac_gate_dnw_tmp25 dnwdmy -outputlayer nch_12_mac_gate_dnw;
AND tngate3b OD -outputlayer nch_12od15_mac_gate_tmp01;
NOT nch_12od15_mac_gate_tmp01 NW -outputlayer nch_12od15_mac_gate_tmp02;
NOT nch_12od15_mac_gate_tmp02 NT_N -outputlayer nch_12od15_mac_gate_tmp03;
AND nch_12od15_mac_gate_tmp03 OD12 -outputlayer nch_12od15_mac_gate_tmp04;
AND nch_12od15_mac_gate_tmp04 PO -outputlayer nch_12od15_mac_gate_tmp05;
NOT nch_12od15_mac_gate_tmp05 VTELN -outputlayer nch_12od15_mac_gate_tmp06;
NOT nch_12od15_mac_gate_tmp06 VTELP -outputlayer nch_12od15_mac_gate_tmp07;
NOT nch_12od15_mac_gate_tmp07 VTULN -outputlayer nch_12od15_mac_gate_tmp08;
NOT nch_12od15_mac_gate_tmp08 VTULP -outputlayer nch_12od15_mac_gate_tmp09;
NOT nch_12od15_mac_gate_tmp09 VTLN -outputlayer nch_12od15_mac_gate_tmp10;
NOT nch_12od15_mac_gate_tmp10 VTLP -outputlayer nch_12od15_mac_gate_tmp11;
NOT nch_12od15_mac_gate_tmp11 VTSN -outputlayer nch_12od15_mac_gate_tmp12;
NOT nch_12od15_mac_gate_tmp12 VTSP -outputlayer nch_12od15_mac_gate_tmp13;
NOT nch_12od15_mac_gate_tmp13 VTULNLL -outputlayer nch_12od15_mac_gate_tmp14;
NOT nch_12od15_mac_gate_tmp14 VTULPLL -outputlayer nch_12od15_mac_gate_tmp15;
NOT nch_12od15_mac_gate_tmp15 VTLNLL -outputlayer nch_12od15_mac_gate_tmp16;
NOT nch_12od15_mac_gate_tmp16 VTLPLL -outputlayer nch_12od15_mac_gate_tmp17;
AND nch_12od15_mac_gate_tmp17 NPi -outputlayer nch_12od15_mac_gate_tmp18;
NOT nch_12od15_mac_gate_tmp18 PPi -outputlayer nch_12od15_mac_gate_tmp19;
AND nch_12od15_mac_gate_tmp19 OD12_15 -outputlayer nch_12od15_mac_gate_tmp20;
NOT nch_12od15_mac_gate_tmp20 VAR -outputlayer nch_12od15_mac_gate_tmp21;
NOT nch_12od15_mac_gate_tmp21 IBJTDMY -outputlayer nch_12od15_mac_gate_tmp22;
NOT nch_12od15_mac_gate_tmp22 DIODMY -outputlayer nch_12od15_mac_gate_tmp23;
NOT nch_12od15_mac_gate_tmp23 HIA_DUMMY -outputlayer nch_12od15_mac_gate_tmp24;
NOT nch_12od15_mac_gate_tmp24 SDI_2 -outputlayer nch_12od15_mac_gate_tmp25;
NOT nch_12od15_mac_gate_tmp25 dnwdmy -outputlayer nch_12od15_mac_gate;
AND tngate3b OD -outputlayer nch_12od15_mac_gate_dnw_tmp01;
NOT nch_12od15_mac_gate_dnw_tmp01 NW -outputlayer nch_12od15_mac_gate_dnw_tmp02;
NOT nch_12od15_mac_gate_dnw_tmp02 NT_N -outputlayer nch_12od15_mac_gate_dnw_tmp03;
AND nch_12od15_mac_gate_dnw_tmp03 OD12 -outputlayer nch_12od15_mac_gate_dnw_tmp04;
AND nch_12od15_mac_gate_dnw_tmp04 PO -outputlayer nch_12od15_mac_gate_dnw_tmp05;
NOT nch_12od15_mac_gate_dnw_tmp05 VTELN -outputlayer nch_12od15_mac_gate_dnw_tmp06;
NOT nch_12od15_mac_gate_dnw_tmp06 VTELP -outputlayer nch_12od15_mac_gate_dnw_tmp07;
NOT nch_12od15_mac_gate_dnw_tmp07 VTULN -outputlayer nch_12od15_mac_gate_dnw_tmp08;
NOT nch_12od15_mac_gate_dnw_tmp08 VTULP -outputlayer nch_12od15_mac_gate_dnw_tmp09;
NOT nch_12od15_mac_gate_dnw_tmp09 VTLN -outputlayer nch_12od15_mac_gate_dnw_tmp10;
NOT nch_12od15_mac_gate_dnw_tmp10 VTLP -outputlayer nch_12od15_mac_gate_dnw_tmp11;
NOT nch_12od15_mac_gate_dnw_tmp11 VTSN -outputlayer nch_12od15_mac_gate_dnw_tmp12;
NOT nch_12od15_mac_gate_dnw_tmp12 VTSP -outputlayer nch_12od15_mac_gate_dnw_tmp13;
NOT nch_12od15_mac_gate_dnw_tmp13 VTULNLL -outputlayer nch_12od15_mac_gate_dnw_tmp14;
NOT nch_12od15_mac_gate_dnw_tmp14 VTULPLL -outputlayer nch_12od15_mac_gate_dnw_tmp15;
NOT nch_12od15_mac_gate_dnw_tmp15 VTLNLL -outputlayer nch_12od15_mac_gate_dnw_tmp16;
NOT nch_12od15_mac_gate_dnw_tmp16 VTLPLL -outputlayer nch_12od15_mac_gate_dnw_tmp17;
AND nch_12od15_mac_gate_dnw_tmp17 NPi -outputlayer nch_12od15_mac_gate_dnw_tmp18;
NOT nch_12od15_mac_gate_dnw_tmp18 PPi -outputlayer nch_12od15_mac_gate_dnw_tmp19;
AND nch_12od15_mac_gate_dnw_tmp19 OD12_15 -outputlayer nch_12od15_mac_gate_dnw_tmp20;
NOT nch_12od15_mac_gate_dnw_tmp20 VAR -outputlayer nch_12od15_mac_gate_dnw_tmp21;
NOT nch_12od15_mac_gate_dnw_tmp21 IBJTDMY -outputlayer nch_12od15_mac_gate_dnw_tmp22;
NOT nch_12od15_mac_gate_dnw_tmp22 DIODMY -outputlayer nch_12od15_mac_gate_dnw_tmp23;
NOT nch_12od15_mac_gate_dnw_tmp23 HIA_DUMMY -outputlayer nch_12od15_mac_gate_dnw_tmp24;
NOT nch_12od15_mac_gate_dnw_tmp24 SDI_2 -outputlayer nch_12od15_mac_gate_dnw_tmp25;
AND nch_12od15_mac_gate_dnw_tmp25 dnwdmy -outputlayer nch_12od15_mac_gate_dnw;
NOT ngate_hia_reg DNW -outputlayer ngate_hia12_mac_tmp01;
AND ngate_hia12_mac_tmp01 OD -outputlayer ngate_hia12_mac_tmp02;
NOT ngate_hia12_mac_tmp02 NW -outputlayer ngate_hia12_mac_tmp03;
NOT ngate_hia12_mac_tmp03 NT_N -outputlayer ngate_hia12_mac_tmp04;
AND ngate_hia12_mac_tmp04 OD12 -outputlayer ngate_hia12_mac_tmp05;
AND ngate_hia12_mac_tmp05 PO -outputlayer ngate_hia12_mac_tmp06;
NOT ngate_hia12_mac_tmp06 VTEL_Ni -outputlayer ngate_hia12_mac_tmp07;
NOT ngate_hia12_mac_tmp07 VTEL_Pi -outputlayer ngate_hia12_mac_tmp08;
NOT ngate_hia12_mac_tmp08 VTUL_Ni -outputlayer ngate_hia12_mac_tmp09;
NOT ngate_hia12_mac_tmp09 VTUL_Pi -outputlayer ngate_hia12_mac_tmp10;
NOT ngate_hia12_mac_tmp10 VTL_Ni -outputlayer ngate_hia12_mac_tmp11;
NOT ngate_hia12_mac_tmp11 VTL_Pi -outputlayer ngate_hia12_mac_tmp12;
NOT ngate_hia12_mac_tmp12 VTS_Ni -outputlayer ngate_hia12_mac_tmp13;
NOT ngate_hia12_mac_tmp13 VTS_Pi -outputlayer ngate_hia12_mac_tmp14;
NOT ngate_hia12_mac_tmp14 VTULN_LL -outputlayer ngate_hia12_mac_tmp15;
NOT ngate_hia12_mac_tmp15 VTULP_LL -outputlayer ngate_hia12_mac_tmp16;
NOT ngate_hia12_mac_tmp16 VTLN_LL -outputlayer ngate_hia12_mac_tmp17;
NOT ngate_hia12_mac_tmp17 VTLP_LL -outputlayer ngate_hia12_mac_tmp18;
AND ngate_hia12_mac_tmp18 NPi -outputlayer ngate_hia12_mac_tmp19;
NOT ngate_hia12_mac_tmp19 PPi -outputlayer ngate_hia12_mac_tmp20;
NOT ngate_hia12_mac_tmp20 VAR -outputlayer ngate_hia12_mac_tmp21;
NOT ngate_hia12_mac_tmp21 IBJTDMY -outputlayer ngate_hia12_mac_tmp22;
NOT ngate_hia12_mac_tmp22 DIODMY -outputlayer ngate_hia12_mac_tmp23;
AND ngate_hia12_mac_tmp23 SR_ESD -outputlayer ngate_hia12_mac_tmp24;
AND ngate_hia12_mac_tmp24 SDI -outputlayer ngate_hia12_mac_tmp25;
NOT ngate_hia12_mac_tmp25 HIA_DUMMY -outputlayer ngate_hia12_mac;
AND tpgate3a OD -outputlayer pch_svt_mac_gate_tmp01;
AND pch_svt_mac_gate_tmp01 NW -outputlayer pch_svt_mac_gate_tmp02;
NOT pch_svt_mac_gate_tmp02 NT_N -outputlayer pch_svt_mac_gate_tmp03;
NOT pch_svt_mac_gate_tmp03 OD12 -outputlayer pch_svt_mac_gate_tmp04;
AND pch_svt_mac_gate_tmp04 PO -outputlayer pch_svt_mac_gate_tmp05;
NOT pch_svt_mac_gate_tmp05 VTELN -outputlayer pch_svt_mac_gate_tmp06;
NOT pch_svt_mac_gate_tmp06 VTELP -outputlayer pch_svt_mac_gate_tmp07;
NOT pch_svt_mac_gate_tmp07 VTULN -outputlayer pch_svt_mac_gate_tmp08;
NOT pch_svt_mac_gate_tmp08 VTULP -outputlayer pch_svt_mac_gate_tmp09;
NOT pch_svt_mac_gate_tmp09 VTLN -outputlayer pch_svt_mac_gate_tmp10;
NOT pch_svt_mac_gate_tmp10 VTLP -outputlayer pch_svt_mac_gate_tmp11;
NOT pch_svt_mac_gate_tmp11 VTSN -outputlayer pch_svt_mac_gate_tmp12;
AND pch_svt_mac_gate_tmp12 VTSP -outputlayer pch_svt_mac_gate_tmp13;
NOT pch_svt_mac_gate_tmp13 VTULNLL -outputlayer pch_svt_mac_gate_tmp14;
NOT pch_svt_mac_gate_tmp14 VTULPLL -outputlayer pch_svt_mac_gate_tmp15;
NOT pch_svt_mac_gate_tmp15 VTLNLL -outputlayer pch_svt_mac_gate_tmp16;
NOT pch_svt_mac_gate_tmp16 VTLPLL -outputlayer pch_svt_mac_gate_tmp17;
NOT pch_svt_mac_gate_tmp17 NPi -outputlayer pch_svt_mac_gate_tmp18;
AND pch_svt_mac_gate_tmp18 PPi -outputlayer pch_svt_mac_gate_tmp19;
NOT pch_svt_mac_gate_tmp19 OD12_15 -outputlayer pch_svt_mac_gate_tmp20;
NOT pch_svt_mac_gate_tmp20 VAR -outputlayer pch_svt_mac_gate_tmp21;
NOT pch_svt_mac_gate_tmp21 IBJTDMY -outputlayer pch_svt_mac_gate_tmp22;
NOT pch_svt_mac_gate_tmp22 DIODMY -outputlayer pch_svt_mac_gate_tmp23;
NOT pch_svt_mac_gate_tmp23 SR_ESD -outputlayer pch_svt_mac_gate_tmp24;
NOT pch_svt_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_svt_mac_gate_tmp25;
NOT pch_svt_mac_gate_tmp25 SDI_2 -outputlayer pch_svt_mac_gate;
OR NWDMYi NWDMY1 -outputlayer NWDMY;
NOT NW NWDMY -outputlayer nxwell;
AND tpgate3a OD -outputlayer pch_lvt_mac_gate_tmp01;
AND pch_lvt_mac_gate_tmp01 NW -outputlayer pch_lvt_mac_gate_tmp02;
NOT pch_lvt_mac_gate_tmp02 NT_N -outputlayer pch_lvt_mac_gate_tmp03;
NOT pch_lvt_mac_gate_tmp03 OD12 -outputlayer pch_lvt_mac_gate_tmp04;
AND pch_lvt_mac_gate_tmp04 PO -outputlayer pch_lvt_mac_gate_tmp05;
NOT pch_lvt_mac_gate_tmp05 VTELN -outputlayer pch_lvt_mac_gate_tmp06;
NOT pch_lvt_mac_gate_tmp06 VTELP -outputlayer pch_lvt_mac_gate_tmp07;
NOT pch_lvt_mac_gate_tmp07 VTULN -outputlayer pch_lvt_mac_gate_tmp08;
NOT pch_lvt_mac_gate_tmp08 VTULP -outputlayer pch_lvt_mac_gate_tmp09;
NOT pch_lvt_mac_gate_tmp09 VTLN -outputlayer pch_lvt_mac_gate_tmp10;
AND pch_lvt_mac_gate_tmp10 VTLP -outputlayer pch_lvt_mac_gate_tmp11;
NOT pch_lvt_mac_gate_tmp11 VTSN -outputlayer pch_lvt_mac_gate_tmp12;
NOT pch_lvt_mac_gate_tmp12 VTSP -outputlayer pch_lvt_mac_gate_tmp13;
NOT pch_lvt_mac_gate_tmp13 VTULNLL -outputlayer pch_lvt_mac_gate_tmp14;
NOT pch_lvt_mac_gate_tmp14 VTULPLL -outputlayer pch_lvt_mac_gate_tmp15;
NOT pch_lvt_mac_gate_tmp15 VTLNLL -outputlayer pch_lvt_mac_gate_tmp16;
NOT pch_lvt_mac_gate_tmp16 VTLPLL -outputlayer pch_lvt_mac_gate_tmp17;
NOT pch_lvt_mac_gate_tmp17 NPi -outputlayer pch_lvt_mac_gate_tmp18;
AND pch_lvt_mac_gate_tmp18 PPi -outputlayer pch_lvt_mac_gate_tmp19;
NOT pch_lvt_mac_gate_tmp19 OD12_15 -outputlayer pch_lvt_mac_gate_tmp20;
NOT pch_lvt_mac_gate_tmp20 VAR -outputlayer pch_lvt_mac_gate_tmp21;
NOT pch_lvt_mac_gate_tmp21 IBJTDMY -outputlayer pch_lvt_mac_gate_tmp22;
NOT pch_lvt_mac_gate_tmp22 DIODMY -outputlayer pch_lvt_mac_gate_tmp23;
NOT pch_lvt_mac_gate_tmp23 SR_ESD -outputlayer pch_lvt_mac_gate_tmp24;
NOT pch_lvt_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_lvt_mac_gate_tmp25;
NOT pch_lvt_mac_gate_tmp25 SDI_2 -outputlayer pch_lvt_mac_gate;
AND tpgate3a OD -outputlayer pch_lvtll_mac_gate_tmp01;
AND pch_lvtll_mac_gate_tmp01 NW -outputlayer pch_lvtll_mac_gate_tmp02;
NOT pch_lvtll_mac_gate_tmp02 NT_N -outputlayer pch_lvtll_mac_gate_tmp03;
NOT pch_lvtll_mac_gate_tmp03 OD12 -outputlayer pch_lvtll_mac_gate_tmp04;
AND pch_lvtll_mac_gate_tmp04 PO -outputlayer pch_lvtll_mac_gate_tmp05;
NOT pch_lvtll_mac_gate_tmp05 VTELN -outputlayer pch_lvtll_mac_gate_tmp06;
NOT pch_lvtll_mac_gate_tmp06 VTELP -outputlayer pch_lvtll_mac_gate_tmp07;
NOT pch_lvtll_mac_gate_tmp07 VTULN -outputlayer pch_lvtll_mac_gate_tmp08;
NOT pch_lvtll_mac_gate_tmp08 VTULP -outputlayer pch_lvtll_mac_gate_tmp09;
NOT pch_lvtll_mac_gate_tmp09 VTLN -outputlayer pch_lvtll_mac_gate_tmp10;
NOT pch_lvtll_mac_gate_tmp10 VTLP -outputlayer pch_lvtll_mac_gate_tmp11;
NOT pch_lvtll_mac_gate_tmp11 VTSN -outputlayer pch_lvtll_mac_gate_tmp12;
NOT pch_lvtll_mac_gate_tmp12 VTSP -outputlayer pch_lvtll_mac_gate_tmp13;
NOT pch_lvtll_mac_gate_tmp13 VTULNLL -outputlayer pch_lvtll_mac_gate_tmp14;
NOT pch_lvtll_mac_gate_tmp14 VTULPLL -outputlayer pch_lvtll_mac_gate_tmp15;
NOT pch_lvtll_mac_gate_tmp15 VTLNLL -outputlayer pch_lvtll_mac_gate_tmp16;
AND pch_lvtll_mac_gate_tmp16 VTLPLL -outputlayer pch_lvtll_mac_gate_tmp17;
NOT pch_lvtll_mac_gate_tmp17 NPi -outputlayer pch_lvtll_mac_gate_tmp18;
AND pch_lvtll_mac_gate_tmp18 PPi -outputlayer pch_lvtll_mac_gate_tmp19;
NOT pch_lvtll_mac_gate_tmp19 OD12_15 -outputlayer pch_lvtll_mac_gate_tmp20;
NOT pch_lvtll_mac_gate_tmp20 VAR -outputlayer pch_lvtll_mac_gate_tmp21;
NOT pch_lvtll_mac_gate_tmp21 IBJTDMY -outputlayer pch_lvtll_mac_gate_tmp22;
NOT pch_lvtll_mac_gate_tmp22 DIODMY -outputlayer pch_lvtll_mac_gate_tmp23;
NOT pch_lvtll_mac_gate_tmp23 SR_ESD -outputlayer pch_lvtll_mac_gate_tmp24;
NOT pch_lvtll_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_lvtll_mac_gate_tmp25;
NOT pch_lvtll_mac_gate_tmp25 SDI_2 -outputlayer pch_lvtll_mac_gate;
AND tpgate3a OD -outputlayer pch_ulvt_mac_gate_tmp01;
AND pch_ulvt_mac_gate_tmp01 NW -outputlayer pch_ulvt_mac_gate_tmp02;
NOT pch_ulvt_mac_gate_tmp02 NT_N -outputlayer pch_ulvt_mac_gate_tmp03;
NOT pch_ulvt_mac_gate_tmp03 OD12 -outputlayer pch_ulvt_mac_gate_tmp04;
AND pch_ulvt_mac_gate_tmp04 PO -outputlayer pch_ulvt_mac_gate_tmp05;
NOT pch_ulvt_mac_gate_tmp05 VTELN -outputlayer pch_ulvt_mac_gate_tmp06;
NOT pch_ulvt_mac_gate_tmp06 VTELP -outputlayer pch_ulvt_mac_gate_tmp07;
NOT pch_ulvt_mac_gate_tmp07 VTULN -outputlayer pch_ulvt_mac_gate_tmp08;
AND pch_ulvt_mac_gate_tmp08 VTULP -outputlayer pch_ulvt_mac_gate_tmp09;
NOT pch_ulvt_mac_gate_tmp09 VTLN -outputlayer pch_ulvt_mac_gate_tmp10;
NOT pch_ulvt_mac_gate_tmp10 VTLP -outputlayer pch_ulvt_mac_gate_tmp11;
NOT pch_ulvt_mac_gate_tmp11 VTSN -outputlayer pch_ulvt_mac_gate_tmp12;
NOT pch_ulvt_mac_gate_tmp12 VTSP -outputlayer pch_ulvt_mac_gate_tmp13;
NOT pch_ulvt_mac_gate_tmp13 VTULNLL -outputlayer pch_ulvt_mac_gate_tmp14;
NOT pch_ulvt_mac_gate_tmp14 VTULPLL -outputlayer pch_ulvt_mac_gate_tmp15;
NOT pch_ulvt_mac_gate_tmp15 VTLNLL -outputlayer pch_ulvt_mac_gate_tmp16;
NOT pch_ulvt_mac_gate_tmp16 VTLPLL -outputlayer pch_ulvt_mac_gate_tmp17;
NOT pch_ulvt_mac_gate_tmp17 NPi -outputlayer pch_ulvt_mac_gate_tmp18;
AND pch_ulvt_mac_gate_tmp18 PPi -outputlayer pch_ulvt_mac_gate_tmp19;
NOT pch_ulvt_mac_gate_tmp19 OD12_15 -outputlayer pch_ulvt_mac_gate_tmp20;
NOT pch_ulvt_mac_gate_tmp20 VAR -outputlayer pch_ulvt_mac_gate_tmp21;
NOT pch_ulvt_mac_gate_tmp21 IBJTDMY -outputlayer pch_ulvt_mac_gate_tmp22;
NOT pch_ulvt_mac_gate_tmp22 DIODMY -outputlayer pch_ulvt_mac_gate_tmp23;
NOT pch_ulvt_mac_gate_tmp23 SR_ESD -outputlayer pch_ulvt_mac_gate_tmp24;
NOT pch_ulvt_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_ulvt_mac_gate_tmp25;
NOT pch_ulvt_mac_gate_tmp25 SDI_2 -outputlayer pch_ulvt_mac_gate;
AND tpgate3a OD -outputlayer pch_ulvtll_mac_gate_tmp01;
AND pch_ulvtll_mac_gate_tmp01 NW -outputlayer pch_ulvtll_mac_gate_tmp02;
NOT pch_ulvtll_mac_gate_tmp02 NT_N -outputlayer pch_ulvtll_mac_gate_tmp03;
NOT pch_ulvtll_mac_gate_tmp03 OD12 -outputlayer pch_ulvtll_mac_gate_tmp04;
AND pch_ulvtll_mac_gate_tmp04 PO -outputlayer pch_ulvtll_mac_gate_tmp05;
NOT pch_ulvtll_mac_gate_tmp05 VTELN -outputlayer pch_ulvtll_mac_gate_tmp06;
NOT pch_ulvtll_mac_gate_tmp06 VTELP -outputlayer pch_ulvtll_mac_gate_tmp07;
NOT pch_ulvtll_mac_gate_tmp07 VTULN -outputlayer pch_ulvtll_mac_gate_tmp08;
NOT pch_ulvtll_mac_gate_tmp08 VTULP -outputlayer pch_ulvtll_mac_gate_tmp09;
NOT pch_ulvtll_mac_gate_tmp09 VTLN -outputlayer pch_ulvtll_mac_gate_tmp10;
NOT pch_ulvtll_mac_gate_tmp10 VTLP -outputlayer pch_ulvtll_mac_gate_tmp11;
NOT pch_ulvtll_mac_gate_tmp11 VTSN -outputlayer pch_ulvtll_mac_gate_tmp12;
NOT pch_ulvtll_mac_gate_tmp12 VTSP -outputlayer pch_ulvtll_mac_gate_tmp13;
NOT pch_ulvtll_mac_gate_tmp13 VTULNLL -outputlayer pch_ulvtll_mac_gate_tmp14;
AND pch_ulvtll_mac_gate_tmp14 VTULPLL -outputlayer pch_ulvtll_mac_gate_tmp15;
NOT pch_ulvtll_mac_gate_tmp15 VTLNLL -outputlayer pch_ulvtll_mac_gate_tmp16;
NOT pch_ulvtll_mac_gate_tmp16 VTLPLL -outputlayer pch_ulvtll_mac_gate_tmp17;
NOT pch_ulvtll_mac_gate_tmp17 NPi -outputlayer pch_ulvtll_mac_gate_tmp18;
AND pch_ulvtll_mac_gate_tmp18 PPi -outputlayer pch_ulvtll_mac_gate_tmp19;
NOT pch_ulvtll_mac_gate_tmp19 OD12_15 -outputlayer pch_ulvtll_mac_gate_tmp20;
NOT pch_ulvtll_mac_gate_tmp20 VAR -outputlayer pch_ulvtll_mac_gate_tmp21;
NOT pch_ulvtll_mac_gate_tmp21 IBJTDMY -outputlayer pch_ulvtll_mac_gate_tmp22;
NOT pch_ulvtll_mac_gate_tmp22 DIODMY -outputlayer pch_ulvtll_mac_gate_tmp23;
NOT pch_ulvtll_mac_gate_tmp23 SR_ESD -outputlayer pch_ulvtll_mac_gate_tmp24;
NOT pch_ulvtll_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_ulvtll_mac_gate_tmp25;
NOT pch_ulvtll_mac_gate_tmp25 SDI_2 -outputlayer pch_ulvtll_mac_gate;
AND tpgate3a OD -outputlayer pch_elvt_mac_gate_tmp01;
AND pch_elvt_mac_gate_tmp01 NW -outputlayer pch_elvt_mac_gate_tmp02;
NOT pch_elvt_mac_gate_tmp02 NT_N -outputlayer pch_elvt_mac_gate_tmp03;
NOT pch_elvt_mac_gate_tmp03 OD12 -outputlayer pch_elvt_mac_gate_tmp04;
AND pch_elvt_mac_gate_tmp04 PO -outputlayer pch_elvt_mac_gate_tmp05;
NOT pch_elvt_mac_gate_tmp05 VTELN -outputlayer pch_elvt_mac_gate_tmp06;
AND pch_elvt_mac_gate_tmp06 VTELP -outputlayer pch_elvt_mac_gate_tmp07;
NOT pch_elvt_mac_gate_tmp07 VTULN -outputlayer pch_elvt_mac_gate_tmp08;
NOT pch_elvt_mac_gate_tmp08 VTULP -outputlayer pch_elvt_mac_gate_tmp09;
NOT pch_elvt_mac_gate_tmp09 VTLN -outputlayer pch_elvt_mac_gate_tmp10;
NOT pch_elvt_mac_gate_tmp10 VTLP -outputlayer pch_elvt_mac_gate_tmp11;
NOT pch_elvt_mac_gate_tmp11 VTSN -outputlayer pch_elvt_mac_gate_tmp12;
NOT pch_elvt_mac_gate_tmp12 VTSP -outputlayer pch_elvt_mac_gate_tmp13;
NOT pch_elvt_mac_gate_tmp13 VTULNLL -outputlayer pch_elvt_mac_gate_tmp14;
NOT pch_elvt_mac_gate_tmp14 VTULPLL -outputlayer pch_elvt_mac_gate_tmp15;
NOT pch_elvt_mac_gate_tmp15 VTLNLL -outputlayer pch_elvt_mac_gate_tmp16;
NOT pch_elvt_mac_gate_tmp16 VTLPLL -outputlayer pch_elvt_mac_gate_tmp17;
NOT pch_elvt_mac_gate_tmp17 NPi -outputlayer pch_elvt_mac_gate_tmp18;
AND pch_elvt_mac_gate_tmp18 PPi -outputlayer pch_elvt_mac_gate_tmp19;
NOT pch_elvt_mac_gate_tmp19 OD12_15 -outputlayer pch_elvt_mac_gate_tmp20;
NOT pch_elvt_mac_gate_tmp20 VAR -outputlayer pch_elvt_mac_gate_tmp21;
NOT pch_elvt_mac_gate_tmp21 IBJTDMY -outputlayer pch_elvt_mac_gate_tmp22;
NOT pch_elvt_mac_gate_tmp22 DIODMY -outputlayer pch_elvt_mac_gate_tmp23;
NOT pch_elvt_mac_gate_tmp23 SR_ESD -outputlayer pch_elvt_mac_gate_tmp24;
NOT pch_elvt_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_elvt_mac_gate_tmp25;
NOT pch_elvt_mac_gate_tmp25 SDI_2 -outputlayer pch_elvt_mac_gate;
NOT tpgate2 FB1 -outputlayer pch_flrsvt_mac_gate_tmp01;
AND pch_flrsvt_mac_gate_tmp01 OD -outputlayer pch_flrsvt_mac_gate_tmp02;
AND pch_flrsvt_mac_gate_tmp02 NW -outputlayer pch_flrsvt_mac_gate_tmp03;
NOT pch_flrsvt_mac_gate_tmp03 NT_N -outputlayer pch_flrsvt_mac_gate_tmp04;
NOT pch_flrsvt_mac_gate_tmp04 OD12 -outputlayer pch_flrsvt_mac_gate_tmp05;
AND pch_flrsvt_mac_gate_tmp05 PO -outputlayer pch_flrsvt_mac_gate_tmp06;
NOT pch_flrsvt_mac_gate_tmp06 VTELN -outputlayer pch_flrsvt_mac_gate_tmp07;
NOT pch_flrsvt_mac_gate_tmp07 VTELP -outputlayer pch_flrsvt_mac_gate_tmp08;
NOT pch_flrsvt_mac_gate_tmp08 VTULN -outputlayer pch_flrsvt_mac_gate_tmp09;
NOT pch_flrsvt_mac_gate_tmp09 VTULP -outputlayer pch_flrsvt_mac_gate_tmp10;
NOT pch_flrsvt_mac_gate_tmp10 VTLN -outputlayer pch_flrsvt_mac_gate_tmp11;
NOT pch_flrsvt_mac_gate_tmp11 VTLP -outputlayer pch_flrsvt_mac_gate_tmp12;
NOT pch_flrsvt_mac_gate_tmp12 VTSN -outputlayer pch_flrsvt_mac_gate_tmp13;
AND pch_flrsvt_mac_gate_tmp13 VTSP -outputlayer pch_flrsvt_mac_gate_tmp14;
NOT pch_flrsvt_mac_gate_tmp14 VTULNLL -outputlayer pch_flrsvt_mac_gate_tmp15;
NOT pch_flrsvt_mac_gate_tmp15 VTULPLL -outputlayer pch_flrsvt_mac_gate_tmp16;
NOT pch_flrsvt_mac_gate_tmp16 VTLNLL -outputlayer pch_flrsvt_mac_gate_tmp17;
NOT pch_flrsvt_mac_gate_tmp17 VTLPLL -outputlayer pch_flrsvt_mac_gate_tmp18;
NOT pch_flrsvt_mac_gate_tmp18 NPi -outputlayer pch_flrsvt_mac_gate_tmp19;
AND pch_flrsvt_mac_gate_tmp19 PPi -outputlayer pch_flrsvt_mac_gate_tmp20;
NOT pch_flrsvt_mac_gate_tmp20 OD12_15 -outputlayer pch_flrsvt_mac_gate_tmp21;
NOT pch_flrsvt_mac_gate_tmp21 VAR -outputlayer pch_flrsvt_mac_gate_tmp22;
NOT pch_flrsvt_mac_gate_tmp22 IBJTDMY -outputlayer pch_flrsvt_mac_gate_tmp23;
NOT pch_flrsvt_mac_gate_tmp23 DIODMY -outputlayer pch_flrsvt_mac_gate_tmp24;
NOT pch_flrsvt_mac_gate_tmp24 SR_ESD -outputlayer pch_flrsvt_mac_gate_tmp25;
NOT pch_flrsvt_mac_gate_tmp25 HIA_DUMMY -outputlayer pch_flrsvt_mac_gate_tmp26;
NOT pch_flrsvt_mac_gate_tmp26 SDI_2 -outputlayer pch_flrsvt_mac_gate_tmp27;
AND pch_flrsvt_mac_gate_tmp27 FILLER_MOS -outputlayer pch_flrsvt_mac_gate;
NOT tpgate2 FB1 -outputlayer pch_flrlvt_mac_gate_tmp01;
AND pch_flrlvt_mac_gate_tmp01 OD -outputlayer pch_flrlvt_mac_gate_tmp02;
AND pch_flrlvt_mac_gate_tmp02 NW -outputlayer pch_flrlvt_mac_gate_tmp03;
NOT pch_flrlvt_mac_gate_tmp03 NT_N -outputlayer pch_flrlvt_mac_gate_tmp04;
NOT pch_flrlvt_mac_gate_tmp04 OD12 -outputlayer pch_flrlvt_mac_gate_tmp05;
AND pch_flrlvt_mac_gate_tmp05 PO -outputlayer pch_flrlvt_mac_gate_tmp06;
NOT pch_flrlvt_mac_gate_tmp06 VTELN -outputlayer pch_flrlvt_mac_gate_tmp07;
NOT pch_flrlvt_mac_gate_tmp07 VTELP -outputlayer pch_flrlvt_mac_gate_tmp08;
NOT pch_flrlvt_mac_gate_tmp08 VTULN -outputlayer pch_flrlvt_mac_gate_tmp09;
NOT pch_flrlvt_mac_gate_tmp09 VTULP -outputlayer pch_flrlvt_mac_gate_tmp10;
NOT pch_flrlvt_mac_gate_tmp10 VTLN -outputlayer pch_flrlvt_mac_gate_tmp11;
AND pch_flrlvt_mac_gate_tmp11 VTLP -outputlayer pch_flrlvt_mac_gate_tmp12;
NOT pch_flrlvt_mac_gate_tmp12 VTSN -outputlayer pch_flrlvt_mac_gate_tmp13;
NOT pch_flrlvt_mac_gate_tmp13 VTSP -outputlayer pch_flrlvt_mac_gate_tmp14;
NOT pch_flrlvt_mac_gate_tmp14 VTULNLL -outputlayer pch_flrlvt_mac_gate_tmp15;
NOT pch_flrlvt_mac_gate_tmp15 VTULPLL -outputlayer pch_flrlvt_mac_gate_tmp16;
NOT pch_flrlvt_mac_gate_tmp16 VTLNLL -outputlayer pch_flrlvt_mac_gate_tmp17;
NOT pch_flrlvt_mac_gate_tmp17 VTLPLL -outputlayer pch_flrlvt_mac_gate_tmp18;
NOT pch_flrlvt_mac_gate_tmp18 NPi -outputlayer pch_flrlvt_mac_gate_tmp19;
AND pch_flrlvt_mac_gate_tmp19 PPi -outputlayer pch_flrlvt_mac_gate_tmp20;
NOT pch_flrlvt_mac_gate_tmp20 OD12_15 -outputlayer pch_flrlvt_mac_gate_tmp21;
NOT pch_flrlvt_mac_gate_tmp21 VAR -outputlayer pch_flrlvt_mac_gate_tmp22;
NOT pch_flrlvt_mac_gate_tmp22 IBJTDMY -outputlayer pch_flrlvt_mac_gate_tmp23;
NOT pch_flrlvt_mac_gate_tmp23 DIODMY -outputlayer pch_flrlvt_mac_gate_tmp24;
NOT pch_flrlvt_mac_gate_tmp24 SR_ESD -outputlayer pch_flrlvt_mac_gate_tmp25;
NOT pch_flrlvt_mac_gate_tmp25 HIA_DUMMY -outputlayer pch_flrlvt_mac_gate_tmp26;
NOT pch_flrlvt_mac_gate_tmp26 SDI_2 -outputlayer pch_flrlvt_mac_gate_tmp27;
AND pch_flrlvt_mac_gate_tmp27 FILLER_MOS -outputlayer pch_flrlvt_mac_gate;
NOT tpgate2 FB1 -outputlayer pch_flrlvtll_mac_gate_tmp01;
AND pch_flrlvtll_mac_gate_tmp01 OD -outputlayer pch_flrlvtll_mac_gate_tmp02;
AND pch_flrlvtll_mac_gate_tmp02 NW -outputlayer pch_flrlvtll_mac_gate_tmp03;
NOT pch_flrlvtll_mac_gate_tmp03 NT_N -outputlayer pch_flrlvtll_mac_gate_tmp04;
NOT pch_flrlvtll_mac_gate_tmp04 OD12 -outputlayer pch_flrlvtll_mac_gate_tmp05;
AND pch_flrlvtll_mac_gate_tmp05 PO -outputlayer pch_flrlvtll_mac_gate_tmp06;
NOT pch_flrlvtll_mac_gate_tmp06 VTELN -outputlayer pch_flrlvtll_mac_gate_tmp07;
NOT pch_flrlvtll_mac_gate_tmp07 VTELP -outputlayer pch_flrlvtll_mac_gate_tmp08;
NOT pch_flrlvtll_mac_gate_tmp08 VTULN -outputlayer pch_flrlvtll_mac_gate_tmp09;
NOT pch_flrlvtll_mac_gate_tmp09 VTULP -outputlayer pch_flrlvtll_mac_gate_tmp10;
NOT pch_flrlvtll_mac_gate_tmp10 VTLN -outputlayer pch_flrlvtll_mac_gate_tmp11;
NOT pch_flrlvtll_mac_gate_tmp11 VTLP -outputlayer pch_flrlvtll_mac_gate_tmp12;
NOT pch_flrlvtll_mac_gate_tmp12 VTSN -outputlayer pch_flrlvtll_mac_gate_tmp13;
NOT pch_flrlvtll_mac_gate_tmp13 VTSP -outputlayer pch_flrlvtll_mac_gate_tmp14;
NOT pch_flrlvtll_mac_gate_tmp14 VTULNLL -outputlayer pch_flrlvtll_mac_gate_tmp15;
NOT pch_flrlvtll_mac_gate_tmp15 VTULPLL -outputlayer pch_flrlvtll_mac_gate_tmp16;
NOT pch_flrlvtll_mac_gate_tmp16 VTLNLL -outputlayer pch_flrlvtll_mac_gate_tmp17;
AND pch_flrlvtll_mac_gate_tmp17 VTLPLL -outputlayer pch_flrlvtll_mac_gate_tmp18;
NOT pch_flrlvtll_mac_gate_tmp18 NPi -outputlayer pch_flrlvtll_mac_gate_tmp19;
AND pch_flrlvtll_mac_gate_tmp19 PPi -outputlayer pch_flrlvtll_mac_gate_tmp20;
NOT pch_flrlvtll_mac_gate_tmp20 OD12_15 -outputlayer pch_flrlvtll_mac_gate_tmp21;
NOT pch_flrlvtll_mac_gate_tmp21 VAR -outputlayer pch_flrlvtll_mac_gate_tmp22;
NOT pch_flrlvtll_mac_gate_tmp22 IBJTDMY -outputlayer pch_flrlvtll_mac_gate_tmp23;
NOT pch_flrlvtll_mac_gate_tmp23 DIODMY -outputlayer pch_flrlvtll_mac_gate_tmp24;
NOT pch_flrlvtll_mac_gate_tmp24 SR_ESD -outputlayer pch_flrlvtll_mac_gate_tmp25;
NOT pch_flrlvtll_mac_gate_tmp25 HIA_DUMMY -outputlayer pch_flrlvtll_mac_gate_tmp26;
NOT pch_flrlvtll_mac_gate_tmp26 SDI_2 -outputlayer pch_flrlvtll_mac_gate_tmp27;
AND pch_flrlvtll_mac_gate_tmp27 FILLER_MOS -outputlayer pch_flrlvtll_mac_gate;
NOT tpgate2 FB1 -outputlayer pch_flrulvt_mac_gate_tmp01;
AND pch_flrulvt_mac_gate_tmp01 OD -outputlayer pch_flrulvt_mac_gate_tmp02;
AND pch_flrulvt_mac_gate_tmp02 NW -outputlayer pch_flrulvt_mac_gate_tmp03;
NOT pch_flrulvt_mac_gate_tmp03 NT_N -outputlayer pch_flrulvt_mac_gate_tmp04;
NOT pch_flrulvt_mac_gate_tmp04 OD12 -outputlayer pch_flrulvt_mac_gate_tmp05;
AND pch_flrulvt_mac_gate_tmp05 PO -outputlayer pch_flrulvt_mac_gate_tmp06;
NOT pch_flrulvt_mac_gate_tmp06 VTELN -outputlayer pch_flrulvt_mac_gate_tmp07;
NOT pch_flrulvt_mac_gate_tmp07 VTELP -outputlayer pch_flrulvt_mac_gate_tmp08;
NOT pch_flrulvt_mac_gate_tmp08 VTULN -outputlayer pch_flrulvt_mac_gate_tmp09;
AND pch_flrulvt_mac_gate_tmp09 VTULP -outputlayer pch_flrulvt_mac_gate_tmp10;
NOT pch_flrulvt_mac_gate_tmp10 VTLN -outputlayer pch_flrulvt_mac_gate_tmp11;
NOT pch_flrulvt_mac_gate_tmp11 VTLP -outputlayer pch_flrulvt_mac_gate_tmp12;
NOT pch_flrulvt_mac_gate_tmp12 VTSN -outputlayer pch_flrulvt_mac_gate_tmp13;
NOT pch_flrulvt_mac_gate_tmp13 VTSP -outputlayer pch_flrulvt_mac_gate_tmp14;
NOT pch_flrulvt_mac_gate_tmp14 VTULNLL -outputlayer pch_flrulvt_mac_gate_tmp15;
NOT pch_flrulvt_mac_gate_tmp15 VTULPLL -outputlayer pch_flrulvt_mac_gate_tmp16;
NOT pch_flrulvt_mac_gate_tmp16 VTLNLL -outputlayer pch_flrulvt_mac_gate_tmp17;
NOT pch_flrulvt_mac_gate_tmp17 VTLPLL -outputlayer pch_flrulvt_mac_gate_tmp18;
NOT pch_flrulvt_mac_gate_tmp18 NPi -outputlayer pch_flrulvt_mac_gate_tmp19;
AND pch_flrulvt_mac_gate_tmp19 PPi -outputlayer pch_flrulvt_mac_gate_tmp20;
NOT pch_flrulvt_mac_gate_tmp20 OD12_15 -outputlayer pch_flrulvt_mac_gate_tmp21;
NOT pch_flrulvt_mac_gate_tmp21 VAR -outputlayer pch_flrulvt_mac_gate_tmp22;
NOT pch_flrulvt_mac_gate_tmp22 IBJTDMY -outputlayer pch_flrulvt_mac_gate_tmp23;
NOT pch_flrulvt_mac_gate_tmp23 DIODMY -outputlayer pch_flrulvt_mac_gate_tmp24;
NOT pch_flrulvt_mac_gate_tmp24 SR_ESD -outputlayer pch_flrulvt_mac_gate_tmp25;
NOT pch_flrulvt_mac_gate_tmp25 HIA_DUMMY -outputlayer pch_flrulvt_mac_gate_tmp26;
NOT pch_flrulvt_mac_gate_tmp26 SDI_2 -outputlayer pch_flrulvt_mac_gate_tmp27;
AND pch_flrulvt_mac_gate_tmp27 FILLER_MOS -outputlayer pch_flrulvt_mac_gate;
NOT tpgate2 FB1 -outputlayer pch_flrulvtll_mac_gate_tmp01;
AND pch_flrulvtll_mac_gate_tmp01 OD -outputlayer pch_flrulvtll_mac_gate_tmp02;
AND pch_flrulvtll_mac_gate_tmp02 NW -outputlayer pch_flrulvtll_mac_gate_tmp03;
NOT pch_flrulvtll_mac_gate_tmp03 NT_N -outputlayer pch_flrulvtll_mac_gate_tmp04;
NOT pch_flrulvtll_mac_gate_tmp04 OD12 -outputlayer pch_flrulvtll_mac_gate_tmp05;
AND pch_flrulvtll_mac_gate_tmp05 PO -outputlayer pch_flrulvtll_mac_gate_tmp06;
NOT pch_flrulvtll_mac_gate_tmp06 VTELN -outputlayer pch_flrulvtll_mac_gate_tmp07;
NOT pch_flrulvtll_mac_gate_tmp07 VTELP -outputlayer pch_flrulvtll_mac_gate_tmp08;
NOT pch_flrulvtll_mac_gate_tmp08 VTULN -outputlayer pch_flrulvtll_mac_gate_tmp09;
NOT pch_flrulvtll_mac_gate_tmp09 VTULP -outputlayer pch_flrulvtll_mac_gate_tmp10;
NOT pch_flrulvtll_mac_gate_tmp10 VTLN -outputlayer pch_flrulvtll_mac_gate_tmp11;
NOT pch_flrulvtll_mac_gate_tmp11 VTLP -outputlayer pch_flrulvtll_mac_gate_tmp12;
NOT pch_flrulvtll_mac_gate_tmp12 VTSN -outputlayer pch_flrulvtll_mac_gate_tmp13;
NOT pch_flrulvtll_mac_gate_tmp13 VTSP -outputlayer pch_flrulvtll_mac_gate_tmp14;
NOT pch_flrulvtll_mac_gate_tmp14 VTULNLL -outputlayer pch_flrulvtll_mac_gate_tmp15;
AND pch_flrulvtll_mac_gate_tmp15 VTULPLL -outputlayer pch_flrulvtll_mac_gate_tmp16;
NOT pch_flrulvtll_mac_gate_tmp16 VTLNLL -outputlayer pch_flrulvtll_mac_gate_tmp17;
NOT pch_flrulvtll_mac_gate_tmp17 VTLPLL -outputlayer pch_flrulvtll_mac_gate_tmp18;
NOT pch_flrulvtll_mac_gate_tmp18 NPi -outputlayer pch_flrulvtll_mac_gate_tmp19;
AND pch_flrulvtll_mac_gate_tmp19 PPi -outputlayer pch_flrulvtll_mac_gate_tmp20;
NOT pch_flrulvtll_mac_gate_tmp20 OD12_15 -outputlayer pch_flrulvtll_mac_gate_tmp21;
NOT pch_flrulvtll_mac_gate_tmp21 VAR -outputlayer pch_flrulvtll_mac_gate_tmp22;
NOT pch_flrulvtll_mac_gate_tmp22 IBJTDMY -outputlayer pch_flrulvtll_mac_gate_tmp23;
NOT pch_flrulvtll_mac_gate_tmp23 DIODMY -outputlayer pch_flrulvtll_mac_gate_tmp24;
NOT pch_flrulvtll_mac_gate_tmp24 SR_ESD -outputlayer pch_flrulvtll_mac_gate_tmp25;
NOT pch_flrulvtll_mac_gate_tmp25 HIA_DUMMY -outputlayer pch_flrulvtll_mac_gate_tmp26;
NOT pch_flrulvtll_mac_gate_tmp26 SDI_2 -outputlayer pch_flrulvtll_mac_gate_tmp27;
AND pch_flrulvtll_mac_gate_tmp27 FILLER_MOS -outputlayer pch_flrulvtll_mac_gate;
NOT tpgate2 FB1 -outputlayer pch_flrelvt_mac_gate_tmp01;
AND pch_flrelvt_mac_gate_tmp01 OD -outputlayer pch_flrelvt_mac_gate_tmp02;
AND pch_flrelvt_mac_gate_tmp02 NW -outputlayer pch_flrelvt_mac_gate_tmp03;
NOT pch_flrelvt_mac_gate_tmp03 NT_N -outputlayer pch_flrelvt_mac_gate_tmp04;
NOT pch_flrelvt_mac_gate_tmp04 OD12 -outputlayer pch_flrelvt_mac_gate_tmp05;
AND pch_flrelvt_mac_gate_tmp05 PO -outputlayer pch_flrelvt_mac_gate_tmp06;
NOT pch_flrelvt_mac_gate_tmp06 VTELN -outputlayer pch_flrelvt_mac_gate_tmp07;
AND pch_flrelvt_mac_gate_tmp07 VTELP -outputlayer pch_flrelvt_mac_gate_tmp08;
NOT pch_flrelvt_mac_gate_tmp08 VTULN -outputlayer pch_flrelvt_mac_gate_tmp09;
NOT pch_flrelvt_mac_gate_tmp09 VTULP -outputlayer pch_flrelvt_mac_gate_tmp10;
NOT pch_flrelvt_mac_gate_tmp10 VTLN -outputlayer pch_flrelvt_mac_gate_tmp11;
NOT pch_flrelvt_mac_gate_tmp11 VTLP -outputlayer pch_flrelvt_mac_gate_tmp12;
NOT pch_flrelvt_mac_gate_tmp12 VTSN -outputlayer pch_flrelvt_mac_gate_tmp13;
NOT pch_flrelvt_mac_gate_tmp13 VTSP -outputlayer pch_flrelvt_mac_gate_tmp14;
NOT pch_flrelvt_mac_gate_tmp14 VTULNLL -outputlayer pch_flrelvt_mac_gate_tmp15;
NOT pch_flrelvt_mac_gate_tmp15 VTULPLL -outputlayer pch_flrelvt_mac_gate_tmp16;
NOT pch_flrelvt_mac_gate_tmp16 VTLNLL -outputlayer pch_flrelvt_mac_gate_tmp17;
NOT pch_flrelvt_mac_gate_tmp17 VTLPLL -outputlayer pch_flrelvt_mac_gate_tmp18;
NOT pch_flrelvt_mac_gate_tmp18 NPi -outputlayer pch_flrelvt_mac_gate_tmp19;
AND pch_flrelvt_mac_gate_tmp19 PPi -outputlayer pch_flrelvt_mac_gate_tmp20;
NOT pch_flrelvt_mac_gate_tmp20 OD12_15 -outputlayer pch_flrelvt_mac_gate_tmp21;
NOT pch_flrelvt_mac_gate_tmp21 VAR -outputlayer pch_flrelvt_mac_gate_tmp22;
NOT pch_flrelvt_mac_gate_tmp22 IBJTDMY -outputlayer pch_flrelvt_mac_gate_tmp23;
NOT pch_flrelvt_mac_gate_tmp23 DIODMY -outputlayer pch_flrelvt_mac_gate_tmp24;
NOT pch_flrelvt_mac_gate_tmp24 SR_ESD -outputlayer pch_flrelvt_mac_gate_tmp25;
NOT pch_flrelvt_mac_gate_tmp25 HIA_DUMMY -outputlayer pch_flrelvt_mac_gate_tmp26;
NOT pch_flrelvt_mac_gate_tmp26 SDI_2 -outputlayer pch_flrelvt_mac_gate_tmp27;
AND pch_flrelvt_mac_gate_tmp27 FILLER_MOS -outputlayer pch_flrelvt_mac_gate;
AND tpgate3a OD -outputlayer pch_12_mac_gate_tmp01;
AND pch_12_mac_gate_tmp01 NW -outputlayer pch_12_mac_gate_tmp02;
NOT pch_12_mac_gate_tmp02 NT_N -outputlayer pch_12_mac_gate_tmp03;
AND pch_12_mac_gate_tmp03 OD12 -outputlayer pch_12_mac_gate_tmp04;
AND pch_12_mac_gate_tmp04 PO -outputlayer pch_12_mac_gate_tmp05;
NOT pch_12_mac_gate_tmp05 VTELN -outputlayer pch_12_mac_gate_tmp06;
NOT pch_12_mac_gate_tmp06 VTELP -outputlayer pch_12_mac_gate_tmp07;
NOT pch_12_mac_gate_tmp07 VTULN -outputlayer pch_12_mac_gate_tmp08;
NOT pch_12_mac_gate_tmp08 VTULP -outputlayer pch_12_mac_gate_tmp09;
NOT pch_12_mac_gate_tmp09 VTLN -outputlayer pch_12_mac_gate_tmp10;
NOT pch_12_mac_gate_tmp10 VTLP -outputlayer pch_12_mac_gate_tmp11;
NOT pch_12_mac_gate_tmp11 VTSN -outputlayer pch_12_mac_gate_tmp12;
NOT pch_12_mac_gate_tmp12 VTSP -outputlayer pch_12_mac_gate_tmp13;
NOT pch_12_mac_gate_tmp13 VTULNLL -outputlayer pch_12_mac_gate_tmp14;
NOT pch_12_mac_gate_tmp14 VTULPLL -outputlayer pch_12_mac_gate_tmp15;
NOT pch_12_mac_gate_tmp15 VTLNLL -outputlayer pch_12_mac_gate_tmp16;
NOT pch_12_mac_gate_tmp16 VTLPLL -outputlayer pch_12_mac_gate_tmp17;
NOT pch_12_mac_gate_tmp17 NPi -outputlayer pch_12_mac_gate_tmp18;
AND pch_12_mac_gate_tmp18 PPi -outputlayer pch_12_mac_gate_tmp19;
NOT pch_12_mac_gate_tmp19 OD12_15 -outputlayer pch_12_mac_gate_tmp20;
NOT pch_12_mac_gate_tmp20 VAR -outputlayer pch_12_mac_gate_tmp21;
NOT pch_12_mac_gate_tmp21 IBJTDMY -outputlayer pch_12_mac_gate_tmp22;
NOT pch_12_mac_gate_tmp22 DIODMY -outputlayer pch_12_mac_gate_tmp23;
NOT pch_12_mac_gate_tmp23 SR_ESD -outputlayer pch_12_mac_gate_tmp24;
NOT pch_12_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_12_mac_gate_tmp25;
NOT pch_12_mac_gate_tmp25 SDI_2 -outputlayer pch_12_mac_gate;
AND tpgate3a OD -outputlayer pch_12od15_mac_gate_tmp01;
AND pch_12od15_mac_gate_tmp01 NW -outputlayer pch_12od15_mac_gate_tmp02;
NOT pch_12od15_mac_gate_tmp02 NT_N -outputlayer pch_12od15_mac_gate_tmp03;
AND pch_12od15_mac_gate_tmp03 OD12 -outputlayer pch_12od15_mac_gate_tmp04;
AND pch_12od15_mac_gate_tmp04 PO -outputlayer pch_12od15_mac_gate_tmp05;
NOT pch_12od15_mac_gate_tmp05 VTELN -outputlayer pch_12od15_mac_gate_tmp06;
NOT pch_12od15_mac_gate_tmp06 VTELP -outputlayer pch_12od15_mac_gate_tmp07;
NOT pch_12od15_mac_gate_tmp07 VTULN -outputlayer pch_12od15_mac_gate_tmp08;
NOT pch_12od15_mac_gate_tmp08 VTULP -outputlayer pch_12od15_mac_gate_tmp09;
NOT pch_12od15_mac_gate_tmp09 VTLN -outputlayer pch_12od15_mac_gate_tmp10;
NOT pch_12od15_mac_gate_tmp10 VTLP -outputlayer pch_12od15_mac_gate_tmp11;
NOT pch_12od15_mac_gate_tmp11 VTSN -outputlayer pch_12od15_mac_gate_tmp12;
NOT pch_12od15_mac_gate_tmp12 VTSP -outputlayer pch_12od15_mac_gate_tmp13;
NOT pch_12od15_mac_gate_tmp13 VTULNLL -outputlayer pch_12od15_mac_gate_tmp14;
NOT pch_12od15_mac_gate_tmp14 VTULPLL -outputlayer pch_12od15_mac_gate_tmp15;
NOT pch_12od15_mac_gate_tmp15 VTLNLL -outputlayer pch_12od15_mac_gate_tmp16;
NOT pch_12od15_mac_gate_tmp16 VTLPLL -outputlayer pch_12od15_mac_gate_tmp17;
NOT pch_12od15_mac_gate_tmp17 NPi -outputlayer pch_12od15_mac_gate_tmp18;
AND pch_12od15_mac_gate_tmp18 PPi -outputlayer pch_12od15_mac_gate_tmp19;
AND pch_12od15_mac_gate_tmp19 OD12_15 -outputlayer pch_12od15_mac_gate_tmp20;
NOT pch_12od15_mac_gate_tmp20 VAR -outputlayer pch_12od15_mac_gate_tmp21;
NOT pch_12od15_mac_gate_tmp21 IBJTDMY -outputlayer pch_12od15_mac_gate_tmp22;
NOT pch_12od15_mac_gate_tmp22 DIODMY -outputlayer pch_12od15_mac_gate_tmp23;
NOT pch_12od15_mac_gate_tmp23 SR_ESD -outputlayer pch_12od15_mac_gate_tmp24;
NOT pch_12od15_mac_gate_tmp24 HIA_DUMMY -outputlayer pch_12od15_mac_gate_tmp25;
NOT pch_12od15_mac_gate_tmp25 SDI_2 -outputlayer pch_12od15_mac_gate;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_ulhdsr_mac_tmp01;
AND ngate_pg_ulhdsr_mac_tmp01 SRM -outputlayer ngate_pg_ulhdsr_mac_tmp02;
AND ngate_pg_ulhdsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_ulhdsr_mac_tmp03;
AND ngate_pg_ulhdsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_ulhdsr_mac_tmp04;
NOT ngate_pg_ulhdsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_ulhdsr_mac_tmp05;
AND ngate_pg_ulhdsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_ulhdsr_mac_tmp06;
NOT ngate_pg_ulhdsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_ulhdsr_mac_tmp07;
NOT ngate_pg_ulhdsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_ulhdsr_mac_tmp08;
NOT ngate_pg_ulhdsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_ulhdsr_mac_tmp09;
NOT ngate_pg_ulhdsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_ulhdsr_mac_tmp10;
NOT ngate_pg_ulhdsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_ulhdsr_mac_tmp11;
NOT ngate_pg_ulhdsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_ulhdsr_mac_tmp12;
NOT ngate_pg_ulhdsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_ulhdsr_mac_tmp13;
NOT ngate_pg_ulhdsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_ulhdsr_mac_tmp14;
NOT ngate_pg_ulhdsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_ulhdsr_mac_tmp15;
NOT ngate_pg_ulhdsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_ulhdsr_mac_tmp16;
NOT ngate_pg_ulhdsr_mac_tmp16 SRM2044 -outputlayer ngate_pg_ulhdsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_ulhdsr_mac_tmp01;
AND ngate_pd_ulhdsr_mac_tmp01 SRM -outputlayer ngate_pd_ulhdsr_mac_tmp02;
NOT ngate_pd_ulhdsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_ulhdsr_mac_tmp03;
AND ngate_pd_ulhdsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_ulhdsr_mac_tmp04;
NOT ngate_pd_ulhdsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_ulhdsr_mac_tmp05;
AND ngate_pd_ulhdsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_ulhdsr_mac_tmp06;
NOT ngate_pd_ulhdsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_ulhdsr_mac_tmp07;
NOT ngate_pd_ulhdsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_ulhdsr_mac_tmp08;
NOT ngate_pd_ulhdsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_ulhdsr_mac_tmp09;
NOT ngate_pd_ulhdsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_ulhdsr_mac_tmp10;
NOT ngate_pd_ulhdsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_ulhdsr_mac_tmp11;
NOT ngate_pd_ulhdsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_ulhdsr_mac_tmp12;
NOT ngate_pd_ulhdsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_ulhdsr_mac_tmp13;
NOT ngate_pd_ulhdsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_ulhdsr_mac_tmp14;
NOT ngate_pd_ulhdsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_ulhdsr_mac_tmp15;
NOT ngate_pd_ulhdsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_ulhdsr_mac_tmp16;
NOT ngate_pd_ulhdsr_mac_tmp16 SRM2044 -outputlayer ngate_pd_ulhdsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_ulhdsr_mac_tmp01;
AND pgate_pu_ulhdsr_mac_tmp01 SRM -outputlayer pgate_pu_ulhdsr_mac_tmp02;
NOT pgate_pu_ulhdsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_ulhdsr_mac_tmp03;
AND pgate_pu_ulhdsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_ulhdsr_mac_tmp04;
NOT pgate_pu_ulhdsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_ulhdsr_mac_tmp05;
AND pgate_pu_ulhdsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_ulhdsr_mac_tmp06;
NOT pgate_pu_ulhdsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_ulhdsr_mac_tmp07;
NOT pgate_pu_ulhdsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_ulhdsr_mac_tmp08;
NOT pgate_pu_ulhdsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_ulhdsr_mac_tmp09;
NOT pgate_pu_ulhdsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_ulhdsr_mac_tmp10;
NOT pgate_pu_ulhdsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_ulhdsr_mac_tmp11;
NOT pgate_pu_ulhdsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_ulhdsr_mac_tmp12;
NOT pgate_pu_ulhdsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_ulhdsr_mac_tmp13;
NOT pgate_pu_ulhdsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_ulhdsr_mac_tmp14;
NOT pgate_pu_ulhdsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_ulhdsr_mac_tmp15;
NOT pgate_pu_ulhdsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_ulhdsr_mac_tmp16;
NOT pgate_pu_ulhdsr_mac_tmp16 SRM2044 -outputlayer pgate_pu_ulhdsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hdsr_mac_tmp01;
AND ngate_pg_hdsr_mac_tmp01 SRM -outputlayer ngate_pg_hdsr_mac_tmp02;
AND ngate_pg_hdsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hdsr_mac_tmp03;
NOT ngate_pg_hdsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hdsr_mac_tmp04;
NOT ngate_pg_hdsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hdsr_mac_tmp05;
AND ngate_pg_hdsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hdsr_mac_tmp06;
NOT ngate_pg_hdsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hdsr_mac_tmp07;
NOT ngate_pg_hdsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hdsr_mac_tmp08;
NOT ngate_pg_hdsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hdsr_mac_tmp09;
NOT ngate_pg_hdsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hdsr_mac_tmp10;
NOT ngate_pg_hdsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hdsr_mac_tmp11;
NOT ngate_pg_hdsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hdsr_mac_tmp12;
NOT ngate_pg_hdsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hdsr_mac_tmp13;
NOT ngate_pg_hdsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hdsr_mac_tmp14;
NOT ngate_pg_hdsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hdsr_mac_tmp15;
NOT ngate_pg_hdsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hdsr_mac_tmp16;
NOT ngate_pg_hdsr_mac_tmp16 SRM2032 -outputlayer ngate_pg_hdsr_mac_tmp17;
NOT ngate_pg_hdsr_mac_tmp17 SRM2044 -outputlayer ngate_pg_hdsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hdsr_mac_tmp01;
AND ngate_pd_hdsr_mac_tmp01 SRM -outputlayer ngate_pd_hdsr_mac_tmp02;
NOT ngate_pd_hdsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hdsr_mac_tmp03;
NOT ngate_pd_hdsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hdsr_mac_tmp04;
NOT ngate_pd_hdsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hdsr_mac_tmp05;
AND ngate_pd_hdsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hdsr_mac_tmp06;
NOT ngate_pd_hdsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hdsr_mac_tmp07;
NOT ngate_pd_hdsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hdsr_mac_tmp08;
NOT ngate_pd_hdsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hdsr_mac_tmp09;
NOT ngate_pd_hdsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hdsr_mac_tmp10;
NOT ngate_pd_hdsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hdsr_mac_tmp11;
NOT ngate_pd_hdsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hdsr_mac_tmp12;
NOT ngate_pd_hdsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hdsr_mac_tmp13;
NOT ngate_pd_hdsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hdsr_mac_tmp14;
NOT ngate_pd_hdsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hdsr_mac_tmp15;
NOT ngate_pd_hdsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hdsr_mac_tmp16;
NOT ngate_pd_hdsr_mac_tmp16 SRM2032 -outputlayer ngate_pd_hdsr_mac_tmp17;
NOT ngate_pd_hdsr_mac_tmp17 SRM2044 -outputlayer ngate_pd_hdsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_hdsr_mac_tmp01;
AND pgate_pu_hdsr_mac_tmp01 SRM -outputlayer pgate_pu_hdsr_mac_tmp02;
NOT pgate_pu_hdsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_hdsr_mac_tmp03;
NOT pgate_pu_hdsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_hdsr_mac_tmp04;
NOT pgate_pu_hdsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_hdsr_mac_tmp05;
AND pgate_pu_hdsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_hdsr_mac_tmp06;
NOT pgate_pu_hdsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_hdsr_mac_tmp07;
NOT pgate_pu_hdsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_hdsr_mac_tmp08;
NOT pgate_pu_hdsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_hdsr_mac_tmp09;
NOT pgate_pu_hdsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_hdsr_mac_tmp10;
NOT pgate_pu_hdsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_hdsr_mac_tmp11;
NOT pgate_pu_hdsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_hdsr_mac_tmp12;
NOT pgate_pu_hdsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_hdsr_mac_tmp13;
NOT pgate_pu_hdsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_hdsr_mac_tmp14;
NOT pgate_pu_hdsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_hdsr_mac_tmp15;
NOT pgate_pu_hdsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_hdsr_mac_tmp16;
NOT pgate_pu_hdsr_mac_tmp16 SRM2032 -outputlayer pgate_pu_hdsr_mac_tmp17;
NOT pgate_pu_hdsr_mac_tmp17 SRM2044 -outputlayer pgate_pu_hdsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hcsr_mac_tmp01;
AND ngate_pg_hcsr_mac_tmp01 SRM -outputlayer ngate_pg_hcsr_mac_tmp02;
AND ngate_pg_hcsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hcsr_mac_tmp03;
NOT ngate_pg_hcsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hcsr_mac_tmp04;
AND ngate_pg_hcsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hcsr_mac_tmp05;
NOT ngate_pg_hcsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hcsr_mac_tmp06;
NOT ngate_pg_hcsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hcsr_mac_tmp07;
NOT ngate_pg_hcsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hcsr_mac_tmp08;
NOT ngate_pg_hcsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hcsr_mac_tmp09;
NOT ngate_pg_hcsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hcsr_mac_tmp10;
NOT ngate_pg_hcsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hcsr_mac_tmp11;
NOT ngate_pg_hcsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hcsr_mac_tmp12;
NOT ngate_pg_hcsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hcsr_mac_tmp13;
NOT ngate_pg_hcsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hcsr_mac_tmp14;
NOT ngate_pg_hcsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hcsr_mac_tmp15;
NOT ngate_pg_hcsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hcsr_mac_tmp16;
NOT ngate_pg_hcsr_mac_tmp16 SRM2033 -outputlayer ngate_pg_hcsr_mac_tmp17;
NOT ngate_pg_hcsr_mac_tmp17 SRM2044 -outputlayer ngate_pg_hcsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hcsr_mac_tmp01;
AND ngate_pd_hcsr_mac_tmp01 SRM -outputlayer ngate_pd_hcsr_mac_tmp02;
NOT ngate_pd_hcsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hcsr_mac_tmp03;
NOT ngate_pd_hcsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hcsr_mac_tmp04;
AND ngate_pd_hcsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hcsr_mac_tmp05;
NOT ngate_pd_hcsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hcsr_mac_tmp06;
NOT ngate_pd_hcsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hcsr_mac_tmp07;
NOT ngate_pd_hcsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hcsr_mac_tmp08;
NOT ngate_pd_hcsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hcsr_mac_tmp09;
NOT ngate_pd_hcsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hcsr_mac_tmp10;
NOT ngate_pd_hcsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hcsr_mac_tmp11;
NOT ngate_pd_hcsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hcsr_mac_tmp12;
NOT ngate_pd_hcsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hcsr_mac_tmp13;
NOT ngate_pd_hcsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hcsr_mac_tmp14;
NOT ngate_pd_hcsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hcsr_mac_tmp15;
NOT ngate_pd_hcsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hcsr_mac_tmp16;
NOT ngate_pd_hcsr_mac_tmp16 SRM2033 -outputlayer ngate_pd_hcsr_mac_tmp17;
NOT ngate_pd_hcsr_mac_tmp17 SRM2044 -outputlayer ngate_pd_hcsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_hcsr_mac_tmp01;
AND pgate_pu_hcsr_mac_tmp01 SRM -outputlayer pgate_pu_hcsr_mac_tmp02;
NOT pgate_pu_hcsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_hcsr_mac_tmp03;
NOT pgate_pu_hcsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_hcsr_mac_tmp04;
AND pgate_pu_hcsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_hcsr_mac_tmp05;
NOT pgate_pu_hcsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_hcsr_mac_tmp06;
NOT pgate_pu_hcsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_hcsr_mac_tmp07;
NOT pgate_pu_hcsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_hcsr_mac_tmp08;
NOT pgate_pu_hcsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_hcsr_mac_tmp09;
NOT pgate_pu_hcsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_hcsr_mac_tmp10;
NOT pgate_pu_hcsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_hcsr_mac_tmp11;
NOT pgate_pu_hcsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_hcsr_mac_tmp12;
NOT pgate_pu_hcsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_hcsr_mac_tmp13;
NOT pgate_pu_hcsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_hcsr_mac_tmp14;
NOT pgate_pu_hcsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_hcsr_mac_tmp15;
NOT pgate_pu_hcsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_hcsr_mac_tmp16;
NOT pgate_pu_hcsr_mac_tmp16 SRM2033 -outputlayer pgate_pu_hcsr_mac_tmp17;
NOT pgate_pu_hcsr_mac_tmp17 SRM2044 -outputlayer pgate_pu_hcsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hc8tsr_mac_tmp01;
AND ngate_pg_hc8tsr_mac_tmp01 SRM -outputlayer ngate_pg_hc8tsr_mac_tmp02;
AND ngate_pg_hc8tsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hc8tsr_mac_tmp03;
NOT ngate_pg_hc8tsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hc8tsr_mac_tmp04;
NOT ngate_pg_hc8tsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hc8tsr_mac_tmp05;
NOT ngate_pg_hc8tsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hc8tsr_mac_tmp06;
NOT ngate_pg_hc8tsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hc8tsr_mac_tmp07;
NOT ngate_pg_hc8tsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hc8tsr_mac_tmp08;
NOT ngate_pg_hc8tsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hc8tsr_mac_tmp09;
AND ngate_pg_hc8tsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hc8tsr_mac_tmp10;
AND ngate_pg_hc8tsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hc8tsr_mac_tmp11;
NOT ngate_pg_hc8tsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hc8tsr_mac_tmp12;
NOT ngate_pg_hc8tsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hc8tsr_mac_tmp13;
NOT ngate_pg_hc8tsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hc8tsr_mac_tmp14;
NOT ngate_pg_hc8tsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hc8tsr_mac_tmp15;
NOT ngate_pg_hc8tsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hc8tsr_mac_tmp16;
NOT ngate_pg_hc8tsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_hc8tsr_mac_tmp17;
NOT ngate_pg_hc8tsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_hc8tsr_mac_tmp18;
NOT ngate_pg_hc8tsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_hc8tsr_mac_tmp19;
NOT ngate_pg_hc8tsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_hc8tsr_mac_tmp20;
NOT ngate_pg_hc8tsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_hc8tsr_mac_tmp21;
NOT ngate_pg_hc8tsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_hc8tsr_mac_tmp22;
NOT ngate_pg_hc8tsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_hc8tsr_mac_tmp23;
NOT ngate_pg_hc8tsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_hc8tsr_mac_tmp24;
NOT ngate_pg_hc8tsr_mac_tmp24 SRM2054 -outputlayer ngate_pg_hc8tsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hc8tsr_mac_tmp01;
AND ngate_pd_hc8tsr_mac_tmp01 SRM -outputlayer ngate_pd_hc8tsr_mac_tmp02;
NOT ngate_pd_hc8tsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hc8tsr_mac_tmp03;
NOT ngate_pd_hc8tsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hc8tsr_mac_tmp04;
NOT ngate_pd_hc8tsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hc8tsr_mac_tmp05;
NOT ngate_pd_hc8tsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hc8tsr_mac_tmp06;
NOT ngate_pd_hc8tsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hc8tsr_mac_tmp07;
NOT ngate_pd_hc8tsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hc8tsr_mac_tmp08;
NOT ngate_pd_hc8tsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hc8tsr_mac_tmp09;
AND ngate_pd_hc8tsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hc8tsr_mac_tmp10;
AND ngate_pd_hc8tsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hc8tsr_mac_tmp11;
NOT ngate_pd_hc8tsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hc8tsr_mac_tmp12;
NOT ngate_pd_hc8tsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hc8tsr_mac_tmp13;
NOT ngate_pd_hc8tsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hc8tsr_mac_tmp14;
NOT ngate_pd_hc8tsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hc8tsr_mac_tmp15;
NOT ngate_pd_hc8tsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hc8tsr_mac_tmp16;
NOT ngate_pd_hc8tsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_hc8tsr_mac_tmp17;
NOT ngate_pd_hc8tsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_hc8tsr_mac_tmp18;
NOT ngate_pd_hc8tsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_hc8tsr_mac_tmp19;
NOT ngate_pd_hc8tsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_hc8tsr_mac_tmp20;
NOT ngate_pd_hc8tsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_hc8tsr_mac_tmp21;
NOT ngate_pd_hc8tsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_hc8tsr_mac_tmp22;
NOT ngate_pd_hc8tsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_hc8tsr_mac_tmp23;
NOT ngate_pd_hc8tsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_hc8tsr_mac_tmp24;
NOT ngate_pd_hc8tsr_mac_tmp24 SRM2054 -outputlayer ngate_pd_hc8tsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_hc8tsr_mac_tmp01;
AND pgate_pu_hc8tsr_mac_tmp01 SRM -outputlayer pgate_pu_hc8tsr_mac_tmp02;
NOT pgate_pu_hc8tsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_hc8tsr_mac_tmp03;
NOT pgate_pu_hc8tsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_hc8tsr_mac_tmp04;
NOT pgate_pu_hc8tsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_hc8tsr_mac_tmp05;
NOT pgate_pu_hc8tsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_hc8tsr_mac_tmp06;
NOT pgate_pu_hc8tsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_hc8tsr_mac_tmp07;
NOT pgate_pu_hc8tsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_hc8tsr_mac_tmp08;
NOT pgate_pu_hc8tsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_hc8tsr_mac_tmp09;
AND pgate_pu_hc8tsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_hc8tsr_mac_tmp10;
AND pgate_pu_hc8tsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_hc8tsr_mac_tmp11;
NOT pgate_pu_hc8tsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_hc8tsr_mac_tmp12;
NOT pgate_pu_hc8tsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_hc8tsr_mac_tmp13;
NOT pgate_pu_hc8tsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_hc8tsr_mac_tmp14;
NOT pgate_pu_hc8tsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_hc8tsr_mac_tmp15;
NOT pgate_pu_hc8tsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_hc8tsr_mac_tmp16;
NOT pgate_pu_hc8tsr_mac_tmp16 SRM2031 -outputlayer pgate_pu_hc8tsr_mac_tmp17;
NOT pgate_pu_hc8tsr_mac_tmp17 SRM2032 -outputlayer pgate_pu_hc8tsr_mac_tmp18;
NOT pgate_pu_hc8tsr_mac_tmp18 SRM2033 -outputlayer pgate_pu_hc8tsr_mac_tmp19;
NOT pgate_pu_hc8tsr_mac_tmp19 SRM2034 -outputlayer pgate_pu_hc8tsr_mac_tmp20;
NOT pgate_pu_hc8tsr_mac_tmp20 SRM2035 -outputlayer pgate_pu_hc8tsr_mac_tmp21;
NOT pgate_pu_hc8tsr_mac_tmp21 SRM2037 -outputlayer pgate_pu_hc8tsr_mac_tmp22;
NOT pgate_pu_hc8tsr_mac_tmp22 SRM2038 -outputlayer pgate_pu_hc8tsr_mac_tmp23;
NOT pgate_pu_hc8tsr_mac_tmp23 SRM2044 -outputlayer pgate_pu_hc8tsr_mac_tmp24;
NOT pgate_pu_hc8tsr_mac_tmp24 SRM2054 -outputlayer pgate_pu_hc8tsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hc8trpsr_mac_tmp01;
AND ngate_pg_hc8trpsr_mac_tmp01 SRM -outputlayer ngate_pg_hc8trpsr_mac_tmp02;
AND ngate_pg_hc8trpsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hc8trpsr_mac_tmp03;
NOT ngate_pg_hc8trpsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hc8trpsr_mac_tmp04;
NOT ngate_pg_hc8trpsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hc8trpsr_mac_tmp05;
NOT ngate_pg_hc8trpsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hc8trpsr_mac_tmp06;
NOT ngate_pg_hc8trpsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hc8trpsr_mac_tmp07;
NOT ngate_pg_hc8trpsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hc8trpsr_mac_tmp08;
NOT ngate_pg_hc8trpsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hc8trpsr_mac_tmp09;
NOT ngate_pg_hc8trpsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hc8trpsr_mac_tmp10;
AND ngate_pg_hc8trpsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hc8trpsr_mac_tmp11;
NOT ngate_pg_hc8trpsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hc8trpsr_mac_tmp12;
NOT ngate_pg_hc8trpsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hc8trpsr_mac_tmp13;
NOT ngate_pg_hc8trpsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hc8trpsr_mac_tmp14;
NOT ngate_pg_hc8trpsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hc8trpsr_mac_tmp15;
NOT ngate_pg_hc8trpsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hc8trpsr_mac_tmp16;
NOT ngate_pg_hc8trpsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_hc8trpsr_mac_tmp17;
NOT ngate_pg_hc8trpsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_hc8trpsr_mac_tmp18;
NOT ngate_pg_hc8trpsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_hc8trpsr_mac_tmp19;
NOT ngate_pg_hc8trpsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_hc8trpsr_mac_tmp20;
NOT ngate_pg_hc8trpsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_hc8trpsr_mac_tmp21;
NOT ngate_pg_hc8trpsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_hc8trpsr_mac_tmp22;
NOT ngate_pg_hc8trpsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_hc8trpsr_mac_tmp23;
NOT ngate_pg_hc8trpsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_hc8trpsr_mac_tmp24;
NOT ngate_pg_hc8trpsr_mac_tmp24 SRM2054 -outputlayer ngate_pg_hc8trpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hc8trpsr_mac_tmp01;
AND ngate_pd_hc8trpsr_mac_tmp01 SRM -outputlayer ngate_pd_hc8trpsr_mac_tmp02;
NOT ngate_pd_hc8trpsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hc8trpsr_mac_tmp03;
NOT ngate_pd_hc8trpsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hc8trpsr_mac_tmp04;
NOT ngate_pd_hc8trpsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hc8trpsr_mac_tmp05;
NOT ngate_pd_hc8trpsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hc8trpsr_mac_tmp06;
NOT ngate_pd_hc8trpsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hc8trpsr_mac_tmp07;
NOT ngate_pd_hc8trpsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hc8trpsr_mac_tmp08;
NOT ngate_pd_hc8trpsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hc8trpsr_mac_tmp09;
NOT ngate_pd_hc8trpsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hc8trpsr_mac_tmp10;
AND ngate_pd_hc8trpsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hc8trpsr_mac_tmp11;
NOT ngate_pd_hc8trpsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hc8trpsr_mac_tmp12;
NOT ngate_pd_hc8trpsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hc8trpsr_mac_tmp13;
NOT ngate_pd_hc8trpsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hc8trpsr_mac_tmp14;
NOT ngate_pd_hc8trpsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hc8trpsr_mac_tmp15;
NOT ngate_pd_hc8trpsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hc8trpsr_mac_tmp16;
NOT ngate_pd_hc8trpsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_hc8trpsr_mac_tmp17;
NOT ngate_pd_hc8trpsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_hc8trpsr_mac_tmp18;
NOT ngate_pd_hc8trpsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_hc8trpsr_mac_tmp19;
NOT ngate_pd_hc8trpsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_hc8trpsr_mac_tmp20;
NOT ngate_pd_hc8trpsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_hc8trpsr_mac_tmp21;
NOT ngate_pd_hc8trpsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_hc8trpsr_mac_tmp22;
NOT ngate_pd_hc8trpsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_hc8trpsr_mac_tmp23;
NOT ngate_pd_hc8trpsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_hc8trpsr_mac_tmp24;
NOT ngate_pd_hc8trpsr_mac_tmp24 SRM2054 -outputlayer ngate_pd_hc8trpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hssr_mac_tmp01;
AND ngate_pg_hssr_mac_tmp01 SRM -outputlayer ngate_pg_hssr_mac_tmp02;
AND ngate_pg_hssr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hssr_mac_tmp03;
NOT ngate_pg_hssr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hssr_mac_tmp04;
AND ngate_pg_hssr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hssr_mac_tmp05;
NOT ngate_pg_hssr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hssr_mac_tmp06;
NOT ngate_pg_hssr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hssr_mac_tmp07;
NOT ngate_pg_hssr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hssr_mac_tmp08;
NOT ngate_pg_hssr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hssr_mac_tmp09;
NOT ngate_pg_hssr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hssr_mac_tmp10;
NOT ngate_pg_hssr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hssr_mac_tmp11;
NOT ngate_pg_hssr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hssr_mac_tmp12;
NOT ngate_pg_hssr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hssr_mac_tmp13;
NOT ngate_pg_hssr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hssr_mac_tmp14;
NOT ngate_pg_hssr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hssr_mac_tmp15;
NOT ngate_pg_hssr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hssr_mac_tmp16;
NOT ngate_pg_hssr_mac_tmp16 SRM2031 -outputlayer ngate_pg_hssr_mac_tmp17;
NOT ngate_pg_hssr_mac_tmp17 SRM2032 -outputlayer ngate_pg_hssr_mac_tmp18;
AND ngate_pg_hssr_mac_tmp18 SRM2033 -outputlayer ngate_pg_hssr_mac_tmp19;
NOT ngate_pg_hssr_mac_tmp19 SRM2034 -outputlayer ngate_pg_hssr_mac_tmp20;
NOT ngate_pg_hssr_mac_tmp20 SRM2035 -outputlayer ngate_pg_hssr_mac_tmp21;
NOT ngate_pg_hssr_mac_tmp21 SRM2037 -outputlayer ngate_pg_hssr_mac_tmp22;
NOT ngate_pg_hssr_mac_tmp22 SRM2038 -outputlayer ngate_pg_hssr_mac_tmp23;
NOT ngate_pg_hssr_mac_tmp23 SRM2044 -outputlayer ngate_pg_hssr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hssr_mac_tmp01;
AND ngate_pd_hssr_mac_tmp01 SRM -outputlayer ngate_pd_hssr_mac_tmp02;
NOT ngate_pd_hssr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hssr_mac_tmp03;
NOT ngate_pd_hssr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hssr_mac_tmp04;
AND ngate_pd_hssr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hssr_mac_tmp05;
NOT ngate_pd_hssr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hssr_mac_tmp06;
NOT ngate_pd_hssr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hssr_mac_tmp07;
NOT ngate_pd_hssr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hssr_mac_tmp08;
NOT ngate_pd_hssr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hssr_mac_tmp09;
NOT ngate_pd_hssr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hssr_mac_tmp10;
NOT ngate_pd_hssr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hssr_mac_tmp11;
NOT ngate_pd_hssr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hssr_mac_tmp12;
NOT ngate_pd_hssr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hssr_mac_tmp13;
NOT ngate_pd_hssr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hssr_mac_tmp14;
NOT ngate_pd_hssr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hssr_mac_tmp15;
NOT ngate_pd_hssr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hssr_mac_tmp16;
NOT ngate_pd_hssr_mac_tmp16 SRM2031 -outputlayer ngate_pd_hssr_mac_tmp17;
NOT ngate_pd_hssr_mac_tmp17 SRM2032 -outputlayer ngate_pd_hssr_mac_tmp18;
AND ngate_pd_hssr_mac_tmp18 SRM2033 -outputlayer ngate_pd_hssr_mac_tmp19;
NOT ngate_pd_hssr_mac_tmp19 SRM2034 -outputlayer ngate_pd_hssr_mac_tmp20;
NOT ngate_pd_hssr_mac_tmp20 SRM2035 -outputlayer ngate_pd_hssr_mac_tmp21;
NOT ngate_pd_hssr_mac_tmp21 SRM2037 -outputlayer ngate_pd_hssr_mac_tmp22;
NOT ngate_pd_hssr_mac_tmp22 SRM2038 -outputlayer ngate_pd_hssr_mac_tmp23;
NOT ngate_pd_hssr_mac_tmp23 SRM2044 -outputlayer ngate_pd_hssr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_hssr_mac_tmp01;
AND pgate_pu_hssr_mac_tmp01 SRM -outputlayer pgate_pu_hssr_mac_tmp02;
NOT pgate_pu_hssr_mac_tmp02 SRM2010 -outputlayer pgate_pu_hssr_mac_tmp03;
NOT pgate_pu_hssr_mac_tmp03 SRM2012 -outputlayer pgate_pu_hssr_mac_tmp04;
AND pgate_pu_hssr_mac_tmp04 SRM2013 -outputlayer pgate_pu_hssr_mac_tmp05;
NOT pgate_pu_hssr_mac_tmp05 SRM2014 -outputlayer pgate_pu_hssr_mac_tmp06;
NOT pgate_pu_hssr_mac_tmp06 SRM2015 -outputlayer pgate_pu_hssr_mac_tmp07;
NOT pgate_pu_hssr_mac_tmp07 SRM2017 -outputlayer pgate_pu_hssr_mac_tmp08;
NOT pgate_pu_hssr_mac_tmp08 SRM2018 -outputlayer pgate_pu_hssr_mac_tmp09;
NOT pgate_pu_hssr_mac_tmp09 SRM2019 -outputlayer pgate_pu_hssr_mac_tmp10;
NOT pgate_pu_hssr_mac_tmp10 SRM2020 -outputlayer pgate_pu_hssr_mac_tmp11;
NOT pgate_pu_hssr_mac_tmp11 SRM2021 -outputlayer pgate_pu_hssr_mac_tmp12;
NOT pgate_pu_hssr_mac_tmp12 SRM2022 -outputlayer pgate_pu_hssr_mac_tmp13;
NOT pgate_pu_hssr_mac_tmp13 SRM2025 -outputlayer pgate_pu_hssr_mac_tmp14;
NOT pgate_pu_hssr_mac_tmp14 SRM2026 -outputlayer pgate_pu_hssr_mac_tmp15;
NOT pgate_pu_hssr_mac_tmp15 SRM2030 -outputlayer pgate_pu_hssr_mac_tmp16;
NOT pgate_pu_hssr_mac_tmp16 SRM2031 -outputlayer pgate_pu_hssr_mac_tmp17;
NOT pgate_pu_hssr_mac_tmp17 SRM2032 -outputlayer pgate_pu_hssr_mac_tmp18;
AND pgate_pu_hssr_mac_tmp18 SRM2033 -outputlayer pgate_pu_hssr_mac_tmp19;
NOT pgate_pu_hssr_mac_tmp19 SRM2034 -outputlayer pgate_pu_hssr_mac_tmp20;
NOT pgate_pu_hssr_mac_tmp20 SRM2035 -outputlayer pgate_pu_hssr_mac_tmp21;
NOT pgate_pu_hssr_mac_tmp21 SRM2037 -outputlayer pgate_pu_hssr_mac_tmp22;
NOT pgate_pu_hssr_mac_tmp22 SRM2038 -outputlayer pgate_pu_hssr_mac_tmp23;
NOT pgate_pu_hssr_mac_tmp23 SRM2044 -outputlayer pgate_pu_hssr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_8tsr_mac_tmp01;
AND ngate_pg_8tsr_mac_tmp01 SRM -outputlayer ngate_pg_8tsr_mac_tmp02;
AND ngate_pg_8tsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_8tsr_mac_tmp03;
NOT ngate_pg_8tsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_8tsr_mac_tmp04;
NOT ngate_pg_8tsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_8tsr_mac_tmp05;
NOT ngate_pg_8tsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_8tsr_mac_tmp06;
NOT ngate_pg_8tsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_8tsr_mac_tmp07;
AND ngate_pg_8tsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_8tsr_mac_tmp08;
AND ngate_pg_8tsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_8tsr_mac_tmp09;
NOT ngate_pg_8tsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_8tsr_mac_tmp10;
NOT ngate_pg_8tsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_8tsr_mac_tmp11;
NOT ngate_pg_8tsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_8tsr_mac_tmp12;
NOT ngate_pg_8tsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_8tsr_mac_tmp13;
NOT ngate_pg_8tsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_8tsr_mac_tmp14;
NOT ngate_pg_8tsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_8tsr_mac_tmp15;
NOT ngate_pg_8tsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_8tsr_mac_tmp16;
NOT ngate_pg_8tsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_8tsr_mac_tmp17;
NOT ngate_pg_8tsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_8tsr_mac_tmp18;
NOT ngate_pg_8tsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_8tsr_mac_tmp19;
NOT ngate_pg_8tsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_8tsr_mac_tmp20;
NOT ngate_pg_8tsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_8tsr_mac_tmp21;
NOT ngate_pg_8tsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_8tsr_mac_tmp22;
NOT ngate_pg_8tsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_8tsr_mac_tmp23;
NOT ngate_pg_8tsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_8tsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_8tsr_mac_tmp01;
AND ngate_pd_8tsr_mac_tmp01 SRM -outputlayer ngate_pd_8tsr_mac_tmp02;
NOT ngate_pd_8tsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_8tsr_mac_tmp03;
NOT ngate_pd_8tsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_8tsr_mac_tmp04;
NOT ngate_pd_8tsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_8tsr_mac_tmp05;
NOT ngate_pd_8tsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_8tsr_mac_tmp06;
NOT ngate_pd_8tsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_8tsr_mac_tmp07;
AND ngate_pd_8tsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_8tsr_mac_tmp08;
AND ngate_pd_8tsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_8tsr_mac_tmp09;
NOT ngate_pd_8tsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_8tsr_mac_tmp10;
NOT ngate_pd_8tsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_8tsr_mac_tmp11;
NOT ngate_pd_8tsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_8tsr_mac_tmp12;
NOT ngate_pd_8tsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_8tsr_mac_tmp13;
NOT ngate_pd_8tsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_8tsr_mac_tmp14;
NOT ngate_pd_8tsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_8tsr_mac_tmp15;
NOT ngate_pd_8tsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_8tsr_mac_tmp16;
NOT ngate_pd_8tsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_8tsr_mac_tmp17;
NOT ngate_pd_8tsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_8tsr_mac_tmp18;
NOT ngate_pd_8tsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_8tsr_mac_tmp19;
NOT ngate_pd_8tsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_8tsr_mac_tmp20;
NOT ngate_pd_8tsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_8tsr_mac_tmp21;
NOT ngate_pd_8tsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_8tsr_mac_tmp22;
NOT ngate_pd_8tsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_8tsr_mac_tmp23;
NOT ngate_pd_8tsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_8tsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_8tsr_mac_tmp01;
AND pgate_pu_8tsr_mac_tmp01 SRM -outputlayer pgate_pu_8tsr_mac_tmp02;
NOT pgate_pu_8tsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_8tsr_mac_tmp03;
NOT pgate_pu_8tsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_8tsr_mac_tmp04;
NOT pgate_pu_8tsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_8tsr_mac_tmp05;
NOT pgate_pu_8tsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_8tsr_mac_tmp06;
NOT pgate_pu_8tsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_8tsr_mac_tmp07;
AND pgate_pu_8tsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_8tsr_mac_tmp08;
AND pgate_pu_8tsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_8tsr_mac_tmp09;
NOT pgate_pu_8tsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_8tsr_mac_tmp10;
NOT pgate_pu_8tsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_8tsr_mac_tmp11;
NOT pgate_pu_8tsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_8tsr_mac_tmp12;
NOT pgate_pu_8tsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_8tsr_mac_tmp13;
NOT pgate_pu_8tsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_8tsr_mac_tmp14;
NOT pgate_pu_8tsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_8tsr_mac_tmp15;
NOT pgate_pu_8tsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_8tsr_mac_tmp16;
NOT pgate_pu_8tsr_mac_tmp16 SRM2031 -outputlayer pgate_pu_8tsr_mac_tmp17;
NOT pgate_pu_8tsr_mac_tmp17 SRM2032 -outputlayer pgate_pu_8tsr_mac_tmp18;
NOT pgate_pu_8tsr_mac_tmp18 SRM2033 -outputlayer pgate_pu_8tsr_mac_tmp19;
NOT pgate_pu_8tsr_mac_tmp19 SRM2034 -outputlayer pgate_pu_8tsr_mac_tmp20;
NOT pgate_pu_8tsr_mac_tmp20 SRM2035 -outputlayer pgate_pu_8tsr_mac_tmp21;
NOT pgate_pu_8tsr_mac_tmp21 SRM2037 -outputlayer pgate_pu_8tsr_mac_tmp22;
NOT pgate_pu_8tsr_mac_tmp22 SRM2038 -outputlayer pgate_pu_8tsr_mac_tmp23;
NOT pgate_pu_8tsr_mac_tmp23 SRM2044 -outputlayer pgate_pu_8tsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_8trpsr_mac_tmp01;
AND ngate_pg_8trpsr_mac_tmp01 SRM -outputlayer ngate_pg_8trpsr_mac_tmp02;
AND ngate_pg_8trpsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_8trpsr_mac_tmp03;
NOT ngate_pg_8trpsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_8trpsr_mac_tmp04;
NOT ngate_pg_8trpsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_8trpsr_mac_tmp05;
NOT ngate_pg_8trpsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_8trpsr_mac_tmp06;
NOT ngate_pg_8trpsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_8trpsr_mac_tmp07;
NOT ngate_pg_8trpsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_8trpsr_mac_tmp08;
AND ngate_pg_8trpsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_8trpsr_mac_tmp09;
NOT ngate_pg_8trpsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_8trpsr_mac_tmp10;
NOT ngate_pg_8trpsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_8trpsr_mac_tmp11;
NOT ngate_pg_8trpsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_8trpsr_mac_tmp12;
NOT ngate_pg_8trpsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_8trpsr_mac_tmp13;
NOT ngate_pg_8trpsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_8trpsr_mac_tmp14;
NOT ngate_pg_8trpsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_8trpsr_mac_tmp15;
NOT ngate_pg_8trpsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_8trpsr_mac_tmp16;
NOT ngate_pg_8trpsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_8trpsr_mac_tmp17;
NOT ngate_pg_8trpsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_8trpsr_mac_tmp18;
NOT ngate_pg_8trpsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_8trpsr_mac_tmp19;
NOT ngate_pg_8trpsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_8trpsr_mac_tmp20;
NOT ngate_pg_8trpsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_8trpsr_mac_tmp21;
NOT ngate_pg_8trpsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_8trpsr_mac_tmp22;
NOT ngate_pg_8trpsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_8trpsr_mac_tmp23;
NOT ngate_pg_8trpsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_8trpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_8trpsr_mac_tmp01;
AND ngate_pd_8trpsr_mac_tmp01 SRM -outputlayer ngate_pd_8trpsr_mac_tmp02;
NOT ngate_pd_8trpsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_8trpsr_mac_tmp03;
NOT ngate_pd_8trpsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_8trpsr_mac_tmp04;
NOT ngate_pd_8trpsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_8trpsr_mac_tmp05;
NOT ngate_pd_8trpsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_8trpsr_mac_tmp06;
NOT ngate_pd_8trpsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_8trpsr_mac_tmp07;
NOT ngate_pd_8trpsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_8trpsr_mac_tmp08;
AND ngate_pd_8trpsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_8trpsr_mac_tmp09;
NOT ngate_pd_8trpsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_8trpsr_mac_tmp10;
NOT ngate_pd_8trpsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_8trpsr_mac_tmp11;
NOT ngate_pd_8trpsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_8trpsr_mac_tmp12;
NOT ngate_pd_8trpsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_8trpsr_mac_tmp13;
NOT ngate_pd_8trpsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_8trpsr_mac_tmp14;
NOT ngate_pd_8trpsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_8trpsr_mac_tmp15;
NOT ngate_pd_8trpsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_8trpsr_mac_tmp16;
NOT ngate_pd_8trpsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_8trpsr_mac_tmp17;
NOT ngate_pd_8trpsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_8trpsr_mac_tmp18;
NOT ngate_pd_8trpsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_8trpsr_mac_tmp19;
NOT ngate_pd_8trpsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_8trpsr_mac_tmp20;
NOT ngate_pd_8trpsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_8trpsr_mac_tmp21;
NOT ngate_pd_8trpsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_8trpsr_mac_tmp22;
NOT ngate_pd_8trpsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_8trpsr_mac_tmp23;
NOT ngate_pd_8trpsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_8trpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_tpsr_mac_tmp01;
AND ngate_pg_tpsr_mac_tmp01 SRM -outputlayer ngate_pg_tpsr_mac_tmp02;
AND ngate_pg_tpsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_tpsr_mac_tmp03;
NOT ngate_pg_tpsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_tpsr_mac_tmp04;
NOT ngate_pg_tpsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_tpsr_mac_tmp05;
NOT ngate_pg_tpsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_tpsr_mac_tmp06;
NOT ngate_pg_tpsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_tpsr_mac_tmp07;
NOT ngate_pg_tpsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_tpsr_mac_tmp08;
NOT ngate_pg_tpsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_tpsr_mac_tmp09;
NOT ngate_pg_tpsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_tpsr_mac_tmp10;
NOT ngate_pg_tpsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_tpsr_mac_tmp11;
AND ngate_pg_tpsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_tpsr_mac_tmp12;
AND ngate_pg_tpsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_tpsr_mac_tmp13;
NOT ngate_pg_tpsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_tpsr_mac_tmp14;
NOT ngate_pg_tpsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_tpsr_mac_tmp15;
NOT ngate_pg_tpsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_tpsr_mac_tmp16;
NOT ngate_pg_tpsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_tpsr_mac_tmp17;
NOT ngate_pg_tpsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_tpsr_mac_tmp18;
NOT ngate_pg_tpsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_tpsr_mac_tmp19;
NOT ngate_pg_tpsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_tpsr_mac_tmp20;
NOT ngate_pg_tpsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_tpsr_mac_tmp21;
NOT ngate_pg_tpsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_tpsr_mac_tmp22;
NOT ngate_pg_tpsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_tpsr_mac_tmp23;
NOT ngate_pg_tpsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_tpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_tpsr_mac_tmp01;
AND ngate_pd_tpsr_mac_tmp01 SRM -outputlayer ngate_pd_tpsr_mac_tmp02;
NOT ngate_pd_tpsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_tpsr_mac_tmp03;
NOT ngate_pd_tpsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_tpsr_mac_tmp04;
NOT ngate_pd_tpsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_tpsr_mac_tmp05;
NOT ngate_pd_tpsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_tpsr_mac_tmp06;
NOT ngate_pd_tpsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_tpsr_mac_tmp07;
NOT ngate_pd_tpsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_tpsr_mac_tmp08;
NOT ngate_pd_tpsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_tpsr_mac_tmp09;
NOT ngate_pd_tpsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_tpsr_mac_tmp10;
NOT ngate_pd_tpsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_tpsr_mac_tmp11;
AND ngate_pd_tpsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_tpsr_mac_tmp12;
AND ngate_pd_tpsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_tpsr_mac_tmp13;
NOT ngate_pd_tpsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_tpsr_mac_tmp14;
NOT ngate_pd_tpsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_tpsr_mac_tmp15;
NOT ngate_pd_tpsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_tpsr_mac_tmp16;
NOT ngate_pd_tpsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_tpsr_mac_tmp17;
NOT ngate_pd_tpsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_tpsr_mac_tmp18;
NOT ngate_pd_tpsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_tpsr_mac_tmp19;
NOT ngate_pd_tpsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_tpsr_mac_tmp20;
NOT ngate_pd_tpsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_tpsr_mac_tmp21;
NOT ngate_pd_tpsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_tpsr_mac_tmp22;
NOT ngate_pd_tpsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_tpsr_mac_tmp23;
NOT ngate_pd_tpsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_tpsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_tpsr_mac_tmp01;
AND pgate_pu_tpsr_mac_tmp01 SRM -outputlayer pgate_pu_tpsr_mac_tmp02;
NOT pgate_pu_tpsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_tpsr_mac_tmp03;
NOT pgate_pu_tpsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_tpsr_mac_tmp04;
NOT pgate_pu_tpsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_tpsr_mac_tmp05;
NOT pgate_pu_tpsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_tpsr_mac_tmp06;
NOT pgate_pu_tpsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_tpsr_mac_tmp07;
NOT pgate_pu_tpsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_tpsr_mac_tmp08;
NOT pgate_pu_tpsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_tpsr_mac_tmp09;
NOT pgate_pu_tpsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_tpsr_mac_tmp10;
NOT pgate_pu_tpsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_tpsr_mac_tmp11;
AND pgate_pu_tpsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_tpsr_mac_tmp12;
AND pgate_pu_tpsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_tpsr_mac_tmp13;
NOT pgate_pu_tpsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_tpsr_mac_tmp14;
NOT pgate_pu_tpsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_tpsr_mac_tmp15;
NOT pgate_pu_tpsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_tpsr_mac_tmp16;
NOT pgate_pu_tpsr_mac_tmp16 SRM2031 -outputlayer pgate_pu_tpsr_mac_tmp17;
NOT pgate_pu_tpsr_mac_tmp17 SRM2032 -outputlayer pgate_pu_tpsr_mac_tmp18;
NOT pgate_pu_tpsr_mac_tmp18 SRM2033 -outputlayer pgate_pu_tpsr_mac_tmp19;
NOT pgate_pu_tpsr_mac_tmp19 SRM2034 -outputlayer pgate_pu_tpsr_mac_tmp20;
NOT pgate_pu_tpsr_mac_tmp20 SRM2035 -outputlayer pgate_pu_tpsr_mac_tmp21;
NOT pgate_pu_tpsr_mac_tmp21 SRM2037 -outputlayer pgate_pu_tpsr_mac_tmp22;
NOT pgate_pu_tpsr_mac_tmp22 SRM2038 -outputlayer pgate_pu_tpsr_mac_tmp23;
NOT pgate_pu_tpsr_mac_tmp23 SRM2044 -outputlayer pgate_pu_tpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_tprpsr_mac_tmp01;
AND ngate_pg_tprpsr_mac_tmp01 SRM -outputlayer ngate_pg_tprpsr_mac_tmp02;
AND ngate_pg_tprpsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_tprpsr_mac_tmp03;
NOT ngate_pg_tprpsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_tprpsr_mac_tmp04;
NOT ngate_pg_tprpsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_tprpsr_mac_tmp05;
NOT ngate_pg_tprpsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_tprpsr_mac_tmp06;
NOT ngate_pg_tprpsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_tprpsr_mac_tmp07;
NOT ngate_pg_tprpsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_tprpsr_mac_tmp08;
NOT ngate_pg_tprpsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_tprpsr_mac_tmp09;
NOT ngate_pg_tprpsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_tprpsr_mac_tmp10;
NOT ngate_pg_tprpsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_tprpsr_mac_tmp11;
NOT ngate_pg_tprpsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_tprpsr_mac_tmp12;
AND ngate_pg_tprpsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_tprpsr_mac_tmp13;
NOT ngate_pg_tprpsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_tprpsr_mac_tmp14;
NOT ngate_pg_tprpsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_tprpsr_mac_tmp15;
NOT ngate_pg_tprpsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_tprpsr_mac_tmp16;
NOT ngate_pg_tprpsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_tprpsr_mac_tmp17;
NOT ngate_pg_tprpsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_tprpsr_mac_tmp18;
NOT ngate_pg_tprpsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_tprpsr_mac_tmp19;
NOT ngate_pg_tprpsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_tprpsr_mac_tmp20;
NOT ngate_pg_tprpsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_tprpsr_mac_tmp21;
NOT ngate_pg_tprpsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_tprpsr_mac_tmp22;
NOT ngate_pg_tprpsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_tprpsr_mac_tmp23;
NOT ngate_pg_tprpsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_tprpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_tprpsr_mac_tmp01;
AND ngate_pd_tprpsr_mac_tmp01 SRM -outputlayer ngate_pd_tprpsr_mac_tmp02;
NOT ngate_pd_tprpsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_tprpsr_mac_tmp03;
NOT ngate_pd_tprpsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_tprpsr_mac_tmp04;
NOT ngate_pd_tprpsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_tprpsr_mac_tmp05;
NOT ngate_pd_tprpsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_tprpsr_mac_tmp06;
NOT ngate_pd_tprpsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_tprpsr_mac_tmp07;
NOT ngate_pd_tprpsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_tprpsr_mac_tmp08;
NOT ngate_pd_tprpsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_tprpsr_mac_tmp09;
NOT ngate_pd_tprpsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_tprpsr_mac_tmp10;
NOT ngate_pd_tprpsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_tprpsr_mac_tmp11;
NOT ngate_pd_tprpsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_tprpsr_mac_tmp12;
AND ngate_pd_tprpsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_tprpsr_mac_tmp13;
NOT ngate_pd_tprpsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_tprpsr_mac_tmp14;
NOT ngate_pd_tprpsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_tprpsr_mac_tmp15;
NOT ngate_pd_tprpsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_tprpsr_mac_tmp16;
NOT ngate_pd_tprpsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_tprpsr_mac_tmp17;
NOT ngate_pd_tprpsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_tprpsr_mac_tmp18;
NOT ngate_pd_tprpsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_tprpsr_mac_tmp19;
NOT ngate_pd_tprpsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_tprpsr_mac_tmp20;
NOT ngate_pd_tprpsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_tprpsr_mac_tmp21;
NOT ngate_pd_tprpsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_tprpsr_mac_tmp22;
NOT ngate_pd_tprpsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_tprpsr_mac_tmp23;
NOT ngate_pd_tprpsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_tprpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_dpfsr_mac_tmp01;
AND ngate_pg_dpfsr_mac_tmp01 SRM -outputlayer ngate_pg_dpfsr_mac_tmp02;
AND ngate_pg_dpfsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_dpfsr_mac_tmp03;
NOT ngate_pg_dpfsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_dpfsr_mac_tmp04;
NOT ngate_pg_dpfsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_dpfsr_mac_tmp05;
NOT ngate_pg_dpfsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_dpfsr_mac_tmp06;
NOT ngate_pg_dpfsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_dpfsr_mac_tmp07;
NOT ngate_pg_dpfsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_dpfsr_mac_tmp08;
NOT ngate_pg_dpfsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_dpfsr_mac_tmp09;
NOT ngate_pg_dpfsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_dpfsr_mac_tmp10;
NOT ngate_pg_dpfsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_dpfsr_mac_tmp11;
NOT ngate_pg_dpfsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_dpfsr_mac_tmp12;
NOT ngate_pg_dpfsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_dpfsr_mac_tmp13;
NOT ngate_pg_dpfsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_dpfsr_mac_tmp14;
NOT ngate_pg_dpfsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_dpfsr_mac_tmp15;
AND ngate_pg_dpfsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_dpfsr_mac_tmp16;
NOT ngate_pg_dpfsr_mac_tmp16 SRM2044 -outputlayer ngate_pg_dpfsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_dpfsr_mac_tmp01;
AND ngate_pd_dpfsr_mac_tmp01 SRM -outputlayer ngate_pd_dpfsr_mac_tmp02;
NOT ngate_pd_dpfsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_dpfsr_mac_tmp03;
NOT ngate_pd_dpfsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_dpfsr_mac_tmp04;
NOT ngate_pd_dpfsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_dpfsr_mac_tmp05;
NOT ngate_pd_dpfsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_dpfsr_mac_tmp06;
NOT ngate_pd_dpfsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_dpfsr_mac_tmp07;
NOT ngate_pd_dpfsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_dpfsr_mac_tmp08;
NOT ngate_pd_dpfsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_dpfsr_mac_tmp09;
NOT ngate_pd_dpfsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_dpfsr_mac_tmp10;
NOT ngate_pd_dpfsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_dpfsr_mac_tmp11;
NOT ngate_pd_dpfsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_dpfsr_mac_tmp12;
NOT ngate_pd_dpfsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_dpfsr_mac_tmp13;
NOT ngate_pd_dpfsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_dpfsr_mac_tmp14;
NOT ngate_pd_dpfsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_dpfsr_mac_tmp15;
AND ngate_pd_dpfsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_dpfsr_mac_tmp16;
NOT ngate_pd_dpfsr_mac_tmp16 SRM2044 -outputlayer ngate_pd_dpfsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_dpfsr_mac_tmp01;
AND pgate_pu_dpfsr_mac_tmp01 SRM -outputlayer pgate_pu_dpfsr_mac_tmp02;
NOT pgate_pu_dpfsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_dpfsr_mac_tmp03;
NOT pgate_pu_dpfsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_dpfsr_mac_tmp04;
NOT pgate_pu_dpfsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_dpfsr_mac_tmp05;
NOT pgate_pu_dpfsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_dpfsr_mac_tmp06;
NOT pgate_pu_dpfsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_dpfsr_mac_tmp07;
NOT pgate_pu_dpfsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_dpfsr_mac_tmp08;
NOT pgate_pu_dpfsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_dpfsr_mac_tmp09;
NOT pgate_pu_dpfsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_dpfsr_mac_tmp10;
NOT pgate_pu_dpfsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_dpfsr_mac_tmp11;
NOT pgate_pu_dpfsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_dpfsr_mac_tmp12;
NOT pgate_pu_dpfsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_dpfsr_mac_tmp13;
NOT pgate_pu_dpfsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_dpfsr_mac_tmp14;
NOT pgate_pu_dpfsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_dpfsr_mac_tmp15;
AND pgate_pu_dpfsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_dpfsr_mac_tmp16;
NOT pgate_pu_dpfsr_mac_tmp16 SRM2044 -outputlayer pgate_pu_dpfsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_camsr_mac_tmp01;
AND ngate_pg_camsr_mac_tmp01 SRM -outputlayer ngate_pg_camsr_mac_tmp02;
AND ngate_pg_camsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_camsr_mac_tmp03;
NOT ngate_pg_camsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_camsr_mac_tmp04;
NOT ngate_pg_camsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_camsr_mac_tmp05;
NOT ngate_pg_camsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_camsr_mac_tmp06;
NOT ngate_pg_camsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_camsr_mac_tmp07;
NOT ngate_pg_camsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_camsr_mac_tmp08;
NOT ngate_pg_camsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_camsr_mac_tmp09;
NOT ngate_pg_camsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_camsr_mac_tmp10;
NOT ngate_pg_camsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_camsr_mac_tmp11;
NOT ngate_pg_camsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_camsr_mac_tmp12;
NOT ngate_pg_camsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_camsr_mac_tmp13;
AND ngate_pg_camsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_camsr_mac_tmp14;
AND ngate_pg_camsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_camsr_mac_tmp15;
NOT ngate_pg_camsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_camsr_mac_tmp16;
NOT ngate_pg_camsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_camsr_mac_tmp17;
NOT ngate_pg_camsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_camsr_mac_tmp18;
NOT ngate_pg_camsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_camsr_mac_tmp19;
NOT ngate_pg_camsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_camsr_mac_tmp20;
NOT ngate_pg_camsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_camsr_mac_tmp21;
NOT ngate_pg_camsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_camsr_mac_tmp22;
NOT ngate_pg_camsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_camsr_mac_tmp23;
NOT ngate_pg_camsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_camsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_camsr_mac_tmp01;
AND ngate_pd_camsr_mac_tmp01 SRM -outputlayer ngate_pd_camsr_mac_tmp02;
NOT ngate_pd_camsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_camsr_mac_tmp03;
NOT ngate_pd_camsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_camsr_mac_tmp04;
NOT ngate_pd_camsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_camsr_mac_tmp05;
NOT ngate_pd_camsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_camsr_mac_tmp06;
NOT ngate_pd_camsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_camsr_mac_tmp07;
NOT ngate_pd_camsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_camsr_mac_tmp08;
NOT ngate_pd_camsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_camsr_mac_tmp09;
NOT ngate_pd_camsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_camsr_mac_tmp10;
NOT ngate_pd_camsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_camsr_mac_tmp11;
NOT ngate_pd_camsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_camsr_mac_tmp12;
NOT ngate_pd_camsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_camsr_mac_tmp13;
AND ngate_pd_camsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_camsr_mac_tmp14;
AND ngate_pd_camsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_camsr_mac_tmp15;
NOT ngate_pd_camsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_camsr_mac_tmp16;
NOT ngate_pd_camsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_camsr_mac_tmp17;
NOT ngate_pd_camsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_camsr_mac_tmp18;
NOT ngate_pd_camsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_camsr_mac_tmp19;
NOT ngate_pd_camsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_camsr_mac_tmp20;
NOT ngate_pd_camsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_camsr_mac_tmp21;
NOT ngate_pd_camsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_camsr_mac_tmp22;
NOT ngate_pd_camsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_camsr_mac_tmp23;
NOT ngate_pd_camsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_camsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_camsr_mac_tmp01;
AND pgate_pu_camsr_mac_tmp01 SRM -outputlayer pgate_pu_camsr_mac_tmp02;
NOT pgate_pu_camsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_camsr_mac_tmp03;
NOT pgate_pu_camsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_camsr_mac_tmp04;
NOT pgate_pu_camsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_camsr_mac_tmp05;
NOT pgate_pu_camsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_camsr_mac_tmp06;
NOT pgate_pu_camsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_camsr_mac_tmp07;
NOT pgate_pu_camsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_camsr_mac_tmp08;
NOT pgate_pu_camsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_camsr_mac_tmp09;
NOT pgate_pu_camsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_camsr_mac_tmp10;
NOT pgate_pu_camsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_camsr_mac_tmp11;
NOT pgate_pu_camsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_camsr_mac_tmp12;
NOT pgate_pu_camsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_camsr_mac_tmp13;
AND pgate_pu_camsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_camsr_mac_tmp14;
AND pgate_pu_camsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_camsr_mac_tmp15;
NOT pgate_pu_camsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_camsr_mac_tmp16;
NOT pgate_pu_camsr_mac_tmp16 SRM2031 -outputlayer pgate_pu_camsr_mac_tmp17;
NOT pgate_pu_camsr_mac_tmp17 SRM2032 -outputlayer pgate_pu_camsr_mac_tmp18;
NOT pgate_pu_camsr_mac_tmp18 SRM2033 -outputlayer pgate_pu_camsr_mac_tmp19;
NOT pgate_pu_camsr_mac_tmp19 SRM2034 -outputlayer pgate_pu_camsr_mac_tmp20;
NOT pgate_pu_camsr_mac_tmp20 SRM2035 -outputlayer pgate_pu_camsr_mac_tmp21;
NOT pgate_pu_camsr_mac_tmp21 SRM2037 -outputlayer pgate_pu_camsr_mac_tmp22;
NOT pgate_pu_camsr_mac_tmp22 SRM2038 -outputlayer pgate_pu_camsr_mac_tmp23;
NOT pgate_pu_camsr_mac_tmp23 SRM2044 -outputlayer pgate_pu_camsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_camcpsr_mac_tmp01;
AND ngate_pg_camcpsr_mac_tmp01 SRM -outputlayer ngate_pg_camcpsr_mac_tmp02;
AND ngate_pg_camcpsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_camcpsr_mac_tmp03;
NOT ngate_pg_camcpsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_camcpsr_mac_tmp04;
NOT ngate_pg_camcpsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_camcpsr_mac_tmp05;
NOT ngate_pg_camcpsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_camcpsr_mac_tmp06;
NOT ngate_pg_camcpsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_camcpsr_mac_tmp07;
NOT ngate_pg_camcpsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_camcpsr_mac_tmp08;
NOT ngate_pg_camcpsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_camcpsr_mac_tmp09;
NOT ngate_pg_camcpsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_camcpsr_mac_tmp10;
NOT ngate_pg_camcpsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_camcpsr_mac_tmp11;
NOT ngate_pg_camcpsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_camcpsr_mac_tmp12;
NOT ngate_pg_camcpsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_camcpsr_mac_tmp13;
NOT ngate_pg_camcpsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_camcpsr_mac_tmp14;
AND ngate_pg_camcpsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_camcpsr_mac_tmp15;
NOT ngate_pg_camcpsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_camcpsr_mac_tmp16;
NOT ngate_pg_camcpsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_camcpsr_mac_tmp17;
NOT ngate_pg_camcpsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_camcpsr_mac_tmp18;
NOT ngate_pg_camcpsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_camcpsr_mac_tmp19;
NOT ngate_pg_camcpsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_camcpsr_mac_tmp20;
NOT ngate_pg_camcpsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_camcpsr_mac_tmp21;
NOT ngate_pg_camcpsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_camcpsr_mac_tmp22;
NOT ngate_pg_camcpsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_camcpsr_mac_tmp23;
NOT ngate_pg_camcpsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_camcpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_camcpsr_mac_tmp01;
AND ngate_pd_camcpsr_mac_tmp01 SRM -outputlayer ngate_pd_camcpsr_mac_tmp02;
NOT ngate_pd_camcpsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_camcpsr_mac_tmp03;
NOT ngate_pd_camcpsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_camcpsr_mac_tmp04;
NOT ngate_pd_camcpsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_camcpsr_mac_tmp05;
NOT ngate_pd_camcpsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_camcpsr_mac_tmp06;
NOT ngate_pd_camcpsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_camcpsr_mac_tmp07;
NOT ngate_pd_camcpsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_camcpsr_mac_tmp08;
NOT ngate_pd_camcpsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_camcpsr_mac_tmp09;
NOT ngate_pd_camcpsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_camcpsr_mac_tmp10;
NOT ngate_pd_camcpsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_camcpsr_mac_tmp11;
NOT ngate_pd_camcpsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_camcpsr_mac_tmp12;
NOT ngate_pd_camcpsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_camcpsr_mac_tmp13;
NOT ngate_pd_camcpsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_camcpsr_mac_tmp14;
AND ngate_pd_camcpsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_camcpsr_mac_tmp15;
NOT ngate_pd_camcpsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_camcpsr_mac_tmp16;
NOT ngate_pd_camcpsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_camcpsr_mac_tmp17;
NOT ngate_pd_camcpsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_camcpsr_mac_tmp18;
NOT ngate_pd_camcpsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_camcpsr_mac_tmp19;
NOT ngate_pd_camcpsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_camcpsr_mac_tmp20;
NOT ngate_pd_camcpsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_camcpsr_mac_tmp21;
NOT ngate_pd_camcpsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_camcpsr_mac_tmp22;
NOT ngate_pd_camcpsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_camcpsr_mac_tmp23;
NOT ngate_pd_camcpsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_camcpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hdcamsr_mac_tmp01;
AND ngate_pg_hdcamsr_mac_tmp01 SRM -outputlayer ngate_pg_hdcamsr_mac_tmp02;
AND ngate_pg_hdcamsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hdcamsr_mac_tmp03;
NOT ngate_pg_hdcamsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hdcamsr_mac_tmp04;
NOT ngate_pg_hdcamsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hdcamsr_mac_tmp05;
NOT ngate_pg_hdcamsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hdcamsr_mac_tmp06;
NOT ngate_pg_hdcamsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hdcamsr_mac_tmp07;
NOT ngate_pg_hdcamsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hdcamsr_mac_tmp08;
NOT ngate_pg_hdcamsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hdcamsr_mac_tmp09;
NOT ngate_pg_hdcamsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hdcamsr_mac_tmp10;
NOT ngate_pg_hdcamsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hdcamsr_mac_tmp11;
NOT ngate_pg_hdcamsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hdcamsr_mac_tmp12;
NOT ngate_pg_hdcamsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hdcamsr_mac_tmp13;
AND ngate_pg_hdcamsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hdcamsr_mac_tmp14;
AND ngate_pg_hdcamsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hdcamsr_mac_tmp15;
NOT ngate_pg_hdcamsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hdcamsr_mac_tmp16;
AND ngate_pg_hdcamsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_hdcamsr_mac_tmp17;
NOT ngate_pg_hdcamsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_hdcamsr_mac_tmp18;
NOT ngate_pg_hdcamsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_hdcamsr_mac_tmp19;
NOT ngate_pg_hdcamsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_hdcamsr_mac_tmp20;
NOT ngate_pg_hdcamsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_hdcamsr_mac_tmp21;
NOT ngate_pg_hdcamsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_hdcamsr_mac_tmp22;
NOT ngate_pg_hdcamsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_hdcamsr_mac_tmp23;
NOT ngate_pg_hdcamsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_hdcamsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hdcamsr_mac_tmp01;
AND ngate_pd_hdcamsr_mac_tmp01 SRM -outputlayer ngate_pd_hdcamsr_mac_tmp02;
NOT ngate_pd_hdcamsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hdcamsr_mac_tmp03;
NOT ngate_pd_hdcamsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hdcamsr_mac_tmp04;
NOT ngate_pd_hdcamsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hdcamsr_mac_tmp05;
NOT ngate_pd_hdcamsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hdcamsr_mac_tmp06;
NOT ngate_pd_hdcamsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hdcamsr_mac_tmp07;
NOT ngate_pd_hdcamsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hdcamsr_mac_tmp08;
NOT ngate_pd_hdcamsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hdcamsr_mac_tmp09;
NOT ngate_pd_hdcamsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hdcamsr_mac_tmp10;
NOT ngate_pd_hdcamsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hdcamsr_mac_tmp11;
NOT ngate_pd_hdcamsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hdcamsr_mac_tmp12;
NOT ngate_pd_hdcamsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hdcamsr_mac_tmp13;
AND ngate_pd_hdcamsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hdcamsr_mac_tmp14;
AND ngate_pd_hdcamsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hdcamsr_mac_tmp15;
NOT ngate_pd_hdcamsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hdcamsr_mac_tmp16;
AND ngate_pd_hdcamsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_hdcamsr_mac_tmp17;
NOT ngate_pd_hdcamsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_hdcamsr_mac_tmp18;
NOT ngate_pd_hdcamsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_hdcamsr_mac_tmp19;
NOT ngate_pd_hdcamsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_hdcamsr_mac_tmp20;
NOT ngate_pd_hdcamsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_hdcamsr_mac_tmp21;
NOT ngate_pd_hdcamsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_hdcamsr_mac_tmp22;
NOT ngate_pd_hdcamsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_hdcamsr_mac_tmp23;
NOT ngate_pd_hdcamsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_hdcamsr_mac;
AND pgate_s_normal SRMDEVi -outputlayer pgate_pu_hdcamsr_mac_tmp01;
AND pgate_pu_hdcamsr_mac_tmp01 SRM -outputlayer pgate_pu_hdcamsr_mac_tmp02;
NOT pgate_pu_hdcamsr_mac_tmp02 SRM2010 -outputlayer pgate_pu_hdcamsr_mac_tmp03;
NOT pgate_pu_hdcamsr_mac_tmp03 SRM2012 -outputlayer pgate_pu_hdcamsr_mac_tmp04;
NOT pgate_pu_hdcamsr_mac_tmp04 SRM2013 -outputlayer pgate_pu_hdcamsr_mac_tmp05;
NOT pgate_pu_hdcamsr_mac_tmp05 SRM2014 -outputlayer pgate_pu_hdcamsr_mac_tmp06;
NOT pgate_pu_hdcamsr_mac_tmp06 SRM2015 -outputlayer pgate_pu_hdcamsr_mac_tmp07;
NOT pgate_pu_hdcamsr_mac_tmp07 SRM2017 -outputlayer pgate_pu_hdcamsr_mac_tmp08;
NOT pgate_pu_hdcamsr_mac_tmp08 SRM2018 -outputlayer pgate_pu_hdcamsr_mac_tmp09;
NOT pgate_pu_hdcamsr_mac_tmp09 SRM2019 -outputlayer pgate_pu_hdcamsr_mac_tmp10;
NOT pgate_pu_hdcamsr_mac_tmp10 SRM2020 -outputlayer pgate_pu_hdcamsr_mac_tmp11;
NOT pgate_pu_hdcamsr_mac_tmp11 SRM2021 -outputlayer pgate_pu_hdcamsr_mac_tmp12;
NOT pgate_pu_hdcamsr_mac_tmp12 SRM2022 -outputlayer pgate_pu_hdcamsr_mac_tmp13;
AND pgate_pu_hdcamsr_mac_tmp13 SRM2025 -outputlayer pgate_pu_hdcamsr_mac_tmp14;
AND pgate_pu_hdcamsr_mac_tmp14 SRM2026 -outputlayer pgate_pu_hdcamsr_mac_tmp15;
NOT pgate_pu_hdcamsr_mac_tmp15 SRM2030 -outputlayer pgate_pu_hdcamsr_mac_tmp16;
AND pgate_pu_hdcamsr_mac_tmp16 SRM2031 -outputlayer pgate_pu_hdcamsr_mac_tmp17;
NOT pgate_pu_hdcamsr_mac_tmp17 SRM2032 -outputlayer pgate_pu_hdcamsr_mac_tmp18;
NOT pgate_pu_hdcamsr_mac_tmp18 SRM2033 -outputlayer pgate_pu_hdcamsr_mac_tmp19;
NOT pgate_pu_hdcamsr_mac_tmp19 SRM2034 -outputlayer pgate_pu_hdcamsr_mac_tmp20;
NOT pgate_pu_hdcamsr_mac_tmp20 SRM2035 -outputlayer pgate_pu_hdcamsr_mac_tmp21;
NOT pgate_pu_hdcamsr_mac_tmp21 SRM2037 -outputlayer pgate_pu_hdcamsr_mac_tmp22;
NOT pgate_pu_hdcamsr_mac_tmp22 SRM2038 -outputlayer pgate_pu_hdcamsr_mac_tmp23;
NOT pgate_pu_hdcamsr_mac_tmp23 SRM2044 -outputlayer pgate_pu_hdcamsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pg_hdcamcpsr_mac_tmp01;
AND ngate_pg_hdcamcpsr_mac_tmp01 SRM -outputlayer ngate_pg_hdcamcpsr_mac_tmp02;
AND ngate_pg_hdcamcpsr_mac_tmp02 SRM2010 -outputlayer ngate_pg_hdcamcpsr_mac_tmp03;
NOT ngate_pg_hdcamcpsr_mac_tmp03 SRM2012 -outputlayer ngate_pg_hdcamcpsr_mac_tmp04;
NOT ngate_pg_hdcamcpsr_mac_tmp04 SRM2013 -outputlayer ngate_pg_hdcamcpsr_mac_tmp05;
NOT ngate_pg_hdcamcpsr_mac_tmp05 SRM2014 -outputlayer ngate_pg_hdcamcpsr_mac_tmp06;
NOT ngate_pg_hdcamcpsr_mac_tmp06 SRM2015 -outputlayer ngate_pg_hdcamcpsr_mac_tmp07;
NOT ngate_pg_hdcamcpsr_mac_tmp07 SRM2017 -outputlayer ngate_pg_hdcamcpsr_mac_tmp08;
NOT ngate_pg_hdcamcpsr_mac_tmp08 SRM2018 -outputlayer ngate_pg_hdcamcpsr_mac_tmp09;
NOT ngate_pg_hdcamcpsr_mac_tmp09 SRM2019 -outputlayer ngate_pg_hdcamcpsr_mac_tmp10;
NOT ngate_pg_hdcamcpsr_mac_tmp10 SRM2020 -outputlayer ngate_pg_hdcamcpsr_mac_tmp11;
NOT ngate_pg_hdcamcpsr_mac_tmp11 SRM2021 -outputlayer ngate_pg_hdcamcpsr_mac_tmp12;
NOT ngate_pg_hdcamcpsr_mac_tmp12 SRM2022 -outputlayer ngate_pg_hdcamcpsr_mac_tmp13;
NOT ngate_pg_hdcamcpsr_mac_tmp13 SRM2025 -outputlayer ngate_pg_hdcamcpsr_mac_tmp14;
AND ngate_pg_hdcamcpsr_mac_tmp14 SRM2026 -outputlayer ngate_pg_hdcamcpsr_mac_tmp15;
NOT ngate_pg_hdcamcpsr_mac_tmp15 SRM2030 -outputlayer ngate_pg_hdcamcpsr_mac_tmp16;
AND ngate_pg_hdcamcpsr_mac_tmp16 SRM2031 -outputlayer ngate_pg_hdcamcpsr_mac_tmp17;
NOT ngate_pg_hdcamcpsr_mac_tmp17 SRM2032 -outputlayer ngate_pg_hdcamcpsr_mac_tmp18;
NOT ngate_pg_hdcamcpsr_mac_tmp18 SRM2033 -outputlayer ngate_pg_hdcamcpsr_mac_tmp19;
NOT ngate_pg_hdcamcpsr_mac_tmp19 SRM2034 -outputlayer ngate_pg_hdcamcpsr_mac_tmp20;
NOT ngate_pg_hdcamcpsr_mac_tmp20 SRM2035 -outputlayer ngate_pg_hdcamcpsr_mac_tmp21;
NOT ngate_pg_hdcamcpsr_mac_tmp21 SRM2037 -outputlayer ngate_pg_hdcamcpsr_mac_tmp22;
NOT ngate_pg_hdcamcpsr_mac_tmp22 SRM2038 -outputlayer ngate_pg_hdcamcpsr_mac_tmp23;
NOT ngate_pg_hdcamcpsr_mac_tmp23 SRM2044 -outputlayer ngate_pg_hdcamcpsr_mac;
AND ngate_s_normal SRMDEVi -outputlayer ngate_pd_hdcamcpsr_mac_tmp01;
AND ngate_pd_hdcamcpsr_mac_tmp01 SRM -outputlayer ngate_pd_hdcamcpsr_mac_tmp02;
NOT ngate_pd_hdcamcpsr_mac_tmp02 SRM2010 -outputlayer ngate_pd_hdcamcpsr_mac_tmp03;
NOT ngate_pd_hdcamcpsr_mac_tmp03 SRM2012 -outputlayer ngate_pd_hdcamcpsr_mac_tmp04;
NOT ngate_pd_hdcamcpsr_mac_tmp04 SRM2013 -outputlayer ngate_pd_hdcamcpsr_mac_tmp05;
NOT ngate_pd_hdcamcpsr_mac_tmp05 SRM2014 -outputlayer ngate_pd_hdcamcpsr_mac_tmp06;
NOT ngate_pd_hdcamcpsr_mac_tmp06 SRM2015 -outputlayer ngate_pd_hdcamcpsr_mac_tmp07;
NOT ngate_pd_hdcamcpsr_mac_tmp07 SRM2017 -outputlayer ngate_pd_hdcamcpsr_mac_tmp08;
NOT ngate_pd_hdcamcpsr_mac_tmp08 SRM2018 -outputlayer ngate_pd_hdcamcpsr_mac_tmp09;
NOT ngate_pd_hdcamcpsr_mac_tmp09 SRM2019 -outputlayer ngate_pd_hdcamcpsr_mac_tmp10;
NOT ngate_pd_hdcamcpsr_mac_tmp10 SRM2020 -outputlayer ngate_pd_hdcamcpsr_mac_tmp11;
NOT ngate_pd_hdcamcpsr_mac_tmp11 SRM2021 -outputlayer ngate_pd_hdcamcpsr_mac_tmp12;
NOT ngate_pd_hdcamcpsr_mac_tmp12 SRM2022 -outputlayer ngate_pd_hdcamcpsr_mac_tmp13;
NOT ngate_pd_hdcamcpsr_mac_tmp13 SRM2025 -outputlayer ngate_pd_hdcamcpsr_mac_tmp14;
AND ngate_pd_hdcamcpsr_mac_tmp14 SRM2026 -outputlayer ngate_pd_hdcamcpsr_mac_tmp15;
NOT ngate_pd_hdcamcpsr_mac_tmp15 SRM2030 -outputlayer ngate_pd_hdcamcpsr_mac_tmp16;
AND ngate_pd_hdcamcpsr_mac_tmp16 SRM2031 -outputlayer ngate_pd_hdcamcpsr_mac_tmp17;
NOT ngate_pd_hdcamcpsr_mac_tmp17 SRM2032 -outputlayer ngate_pd_hdcamcpsr_mac_tmp18;
NOT ngate_pd_hdcamcpsr_mac_tmp18 SRM2033 -outputlayer ngate_pd_hdcamcpsr_mac_tmp19;
NOT ngate_pd_hdcamcpsr_mac_tmp19 SRM2034 -outputlayer ngate_pd_hdcamcpsr_mac_tmp20;
NOT ngate_pd_hdcamcpsr_mac_tmp20 SRM2035 -outputlayer ngate_pd_hdcamcpsr_mac_tmp21;
NOT ngate_pd_hdcamcpsr_mac_tmp21 SRM2037 -outputlayer ngate_pd_hdcamcpsr_mac_tmp22;
NOT ngate_pd_hdcamcpsr_mac_tmp22 SRM2038 -outputlayer ngate_pd_hdcamcpsr_mac_tmp23;
NOT ngate_pd_hdcamcpsr_mac_tmp23 SRM2044 -outputlayer ngate_pd_hdcamcpsr_mac;
OR POi SR_DPO -outputlayer PO2;
OR TCDDMY ICOVL -outputlayer TCDOVL;
NOT PO2 TCDOVL -outputlayer PO3;
OR CPOi DCPO -outputlayer CPO;
COPY CPO -outputlayer poly_cut;
NOT PO3 poly_cut -outputlayer POx;
COPY POx -outputlayer poly_rc;
NOT poly_rc SR_DPO -outputlayer realpo;
OR ODi SR_DOD -outputlayer ODz;
OR SRM SRAMDMY -outputlayer SRM_all;
AND SRMDEVi SRM_all -outputlayer SRMDEV;
OR ODz SRMDEV -outputlayer ODy;
NOT ODy TCDOVL -outputlayer ODv;
COPY ODv -outputlayer ODx;
AND RODMY SRM_all -outputlayer RODMY_srm;
NOT ODx RODMY_srm -outputlayer OD;
NOT OD RODMY_srm -outputlayer diffa2;
OR MDi DMD -outputlayer MDz;
OR CMDi DCMD -outputlayer CMD;
NOT MDz CMD -outputlayer MDx;
SELECT -INTERACT diffa2 MDx -outputlayer diff1;
OR diff1 MDx -outputlayer diff_MD;
SELECT -INTERACT MDx VDi -outputlayer MD_valid2;
SELECT -LABEL "MDx" -TEXTNAME "?" -TEXTLAYER MD_text -outputlayer MD_valid4;
OR MD_valid2 MD_valid4 -outputlayer MD_valid_all1;
SELECT -INTERACT VGi VDRi -outputlayer VG_VDR;
OR VDRi VG_VDR -outputlayer VDR;
SELECT -INTERACT MDx VDR -outputlayer MD_valid5;
OR MD_valid_all1 MD_valid5 -outputlayer MD_valid;
SELECT -INTERACT diff_MD MD_valid -outputlayer diff_valid;
AND diffa2 diff_valid -outputlayer diffa;
SELECT -INTERACT diffa MDx -outputlayer diff;
SELECT -INSIDE poly_rc diff -outputlayer dumpo1;
SELECT -INTERACT dumpo1 VGi -NOT -outputlayer dumpo2;
NOT realpo dumpo2 -outputlayer gate1a;
COPY diff -outputlayer mdiff1;
NOT diffa2 mdiff1 -outputlayer diff_float;
SELECT -LABEL "POx" -TEXTNAME "?" -TEXTLAYER poly_text -outputlayer valid_PO2;
SELECT -INTERACT POx VGi -outputlayer valid_PO3;
OR valid_PO2 valid_PO3 -outputlayer valid_PO;
SELECT -INTERACT diff_float valid_PO -outputlayer mdiff2;
OR mdiff1 mdiff2 -outputlayer mdiff_all1;
NOT diffa2 mdiff_all1 -outputlayer mdiff_all2;
NOT diffa2 mdiff_all2 -outputlayer mdiff;
AND gate1a mdiff -outputlayer gate1;
NOT gate1 SRM_all -outputlayer gate_a;
NOT gate_a RFDMY -outputlayer gate;
NOT gate nxwell -outputlayer gatennw;
AND DC3 NPi -outputlayer dc3_np;
AND DC2_IO_FB2 NPi -outputlayer dc2_io_fb2_np;
OR dc3_np dc2_io_fb2_np -outputlayer final_dc_np;
AND DC3 PPi -outputlayer dc3_pp;
OR dc3_np dc3_pp -outputlayer dc1_pp1;
NOT DC1 dc1_pp1 -outputlayer dc1_pp;
OR dc3_pp dc1_pp -outputlayer final_dc_pp1;
AND DC2_IO_FB2 PPi -outputlayer dc2_io_fb2_pp;
OR final_dc_pp1 dc2_io_fb2_pp -outputlayer final_dc_pp2;
OR dc2_io_fb2_np dc2_io_fb2_pp -outputlayer dc2_io_pp1;
NOT DC2_IO dc2_io_pp1 -outputlayer dc2_io_pp;
OR final_dc_pp2 dc2_io_pp -outputlayer final_dc_pp3;
OR final_dc_pp3 DC_OTHERS -outputlayer final_dc_pp;
OR final_dc_np final_dc_pp -outputlayer dc_implant;
NOT NPi dc_implant -outputlayer NP1;
OR NP1 final_dc_np -outputlayer NP;
AND gatennw NP -outputlayer tngate0;
NOT VARi SR_DOD -outputlayer VAR;
OR BJTDMYi IBJTDMY -outputlayer BJTDMY1;
NOT BJTDMY1 SR_DOD -outputlayer BJTDMY;
OR VAR BJTDMY -outputlayer mos_exclude_layer1;
NOT DIODMYi SR_DOD -outputlayer DIODMY;
OR mos_exclude_layer1 DIODMY -outputlayer mos_exclude_layer2;
OR mos_exclude_layer2 GATED -outputlayer mos_exclude_layer3;
OR mos_exclude_layer3 NWDMY -outputlayer mos_exclude_layer4;
OR mos_exclude_layer4 HIA_DUMMY -outputlayer mos_exclude_layer;
NOT tngate0 mos_exclude_layer -outputlayer tngate1;
AND PODE_GATEi POx -outputlayer PODE_GATE;
AND POx OD -outputlayer Small_Poly3;
AND Small_Poly3 PODE_GATE -outputlayer Small_Poly2;
EXTE OD OD -lt "MINGRID_RECT1" -ABUT -EQ 90 -OUTPUT REGION -INTERSECTING ONLY EXT_OD_CORN;
SELECT -INTERACT Small_Poly2 EXT_OD_CORN -outputlayer Small_Poly;
EDGE_BOOLEAN -INSIDE Small_Poly OD -outputlayer Small_gate_edge1;
NOT POx SR_DPO -outputlayer PO;
EDGE_SELECT -COINCIDENT_ONLY Small_gate_edge1 PO -outputlayer Small_gate_edge;
INTE Small_gate_edge Small_gate_edge -lt "L_SHAPE_OD_GATE_LEN" -METRIC OPPOSITE -PARALLEL ONLY -OUTPUT REGION Pre_Small_gate1;
INTE OD OD -lt "MINGRID_RECT1" -ABUT -EQ 90 -OUTPUT REGION -INTERSECTING ONLY INT_OD_CORN;
SELECT -INTERACT Small_Poly2 INT_OD_CORN -NOT -outputlayer Mpode_gate1;
SELECT -INTERACT Mpode_gate1 EXT_OD_CORN -NOT -outputlayer Mpode_gate;
OR Pre_Small_gate1 Mpode_gate -outputlayer Pre_Small_gate;
AND PODE_GATE Pre_Small_gate -outputlayer PODE_4T;
AND tngate1 PODE_4T -outputlayer nch_mpode_mac_gate1;
COPY OD12 -outputlayer OD2;
NOT nch_mpode_mac_gate1 OD2 -outputlayer nch_mpode_mac_gate2;
COPY dc3_np -outputlayer dc3_nelvt;
COPY dc3_nelvt -outputlayer final_dc_nelvt;
COPY dc2_io_fb2_np -outputlayer dc2_nsvt;
COPY dc2_nsvt -outputlayer final_dc_nsvt;
OR final_dc_nelvt final_dc_nsvt -outputlayer dc_vt_all1;
NOT DC2_IO dc2_io_pp1 -outputlayer dc2_pelvt1;
OR dc2_pelvt1 dc2_io_fb2_pp -outputlayer dc2_pelvt;
NOT DC1 DC3 -outputlayer final_dc_pelvt1;
OR dc2_pelvt final_dc_pelvt1 -outputlayer final_dc_pelvt2;
COPY dc3_pp -outputlayer dc3_pelvt;
OR final_dc_pelvt2 dc3_pelvt -outputlayer final_dc_pelvt3;
OR final_dc_pelvt3 DC_OTHERS -outputlayer final_dc_pelvt;
OR dc_vt_all1 final_dc_pelvt -outputlayer dc_vt_all;
NOT VTS_Ni dc_vt_all -outputlayer VTS_N1;
OR VTS_N1 final_dc_nsvt -outputlayer VTS_N;
SELECT -INTERACT nch_mpode_mac_gate2 VTS_N -outputlayer nch_mpodesvt_mac_gate;
NOT VTL_Ni dc_vt_all -outputlayer VTL_N;
SELECT -INTERACT nch_mpode_mac_gate2 VTL_N -outputlayer nch_mpodelvt_mac_gate1;
SELECT -INTERACT nch_mpodelvt_mac_gate1 VTS_N -NOT -outputlayer nch_mpodelvt_mac_gate3;
NOT VTLN_LL dc_vt_all -outputlayer VTL_NLL;
SELECT -INTERACT nch_mpodelvt_mac_gate3 VTL_NLL -NOT -outputlayer nch_mpodelvt_mac_gate;
NOT VTUL_Ni dc_vt_all -outputlayer VTUL_N;
SELECT -INTERACT nch_mpode_mac_gate2 VTUL_N -outputlayer nch_mpodeulvt_mac_gate1;
SELECT -INTERACT nch_mpodeulvt_mac_gate1 VTS_N -NOT -outputlayer nch_mpodeulvt_mac_gate3;
SELECT -INTERACT nch_mpodeulvt_mac_gate3 VTL_NLL -NOT -outputlayer nch_mpodeulvt_mac_gate4;
SELECT -INTERACT nch_mpodeulvt_mac_gate4 VTL_N -NOT -outputlayer nch_mpodeulvt_mac_gate5;
NOT VTULN_LL dc_vt_all -outputlayer VTUL_NLL;
SELECT -INTERACT nch_mpodeulvt_mac_gate5 VTUL_NLL -NOT -outputlayer nch_mpodeulvt_mac_gate;
NOT VTEL_Ni dc_vt_all -outputlayer VTEL_N1;
OR VTEL_N1 final_dc_nelvt -outputlayer VTEL_N;
SELECT -INTERACT nch_mpode_mac_gate2 VTEL_N -outputlayer nch_mpodeelvt_mac_gate1;
SELECT -INTERACT nch_mpodeelvt_mac_gate1 VTS_N -NOT -outputlayer nch_mpodeelvt_mac_gate3;
SELECT -INTERACT nch_mpodeelvt_mac_gate3 VTL_NLL -NOT -outputlayer nch_mpodeelvt_mac_gate4;
SELECT -INTERACT nch_mpodeelvt_mac_gate4 VTL_N -NOT -outputlayer nch_mpodeelvt_mac_gate5;
SELECT -INTERACT nch_mpodeelvt_mac_gate5 VTUL_NLL -NOT -outputlayer nch_mpodeelvt_mac_gate6;
SELECT -INTERACT nch_mpodeelvt_mac_gate6 VTUL_N -NOT -outputlayer nch_mpodeelvt_mac_gate;
SELECT -INTERACT nch_mpode_mac_gate2 VTL_NLL -outputlayer nch_mpodelvtll_mac_gate1;
SELECT -INTERACT nch_mpodelvtll_mac_gate1 VTS_N -NOT -outputlayer nch_mpodelvtll_mac_gate;
SELECT -INTERACT nch_mpode_mac_gate2 VTUL_NLL -outputlayer nch_mpodeulvtll_mac_gate1;
SELECT -INTERACT nch_mpodeulvtll_mac_gate1 VTS_N -NOT -outputlayer nch_mpodeulvtll_mac_gate3;
SELECT -INTERACT nch_mpodeulvtll_mac_gate3 VTL_NLL -NOT -outputlayer nch_mpodeulvtll_mac_gate4;
SELECT -INTERACT nch_mpodeulvtll_mac_gate4 VTL_N -NOT -outputlayer nch_mpodeulvtll_mac_gate;
AND nch_mpode_mac_gate1 OD12 -outputlayer nch_mpode12_mac_gate1;
NOT nch_mpode12_mac_gate1 OD12_15 -outputlayer nch_mpode12_mac_gate;
AND nch_mpode12_mac_gate1 OD12_15 -outputlayer nch_mpode12od15_mac_gate;
AND gate nxwell -outputlayer gatenw;
NOT PPi dc_implant -outputlayer PP1;
OR PP1 final_dc_pp -outputlayer PP;
AND gatenw PP -outputlayer tpgate0;
NOT tpgate0 mos_exclude_layer -outputlayer tpgate1;
AND tpgate1 PODE_4T -outputlayer pch_mpode_mac_gate1;
NOT pch_mpode_mac_gate1 OD2 -outputlayer pch_mpode_mac_gate2;
NOT VTS_Pi dc_vt_all -outputlayer VTS_P;
SELECT -INTERACT pch_mpode_mac_gate2 VTS_P -outputlayer pch_mpodesvt_mac_gate;
NOT VTL_Pi dc_vt_all -outputlayer VTL_P;
SELECT -INTERACT pch_mpode_mac_gate2 VTL_P -outputlayer pch_mpodelvt_mac_gate1;
SELECT -INTERACT pch_mpodelvt_mac_gate1 VTS_P -NOT -outputlayer pch_mpodelvt_mac_gate3;
NOT VTLP_LL dc_vt_all -outputlayer VTL_PLL;
SELECT -INTERACT pch_mpodelvt_mac_gate3 VTL_PLL -NOT -outputlayer pch_mpodelvt_mac_gate;
NOT VTUL_Pi dc_vt_all -outputlayer VTUL_P;
SELECT -INTERACT pch_mpode_mac_gate2 VTUL_P -outputlayer pch_mpodeulvt_mac_gate1;
SELECT -INTERACT pch_mpodeulvt_mac_gate1 VTS_P -NOT -outputlayer pch_mpodeulvt_mac_gate3;
SELECT -INTERACT pch_mpodeulvt_mac_gate3 VTL_PLL -NOT -outputlayer pch_mpodeulvt_mac_gate4;
SELECT -INTERACT pch_mpodeulvt_mac_gate4 VTL_P -NOT -outputlayer pch_mpodeulvt_mac_gate5;
NOT VTULP_LL dc_vt_all -outputlayer VTUL_PLL;
SELECT -INTERACT pch_mpodeulvt_mac_gate5 VTUL_PLL -NOT -outputlayer pch_mpodeulvt_mac_gate;
NOT VTEL_Pi dc_vt_all -outputlayer VTEL_P1;
OR VTEL_P1 final_dc_pelvt -outputlayer VTEL_P;
SELECT -INTERACT pch_mpode_mac_gate2 VTEL_P -outputlayer pch_mpodeelvt_mac_gate1;
SELECT -INTERACT pch_mpodeelvt_mac_gate1 VTS_P -NOT -outputlayer pch_mpodeelvt_mac_gate3;
SELECT -INTERACT pch_mpodeelvt_mac_gate3 VTL_PLL -NOT -outputlayer pch_mpodeelvt_mac_gate4;
SELECT -INTERACT pch_mpodeelvt_mac_gate4 VTL_P -NOT -outputlayer pch_mpodeelvt_mac_gate5;
SELECT -INTERACT pch_mpodeelvt_mac_gate5 VTUL_PLL -NOT -outputlayer pch_mpodeelvt_mac_gate6;
SELECT -INTERACT pch_mpodeelvt_mac_gate6 VTUL_P -NOT -outputlayer pch_mpodeelvt_mac_gate;
SELECT -INTERACT pch_mpode_mac_gate2 VTL_PLL -outputlayer pch_mpodelvtll_mac_gate1;
SELECT -INTERACT pch_mpodelvtll_mac_gate1 VTS_P -NOT -outputlayer pch_mpodelvtll_mac_gate;
SELECT -INTERACT pch_mpode_mac_gate2 VTUL_PLL -outputlayer pch_mpodeulvtll_mac_gate1;
SELECT -INTERACT pch_mpodeulvtll_mac_gate1 VTS_P -NOT -outputlayer pch_mpodeulvtll_mac_gate3;
SELECT -INTERACT pch_mpodeulvtll_mac_gate3 VTL_PLL -NOT -outputlayer pch_mpodeulvtll_mac_gate4;
SELECT -INTERACT pch_mpodeulvtll_mac_gate4 VTL_P -NOT -outputlayer pch_mpodeulvtll_mac_gate;
AND pch_mpode_mac_gate1 OD12 -outputlayer pch_mpode12_mac_gate1;
NOT pch_mpode12_mac_gate1 OD12_15 -outputlayer pch_mpode12_mac_gate;
AND pch_mpode12_mac_gate1 OD12_15 -outputlayer pch_mpode12od15_mac_gate;
AND mdiff NP -outputlayer nthin1;
NOT nthin1 SR_DPO -outputlayer nthin;
NOT diffa diff -outputlayer diffb;
AND diffb NP -outputlayer ndiffb;
OR nthin ndiffb -outputlayer tndiff_ori1;
NOT diffa2 diffa -outputlayer diffc;
AND diffc NP -outputlayer ndiffrc;
OR tndiff_ori1 ndiffrc -outputlayer tndiff_ori2;
NOT tndiff_ori2 POx -outputlayer tndiff_ori;
NOT PODE_GATE Pre_Small_gate -outputlayer PODE_3T_1;
AND PODE_3T_1 OD -outputlayer PODE_3T;
EDGE_SELECT -COINCIDENT_ONLY PODE_3T tndiff_ori -outputlayer npode_edge1;
EDGE_EXPAND npode_edge1 -OUTSIDE_BY 0.001 -outputlayer npode_edge2;
NOT tndiff_ori npode_edge2 -outputlayer npode_edge3;
NOT tndiff_ori npode_edge3 -outputlayer npode_edge;
AND tngate1 PODE_3T -outputlayer npode_mac_gate1;
NOT npode_mac_gate1 OD2 -outputlayer npode_mac_gate2;
SELECT -INTERACT npode_mac_gate2 VTS_N -outputlayer npode_svt_mac_gate;
SELECT -INTERACT npode_edge npode_svt_mac_gate -outputlayer npode_svt_mac_gate_edge;
SELECT -INTERACT npode_mac_gate2 VTL_N -outputlayer npode_lvt_mac_gate1;
SELECT -INTERACT npode_lvt_mac_gate1 VTS_N -NOT -outputlayer npode_lvt_mac_gate3;
SELECT -INTERACT npode_lvt_mac_gate3 VTL_NLL -NOT -outputlayer npode_lvt_mac_gate;
SELECT -INTERACT npode_edge npode_lvt_mac_gate -outputlayer npode_lvt_mac_gate_edge;
SELECT -INTERACT npode_mac_gate2 VTUL_N -outputlayer npode_ulvt_mac_gate1;
SELECT -INTERACT npode_ulvt_mac_gate1 VTS_N -NOT -outputlayer npode_ulvt_mac_gate3;
SELECT -INTERACT npode_ulvt_mac_gate3 VTL_NLL -NOT -outputlayer npode_ulvt_mac_gate4;
SELECT -INTERACT npode_ulvt_mac_gate4 VTL_N -NOT -outputlayer npode_ulvt_mac_gate5;
SELECT -INTERACT npode_ulvt_mac_gate5 VTUL_NLL -NOT -outputlayer npode_ulvt_mac_gate;
SELECT -INTERACT npode_edge npode_ulvt_mac_gate -outputlayer npode_ulvt_mac_gate_edge;
SELECT -INTERACT npode_mac_gate2 VTEL_N -outputlayer npode_elvt_mac_gate1;
SELECT -INTERACT npode_elvt_mac_gate1 VTS_N -NOT -outputlayer npode_elvt_mac_gate3;
SELECT -INTERACT npode_elvt_mac_gate3 VTL_NLL -NOT -outputlayer npode_elvt_mac_gate4;
SELECT -INTERACT npode_elvt_mac_gate4 VTL_N -NOT -outputlayer npode_elvt_mac_gate5;
SELECT -INTERACT npode_elvt_mac_gate5 VTUL_NLL -NOT -outputlayer npode_elvt_mac_gate6;
SELECT -INTERACT npode_elvt_mac_gate6 VTUL_N -NOT -outputlayer npode_elvt_mac_gate;
SELECT -INTERACT npode_edge npode_elvt_mac_gate -outputlayer npode_elvt_mac_gate_edge;
SELECT -INTERACT npode_mac_gate2 VTL_NLL -outputlayer npode_lvtll_mac_gate1;
SELECT -INTERACT npode_lvtll_mac_gate1 VTS_N -NOT -outputlayer npode_lvtll_mac_gate;
SELECT -INTERACT npode_edge npode_lvtll_mac_gate -outputlayer npode_lvtll_mac_gate_edge;
SELECT -INTERACT npode_mac_gate2 VTUL_NLL -outputlayer npode_ulvtll_mac_gate1;
SELECT -INTERACT npode_ulvtll_mac_gate1 VTS_N -NOT -outputlayer npode_ulvtll_mac_gate3;
SELECT -INTERACT npode_ulvtll_mac_gate3 VTL_NLL -NOT -outputlayer npode_ulvtll_mac_gate4;
SELECT -INTERACT npode_ulvtll_mac_gate4 VTL_N -NOT -outputlayer npode_ulvtll_mac_gate;
SELECT -INTERACT npode_edge npode_ulvtll_mac_gate -outputlayer npode_ulvtll_mac_gate_edge;
AND npode_mac_gate1 OD12 -outputlayer npode_12_mac_gate1;
NOT npode_12_mac_gate1 OD12_15 -outputlayer npode_12_mac_gate;
SELECT -INTERACT npode_edge npode_12_mac_gate -outputlayer npode_12_mac_gate_edge;
AND npode_12_mac_gate1 OD12_15 -outputlayer npode_12od15_mac_gate;
SELECT -INTERACT npode_edge npode_12od15_mac_gate -outputlayer npode_12od15_mac_gate_edge;
AND mdiff PP -outputlayer pthin1;
NOT pthin1 SR_DPO -outputlayer pthin;
NOT diffb ndiffb -outputlayer pdiffb;
OR pthin pdiffb -outputlayer tpdiff_ori1;
NOT diffc ndiffrc -outputlayer pdiffrc;
OR tpdiff_ori1 pdiffrc -outputlayer tpdiff_ori2;
NOT tpdiff_ori2 POx -outputlayer tpdiff_ori;
EDGE_SELECT -COINCIDENT_ONLY PODE_3T tpdiff_ori -outputlayer ppode_edge1;
EDGE_EXPAND ppode_edge1 -OUTSIDE_BY 0.001 -outputlayer ppode_edge2;
NOT tpdiff_ori ppode_edge2 -outputlayer ppode_edge3;
NOT tpdiff_ori ppode_edge3 -outputlayer ppode_edge;
AND tpgate1 PODE_3T -outputlayer ppode_mac_gate1;
NOT ppode_mac_gate1 OD2 -outputlayer ppode_mac_gate2;
SELECT -INTERACT ppode_mac_gate2 VTS_P -outputlayer ppode_svt_mac_gate;
SELECT -INTERACT ppode_edge ppode_svt_mac_gate -outputlayer ppode_svt_mac_gate_edge;
SELECT -INTERACT ppode_mac_gate2 VTL_P -outputlayer ppode_lvt_mac_gate1;
SELECT -INTERACT ppode_lvt_mac_gate1 VTS_P -NOT -outputlayer ppode_lvt_mac_gate3;
SELECT -INTERACT ppode_lvt_mac_gate3 VTL_PLL -NOT -outputlayer ppode_lvt_mac_gate;
SELECT -INTERACT ppode_edge ppode_lvt_mac_gate -outputlayer ppode_lvt_mac_gate_edge;
SELECT -INTERACT ppode_mac_gate2 VTUL_P -outputlayer ppode_ulvt_mac_gate1;
SELECT -INTERACT ppode_ulvt_mac_gate1 VTS_P -NOT -outputlayer ppode_ulvt_mac_gate3;
SELECT -INTERACT ppode_ulvt_mac_gate3 VTL_PLL -NOT -outputlayer ppode_ulvt_mac_gate4;
SELECT -INTERACT ppode_ulvt_mac_gate4 VTL_P -NOT -outputlayer ppode_ulvt_mac_gate5;
SELECT -INTERACT ppode_ulvt_mac_gate5 VTUL_PLL -NOT -outputlayer ppode_ulvt_mac_gate;
SELECT -INTERACT ppode_edge ppode_ulvt_mac_gate -outputlayer ppode_ulvt_mac_gate_edge;
SELECT -INTERACT ppode_mac_gate2 VTEL_P -outputlayer ppode_elvt_mac_gate1;
SELECT -INTERACT ppode_elvt_mac_gate1 VTS_P -NOT -outputlayer ppode_elvt_mac_gate3;
SELECT -INTERACT ppode_elvt_mac_gate3 VTL_PLL -NOT -outputlayer ppode_elvt_mac_gate4;
SELECT -INTERACT ppode_elvt_mac_gate4 VTL_P -NOT -outputlayer ppode_elvt_mac_gate5;
SELECT -INTERACT ppode_elvt_mac_gate5 VTUL_PLL -NOT -outputlayer ppode_elvt_mac_gate6;
SELECT -INTERACT ppode_elvt_mac_gate6 VTUL_P -NOT -outputlayer ppode_elvt_mac_gate;
SELECT -INTERACT ppode_edge ppode_elvt_mac_gate -outputlayer ppode_elvt_mac_gate_edge;
SELECT -INTERACT ppode_mac_gate2 VTL_PLL -outputlayer ppode_lvtll_mac_gate1;
SELECT -INTERACT ppode_lvtll_mac_gate1 VTS_P -NOT -outputlayer ppode_lvtll_mac_gate;
SELECT -INTERACT ppode_edge ppode_lvtll_mac_gate -outputlayer ppode_lvtll_mac_gate_edge;
SELECT -INTERACT ppode_mac_gate2 VTUL_PLL -outputlayer ppode_ulvtll_mac_gate1;
SELECT -INTERACT ppode_ulvtll_mac_gate1 VTS_P -NOT -outputlayer ppode_ulvtll_mac_gate3;
SELECT -INTERACT ppode_ulvtll_mac_gate3 VTL_PLL -NOT -outputlayer ppode_ulvtll_mac_gate4;
SELECT -INTERACT ppode_ulvtll_mac_gate4 VTL_P -NOT -outputlayer ppode_ulvtll_mac_gate;
SELECT -INTERACT ppode_edge ppode_ulvtll_mac_gate -outputlayer ppode_ulvtll_mac_gate_edge;
AND ppode_mac_gate1 OD12 -outputlayer ppode_12_mac_gate1;
NOT ppode_12_mac_gate1 OD12_15 -outputlayer ppode_12_mac_gate;
SELECT -INTERACT ppode_edge ppode_12_mac_gate -outputlayer ppode_12_mac_gate_edge;
AND ppode_12_mac_gate1 OD12_15 -outputlayer ppode_12od15_mac_gate;
SELECT -INTERACT ppode_edge ppode_12od15_mac_gate -outputlayer ppode_12od15_mac_gate_edge;
NOT DIONW DNW -outputlayer nwdio_r_tmp01;
AND nwdio_r_tmp01 NW -outputlayer nwdio_r_tmp02;
NOT nwdio_r_tmp02 NT_N -outputlayer nwdio_r_tmp03;
NOT nwdio_r_tmp03 OD12 -outputlayer nwdio_r_tmp04;
NOT nwdio_r_tmp04 VTEL_Ni -outputlayer nwdio_r_tmp05;
NOT nwdio_r_tmp05 VTEL_Pi -outputlayer nwdio_r_tmp06;
NOT nwdio_r_tmp06 VTUL_Pi -outputlayer nwdio_r_tmp07;
NOT nwdio_r_tmp07 VTL_Ni -outputlayer nwdio_r_tmp08;
NOT nwdio_r_tmp08 VTL_Pi -outputlayer nwdio_r_tmp09;
NOT nwdio_r_tmp09 VTS_Ni -outputlayer nwdio_r_tmp10;
NOT nwdio_r_tmp10 VTS_Pi -outputlayer nwdio_r_tmp11;
NOT nwdio_r_tmp11 VTULN_LL -outputlayer nwdio_r_tmp12;
NOT nwdio_r_tmp12 VTULP_LL -outputlayer nwdio_r_tmp13;
NOT nwdio_r_tmp13 VTLN_LL -outputlayer nwdio_r_tmp14;
NOT nwdio_r_tmp14 VTLP_LL -outputlayer nwdio_r_tmp15;
NOT nwdio_r_tmp15 PPi -outputlayer nwdio_r_tmp16;
NOT nwdio_r_tmp16 VAR -outputlayer nwdio_r_tmp17;
NOT nwdio_r_tmp17 IBJTDMY -outputlayer nwdio_r_tmp18;
NOT nwdio_r_tmp18 SR_ESD -outputlayer nwdio_r_tmp19;
NOT nwdio_r_tmp19 SDI -outputlayer nwdio_r_tmp20;
NOT nwdio_r_tmp20 HIA_DUMMY -outputlayer nwdio_r_tmp21;
NOT nwdio_r_tmp21 SDI_2 -outputlayer nwdio_r;
NOT emit_reg DNW -outputlayer cemit_io_reg_tmp01;
AND cemit_io_reg_tmp01 OD -outputlayer cemit_io_reg_tmp02;
AND cemit_io_reg_tmp02 NW -outputlayer cemit_io_reg_tmp03;
NOT cemit_io_reg_tmp03 NT_N -outputlayer cemit_io_reg_tmp04;
AND cemit_io_reg_tmp04 OD12 -outputlayer cemit_io_reg_tmp05;
NOT cemit_io_reg_tmp05 VTEL_Ni -outputlayer cemit_io_reg_tmp06;
NOT cemit_io_reg_tmp06 VTEL_Pi -outputlayer cemit_io_reg_tmp07;
NOT cemit_io_reg_tmp07 VTUL_Ni -outputlayer cemit_io_reg_tmp08;
NOT cemit_io_reg_tmp08 VTUL_Pi -outputlayer cemit_io_reg_tmp09;
NOT cemit_io_reg_tmp09 VTL_Ni -outputlayer cemit_io_reg_tmp10;
NOT cemit_io_reg_tmp10 VTL_Pi -outputlayer cemit_io_reg_tmp11;
NOT cemit_io_reg_tmp11 VTS_Ni -outputlayer cemit_io_reg_tmp12;
NOT cemit_io_reg_tmp12 VTS_Pi -outputlayer cemit_io_reg_tmp13;
NOT cemit_io_reg_tmp13 VTULN_LL -outputlayer cemit_io_reg_tmp14;
NOT cemit_io_reg_tmp14 VTULP_LL -outputlayer cemit_io_reg_tmp15;
NOT cemit_io_reg_tmp15 VTLN_LL -outputlayer cemit_io_reg_tmp16;
NOT cemit_io_reg_tmp16 VTLP_LL -outputlayer cemit_io_reg_tmp17;
NOT cemit_io_reg_tmp17 NPi -outputlayer cemit_io_reg_tmp18;
AND cemit_io_reg_tmp18 PPi -outputlayer cemit_io_reg_tmp19;
NOT cemit_io_reg_tmp19 VAR -outputlayer cemit_io_reg_tmp20;
AND cemit_io_reg_tmp20 IBJTDMY -outputlayer cemit_io_reg_tmp21;
NOT cemit_io_reg_tmp21 DIODMY -outputlayer cemit_io_reg_tmp22;
NOT cemit_io_reg_tmp22 SR_ESD -outputlayer cemit_io_reg_tmp23;
NOT cemit_io_reg_tmp23 SDI -outputlayer cemit_io_reg_tmp24;
NOT cemit_io_reg_tmp24 HIA_DUMMY -outputlayer cemit_io_reg_tmp25;
NOT cemit_io_reg_tmp25 SDI_2 -outputlayer cemit_io_reg;
SELECT -INTERACT BJTEDMY cemit_io_reg -outputlayer cemit_io_mac;
AREA cemit_io_mac -ltgt 1.449515 1.449517 -outputlayer cemit_io_i1_mac;
SELECT -INTERACT nxwell DNW -NOT -outputlayer nbase1k;
AND nbase1k BJTDMY -outputlayer nbase1l;
SELECT -INTERACT nbase1k nbase1l -outputlayer nbase1;
SELECT -TOUCH psub nbase1 -outputlayer collsur;
OR collsur nbase1 -outputlayer coll1a;
AND DNW BJTDMY -outputlayer npnrg;
AND tndiff_ori npnrg -outputlayer nndiff;
AND psub npnrg -outputlayer pbase1;
COPY pbase1 -outputlayer cpbase1;
AND nndiff cpbase1 -outputlayer cnemit1;
SELECT -TOUCH collsur cnemit1 -outputlayer collsura;
NOT coll1a collsura -outputlayer coll1b;
SELECT -INTERACT BJTEDMY mdiff -outputlayer emit;
SELECT -INTERACT emit POi -outputlayer emit_reg;
NOT coll1b emit_reg -outputlayer coll1;
COPY nbase1 -outputlayer cnbase1;
SELECT -INTERACT tpdiff_ori BJTDMY -outputlayer tpdiff_bjt;
AREA cemit_io_mac -ltgt 4.712747 4.712749 -outputlayer cemit_io_i2_mac;
AND emit_p_reg DNW -outputlayer cemit_io_p_reg_tmp01;
AND cemit_io_p_reg_tmp01 OD -outputlayer cemit_io_p_reg_tmp02;
NOT cemit_io_p_reg_tmp02 NT_N -outputlayer cemit_io_p_reg_tmp03;
AND cemit_io_p_reg_tmp03 OD12 -outputlayer cemit_io_p_reg_tmp04;
NOT cemit_io_p_reg_tmp04 VTEL_Ni -outputlayer cemit_io_p_reg_tmp05;
NOT cemit_io_p_reg_tmp05 VTEL_Pi -outputlayer cemit_io_p_reg_tmp06;
NOT cemit_io_p_reg_tmp06 VTUL_Ni -outputlayer cemit_io_p_reg_tmp07;
NOT cemit_io_p_reg_tmp07 VTUL_Pi -outputlayer cemit_io_p_reg_tmp08;
NOT cemit_io_p_reg_tmp08 VTL_Ni -outputlayer cemit_io_p_reg_tmp09;
NOT cemit_io_p_reg_tmp09 VTL_Pi -outputlayer cemit_io_p_reg_tmp10;
NOT cemit_io_p_reg_tmp10 VTS_Ni -outputlayer cemit_io_p_reg_tmp11;
NOT cemit_io_p_reg_tmp11 VTS_Pi -outputlayer cemit_io_p_reg_tmp12;
NOT cemit_io_p_reg_tmp12 VTULN_LL -outputlayer cemit_io_p_reg_tmp13;
NOT cemit_io_p_reg_tmp13 VTULP_LL -outputlayer cemit_io_p_reg_tmp14;
NOT cemit_io_p_reg_tmp14 VTLN_LL -outputlayer cemit_io_p_reg_tmp15;
NOT cemit_io_p_reg_tmp15 VTLP_LL -outputlayer cemit_io_p_reg_tmp16;
NOT cemit_io_p_reg_tmp16 NPi -outputlayer cemit_io_p_reg_tmp17;
AND cemit_io_p_reg_tmp17 PPi -outputlayer cemit_io_p_reg_tmp18;
NOT cemit_io_p_reg_tmp18 VAR -outputlayer cemit_io_p_reg_tmp19;
AND cemit_io_p_reg_tmp19 IBJTDMY -outputlayer cemit_io_p_reg_tmp20;
NOT cemit_io_p_reg_tmp20 DIODMY -outputlayer cemit_io_p_reg_tmp21;
NOT cemit_io_p_reg_tmp21 SR_ESD -outputlayer cemit_io_p_reg_tmp22;
NOT cemit_io_p_reg_tmp22 SDI -outputlayer cemit_io_p_reg_tmp23;
NOT cemit_io_p_reg_tmp23 HIA_DUMMY -outputlayer cemit_io_p_reg_tmp24;
NOT cemit_io_p_reg_tmp24 SDI_2 -outputlayer cemit_io_p_reg;
SELECT -INTERACT BJTEDMY cemit_io_p_reg -outputlayer cemit_io_p_mac;
AREA cemit_io_p_mac -ltgt 2.495791 2.495793 -outputlayer cemit_io_p1_mac;
SELECT -INTERACT DNW nxwell -NOT -outputlayer psub_term_d;
SELECT -INTERACT nxwell DNW -outputlayer psub_term_a1;
BBOX psub_term_a1 -outputlayer psub_term_a;
SELECT -INTERACT psub_term_a DNW -outputlayer psub_term_b;
NOT psub_term_b psubband -outputlayer psub_term_c;
SIZE psub_term_c -BY 0.001 -outputlayer psub_term_e;
OR psub_term_d psub_term_e -outputlayer psub_term;
AND dio0 OD -outputlayer ndio_r1_tmp01;
NOT ndio_r1_tmp01 NW -outputlayer ndio_r1_tmp02;
NOT ndio_r1_tmp02 NT_N -outputlayer ndio_r1_tmp03;
NOT ndio_r1_tmp03 OD12 -outputlayer ndio_r1_tmp04;
NOT ndio_r1_tmp04 VTEL_Ni -outputlayer ndio_r1_tmp05;
NOT ndio_r1_tmp05 VTEL_Pi -outputlayer ndio_r1_tmp06;
NOT ndio_r1_tmp06 VTUL_Pi -outputlayer ndio_r1_tmp07;
NOT ndio_r1_tmp07 VTL_Ni -outputlayer ndio_r1_tmp08;
NOT ndio_r1_tmp08 VTL_Pi -outputlayer ndio_r1_tmp09;
NOT ndio_r1_tmp09 VTS_Ni -outputlayer ndio_r1_tmp10;
NOT ndio_r1_tmp10 VTS_Pi -outputlayer ndio_r1_tmp11;
NOT ndio_r1_tmp11 VTULN_LL -outputlayer ndio_r1_tmp12;
NOT ndio_r1_tmp12 VTULP_LL -outputlayer ndio_r1_tmp13;
NOT ndio_r1_tmp13 VTLN_LL -outputlayer ndio_r1_tmp14;
NOT ndio_r1_tmp14 VTLP_LL -outputlayer ndio_r1_tmp15;
AND ndio_r1_tmp15 NPi -outputlayer ndio_r1_tmp16;
NOT ndio_r1_tmp16 PPi -outputlayer ndio_r1_tmp17;
NOT ndio_r1_tmp17 OD12_15 -outputlayer ndio_r1_tmp18;
NOT ndio_r1_tmp18 VAR -outputlayer ndio_r1_tmp19;
NOT ndio_r1_tmp19 IBJTDMY -outputlayer ndio_r1_tmp20;
AND ndio_r1_tmp20 DIODMY -outputlayer ndio_r1_tmp21;
NOT ndio_r1_tmp21 SR_ESD -outputlayer ndio_r1_tmp22;
NOT ndio_r1_tmp22 SDI -outputlayer ndio_r1_tmp23;
NOT ndio_r1_tmp23 HIA_DUMMY -outputlayer ndio_r1_tmp24;
NOT ndio_r1_tmp24 SDI_2 -outputlayer ndio_r1;
SELECT -INTERACT ndio_r1 VTUL_Ni -outputlayer ndio_r;
AND dio0 OD -outputlayer ndio_12_r_tmp01;
NOT ndio_12_r_tmp01 NW -outputlayer ndio_12_r_tmp02;
NOT ndio_12_r_tmp02 NT_N -outputlayer ndio_12_r_tmp03;
AND ndio_12_r_tmp03 OD12 -outputlayer ndio_12_r_tmp04;
NOT ndio_12_r_tmp04 VTEL_Ni -outputlayer ndio_12_r_tmp05;
NOT ndio_12_r_tmp05 VTEL_Pi -outputlayer ndio_12_r_tmp06;
NOT ndio_12_r_tmp06 VTUL_Ni -outputlayer ndio_12_r_tmp07;
NOT ndio_12_r_tmp07 VTUL_Pi -outputlayer ndio_12_r_tmp08;
NOT ndio_12_r_tmp08 VTL_Ni -outputlayer ndio_12_r_tmp09;
NOT ndio_12_r_tmp09 VTL_Pi -outputlayer ndio_12_r_tmp10;
NOT ndio_12_r_tmp10 VTS_Ni -outputlayer ndio_12_r_tmp11;
NOT ndio_12_r_tmp11 VTS_Pi -outputlayer ndio_12_r_tmp12;
NOT ndio_12_r_tmp12 VTULN_LL -outputlayer ndio_12_r_tmp13;
NOT ndio_12_r_tmp13 VTULP_LL -outputlayer ndio_12_r_tmp14;
NOT ndio_12_r_tmp14 VTLN_LL -outputlayer ndio_12_r_tmp15;
NOT ndio_12_r_tmp15 VTLP_LL -outputlayer ndio_12_r_tmp16;
AND ndio_12_r_tmp16 NPi -outputlayer ndio_12_r_tmp17;
NOT ndio_12_r_tmp17 PPi -outputlayer ndio_12_r_tmp18;
NOT ndio_12_r_tmp18 VAR -outputlayer ndio_12_r_tmp19;
NOT ndio_12_r_tmp19 IBJTDMY -outputlayer ndio_12_r_tmp20;
AND ndio_12_r_tmp20 DIODMY -outputlayer ndio_12_r_tmp21;
NOT ndio_12_r_tmp21 SR_ESD -outputlayer ndio_12_r_tmp22;
NOT ndio_12_r_tmp22 SDI -outputlayer ndio_12_r_tmp23;
NOT ndio_12_r_tmp23 HIA_DUMMY -outputlayer ndio_12_r_tmp24;
NOT ndio_12_r_tmp24 SDI_2 -outputlayer ndio_12_r;
OR ndio_r ndio_12_r -outputlayer all_ndio_rec1;
NOT dio0 DNW -outputlayer ndio_12_ntn_r_tmp01;
AND ndio_12_ntn_r_tmp01 OD -outputlayer ndio_12_ntn_r_tmp02;
NOT ndio_12_ntn_r_tmp02 NW -outputlayer ndio_12_ntn_r_tmp03;
AND ndio_12_ntn_r_tmp03 NT_N -outputlayer ndio_12_ntn_r_tmp04;
AND ndio_12_ntn_r_tmp04 OD12 -outputlayer ndio_12_ntn_r_tmp05;
NOT ndio_12_ntn_r_tmp05 VTEL_Ni -outputlayer ndio_12_ntn_r_tmp06;
NOT ndio_12_ntn_r_tmp06 VTEL_Pi -outputlayer ndio_12_ntn_r_tmp07;
NOT ndio_12_ntn_r_tmp07 VTUL_Ni -outputlayer ndio_12_ntn_r_tmp08;
NOT ndio_12_ntn_r_tmp08 VTUL_Pi -outputlayer ndio_12_ntn_r_tmp09;
NOT ndio_12_ntn_r_tmp09 VTL_Ni -outputlayer ndio_12_ntn_r_tmp10;
NOT ndio_12_ntn_r_tmp10 VTL_Pi -outputlayer ndio_12_ntn_r_tmp11;
NOT ndio_12_ntn_r_tmp11 VTS_Ni -outputlayer ndio_12_ntn_r_tmp12;
NOT ndio_12_ntn_r_tmp12 VTS_Pi -outputlayer ndio_12_ntn_r_tmp13;
NOT ndio_12_ntn_r_tmp13 VTULN_LL -outputlayer ndio_12_ntn_r_tmp14;
NOT ndio_12_ntn_r_tmp14 VTULP_LL -outputlayer ndio_12_ntn_r_tmp15;
NOT ndio_12_ntn_r_tmp15 VTLN_LL -outputlayer ndio_12_ntn_r_tmp16;
NOT ndio_12_ntn_r_tmp16 VTLP_LL -outputlayer ndio_12_ntn_r_tmp17;
AND ndio_12_ntn_r_tmp17 NPi -outputlayer ndio_12_ntn_r_tmp18;
NOT ndio_12_ntn_r_tmp18 PPi -outputlayer ndio_12_ntn_r_tmp19;
NOT ndio_12_ntn_r_tmp19 VAR -outputlayer ndio_12_ntn_r_tmp20;
NOT ndio_12_ntn_r_tmp20 IBJTDMY -outputlayer ndio_12_ntn_r_tmp21;
AND ndio_12_ntn_r_tmp21 DIODMY -outputlayer ndio_12_ntn_r_tmp22;
NOT ndio_12_ntn_r_tmp22 SR_ESD -outputlayer ndio_12_ntn_r_tmp23;
NOT ndio_12_ntn_r_tmp23 SDI -outputlayer ndio_12_ntn_r_tmp24;
NOT ndio_12_ntn_r_tmp24 HIA_DUMMY -outputlayer ndio_12_ntn_r_tmp25;
NOT ndio_12_ntn_r_tmp25 SDI_2 -outputlayer ndio_12_ntn_r;
OR all_ndio_rec1 ndio_12_ntn_r -outputlayer all_ndio_rec2;
SELECT -INTERACT HIA_DUMMY POi -outputlayer hia12_ndio_r1;
SELECT -INTERACT tndiff_ori diff -outputlayer hia_ndio0;
SELECT -INTERACT hia_ndio0 ODi -outputlayer hia_ndio1;
NOT OD12 NW -outputlayer hia12_ndio1_tmp01;
NOT hia12_ndio1_tmp01 NT_N -outputlayer hia12_ndio1_tmp02;
NOT hia12_ndio1_tmp02 VTEL_Ni -outputlayer hia12_ndio1_tmp03;
NOT hia12_ndio1_tmp03 VTEL_Pi -outputlayer hia12_ndio1_tmp04;
NOT hia12_ndio1_tmp04 VTUL_Ni -outputlayer hia12_ndio1_tmp05;
NOT hia12_ndio1_tmp05 VTUL_Pi -outputlayer hia12_ndio1_tmp06;
NOT hia12_ndio1_tmp06 VTL_Ni -outputlayer hia12_ndio1_tmp07;
NOT hia12_ndio1_tmp07 VTL_Pi -outputlayer hia12_ndio1_tmp08;
NOT hia12_ndio1_tmp08 VTS_Ni -outputlayer hia12_ndio1_tmp09;
NOT hia12_ndio1_tmp09 VTS_Pi -outputlayer hia12_ndio1_tmp10;
NOT hia12_ndio1_tmp10 VTULN_LL -outputlayer hia12_ndio1_tmp11;
NOT hia12_ndio1_tmp11 VTULP_LL -outputlayer hia12_ndio1_tmp12;
NOT hia12_ndio1_tmp12 VTLN_LL -outputlayer hia12_ndio1_tmp13;
NOT hia12_ndio1_tmp13 VTLP_LL -outputlayer hia12_ndio1_tmp14;
NOT hia12_ndio1_tmp14 PPi -outputlayer hia12_ndio1_tmp15;
NOT hia12_ndio1_tmp15 VAR -outputlayer hia12_ndio1_tmp16;
NOT hia12_ndio1_tmp16 IBJTDMY -outputlayer hia12_ndio1_tmp17;
NOT hia12_ndio1_tmp17 DIODMY -outputlayer hia12_ndio1_tmp18;
NOT hia12_ndio1_tmp18 SR_ESD -outputlayer hia12_ndio1_tmp19;
NOT hia12_ndio1_tmp19 SDI -outputlayer hia12_ndio1_tmp20;
AND hia12_ndio1_tmp20 HIA_DUMMY -outputlayer hia12_ndio1_tmp21;
NOT hia12_ndio1_tmp21 SDI_2 -outputlayer hia12_ndio1;
AND hia_ndio1 hia12_ndio1 -outputlayer hia12_ndio;
SELECT -INTERACT hia12_ndio_r1 hia12_ndio -outputlayer hia12_ndio_r;
OR all_ndio_rec2 hia12_ndio_r -outputlayer all_ndio_rec3;
NOT OD12 DNW -outputlayer hia12_ndio_ntn1_tmp01;
NOT hia12_ndio_ntn1_tmp01 NW -outputlayer hia12_ndio_ntn1_tmp02;
AND hia12_ndio_ntn1_tmp02 NT_N -outputlayer hia12_ndio_ntn1_tmp03;
NOT hia12_ndio_ntn1_tmp03 VTEL_Ni -outputlayer hia12_ndio_ntn1_tmp04;
NOT hia12_ndio_ntn1_tmp04 VTEL_Pi -outputlayer hia12_ndio_ntn1_tmp05;
NOT hia12_ndio_ntn1_tmp05 VTUL_Ni -outputlayer hia12_ndio_ntn1_tmp06;
NOT hia12_ndio_ntn1_tmp06 VTUL_Pi -outputlayer hia12_ndio_ntn1_tmp07;
NOT hia12_ndio_ntn1_tmp07 VTL_Ni -outputlayer hia12_ndio_ntn1_tmp08;
NOT hia12_ndio_ntn1_tmp08 VTL_Pi -outputlayer hia12_ndio_ntn1_tmp09;
NOT hia12_ndio_ntn1_tmp09 VTS_Ni -outputlayer hia12_ndio_ntn1_tmp10;
NOT hia12_ndio_ntn1_tmp10 VTS_Pi -outputlayer hia12_ndio_ntn1_tmp11;
NOT hia12_ndio_ntn1_tmp11 VTULN_LL -outputlayer hia12_ndio_ntn1_tmp12;
NOT hia12_ndio_ntn1_tmp12 VTULP_LL -outputlayer hia12_ndio_ntn1_tmp13;
NOT hia12_ndio_ntn1_tmp13 VTLN_LL -outputlayer hia12_ndio_ntn1_tmp14;
NOT hia12_ndio_ntn1_tmp14 VTLP_LL -outputlayer hia12_ndio_ntn1_tmp15;
NOT hia12_ndio_ntn1_tmp15 PPi -outputlayer hia12_ndio_ntn1_tmp16;
NOT hia12_ndio_ntn1_tmp16 VAR -outputlayer hia12_ndio_ntn1_tmp17;
NOT hia12_ndio_ntn1_tmp17 IBJTDMY -outputlayer hia12_ndio_ntn1_tmp18;
NOT hia12_ndio_ntn1_tmp18 DIODMY -outputlayer hia12_ndio_ntn1_tmp19;
NOT hia12_ndio_ntn1_tmp19 SR_ESD -outputlayer hia12_ndio_ntn1_tmp20;
NOT hia12_ndio_ntn1_tmp20 SDI -outputlayer hia12_ndio_ntn1_tmp21;
AND hia12_ndio_ntn1_tmp21 HIA_DUMMY -outputlayer hia12_ndio_ntn1_tmp22;
NOT hia12_ndio_ntn1_tmp22 SDI_2 -outputlayer hia12_ndio_ntn1;
AND hia_ndio1 hia12_ndio_ntn1 -outputlayer hia12_ndio_ntn;
SELECT -INTERACT hia12_ndio_r1 hia12_ndio_ntn -outputlayer hia12_ndio_ntn_r;
OR all_ndio_rec3 hia12_ndio_ntn_r -outputlayer all_ndio_rec;
AND dio0 OD -outputlayer pdio_r1_tmp01;
AND pdio_r1_tmp01 NW -outputlayer pdio_r1_tmp02;
NOT pdio_r1_tmp02 NT_N -outputlayer pdio_r1_tmp03;
NOT pdio_r1_tmp03 OD12 -outputlayer pdio_r1_tmp04;
NOT pdio_r1_tmp04 VTEL_Ni -outputlayer pdio_r1_tmp05;
NOT pdio_r1_tmp05 VTEL_Pi -outputlayer pdio_r1_tmp06;
NOT pdio_r1_tmp06 VTUL_Ni -outputlayer pdio_r1_tmp07;
NOT pdio_r1_tmp07 VTL_Ni -outputlayer pdio_r1_tmp08;
NOT pdio_r1_tmp08 VTL_Pi -outputlayer pdio_r1_tmp09;
NOT pdio_r1_tmp09 VTS_Ni -outputlayer pdio_r1_tmp10;
NOT pdio_r1_tmp10 VTS_Pi -outputlayer pdio_r1_tmp11;
NOT pdio_r1_tmp11 VTULN_LL -outputlayer pdio_r1_tmp12;
NOT pdio_r1_tmp12 VTULP_LL -outputlayer pdio_r1_tmp13;
NOT pdio_r1_tmp13 VTLN_LL -outputlayer pdio_r1_tmp14;
NOT pdio_r1_tmp14 VTLP_LL -outputlayer pdio_r1_tmp15;
NOT pdio_r1_tmp15 NPi -outputlayer pdio_r1_tmp16;
AND pdio_r1_tmp16 PPi -outputlayer pdio_r1_tmp17;
NOT pdio_r1_tmp17 OD12_15 -outputlayer pdio_r1_tmp18;
NOT pdio_r1_tmp18 VAR -outputlayer pdio_r1_tmp19;
NOT pdio_r1_tmp19 IBJTDMY -outputlayer pdio_r1_tmp20;
AND pdio_r1_tmp20 DIODMY -outputlayer pdio_r1_tmp21;
NOT pdio_r1_tmp21 SR_ESD -outputlayer pdio_r1_tmp22;
NOT pdio_r1_tmp22 SDI -outputlayer pdio_r1_tmp23;
NOT pdio_r1_tmp23 HIA_DUMMY -outputlayer pdio_r1_tmp24;
NOT pdio_r1_tmp24 SDI_2 -outputlayer pdio_r1;
SELECT -INTERACT pdio_r1 VTUL_Pi -outputlayer pdio_r;
AND dio0 OD -outputlayer pdio_12_r_tmp01;
AND pdio_12_r_tmp01 NW -outputlayer pdio_12_r_tmp02;
NOT pdio_12_r_tmp02 NT_N -outputlayer pdio_12_r_tmp03;
AND pdio_12_r_tmp03 OD12 -outputlayer pdio_12_r_tmp04;
NOT pdio_12_r_tmp04 VTEL_Ni -outputlayer pdio_12_r_tmp05;
NOT pdio_12_r_tmp05 VTEL_Pi -outputlayer pdio_12_r_tmp06;
NOT pdio_12_r_tmp06 VTUL_Ni -outputlayer pdio_12_r_tmp07;
NOT pdio_12_r_tmp07 VTUL_Pi -outputlayer pdio_12_r_tmp08;
NOT pdio_12_r_tmp08 VTL_Ni -outputlayer pdio_12_r_tmp09;
NOT pdio_12_r_tmp09 VTL_Pi -outputlayer pdio_12_r_tmp10;
NOT pdio_12_r_tmp10 VTS_Ni -outputlayer pdio_12_r_tmp11;
NOT pdio_12_r_tmp11 VTS_Pi -outputlayer pdio_12_r_tmp12;
NOT pdio_12_r_tmp12 VTULN_LL -outputlayer pdio_12_r_tmp13;
NOT pdio_12_r_tmp13 VTULP_LL -outputlayer pdio_12_r_tmp14;
NOT pdio_12_r_tmp14 VTLN_LL -outputlayer pdio_12_r_tmp15;
NOT pdio_12_r_tmp15 VTLP_LL -outputlayer pdio_12_r_tmp16;
NOT pdio_12_r_tmp16 NPi -outputlayer pdio_12_r_tmp17;
AND pdio_12_r_tmp17 PPi -outputlayer pdio_12_r_tmp18;
NOT pdio_12_r_tmp18 VAR -outputlayer pdio_12_r_tmp19;
NOT pdio_12_r_tmp19 IBJTDMY -outputlayer pdio_12_r_tmp20;
AND pdio_12_r_tmp20 DIODMY -outputlayer pdio_12_r_tmp21;
NOT pdio_12_r_tmp21 SR_ESD -outputlayer pdio_12_r_tmp22;
NOT pdio_12_r_tmp22 SDI -outputlayer pdio_12_r_tmp23;
NOT pdio_12_r_tmp23 HIA_DUMMY -outputlayer pdio_12_r_tmp24;
NOT pdio_12_r_tmp24 SDI_2 -outputlayer pdio_12_r;
OR pdio_r pdio_12_r -outputlayer all_pdio_rec1;
SELECT -INTERACT HIA_DUMMY POi -outputlayer hia12_pdio_r1;
SELECT -INTERACT tpdiff_ori diff -outputlayer hia_pdio0;
SELECT -INTERACT hia_pdio0 ODi -outputlayer hia_pdio1;
AND OD12 NW -outputlayer hia12_pdio1_tmp01;
NOT hia12_pdio1_tmp01 NT_N -outputlayer hia12_pdio1_tmp02;
NOT hia12_pdio1_tmp02 VTEL_Ni -outputlayer hia12_pdio1_tmp03;
NOT hia12_pdio1_tmp03 VTEL_Pi -outputlayer hia12_pdio1_tmp04;
NOT hia12_pdio1_tmp04 VTUL_Ni -outputlayer hia12_pdio1_tmp05;
NOT hia12_pdio1_tmp05 VTUL_Pi -outputlayer hia12_pdio1_tmp06;
NOT hia12_pdio1_tmp06 VTL_Ni -outputlayer hia12_pdio1_tmp07;
NOT hia12_pdio1_tmp07 VTL_Pi -outputlayer hia12_pdio1_tmp08;
NOT hia12_pdio1_tmp08 VTS_Ni -outputlayer hia12_pdio1_tmp09;
NOT hia12_pdio1_tmp09 VTS_Pi -outputlayer hia12_pdio1_tmp10;
NOT hia12_pdio1_tmp10 VTULN_LL -outputlayer hia12_pdio1_tmp11;
NOT hia12_pdio1_tmp11 VTULP_LL -outputlayer hia12_pdio1_tmp12;
NOT hia12_pdio1_tmp12 VTLN_LL -outputlayer hia12_pdio1_tmp13;
NOT hia12_pdio1_tmp13 VTLP_LL -outputlayer hia12_pdio1_tmp14;
NOT hia12_pdio1_tmp14 NPi -outputlayer hia12_pdio1_tmp15;
NOT hia12_pdio1_tmp15 VAR -outputlayer hia12_pdio1_tmp16;
NOT hia12_pdio1_tmp16 IBJTDMY -outputlayer hia12_pdio1_tmp17;
NOT hia12_pdio1_tmp17 DIODMY -outputlayer hia12_pdio1_tmp18;
NOT hia12_pdio1_tmp18 SR_ESD -outputlayer hia12_pdio1_tmp19;
NOT hia12_pdio1_tmp19 SDI -outputlayer hia12_pdio1_tmp20;
AND hia12_pdio1_tmp20 HIA_DUMMY -outputlayer hia12_pdio1_tmp21;
NOT hia12_pdio1_tmp21 SDI_2 -outputlayer hia12_pdio1;
AND hia_pdio1 hia12_pdio1 -outputlayer hia12_pdio;
SELECT -INTERACT hia12_pdio_r1 hia12_pdio -outputlayer hia12_pdio_r;
OR all_pdio_rec1 hia12_pdio_r -outputlayer all_pdio_rec;
OR all_ndio_rec all_pdio_rec -outputlayer all_diode_rec;
SELECT -INTERACT tndiff_ori all_diode_rec -outputlayer tndiff_dio1;
AND tndiff_dio1 diff -outputlayer tndiff_dio;
SELECT -INTERACT tpdiff_ori all_diode_rec -outputlayer tpdiff_dio1;
AND tpdiff_dio1 diff -outputlayer tpdiff_dio;
AND tngate0 HIA_DUMMY -outputlayer hia_dio_ngate;
AND mdiff HIA_DUMMY -outputlayer mdiff_hdio;
SELECT -INTERACT mdiff_hdio hia12_ndio -outputlayer ndiff_hdio;
SELECT -INTERACT mdiff_hdio hia12_ndio_ntn -outputlayer ndiff_hdio_ntn;
AND tpgate0 HIA_DUMMY -outputlayer hia_dio_pgate;
SELECT -INTERACT mdiff_hdio hia12_pdio -outputlayer pdiff_hdio;
NOT DNW NT_N -outputlayer dnwdio2_tmp01;
NOT dnwdio2_tmp01 SR_ESD -outputlayer dnwdio2_tmp02;
NOT dnwdio2_tmp02 SDI_2 -outputlayer dnwdio2;
AND dnwdio2 IBJTDMY -outputlayer dnwdio_bjt1;
SELECT -INTERACT dnwdio2 dnwdio_bjt1 -outputlayer dnwdio_bjt;
NOT dnwdio2 dnwdio_bjt -outputlayer dnwdio1;
AND dnwdio1 RFDMY -outputlayer dnwdio_rf_var1;
SELECT -INTERACT dnwdio_rf_var1 VAR -outputlayer dnwdio_rf_var;
NOT dnwdio1 dnwdio_rf_var -outputlayer dnwdio;
NOT rwdio1 NT_N -outputlayer rwdio2_tmp01;
NOT rwdio2_tmp01 SR_ESD -outputlayer rwdio2_tmp02;
NOT rwdio2_tmp02 SDI_2 -outputlayer rwdio2;
AND rwdio2 IBJTDMY -outputlayer rwdio_bjt1;
SELECT -INTERACT rwdio2 rwdio_bjt1 -outputlayer rwdio_bjt;
NOT rwdio2 rwdio_bjt -outputlayer rwdio3;
AND rwdio3 RFDMY -outputlayer rwdio_rf_var1;
SELECT -INTERACT rwdio_rf_var1 VAR -outputlayer rwdio_rf_var;
NOT rwdio3 rwdio_rf_var -outputlayer rwdio;
SELECT -INTERACT rwdio nxwell -NOT -outputlayer rwdio_wo_nxwell;
SELECT -INTERACT rwdio nxwell -outputlayer rwdio_wi_nxwell;
SELECT -OUTSIDE nxwell nwdio_r -outputlayer pnwdio1;
NOT pnwdio1 DNW -outputlayer pnwdio2a;
NOT pnwdio2a cnbase1 -outputlayer pnwdio2b;
AND pnwdio2b RFDMY -outputlayer pnwdio_rf_var1;
SELECT -INTERACT pnwdio_rf_var1 VAR -outputlayer pnwdio_rf_var;
NOT pnwdio2b pnwdio_rf_var -outputlayer pnwdio2;
SELECT -INTERACT pnwdio2 DNW -NOT -outputlayer pnwdio_r_wo_dnw;
SELECT -INTERACT pnwdio2 DNW -outputlayer pnwdio_r_wi_dnw;
AND vargt2 OD -outputlayer vargt_tmp01;
AND vargt_tmp01 NW -outputlayer vargt_tmp02;
NOT vargt_tmp02 NT_N -outputlayer vargt_tmp03;
NOT vargt_tmp03 OD12 -outputlayer vargt_tmp04;
AND vargt_tmp04 PO -outputlayer vargt_tmp05;
NOT vargt_tmp05 VTEL_Ni -outputlayer vargt_tmp06;
NOT vargt_tmp06 VTEL_Pi -outputlayer vargt_tmp07;
AND vargt_tmp07 VTUL_Ni -outputlayer vargt_tmp08;
NOT vargt_tmp08 VTUL_Pi -outputlayer vargt_tmp09;
NOT vargt_tmp09 VTL_Ni -outputlayer vargt_tmp10;
NOT vargt_tmp10 VTL_Pi -outputlayer vargt_tmp11;
NOT vargt_tmp11 VTS_Ni -outputlayer vargt_tmp12;
NOT vargt_tmp12 VTS_Pi -outputlayer vargt_tmp13;
NOT vargt_tmp13 VTULN_LL -outputlayer vargt_tmp14;
NOT vargt_tmp14 VTULP_LL -outputlayer vargt_tmp15;
NOT vargt_tmp15 VTLN_LL -outputlayer vargt_tmp16;
NOT vargt_tmp16 VTLP_LL -outputlayer vargt_tmp17;
AND vargt_tmp17 NPi -outputlayer vargt_tmp18;
NOT vargt_tmp18 PPi -outputlayer vargt_tmp19;
NOT vargt_tmp19 OD12_15 -outputlayer vargt_tmp20;
AND vargt_tmp20 VAR -outputlayer vargt_tmp21;
NOT vargt_tmp21 IBJTDMY -outputlayer vargt_tmp22;
NOT vargt_tmp22 DIODMY -outputlayer vargt_tmp23;
NOT vargt_tmp23 SR_ESD -outputlayer vargt_tmp24;
NOT vargt_tmp24 SDI -outputlayer vargt_tmp25;
NOT vargt_tmp25 HIA_DUMMY -outputlayer vargt_tmp26;
NOT vargt_tmp26 SDI_2 -outputlayer vargt;
EDGE_BOOLEAN -COINCIDENT_ONLY VTUL_N VTEL_N -outputlayer N_ul_shift_edge1;
EDGE_BOOLEAN -INSIDE N_ul_shift_edge1 Small_Poly3 -outputlayer N_ul_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY N_ul_shift_edge1 N_ul_shift_edge2 -outputlayer N_ul_shift_edge;
EDGE_EXPAND N_ul_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTULN_exp;
OR VTUL_N VTULN_exp -outputlayer VTULN_1;
OR VTEL_N VTUL_N -outputlayer vt_abut_n1;
OR vt_abut_n1 VTUL_NLL -outputlayer vt_abut_n2;
OR vt_abut_n2 VTL_N -outputlayer vt_abut_n3;
OR vt_abut_n3 VTL_NLL -outputlayer vt_abut_n4;
EDGE_BOOLEAN -COINCIDENT_ONLY VTS_N vt_abut_n4 -outputlayer N_s_shift_edge1;
EDGE_BOOLEAN -INSIDE N_s_shift_edge1 Small_Poly3 -outputlayer N_s_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY N_s_shift_edge1 N_s_shift_edge2 -outputlayer N_s_shift_edge;
EDGE_EXPAND N_s_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTSN_exp;
COPY VTSN_exp -outputlayer vt_abut_exl_n1;
EDGE_BOOLEAN -COINCIDENT_ONLY VTL_NLL vt_abut_n3 -outputlayer N_lll_shift_edge1;
EDGE_BOOLEAN -INSIDE N_lll_shift_edge1 Small_Poly3 -outputlayer N_lll_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY N_lll_shift_edge1 N_lll_shift_edge2 -outputlayer N_lll_shift_edge;
EDGE_EXPAND N_lll_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTLNLL_exp;
OR vt_abut_exl_n1 VTLNLL_exp -outputlayer vt_abut_exl_n2;
EDGE_BOOLEAN -COINCIDENT_ONLY VTL_N vt_abut_n2 -outputlayer N_l_shift_edge1;
EDGE_BOOLEAN -INSIDE N_l_shift_edge1 Small_Poly3 -outputlayer N_l_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY N_l_shift_edge1 N_l_shift_edge2 -outputlayer N_l_shift_edge;
EDGE_EXPAND N_l_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTLN_exp;
OR vt_abut_exl_n2 VTLN_exp -outputlayer vt_abut_exl_n3;
EDGE_BOOLEAN -COINCIDENT_ONLY VTUL_NLL vt_abut_n1 -outputlayer N_ulll_shift_edge1;
EDGE_BOOLEAN -INSIDE N_ulll_shift_edge1 Small_Poly3 -outputlayer N_ulll_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY N_ulll_shift_edge1 N_ulll_shift_edge2 -outputlayer N_ulll_shift_edge;
EDGE_EXPAND N_ulll_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTULNLL_exp;
OR vt_abut_exl_n3 VTULNLL_exp -outputlayer vt_abut_exl_n4;
NOT VTULN_1 vt_abut_exl_n4 -outputlayer VTULN;
AND SRM_all NP -outputlayer sram_n;
AND SRM_all PP -outputlayer sram_p;
OR sram_n sram_p -outputlayer sram_np;
NOT VTULN sram_np -outputlayer npoly_co_ul1;
COPY OD2 -outputlayer poly_od2;
NOT npoly_co_ul1 poly_od2 -outputlayer npoly_co_ul2;
AND poly_rc npoly_co_ul2 -outputlayer npoly_co_ula;
NOT npoly_co_ula OD -outputlayer n_fpoly_ulvt;
AND vargt2 OD -outputlayer vargt_12_tmp01;
AND vargt_12_tmp01 NW -outputlayer vargt_12_tmp02;
NOT vargt_12_tmp02 NT_N -outputlayer vargt_12_tmp03;
AND vargt_12_tmp03 OD12 -outputlayer vargt_12_tmp04;
AND vargt_12_tmp04 PO -outputlayer vargt_12_tmp05;
NOT vargt_12_tmp05 VTEL_Ni -outputlayer vargt_12_tmp06;
NOT vargt_12_tmp06 VTEL_Pi -outputlayer vargt_12_tmp07;
AND vargt_12_tmp07 VTUL_Ni -outputlayer vargt_12_tmp08;
NOT vargt_12_tmp08 VTUL_Pi -outputlayer vargt_12_tmp09;
NOT vargt_12_tmp09 VTL_Ni -outputlayer vargt_12_tmp10;
NOT vargt_12_tmp10 VTL_Pi -outputlayer vargt_12_tmp11;
NOT vargt_12_tmp11 VTS_Ni -outputlayer vargt_12_tmp12;
NOT vargt_12_tmp12 VTS_Pi -outputlayer vargt_12_tmp13;
NOT vargt_12_tmp13 VTULN_LL -outputlayer vargt_12_tmp14;
NOT vargt_12_tmp14 VTULP_LL -outputlayer vargt_12_tmp15;
NOT vargt_12_tmp15 VTLN_LL -outputlayer vargt_12_tmp16;
NOT vargt_12_tmp16 VTLP_LL -outputlayer vargt_12_tmp17;
AND vargt_12_tmp17 NPi -outputlayer vargt_12_tmp18;
NOT vargt_12_tmp18 PPi -outputlayer vargt_12_tmp19;
NOT vargt_12_tmp19 OD12_15 -outputlayer vargt_12_tmp20;
AND vargt_12_tmp20 VAR -outputlayer vargt_12_tmp21;
NOT vargt_12_tmp21 IBJTDMY -outputlayer vargt_12_tmp22;
NOT vargt_12_tmp22 DIODMY -outputlayer vargt_12_tmp23;
NOT vargt_12_tmp23 SR_ESD -outputlayer vargt_12_tmp24;
NOT vargt_12_tmp24 SDI -outputlayer vargt_12_tmp25;
NOT vargt_12_tmp25 HIA_DUMMY -outputlayer vargt_12_tmp26;
NOT vargt_12_tmp26 SDI_2 -outputlayer vargt_12;
AND poly_rc poly_od2 -outputlayer poly_io1;
NOT poly_io1 sram_np -outputlayer poly_io;
AND poly_io NP -outputlayer npoly_ioa;
AND VAR VTUL_Ni -outputlayer var_ioa;
AND var_ioa poly_io -outputlayer var_io;
AND npoly_ioa var_io -outputlayer npoly_ioa_ulvt;
NOT npoly_ioa_ulvt OD -outputlayer n_fpoly_io_ulvt;
AND vargt2 OD -outputlayer vargt_12od15_tmp01;
AND vargt_12od15_tmp01 NW -outputlayer vargt_12od15_tmp02;
NOT vargt_12od15_tmp02 NT_N -outputlayer vargt_12od15_tmp03;
AND vargt_12od15_tmp03 OD12 -outputlayer vargt_12od15_tmp04;
AND vargt_12od15_tmp04 PO -outputlayer vargt_12od15_tmp05;
NOT vargt_12od15_tmp05 VTEL_Ni -outputlayer vargt_12od15_tmp06;
NOT vargt_12od15_tmp06 VTEL_Pi -outputlayer vargt_12od15_tmp07;
AND vargt_12od15_tmp07 VTUL_Ni -outputlayer vargt_12od15_tmp08;
NOT vargt_12od15_tmp08 VTUL_Pi -outputlayer vargt_12od15_tmp09;
NOT vargt_12od15_tmp09 VTL_Ni -outputlayer vargt_12od15_tmp10;
NOT vargt_12od15_tmp10 VTL_Pi -outputlayer vargt_12od15_tmp11;
NOT vargt_12od15_tmp11 VTS_Ni -outputlayer vargt_12od15_tmp12;
NOT vargt_12od15_tmp12 VTS_Pi -outputlayer vargt_12od15_tmp13;
NOT vargt_12od15_tmp13 VTULN_LL -outputlayer vargt_12od15_tmp14;
NOT vargt_12od15_tmp14 VTULP_LL -outputlayer vargt_12od15_tmp15;
NOT vargt_12od15_tmp15 VTLN_LL -outputlayer vargt_12od15_tmp16;
NOT vargt_12od15_tmp16 VTLP_LL -outputlayer vargt_12od15_tmp17;
AND vargt_12od15_tmp17 NPi -outputlayer vargt_12od15_tmp18;
NOT vargt_12od15_tmp18 PPi -outputlayer vargt_12od15_tmp19;
AND vargt_12od15_tmp19 OD12_15 -outputlayer vargt_12od15_tmp20;
AND vargt_12od15_tmp20 VAR -outputlayer vargt_12od15_tmp21;
NOT vargt_12od15_tmp21 IBJTDMY -outputlayer vargt_12od15_tmp22;
NOT vargt_12od15_tmp22 DIODMY -outputlayer vargt_12od15_tmp23;
NOT vargt_12od15_tmp23 SR_ESD -outputlayer vargt_12od15_tmp24;
NOT vargt_12od15_tmp24 SDI -outputlayer vargt_12od15_tmp25;
NOT vargt_12od15_tmp25 HIA_DUMMY -outputlayer vargt_12od15_tmp26;
NOT vargt_12od15_tmp26 SDI_2 -outputlayer vargt_12od15;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r3a_tmp01;
AND rhim_r3a_tmp01 RHDMY3i -outputlayer rhim_r3a;
AND rhim_r3a VIA2i -outputlayer rhim_r3_body_and_via_up;
SELECT -INTERACT rhim_r3a rhim_r3_body_and_via_up -NOT -outputlayer rhim_r3;
OR RH_TNi SR_DTN -outputlayer RH_TN_all;
NOT RH_TN_all rhim_r3 -outputlayer RH_TN_3;
OR CM0Ai DCM0A -outputlayer CM0A;
NOT M0_Ai CM0A -outputlayer M0_Ai2;
OR M0_Ai2 DUM0_Ai -outputlayer metal0_Aj;
NOT metal0_Aj CM0A -outputlayer metal0_Ai;
OR CM0Bi DCM0B -outputlayer CM0B;
NOT M0_Bi CM0B -outputlayer M0_Bi2;
OR M0_Bi2 DUM0_Bi -outputlayer metal0_Bj;
NOT metal0_Bj CM0B -outputlayer metal0_Bi;
OR metal0_Ai metal0_Bi -outputlayer metal0i;
AND metal0i RMDMY0 -outputlayer mt0res1;
AND mt0res1 VIA0i -outputlayer mt0res_body_via_up;
SELECT -INTERACT mt0res1 mt0res_body_via_up -NOT -outputlayer mt0res1a;
AND mt0res1 VDi -outputlayer mt0res_body_via_down1;
SELECT -INTERACT mt0res1a mt0res_body_via_down1 -NOT -outputlayer mt0res1b;
AND mt0res1 VGi -outputlayer mt0res_body_via_down2;
SELECT -INTERACT mt0res1b mt0res_body_via_down2 -NOT -outputlayer mt0res1c;
AND mt0res1 VDRi -outputlayer mt0res_body_via_down3;
SELECT -INTERACT mt0res1c mt0res_body_via_down3 -NOT -outputlayer mt0res1d;
COPY mt0res1d -outputlayer mt0res1e;
OR M0_Ai2 M0_Bi2 -outputlayer M0_ALL;
SELECT -INTERACT mt0res1e M0_ALL -outputlayer mt0res;
SELECT -INTERACT mt0res1e M0_Ai2 -outputlayer mt0res_a;
SELECT -INTERACT mt0res1e M0_Bi2 -outputlayer mt0res_b;
NOT metal0_Ai INDDMY -outputlayer M0_AY;
NOT M0_AY mt0res -outputlayer M0_A1;
AND M0_AY MFUSE -outputlayer m0efuse1;
SELECT -INTERACT m0efuse1 RMDMY0 -NOT -outputlayer m0efuse1a;
AND m0efuse1 VIA0i -outputlayer m0efuse_body_via_up;
SELECT -INTERACT m0efuse1a m0efuse_body_via_up -NOT -outputlayer m0efuse1b;
AND m0efuse1 VDi -outputlayer m0efuse_body_via_down1;
SELECT -INTERACT m0efuse1b m0efuse_body_via_down1 -NOT -outputlayer m0efuse1c;
AND m0efuse1 VGi -outputlayer m0efuse_body_via_down2;
SELECT -INTERACT m0efuse1c m0efuse_body_via_down2 -NOT -outputlayer m0efuse1d;
AND m0efuse1 VDRi -outputlayer m0efuse_body_via_down3;
SELECT -INTERACT m0efuse1d m0efuse_body_via_down3 -NOT -outputlayer m0efuse1e;
SELECT -INTERACT m0efuse1e M0_Ai2 -outputlayer m0efuse;
NOT M0_A1 m0efuse -outputlayer M0_A;
NOT metal0_Bi INDDMY -outputlayer M0_BY;
NOT M0_BY mt0res -outputlayer M0_B;
OR M1_Ai DUM1_Ai -outputlayer metal1_Ai;
OR M1_Bi DUM1_Bi -outputlayer metal1_Bi;
OR metal1_Ai metal1_Bi -outputlayer metal1i;
AND metal1i RMDMY1 -outputlayer mt1res1;
AND mt1res1 VIA1i -outputlayer mt1res_body_via_up;
SELECT -INTERACT mt1res1 mt1res_body_via_up -NOT -outputlayer mt1res1a;
AND mt1res1 VIA0i -outputlayer mt1res_body_via_down;
SELECT -INTERACT mt1res1a mt1res_body_via_down -NOT -outputlayer mt1res1b;
COPY mt1res1b -outputlayer mt1res1c;
OR M1_Ai M1_Bi -outputlayer M1_ALL;
SELECT -INTERACT mt1res1c M1_ALL -outputlayer mt1res;
SELECT -INTERACT mt1res1c M1_Ai -outputlayer mt1res_a;
SELECT -INTERACT mt1res1c M1_Bi -outputlayer mt1res_b;
NOT metal1_Ai INDDMY -outputlayer M1_AY;
NOT M1_AY mt1res -outputlayer M1_A1;
AND M1_AY MFUSE -outputlayer m1efuse1;
SELECT -INTERACT m1efuse1 RMDMY1 -NOT -outputlayer m1efuse1a;
AND m1efuse1 VIA1i -outputlayer m1efuse_body_via_up;
SELECT -INTERACT m1efuse1a m1efuse_body_via_up -NOT -outputlayer m1efuse1b;
AND m1efuse1 VIA0i -outputlayer m1efuse_body_via_down;
SELECT -INTERACT m1efuse1b m1efuse_body_via_down -NOT -outputlayer m1efuse1c;
SELECT -INTERACT m1efuse1c M1_Ai -outputlayer m1efuse;
NOT M1_A1 m1efuse -outputlayer M1_A;
NOT metal1_Bi INDDMY -outputlayer M1_BY;
NOT M1_BY mt1res -outputlayer M1_B;
OR M2_Ai1 M2_Ai_X -outputlayer M2_Ai;
OR M2_Ai DUM2_Ai -outputlayer metal2_Ai;
OR M2_Bi DUM2_Bi -outputlayer metal2_Bi;
OR metal2_Ai metal2_Bi -outputlayer metal2i1;
OR M2i DUM2i -outputlayer metal2_noABi;
OR metal2i1 metal2_noABi -outputlayer metal2i;
AND metal2i RMDMY2 -outputlayer mt2res1;
AND mt2res1 VIA2i -outputlayer mt2res_body_via_up;
SELECT -INTERACT mt2res1 mt2res_body_via_up -NOT -outputlayer mt2res1a;
AND mt2res1 VIA1i -outputlayer mt2res_body_via_down;
SELECT -INTERACT mt2res1a mt2res_body_via_down -NOT -outputlayer mt2res1b;
COPY mt2res1b -outputlayer mt2res1c;
OR M2_Ai M2_Bi -outputlayer M2_ALL2;
OR M2i M2_ALL2 -outputlayer M2_ALL;
SELECT -INTERACT mt2res1c M2_ALL -outputlayer mt2res;
SELECT -INTERACT mt2res1c M2_Ai -outputlayer mt2res_a;
SELECT -INTERACT mt2res1c M2_Bi -outputlayer mt2res_b;
SELECT -INTERACT mt2res1c M2i -outputlayer mt2res_noab;
NOT metal2_noABi INDDMY -outputlayer M2Y;
NOT M2Y mt2res -outputlayer M2;
NOT metal2_Ai INDDMY -outputlayer M2_AY;
NOT M2_AY mt2res -outputlayer M2_A1;
AND M2_AY MFUSE -outputlayer m2efuse1;
SELECT -INTERACT m2efuse1 RMDMY2 -NOT -outputlayer m2efuse1a;
AND m2efuse1 VIA2i -outputlayer m2efuse_body_via_up;
SELECT -INTERACT m2efuse1a m2efuse_body_via_up -NOT -outputlayer m2efuse1b;
AND m2efuse1 VIA1i -outputlayer m2efuse_body_via_down;
SELECT -INTERACT m2efuse1b m2efuse_body_via_down -NOT -outputlayer m2efuse1c;
SELECT -INTERACT m2efuse1c M2_Ai_X -outputlayer m2efuse;
NOT M2_A1 m2efuse -outputlayer M2_A;
NOT metal2_Bi INDDMY -outputlayer M2_BY;
NOT M2_BY mt2res -outputlayer M2_B;
OR M3_Ai DUM3_Ai -outputlayer metal3_Ai;
OR M3_Bi DUM3_Bi -outputlayer metal3_Bi;
OR metal3_Ai metal3_Bi -outputlayer metal3i1;
OR M3i DUM3i -outputlayer metal3_noABi;
OR metal3i1 metal3_noABi -outputlayer metal3i;
AND metal3i RMDMY3 -outputlayer mt3res1;
AND mt3res1 VIA3i -outputlayer mt3res_body_via_up;
SELECT -INTERACT mt3res1 mt3res_body_via_up -NOT -outputlayer mt3res1a;
AND mt3res1 VIA2i -outputlayer mt3res_body_via_down;
SELECT -INTERACT mt3res1a mt3res_body_via_down -NOT -outputlayer mt3res1b;
OR M3_Ai M3_Bi -outputlayer M3_ALL2;
OR M3_ALL2 M3i -outputlayer M3_ALL;
SELECT -INTERACT mt3res1b M3_ALL -outputlayer mt3res;
SELECT -INTERACT mt3res1b M3_Ai -outputlayer mt3res_a;
SELECT -INTERACT mt3res1b M3_Bi -outputlayer mt3res_b;
SELECT -INTERACT mt3res1b M3i -outputlayer mt3res_noab;
NOT metal3_noABi INDDMY -outputlayer M3Y;
NOT M3Y mt3res -outputlayer M3;
NOT metal3_Ai INDDMY -outputlayer M3_AY;
NOT M3_AY mt3res -outputlayer M3_A;
NOT metal3_Bi INDDMY -outputlayer M3_BY;
NOT M3_BY mt3res -outputlayer M3_B;
OR M4_Ai1 M4_Ai_Xe -outputlayer M4_Ai;
OR M4_Ai DUM4_Ai -outputlayer metal4_Ai;
OR M4_Bi DUM4_Bi -outputlayer metal4_Bi;
OR metal4_Ai metal4_Bi -outputlayer metal4i1;
OR M4i DUM4i -outputlayer metal4_noABi;
OR metal4i1 metal4_noABi -outputlayer metal4i;
AND metal4i RMDMY4 -outputlayer mt4res1;
AND mt4res1 VIA4i -outputlayer mt4res_body_via_up;
SELECT -INTERACT mt4res1 mt4res_body_via_up -NOT -outputlayer mt4res1a;
AND mt4res1 VIA3i -outputlayer mt4res_body_via_down;
SELECT -INTERACT mt4res1a mt4res_body_via_down -NOT -outputlayer mt4res1b;
OR M4_Ai M4_Bi -outputlayer M4_ALL2;
OR M4_ALL2 M4i -outputlayer M4_ALL;
SELECT -INTERACT mt4res1b M4_ALL -outputlayer mt4res;
SELECT -INTERACT mt4res1b M4_Ai -outputlayer mt4res_a;
SELECT -INTERACT mt4res1b M4_Bi -outputlayer mt4res_b;
SELECT -INTERACT mt4res1b M4i -outputlayer mt4res_noab;
NOT metal4_noABi INDDMY -outputlayer M4Y;
NOT M4Y mt4res -outputlayer M4;
NOT metal4_Ai INDDMY -outputlayer M4_AY;
NOT M4_AY mt4res -outputlayer M4_A1;
AND M4_AY MFUSE -outputlayer m4efuse1;
SELECT -INTERACT m4efuse1 RMDMY4 -NOT -outputlayer m4efuse1a;
AND m4efuse1 VIA4i -outputlayer m4efuse_body_via_up;
SELECT -INTERACT m4efuse1a m4efuse_body_via_up -NOT -outputlayer m4efuse1b;
AND m4efuse1 VIA3i -outputlayer m4efuse_body_via_down;
SELECT -INTERACT m4efuse1b m4efuse_body_via_down -NOT -outputlayer m4efuse1c;
SELECT -INTERACT m4efuse1c M4_Ai_Xe -outputlayer m4efuse;
NOT M4_A1 m4efuse -outputlayer M4_A;
NOT metal4_Bi INDDMY -outputlayer M4_BY;
NOT M4_BY mt4res -outputlayer M4_B;
OR M5_Ai DUM5_Ai -outputlayer metal5_Ai;
OR M5_Bi DUM5_Bi -outputlayer metal5_Bi;
OR metal5_Ai metal5_Bi -outputlayer metal5i1;
OR M5i DUM5i -outputlayer metal5_noABi;
OR metal5i1 metal5_noABi -outputlayer metal5i;
AND metal5i RMDMY5 -outputlayer mt5res1;
AND mt5res1 VIA5i -outputlayer mt5res_body_via_up;
SELECT -INTERACT mt5res1 mt5res_body_via_up -NOT -outputlayer mt5res1a;
AND mt5res1 VIA4i -outputlayer mt5res_body_via_down;
SELECT -INTERACT mt5res1a mt5res_body_via_down -NOT -outputlayer mt5res1b;
OR M5_Ai M5_Bi -outputlayer M5_ALL2;
OR M5_ALL2 M5i -outputlayer M5_ALL;
SELECT -INTERACT mt5res1b M5_ALL -outputlayer mt5res;
SELECT -INTERACT mt5res1b M5_Ai -outputlayer mt5res_a;
SELECT -INTERACT mt5res1b M5_Bi -outputlayer mt5res_b;
SELECT -INTERACT mt5res1b M5i -outputlayer mt5res_noab;
NOT metal5_noABi INDDMY -outputlayer M5Y;
NOT M5Y mt5res -outputlayer M5;
NOT metal5_Ai INDDMY -outputlayer M5_AY;
NOT M5_AY mt5res -outputlayer M5_A;
NOT metal5_Bi INDDMY -outputlayer M5_BY;
NOT M5_BY mt5res -outputlayer M5_B;
OR M6_Ai DUM6_Ai -outputlayer metal6_Ai;
OR M6_Bi DUM6_Bi -outputlayer metal6_Bi;
OR metal6_Ai metal6_Bi -outputlayer metal6i1;
OR M6i DUM6i -outputlayer metal6_noABi;
OR metal6i1 metal6_noABi -outputlayer metal6i;
AND metal6i RMDMY6 -outputlayer mt6res1;
AND mt6res1 VIA6i -outputlayer mt6res_body_via_up;
SELECT -INTERACT mt6res1 mt6res_body_via_up -NOT -outputlayer mt6res1a;
AND mt6res1 VIA5i -outputlayer mt6res_body_via_down;
SELECT -INTERACT mt6res1a mt6res_body_via_down -NOT -outputlayer mt6res1b;
OR M6_Ai M6_Bi -outputlayer M6_ALL2;
OR M6_ALL2 M6i -outputlayer M6_ALL;
SELECT -INTERACT mt6res1b M6_ALL -outputlayer mt6res;
SELECT -INTERACT mt6res1b M6_Ai -outputlayer mt6res_a;
SELECT -INTERACT mt6res1b M6_Bi -outputlayer mt6res_b;
SELECT -INTERACT mt6res1b M6i -outputlayer mt6res_noab;
NOT metal6_noABi INDDMY -outputlayer M6Y;
NOT M6Y mt6res -outputlayer M6;
NOT metal6_Ai INDDMY -outputlayer M6_AY;
NOT M6_AY mt6res -outputlayer M6_A;
NOT metal6_Bi INDDMY -outputlayer M6_BY;
NOT M6_BY mt6res -outputlayer M6_B;
OR M7_Ai DUM7_Ai -outputlayer metal7_Ai;
OR M7_Bi DUM7_Bi -outputlayer metal7_Bi;
OR metal7_Ai metal7_Bi -outputlayer metal7i1;
OR M7i DUM7i -outputlayer metal7_noABi;
OR metal7i1 metal7_noABi -outputlayer metal7i;
AND metal7i RMDMY7 -outputlayer mt7res1;
AND mt7res1 VIA7i -outputlayer mt7res_body_via_up;
SELECT -INTERACT mt7res1 mt7res_body_via_up -NOT -outputlayer mt7res1a;
AND mt7res1 VIA6i -outputlayer mt7res_body_via_down;
SELECT -INTERACT mt7res1a mt7res_body_via_down -NOT -outputlayer mt7res1b;
OR M7_Ai M7_Bi -outputlayer M7_ALL2;
OR M7_ALL2 M7i -outputlayer M7_ALL;
SELECT -INTERACT mt7res1b M7_ALL -outputlayer mt7res;
SELECT -INTERACT mt7res1b M7_Ai -outputlayer mt7res_a;
SELECT -INTERACT mt7res1b M7_Bi -outputlayer mt7res_b;
SELECT -INTERACT mt7res1b M7i -outputlayer mt7res_noab;
NOT metal7_noABi INDDMY -outputlayer M7Y;
NOT M7Y mt7res -outputlayer M7;
NOT metal7_Ai INDDMY -outputlayer M7_AY;
NOT M7_AY mt7res -outputlayer M7_A;
NOT metal7_Bi INDDMY -outputlayer M7_BY;
NOT M7_BY mt7res -outputlayer M7_B;
OR M8_Ai DUM8_Ai -outputlayer metal8_Ai;
OR M8_Bi DUM8_Bi -outputlayer metal8_Bi;
OR metal8_Ai metal8_Bi -outputlayer metal8i1;
OR M8i DUM8i -outputlayer metal8_noABi;
OR metal8i1 metal8_noABi -outputlayer metal8i;
AND metal8i RMDMY8 -outputlayer mt8res1;
AND mt8res1 VIA8i -outputlayer mt8res_body_via_up;
SELECT -INTERACT mt8res1 mt8res_body_via_up -NOT -outputlayer mt8res1a;
AND mt8res1 VIA7i -outputlayer mt8res_body_via_down;
SELECT -INTERACT mt8res1a mt8res_body_via_down -NOT -outputlayer mt8res1b;
OR M8_Ai M8_Bi -outputlayer M8_ALL2;
OR M8_ALL2 M8i -outputlayer M8_ALL;
SELECT -INTERACT mt8res1b M8_ALL -outputlayer mt8res;
SELECT -INTERACT mt8res1b M8_Ai -outputlayer mt8res_a;
SELECT -INTERACT mt8res1b M8_Bi -outputlayer mt8res_b;
SELECT -INTERACT mt8res1b M8i -outputlayer mt8res_noab;
NOT metal8_noABi INDDMY -outputlayer M8Y;
NOT M8Y mt8res -outputlayer M8;
NOT metal8_Ai INDDMY -outputlayer M8_AY;
NOT M8_AY mt8res -outputlayer M8_A;
NOT metal8_Bi INDDMY -outputlayer M8_BY;
NOT M8_BY mt8res -outputlayer M8_B;
OR M9_Ai DUM9_Ai -outputlayer metal9_Ai;
OR M9_Bi DUM9_Bi -outputlayer metal9_Bi;
OR metal9_Ai metal9_Bi -outputlayer metal9i1;
OR M9i DUM9i -outputlayer metal9_noABi;
OR metal9i1 metal9_noABi -outputlayer metal9i;
AND metal9i RMDMY9 -outputlayer mt9res1;
AND mt9res1 VIA9i -outputlayer mt9res_body_via_up;
SELECT -INTERACT mt9res1 mt9res_body_via_up -NOT -outputlayer mt9res1a;
AND mt9res1 VIA8i -outputlayer mt9res_body_via_down;
SELECT -INTERACT mt9res1a mt9res_body_via_down -NOT -outputlayer mt9res1b;
OR M9_Ai M9_Bi -outputlayer M9_ALL2;
OR M9_ALL2 M9i -outputlayer M9_ALL;
SELECT -INTERACT mt9res1b M9_ALL -outputlayer mt9res;
SELECT -INTERACT mt9res1b M9_Ai -outputlayer mt9res_a;
SELECT -INTERACT mt9res1b M9_Bi -outputlayer mt9res_b;
SELECT -INTERACT mt9res1b M9i -outputlayer mt9res_noab;
NOT metal9_noABi INDDMY -outputlayer M9Y;
NOT M9Y mt9res -outputlayer M9;
NOT metal9_Ai INDDMY -outputlayer M9_AY;
NOT M9_AY mt9res -outputlayer M9_A;
NOT metal9_Bi INDDMY -outputlayer M9_BY;
NOT M9_BY mt9res -outputlayer M9_B;
OR M10_Ai DUM10_Ai -outputlayer metal10_Ai;
OR M10_Bi DUM10_Bi -outputlayer metal10_Bi;
OR metal10_Ai metal10_Bi -outputlayer metal10i1;
OR M10i DUM10i -outputlayer metal10_noABi;
OR metal10i1 metal10_noABi -outputlayer metal10i;
AND metal10i RMDMY10 -outputlayer mt10res1;
AND mt10res1 VIA10i -outputlayer mt10res_body_via_up;
SELECT -INTERACT mt10res1 mt10res_body_via_up -NOT -outputlayer mt10res1a;
AND mt10res1 VIA9i -outputlayer mt10res_body_via_down;
SELECT -INTERACT mt10res1a mt10res_body_via_down -NOT -outputlayer mt10res1b;
OR M10_Ai M10_Bi -outputlayer M10_ALL2;
OR M10_ALL2 M10i -outputlayer M10_ALL;
SELECT -INTERACT mt10res1b M10_ALL -outputlayer mt10res;
SELECT -INTERACT mt10res1b M10_Ai -outputlayer mt10res_a;
SELECT -INTERACT mt10res1b M10_Bi -outputlayer mt10res_b;
SELECT -INTERACT mt10res1b M10i -outputlayer mt10res_noab;
NOT metal10_noABi INDDMY -outputlayer M10Y;
NOT M10Y mt10res -outputlayer M10;
NOT metal10_Ai INDDMY -outputlayer M10_AY;
NOT M10_AY mt10res -outputlayer M10_A;
NOT metal10_Bi INDDMY -outputlayer M10_BY;
NOT M10_BY mt10res -outputlayer M10_B;
OR M11_Ai DUM11_Ai -outputlayer metal11_Ai;
OR M11_Bi DUM11_Bi -outputlayer metal11_Bi;
OR metal11_Ai metal11_Bi -outputlayer metal11i1;
OR M11i DUM11i -outputlayer metal11_noABi;
OR metal11i1 metal11_noABi -outputlayer metal11i;
AND metal11i RMDMY11 -outputlayer mt11res1;
AND mt11res1 VIA11i -outputlayer mt11res_body_via_up;
SELECT -INTERACT mt11res1 mt11res_body_via_up -NOT -outputlayer mt11res1a;
AND mt11res1 VIA10i -outputlayer mt11res_body_via_down;
SELECT -INTERACT mt11res1a mt11res_body_via_down -NOT -outputlayer mt11res1b;
OR M11_Ai M11_Bi -outputlayer M11_ALL2;
OR M11_ALL2 M11i -outputlayer M11_ALL;
SELECT -INTERACT mt11res1b M11_ALL -outputlayer mt11res;
SELECT -INTERACT mt11res1b M11_Ai -outputlayer mt11res_a;
SELECT -INTERACT mt11res1b M11_Bi -outputlayer mt11res_b;
SELECT -INTERACT mt11res1b M11i -outputlayer mt11res_noab;
NOT metal11_noABi INDDMY -outputlayer M11Y;
NOT M11Y mt11res -outputlayer M11;
NOT metal11_Ai INDDMY -outputlayer M11_AY;
NOT M11_AY mt11res -outputlayer M11_A;
NOT metal11_Bi INDDMY -outputlayer M11_BY;
NOT M11_BY mt11res -outputlayer M11_B;
OR M12_Ai DUM12_Ai -outputlayer metal12_Ai;
OR M12_Bi DUM12_Bi -outputlayer metal12_Bi;
OR metal12_Ai metal12_Bi -outputlayer metal12i1;
OR M12i DUM12i -outputlayer metal12_noABi;
OR metal12i1 metal12_noABi -outputlayer metal12i;
AND metal12i RMDMY12 -outputlayer mt12res1;
AND mt12res1 VIA12i -outputlayer mt12res_body_via_up;
SELECT -INTERACT mt12res1 mt12res_body_via_up -NOT -outputlayer mt12res1a;
AND mt12res1 VIA11i -outputlayer mt12res_body_via_down;
SELECT -INTERACT mt12res1a mt12res_body_via_down -NOT -outputlayer mt12res1b;
OR M12_Ai M12_Bi -outputlayer M12_ALL2;
OR M12_ALL2 M12i -outputlayer M12_ALL;
SELECT -INTERACT mt12res1b M12_ALL -outputlayer mt12res;
SELECT -INTERACT mt12res1b M12_Ai -outputlayer mt12res_a;
SELECT -INTERACT mt12res1b M12_Bi -outputlayer mt12res_b;
SELECT -INTERACT mt12res1b M12i -outputlayer mt12res_noab;
NOT metal12_noABi INDDMY -outputlayer M12Y;
NOT M12Y mt12res -outputlayer M12;
NOT metal12_Ai INDDMY -outputlayer M12_AY;
NOT M12_AY mt12res -outputlayer M12_A;
NOT metal12_Bi INDDMY -outputlayer M12_BY;
NOT M12_BY mt12res -outputlayer M12_B;
OR M13_Ai DUM13_Ai -outputlayer metal13_Ai;
OR M13_Bi DUM13_Bi -outputlayer metal13_Bi;
OR metal13_Ai metal13_Bi -outputlayer metal13i1;
OR M13i DUM13i -outputlayer metal13_noABi;
OR metal13i1 metal13_noABi -outputlayer metal13i;
AND metal13i RMDMY13 -outputlayer mt13res1;
AND mt13res1 VIA13i -outputlayer mt13res_body_via_up;
SELECT -INTERACT mt13res1 mt13res_body_via_up -NOT -outputlayer mt13res1a;
AND mt13res1 VIA12i -outputlayer mt13res_body_via_down;
SELECT -INTERACT mt13res1a mt13res_body_via_down -NOT -outputlayer mt13res1b;
OR M13_Ai M13_Bi -outputlayer M13_ALL2;
OR M13_ALL2 M13i -outputlayer M13_ALL;
SELECT -INTERACT mt13res1b M13_ALL -outputlayer mt13res;
SELECT -INTERACT mt13res1b M13_Ai -outputlayer mt13res_a;
SELECT -INTERACT mt13res1b M13_Bi -outputlayer mt13res_b;
SELECT -INTERACT mt13res1b M13i -outputlayer mt13res_noab;
NOT metal13_noABi INDDMY -outputlayer M13Y;
NOT M13Y mt13res -outputlayer M13;
NOT metal13_Ai INDDMY -outputlayer M13_AY;
NOT M13_AY mt13res -outputlayer M13_A;
NOT metal13_Bi INDDMY -outputlayer M13_BY;
NOT M13_BY mt13res -outputlayer M13_B;
OR M14_Ai DUM14_Ai -outputlayer metal14_Ai;
OR M14_Bi DUM14_Bi -outputlayer metal14_Bi;
OR metal14_Ai metal14_Bi -outputlayer metal14i1;
OR M14i DUM14i -outputlayer metal14_noABi;
OR metal14i1 metal14_noABi -outputlayer metal14i;
AND metal14i RMDMY14 -outputlayer mt14res1;
AND mt14res1 VIA14i -outputlayer mt14res_body_via_up;
SELECT -INTERACT mt14res1 mt14res_body_via_up -NOT -outputlayer mt14res1a;
AND mt14res1 VIA13i -outputlayer mt14res_body_via_down;
SELECT -INTERACT mt14res1a mt14res_body_via_down -NOT -outputlayer mt14res1b;
OR M14_Ai M14_Bi -outputlayer M14_ALL2;
OR M14_ALL2 M14i -outputlayer M14_ALL;
SELECT -INTERACT mt14res1b M14_ALL -outputlayer mt14res;
SELECT -INTERACT mt14res1b M14_Ai -outputlayer mt14res_a;
SELECT -INTERACT mt14res1b M14_Bi -outputlayer mt14res_b;
SELECT -INTERACT mt14res1b M14i -outputlayer mt14res_noab;
NOT metal14_noABi INDDMY -outputlayer M14Y;
NOT M14Y mt14res -outputlayer M14;
NOT metal14_Ai INDDMY -outputlayer M14_AY;
NOT M14_AY mt14res -outputlayer M14_A;
NOT metal14_Bi INDDMY -outputlayer M14_BY;
NOT M14_BY mt14res -outputlayer M14_B;
OR M15_Ai DUM15_Ai -outputlayer metal15_Ai;
OR M15_Bi DUM15_Bi -outputlayer metal15_Bi;
OR metal15_Ai metal15_Bi -outputlayer metal15i1;
OR M15i DUM15i -outputlayer metal15_noABi;
OR metal15i1 metal15_noABi -outputlayer metal15i;
AND metal15i RMDMY15 -outputlayer mt15res1;
AND mt15res1 VIA15i -outputlayer mt15res_body_via_up;
SELECT -INTERACT mt15res1 mt15res_body_via_up -NOT -outputlayer mt15res1a;
AND mt15res1 VIA14i -outputlayer mt15res_body_via_down;
SELECT -INTERACT mt15res1a mt15res_body_via_down -NOT -outputlayer mt15res1b;
OR M15_Ai M15_Bi -outputlayer M15_ALL2;
OR M15_ALL2 M15i -outputlayer M15_ALL;
SELECT -INTERACT mt15res1b M15_ALL -outputlayer mt15res;
SELECT -INTERACT mt15res1b M15_Ai -outputlayer mt15res_a;
SELECT -INTERACT mt15res1b M15_Bi -outputlayer mt15res_b;
SELECT -INTERACT mt15res1b M15i -outputlayer mt15res_noab;
NOT metal15_noABi INDDMY -outputlayer M15Y;
NOT M15Y mt15res -outputlayer M15;
NOT metal15_Ai INDDMY -outputlayer M15_AY;
NOT M15_AY mt15res -outputlayer M15_A;
NOT metal15_Bi INDDMY -outputlayer M15_BY;
NOT M15_BY mt15res -outputlayer M15_B;
OR M16_Ai DUM16_Ai -outputlayer metal16_Ai;
OR M16_Bi DUM16_Bi -outputlayer metal16_Bi;
OR metal16_Ai metal16_Bi -outputlayer metal16i1;
OR M16i DUM16i -outputlayer metal16_noABi;
OR metal16i1 metal16_noABi -outputlayer metal16i;
AND metal16i RMDMY16 -outputlayer mt16res1;
AND mt16res1 RVi -outputlayer mt16res_body_via_up;
SELECT -INTERACT mt16res1 mt16res_body_via_up -NOT -outputlayer mt16res1a;
AND mt16res1 VIA15i -outputlayer mt16res_body_via_down;
SELECT -INTERACT mt16res1a mt16res_body_via_down -NOT -outputlayer mt16res1b;
OR M16_Ai M16_Bi -outputlayer M16_ALL2;
OR M16_ALL2 M16i -outputlayer M16_ALL;
SELECT -INTERACT mt16res1b M16_ALL -outputlayer mt16res;
SELECT -INTERACT mt16res1b M16_Ai -outputlayer mt16res_a;
SELECT -INTERACT mt16res1b M16_Bi -outputlayer mt16res_b;
SELECT -INTERACT mt16res1b M16i -outputlayer mt16res_noab;
NOT metal16_noABi INDDMY -outputlayer M16Y;
NOT M16Y mt16res -outputlayer M16;
NOT metal16_Ai INDDMY -outputlayer M16_AY;
NOT M16_AY mt16res -outputlayer M16_A;
NOT metal16_Bi INDDMY -outputlayer M16_BY;
NOT M16_BY mt16res -outputlayer M16_B;
NOT APi INDDMY -outputlayer APY;
AND APY RMDMYAP -outputlayer mtAPresa;
NOT APY RMDMYAP -outputlayer mtAPresb;
SELECT -INTERACT mtAPresa mtAPresb -EQ 2 -outputlayer mtAPresc;
AND mtAPresa RVi -outputlayer mtAPres_body_via_down;
SELECT -INTERACT mtAPresc mtAPres_body_via_down -NOT -outputlayer mtAPres;
NOT APY mtAPres -outputlayer AP;
AND TPCDMY_AP BPCi -outputlayer shdmim_reg1;
SELECT -INTERACT shdmim_reg1 MPCi -outputlayer shdmim_reg2;
SELECT -INTERACT shdmim_reg2 TPCi -outputlayer shdmim_reg3;
SELECT -INTERACT shdmim_reg3 BPC_O -outputlayer shdmim_reg4;
SELECT -INTERACT shdmim_reg4 MPC_O -outputlayer shdmim_reg5;
SELECT -INTERACT shdmim_reg5 TPC_O -outputlayer shdmim_reg6;
SELECT -INTERACT shdmim_reg6 TPCDMY_AP2 -NOT -outputlayer shdmim_reg;
AND TPCDMY_AP TPCDMY_AP2 -outputlayer fhdmim_reg1;
AND fhdmim_reg1 BPCi -outputlayer fhdmim_reg2;
SELECT -INTERACT fhdmim_reg2 MPCi -outputlayer fhdmim_reg3;
SELECT -INTERACT fhdmim_reg3 BPC_O -outputlayer fhdmim_reg4;
SELECT -INTERACT fhdmim_reg4 MPC_O -outputlayer fhdmim_reg5;
SELECT -INTERACT fhdmim_reg5 TPCi -NOT -outputlayer fhdmim_reg6;
SELECT -INTERACT fhdmim_reg6 TPC_O -NOT -outputlayer fhdmim_reg;
AND VAR RFDMY -outputlayer VAR_RF1;
SELECT -INTERACT VAR_RF1 gate_a -outputlayer VAR_RF2;
EDGE_BOOLEAN -COINCIDENT_ONLY VTUL_P VTEL_P -outputlayer P_ul_shift_edge1;
EDGE_BOOLEAN -INSIDE P_ul_shift_edge1 Small_Poly3 -outputlayer P_ul_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY P_ul_shift_edge1 P_ul_shift_edge2 -outputlayer P_ul_shift_edge;
EDGE_EXPAND P_ul_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTULP_exp;
OR VTUL_P VTULP_exp -outputlayer VTULP_1;
OR VTEL_P VTUL_P -outputlayer vt_abut_p1;
OR vt_abut_p1 VTUL_PLL -outputlayer vt_abut_p2;
OR vt_abut_p2 VTL_P -outputlayer vt_abut_p3;
OR vt_abut_p3 VTL_PLL -outputlayer vt_abut_p4;
EDGE_BOOLEAN -COINCIDENT_ONLY VTS_P vt_abut_p4 -outputlayer P_s_shift_edge1;
EDGE_BOOLEAN -INSIDE P_s_shift_edge1 Small_Poly3 -outputlayer P_s_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY P_s_shift_edge1 P_s_shift_edge2 -outputlayer P_s_shift_edge;
EDGE_EXPAND P_s_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTSP_exp;
COPY VTSP_exp -outputlayer vt_abut_exl_p1;
EDGE_BOOLEAN -COINCIDENT_ONLY VTL_PLL vt_abut_p3 -outputlayer P_lll_shift_edge1;
EDGE_BOOLEAN -INSIDE P_lll_shift_edge1 Small_Poly3 -outputlayer P_lll_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY P_lll_shift_edge1 P_lll_shift_edge2 -outputlayer P_lll_shift_edge;
EDGE_EXPAND P_lll_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTLPLL_exp;
OR vt_abut_exl_p1 VTLPLL_exp -outputlayer vt_abut_exl_p2;
EDGE_BOOLEAN -COINCIDENT_ONLY VTL_P vt_abut_p2 -outputlayer P_l_shift_edge1;
EDGE_BOOLEAN -INSIDE P_l_shift_edge1 Small_Poly3 -outputlayer P_l_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY P_l_shift_edge1 P_l_shift_edge2 -outputlayer P_l_shift_edge;
EDGE_EXPAND P_l_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTLP_exp;
OR vt_abut_exl_p2 VTLP_exp -outputlayer vt_abut_exl_p3;
EDGE_BOOLEAN -COINCIDENT_ONLY VTUL_PLL vt_abut_p1 -outputlayer P_ulll_shift_edge1;
EDGE_BOOLEAN -INSIDE P_ulll_shift_edge1 Small_Poly3 -outputlayer P_ulll_shift_edge2;
EDGE_SELECT -COINCIDENT_ONLY P_ulll_shift_edge1 P_ulll_shift_edge2 -outputlayer P_ulll_shift_edge;
EDGE_EXPAND P_ulll_shift_edge -OUTSIDE_BY "EXPAND_VT_EDGE" -outputlayer VTULPLL_exp;
OR vt_abut_exl_p3 VTULPLL_exp -outputlayer vt_abut_exl_p4;
NOT VTULP_1 vt_abut_exl_p4 -outputlayer VTULP;
SELECT -INTERACT VAR_RF2 VTULP -outputlayer VAR_RF3;
SELECT -INTERACT VAR_RF3 VTULN -outputlayer VAR_RF4;
OR vt_abut_exl_n4 VTULN_exp -outputlayer vt_abut_exl_n5;
NOT VTEL_N vt_abut_exl_n5 -outputlayer VTELN;
OR NT_N VTELN -outputlayer rfvar_exclude_layer1;
OR vt_abut_exl_p4 VTULP_exp -outputlayer vt_abut_exl_p5;
NOT VTEL_P vt_abut_exl_p5 -outputlayer VTELP;
OR rfvar_exclude_layer1 VTELP -outputlayer rfvar_exclude_layer2;
OR VTL_N VTLN_exp -outputlayer VTLN_1;
NOT VTLN_1 vt_abut_exl_n2 -outputlayer VTLN;
OR rfvar_exclude_layer2 VTLN -outputlayer rfvar_exclude_layer3;
OR VTL_P VTLP_exp -outputlayer VTLP_1;
NOT VTLP_1 vt_abut_exl_p2 -outputlayer VTLP;
OR rfvar_exclude_layer3 VTLP -outputlayer rfvar_exclude_layer4;
OR VTS_N VTSN_exp -outputlayer VTSN;
OR rfvar_exclude_layer4 VTSN -outputlayer rfvar_exclude_layer5;
OR VTS_P VTSP_exp -outputlayer VTSP;
OR rfvar_exclude_layer5 VTSP -outputlayer rfvar_exclude_layer6;
OR VTUL_NLL VTULNLL_exp -outputlayer VTULNLL_1;
NOT VTULNLL_1 vt_abut_exl_n3 -outputlayer VTULNLL;
OR rfvar_exclude_layer6 VTULNLL -outputlayer rfvar_exclude_layer7;
OR VTUL_PLL VTULPLL_exp -outputlayer VTULPLL_1;
NOT VTULPLL_1 vt_abut_exl_p3 -outputlayer VTULPLL;
OR rfvar_exclude_layer7 VTULPLL -outputlayer rfvar_exclude_layer8;
OR VTL_NLL VTLNLL_exp -outputlayer VTLNLL_1;
NOT VTLNLL_1 vt_abut_exl_n1 -outputlayer VTLNLL;
OR rfvar_exclude_layer8 VTLNLL -outputlayer rfvar_exclude_layer9;
OR VTL_PLL VTLPLL_exp -outputlayer VTLPLL_1;
NOT VTLPLL_1 vt_abut_exl_p1 -outputlayer VTLPLL;
OR rfvar_exclude_layer9 VTLPLL -outputlayer rfvar_exclude_layer10;
OR rfvar_exclude_layer10 IBJTDMY -outputlayer rfvar_exclude_layer13;
OR rfvar_exclude_layer13 DIODMY -outputlayer rfvar_exclude_layer14;
OR rfvar_exclude_layer14 SR_ESD -outputlayer rfvar_exclude_layer15;
OR rfvar_exclude_layer15 SDI -outputlayer rfvar_exclude_layer16;
OR rfvar_exclude_layer16 GATED -outputlayer rfvar_exclude_layer17;
OR rfvar_exclude_layer17 HIA_DUMMY -outputlayer rfvar_exclude_layer18;
OR rfvar_exclude_layer18 SDI_2 -outputlayer rfvar_exclude_layer;
SELECT -INTERACT VAR_RF4 rfvar_exclude_layer -NOT -outputlayer VAR_RF;
AND VAR_RF nxwell -outputlayer var_nw_rf1a;
NOT diffa2 diffa -outputlayer diff_invalid;
AND diff_invalid VAR_RF -outputlayer var_nw_rf0a;
SIZE var_nw_rf0a -BY 0.005 -outputlayer var_nw_rf0b;
SIZE Small_Poly2 -BY 0.005 -outputlayer var_nw_rf0c;
OR var_nw_rf0b var_nw_rf0c -outputlayer var_nw_rf0;
NOT var_nw_rf1a var_nw_rf0 -outputlayer var_nw_rf1;
NOT var_nw_rf1 OD2 -outputlayer var_nw_rfa;
NOT var_nw_rfa DNW -outputlayer var_nw_rf_nw1;
NOT var_nw_rf_nw1 VARi_Mxs -outputlayer var_nw_rf_nw;
NOT npoly_co_ula PODE_3T -outputlayer npoly_co_ul;
NOT npoly_co_ul n_fpoly_ulvt -outputlayer n_gpoly_ulvt_all;
NOT n_gpoly_ulvt_all all_mos_gates -outputlayer n_gpoly_ulvt1;
COPY DIODMY -outputlayer nocg_dmy;
AND n_gpoly_ulvt1 nocg_dmy -outputlayer n_gpoly_nocg_ulvt;
NOT n_gpoly_ulvt1 n_gpoly_nocg_ulvt -outputlayer n_gpoly_ulvt;
AND gate_a RFDMY -outputlayer gate_rf;
AND gate_rf VAR_RF -outputlayer vargt_rfa;
NOT vargt_rfa OD2 -outputlayer vargt_rf;
AND var_nw_rf1 OD12 -outputlayer var_nw_rf12a1;
NOT var_nw_rf12a1 OD12_15 -outputlayer var_nw_rf12a;
NOT var_nw_rf12a DNW -outputlayer var_nw_rf12_nw1;
NOT var_nw_rf12_nw1 VARi_Mxs -outputlayer var_nw_rf12_nw;
NOT npoly_ioa_ulvt PODE_3T -outputlayer npoly_io_ulvt;
NOT npoly_io_ulvt n_fpoly_io_ulvt -outputlayer n_gpoly_io_ulvt_all;
NOT n_gpoly_io_ulvt_all all_mos_gates -outputlayer n_gpoly_io_ulvt;
AND vargt_rfa OD12 -outputlayer vargt_rf12a;
NOT vargt_rf12a OD12_15 -outputlayer vargt_rf12b;
AND vargt_rf12b NP -outputlayer vargt_rf12;
AND var_nw_rf12a1 OD12_15 -outputlayer var_nw_rf12od15a;
NOT var_nw_rf12od15a DNW -outputlayer var_nw_rf12od15_nw1;
NOT var_nw_rf12od15_nw1 VARi_Mxs -outputlayer var_nw_rf12od15_nw;
AND vargt_rf12a OD12_15 -outputlayer vargt_rf12od15b;
AND vargt_rf12od15b NP -outputlayer vargt_rf12od15;
AND var_nw_rfa DNW -outputlayer var_nw_rfb;
NOT var_nw_rfb VARi_Mxs -outputlayer var_nw_rf;
AND var_nw_rf12a DNW -outputlayer var_nw_rf121;
NOT var_nw_rf121 VARi_Mxs -outputlayer var_nw_rf12;
AND var_nw_rf12od15a DNW -outputlayer var_nw_rf12od15b;
NOT var_nw_rf12od15b VARi_Mxs -outputlayer var_nw_rf12od15;
AND M0_B MOMDMY_MXP2 -outputlayer mom0m21_b;
SELECT -INTERACT mom0m21_b MOMDMY_MXP12 -NOT -outputlayer mom0m2_b;
AND M2_A MOMDMY_MXP2 -outputlayer mom2m21_a;
SELECT -INTERACT mom2m21_a MOMDMY_MXP12 -NOT -outputlayer mom2m2_a;
AND M5_A MOMDMY_MXP2 -outputlayer mom5p21_a;
SELECT -INTERACT mom5p21_a MOMDMY_MXP12 -outputlayer mom5p2_a;
NOT VTSP sram_np -outputlayer ppoly_co_s1;
NOT ppoly_co_s1 poly_od2 -outputlayer ppoly_co_s2;
AND poly_rc ppoly_co_s2 -outputlayer ppoly_co_sa;
NOT ppoly_co_sa PODE_3T -outputlayer ppoly_co_s;
NOT ppoly_co_s OD -outputlayer p_fpoly_svt;
AND M3_A MOMDMY_MXP2 -outputlayer mom3m21_a;
SELECT -INTERACT mom3m21_a MOMDMY_MXP12 -NOT -outputlayer mom3m2_a;
AND M1_B MOMDMY_MXP1 -outputlayer mom1m11_b;
SELECT -INTERACT mom1m11_b MOMDMY_MXP12 -NOT -outputlayer mom1m1_b;
AND MDx OD -outputlayer MD_ODa;
AND MD_ODa tpdiff_ori -outputlayer MD_OD_P1;
NOT MD_ODa MD_OD_P1 -outputlayer MD_OD_N1;
NOT MD_OD_N1 SRM_all -outputlayer MD_OD_N2;
AND MD_OD_N2 OD12 -outputlayer MD_OD_N_IO;
NOT VTELP sram_np -outputlayer ppoly_co_el1;
NOT ppoly_co_el1 poly_od2 -outputlayer ppoly_co_el2;
AND poly_rc ppoly_co_el2 -outputlayer ppoly_co_ela;
NOT ppoly_co_ela PODE_3T -outputlayer ppoly_co_el;
NOT ppoly_co_el OD -outputlayer p_fpoly_elvt;
AND MD_ODa OD -outputlayer odtap;
AND odtap tpdiff_ori -outputlayer p_odtap1;
NOT p_odtap1 SRM_all -outputlayer p_odtap2;
NOT p_odtap2 tpdiff_bjt -outputlayer p_odtap;
SIZE p_odtap -BY 0.013 -outputlayer p_odtap_ext1;
AND p_odtap_ext1 MDx -outputlayer p_odtap_ext2;
AND p_odtap_ext2 OD12 -outputlayer p_odtap_io_ext;
NOT p_odtap_ext2 p_odtap_io_ext -outputlayer p_odtap_ext_all;
COPY p_odtap_ext_all -outputlayer p_odtap_ext_o;
AND core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp01;
NOT mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp02;
AND mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp03;
NOT mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp03 CPP85 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp57_1;
COPY mkr_cfi_p_core_gpoly_fb9_cpp57_1 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp57;
AND RVi AP -outputlayer RV_TPC_RDL1;
NOT TPCi TPC_O -outputlayer TPC_FINAL;
AND RV_TPC_RDL1 TPC_FINAL -outputlayer RV_TPC_RDL;
COPY MD_ODa -outputlayer M0_OD;
NOT gate PODE_3T -outputlayer match_gate;
AND match_gate FB1 -outputlayer gridmatch_gate;
AND gridmatch_gate MATCHING_GRID -outputlayer gridmatch_gate1a;
SELECT -CUT gridmatch_gate MATCHING_GRID -outputlayer gridmatch_gate_cut1;
NOT gridmatch_gate1a gridmatch_gate_cut1 -outputlayer gridmatch_gate_inr1;
NOT gridmatch_gate gridmatch_gate_inr1 -outputlayer gridmatch_gate_outer1;
AND gridmatch_gate DEVICE_sen -outputlayer gridmatch_gate2a;
SELECT -CUT gridmatch_gate DEVICE_sen -outputlayer gridmatch_gate_cut2;
NOT gridmatch_gate2a gridmatch_gate_cut2 -outputlayer gridmatch_gate_inr2;
NOT gridmatch_gate_outer1 gridmatch_gate_inr2 -outputlayer gridmatch_gate_outer2;
AND gridmatch_gate FB_1_AN -outputlayer gridmatch_gate3a;
SELECT -CUT gridmatch_gate FB_1_AN -outputlayer gridmatch_gate_cut3;
NOT gridmatch_gate3a gridmatch_gate_cut3 -outputlayer gridmatch_gate_inr3;
NOT gridmatch_gate_outer2 gridmatch_gate_inr3 -outputlayer gridmatch_gate_outer;
NOT match_gate gridmatch_gate_outer -outputlayer gridmatch_gate_inner;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 1000 -INSIDE_OF_LAYER gridmatch_gate_inner -outputlayer gridmatch_aux0;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 1000 -INSIDE_OF_LAYER gridmatch_gate_outer -outputlayer gridmatch_aux1;
OR gridmatch_aux0 gridmatch_aux1 -outputlayer gridmatchflag_aux;
AND VDR MDx -outputlayer VDR_MD_TAP;
AND SRM SRM2030 -outputlayer M0_B_SRM03_1;
AND SRM SRM2022 -outputlayer M0_B_SRM03_2;
OR M0_B_SRM03_1 M0_B_SRM03_2 -outputlayer M0_B_SRM03_region;
AND SRM SRM2015 -outputlayer M1_B_SRM03_1;
AND SRM SRM2018 -outputlayer M1_B_SRM03_2;
OR M1_B_SRM03_1 M1_B_SRM03_2 -outputlayer M1_B_SRM03_region1;
AND SRM SRM2020 -outputlayer M1_B_SRM03_3;
OR M1_B_SRM03_region1 M1_B_SRM03_3 -outputlayer M1_B_SRM03_region2;
AND SRM SRM2030 -outputlayer M1_B_SRM03_4;
OR M1_B_SRM03_region2 M1_B_SRM03_4 -outputlayer M1_B_SRM03_region3;
AND SRM SRM2022 -outputlayer M1_B_SRM03_5;
OR M1_B_SRM03_region3 M1_B_SRM03_5 -outputlayer M1_B_SRM03_region4;
AND SRM SRM2026 -outputlayer M1_B_SRM03_6;
OR M1_B_SRM03_region4 M1_B_SRM03_6 -outputlayer M1_B_SRM03_region;
AND VDR_MD_TAP FINFET_boundary9 -outputlayer mkr_VDR_MD_TAP_FB9_o;
SELECT -INTERACT VDR_MD_TAP mkr_VDR_MD_TAP_FB9_o -NOT -outputlayer mkr_VDR_MD_TAP_1;
COPY VDR_MD_TAP -outputlayer mkr_VDR_MD_TAP_o;
SELECT -INTERACT mkr_VDR_MD_TAP_1 mkr_VDR_MD_TAP_o -outputlayer mkr_VDR_MD_TAP;
SELECT -INTERACT RH_TN_all RHDMY15i -outputlayer RH_TN_15a;
AND VIA14i RH_TN_15a -outputlayer VTIN_14;
NOT VIA14i VTIN_14 -outputlayer VIA14;
AND M5_B MOMDMY_MXP2 -outputlayer mom5m21_b;
SELECT -INTERACT mom5m21_b MOMDMY_MXP12 -NOT -outputlayer mom5m2_b;
AND M6 MOMDMY_MINUS -outputlayer mom6minus;
NOT VGi VG_VDR -outputlayer VG;
AND VG TIE_VG -outputlayer mkr_vg_tie;
AND M8 MOMDMY_MXP2 -outputlayer mom8p21;
SELECT -INTERACT mom8p21 MOMDMY_MXP12 -outputlayer mom8p2;
AND M6_A MOMDMY_MXP2 -outputlayer mom6p21_a;
SELECT -INTERACT mom6p21_a MOMDMY_MXP12 -outputlayer mom6p2_a;
SELECT -INTERACT RH_TN_all RHDMY8i -outputlayer RH_TN_8a;
AND VIA7i RH_TN_8a -outputlayer VTIN_7;
NOT VIA7i VTIN_7 -outputlayer VIA7;
NOT MDx MD_ODa -outputlayer MD_STIa;
COPY MD_STIa -outputlayer MD_STIb;
NOT MD_STIb SRM_all -outputlayer MD_STI2;
AND MD_STI2 OD12 -outputlayer MD_STI_IO;
NOT MD_STI2 MD_STI_IO -outputlayer MD_STI3;
NOT MD_STI3 CPP85 -outputlayer MD_STI;
SELECT -INTERACT emit_reg NW -outputlayer emit_p_reg;
AND M7_B MOMDMY_MXP2 -outputlayer mom7p21_b;
SELECT -INTERACT mom7p21_b MOMDMY_MXP12 -outputlayer mom7p2_b;
NOT odtap tpdiff_ori -outputlayer n_odtap1;
NOT n_odtap1 SRM_all -outputlayer n_odtap2;
SELECT -INTERACT tndiff_ori BJTDMY -outputlayer tndiff_bjt;
NOT n_odtap2 tndiff_bjt -outputlayer n_odtap;
AND M3 MOMDMY_MXP1 -outputlayer mom3p11;
SELECT -INTERACT mom3p11 MOMDMY_MXP12 -outputlayer mom3p1;
AND SRM SRM2014 -outputlayer M0_A_SRM01_1;
COPY M0_A_SRM01_1 -outputlayer M0_A_SRM01_region;
AND M0_A M0_A_SRM01_region -outputlayer M0_A_SRM01;
AND M1_A MOMDMY_MXP2 -outputlayer mom1p21_a;
SELECT -INTERACT mom1p21_a MOMDMY_MXP12 -outputlayer mom1p2_a;
AND M1_A MOMDMY_MXP1 -outputlayer mom1m11_a;
SELECT -INTERACT mom1m11_a MOMDMY_MXP12 -NOT -outputlayer mom1m1_a;
AND poly_rc sram_n -outputlayer npoly_co_srm;
NOT npoly_co_srm OD -outputlayer n_fpoly_srm;
AND M2_B MOMDMY_PLUS -outputlayer mom2plus_b;
AND poly_rc sram_p -outputlayer ppoly_co_srm;
NOT ppoly_co_srm OD -outputlayer p_fpoly_srm;
NOT ppoly_co_srm p_fpoly_srm -outputlayer p_gpoly_srm_all;
NOT p_gpoly_srm_all all_mos_gates -outputlayer p_gpoly_srm;
AND M7 MOMDMY_MINUS -outputlayer mom7minus;
AND M8 MOMDMY_MXP1 -outputlayer mom8p11;
SELECT -INTERACT mom8p11 MOMDMY_MXP12 -NOT -outputlayer mom8m1;
NOT MD_OD_N2 MD_OD_N_IO -outputlayer MD_OD_N3;
NOT MD_OD_N3 CPP85 -outputlayer MD_OD_N;
AND M0_B MOMDMY_PLUS -outputlayer mom0plus_b;
SIZE n_odtap -BY 0.013 -outputlayer n_odtap_ext1;
AND n_odtap_ext1 MDx -outputlayer n_odtap_ext2;
AND n_odtap_ext2 OD12 -outputlayer n_odtap_io_ext;
NOT n_odtap_ext2 n_odtap_io_ext -outputlayer n_odtap_ext_all;
AND n_odtap_ext_all CPP57 -outputlayer n_odtap_fb9_cpp57_ext_o_tmp01;
NOT n_odtap_fb9_cpp57_ext_o_tmp01 CPP85 -outputlayer n_odtap_fb9_cpp57_ext_o_tmp02;
AND n_odtap_fb9_cpp57_ext_o_tmp02 FINFET_boundary9 -outputlayer n_odtap_fb9_cpp57_ext_o_tmp03;
NOT n_odtap_fb9_cpp57_ext_o_tmp03 FINFET_boundary10 -outputlayer n_odtap_fb9_cpp57_ext_o;
SELECT -INTERACT n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -NOT -outputlayer n_odtap_cpp85_ext_1;
AND n_odtap_ext_all CPP57 -outputlayer n_odtap_fb10_cpp57_ext_o_tmp01;
NOT n_odtap_fb10_cpp57_ext_o_tmp01 CPP85 -outputlayer n_odtap_fb10_cpp57_ext_o_tmp02;
NOT n_odtap_fb10_cpp57_ext_o_tmp02 FINFET_boundary9 -outputlayer n_odtap_fb10_cpp57_ext_o_tmp03;
AND n_odtap_fb10_cpp57_ext_o_tmp03 FINFET_boundary10 -outputlayer n_odtap_fb10_cpp57_ext_o;
SELECT -INTERACT n_odtap_cpp85_ext_1 n_odtap_fb10_cpp57_ext_o -NOT -outputlayer n_odtap_cpp85_ext_2;
AND n_odtap_ext_all CPP57 -outputlayer n_odtap_cpp57_ext_o_tmp01;
NOT n_odtap_cpp57_ext_o_tmp01 CPP85 -outputlayer n_odtap_cpp57_ext_o;
SELECT -INTERACT n_odtap_cpp85_ext_2 n_odtap_cpp57_ext_o -NOT -outputlayer n_odtap_cpp85_ext_3;
AND n_odtap_ext_all CPP85 -outputlayer n_odtap_cpp85_ext_o;
SELECT -INTERACT n_odtap_cpp85_ext_3 n_odtap_cpp85_ext_o -outputlayer n_odtap_cpp85_ext;
AND M5_B MOMDMY_MXP1 -outputlayer mom5m11_b;
SELECT -INTERACT mom5m11_b MOMDMY_MXP12 -NOT -outputlayer mom5m1_b;
AND M3_A MOMDMY_MXP1 -outputlayer mom3p11_a;
SELECT -INTERACT mom3p11_a MOMDMY_MXP12 -outputlayer mom3p1_a;
AND M0_A MOMDMY_MINUS -outputlayer mom0minus_a;
SELECT -INTERACT RH_TN_all RHDMY12i -outputlayer RH_TN_12a;
AND VIA11i RH_TN_12a -outputlayer VTIN_11;
AND metal12i MOMDMY12 -outputlayer MOM_field12;
SELECT -INTERACT RH_TN_all RHDMY6i -outputlayer RH_TN_6a;
AND VIA5i RH_TN_6a -outputlayer VTIN_5;
AND M9 MOMDMY_MXP2 -outputlayer mom9p21;
SELECT -INTERACT mom9p21 MOMDMY_MXP12 -outputlayer mom9p2;
AND M0_A MOMDMY_MXP2 -outputlayer mom0p21_a;
SELECT -INTERACT mom0p21_a MOMDMY_MXP12 -outputlayer mom0p2_a;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r4a_tmp01;
AND rhim_r4a_tmp01 RHDMY4i -outputlayer rhim_r4a;
AND rhim_r4a VIA3i -outputlayer rhim_r4_body_and_via_up;
SELECT -INTERACT rhim_r4a rhim_r4_body_and_via_up -NOT -outputlayer rhim_r4;
NOT RH_TN_all rhim_r4 -outputlayer RH_TN_4;
NOT poly_io npoly_ioa -outputlayer ppoly_ioa;
NOT ppoly_ioa PODE_3T -outputlayer ppoly_io;
NOT ppoly_io OD -outputlayer p_fpoly_io;
NOT ppoly_io p_fpoly_io -outputlayer p_gpoly_io_all;
NOT p_gpoly_io_all all_mos_gates -outputlayer p_gpoly_io1;
OR HIA_DUMMY DIODMY -outputlayer nocg_dmy_io;
AND p_gpoly_io1 nocg_dmy_io -outputlayer p_gpoly_nocg_io;
NOT p_gpoly_io1 p_gpoly_nocg_io -outputlayer p_gpoly_io;
AND M0_A MOMDMY_MXP2 -outputlayer mom0m21_a;
SELECT -INTERACT mom0m21_a MOMDMY_MXP12 -NOT -outputlayer mom0m2_a;
SELECT -INTERACT RH_TN_all RHDMY9i -outputlayer RH_TN_9a;
AND VIA8i RH_TN_9a -outputlayer VTIN_8;
NOT VIA8i VTIN_8 -outputlayer VIA8;
AND M5_B MOMDMY_MXP2 -outputlayer mom5p21_b;
SELECT -INTERACT mom5p21_b MOMDMY_MXP12 -outputlayer mom5p2_b;
OR cemit_io_i1_mac cemit_io_i2_mac -outputlayer unrecognized_bjt_1;
COPY unrecognized_bjt_1 -outputlayer unrecognized_bjt_3;
OR unrecognized_bjt_3 cemit_io_p1_mac -outputlayer unrecognized_bjt_4;
SELECT -INTERACT BJTDMY1 unrecognized_bjt_4 -outputlayer unrecognized_bjt_5;
NOT BJTDMY1 unrecognized_bjt_5 -outputlayer unrecognized_bjt;
SELECT -INTERACT RH_TN_all RHDMY14i -outputlayer RH_TN_14a;
AND VIA13i RH_TN_14a -outputlayer VTIN_13;
NOT VIA13i VTIN_13 -outputlayer VIA13;
NOT VTULP sram_np -outputlayer ppoly_co_ul1;
NOT ppoly_co_ul1 poly_od2 -outputlayer ppoly_co_ul2;
AND poly_rc ppoly_co_ul2 -outputlayer ppoly_co_ula;
NOT ppoly_co_ula PODE_3T -outputlayer ppoly_co_ul;
NOT ppoly_co_ul OD -outputlayer p_fpoly_ulvt;
AND M9 MOMDMY_MXP1 -outputlayer mom9p11;
SELECT -INTERACT mom9p11 MOMDMY_MXP12 -outputlayer mom9p1;
AND M7_A MOMDMY_MXP1 -outputlayer mom7p11_a;
SELECT -INTERACT mom7p11_a MOMDMY_MXP12 -outputlayer mom7p1_a;
SELECT -OUTSIDE DIODMY tpdiff_ori -outputlayer DIONW1;
SELECT -INTERACT DIONW1 PO -outputlayer DIONW3;
SELECT -INTERACT DIONW3 VTUL_Ni -outputlayer DIONW;
AND M5 MOMDMY_MXP1 -outputlayer mom5p11;
SELECT -INTERACT mom5p11 MOMDMY_MXP12 -NOT -outputlayer mom5m1;
AND M4 MOMDMY_PLUS -outputlayer mom4plus;
AND M4_A MOMDMY_MXP1 -outputlayer mom4p11_a;
SELECT -INTERACT mom4p11_a MOMDMY_MXP12 -outputlayer mom4p1_a;
AND M3_B MOMDMY_PLUS -outputlayer mom3plus_b;
AND n_odtap2 tndiff_bjt -outputlayer n_odtap_bjt;
AND M5 MOMDMY_MINUS -outputlayer mom5minus;
OR RHDMY0i RHDMY1i -outputlayer rhim_all1;
OR rhim_all1 RHDMY2i -outputlayer rhim_all2;
OR rhim_all2 RHDMY3i -outputlayer rhim_all3;
OR rhim_all3 RHDMY4i -outputlayer rhim_all4;
OR rhim_all4 RHDMY5i -outputlayer rhim_all5;
OR rhim_all5 RHDMY6i -outputlayer rhim_all6;
OR rhim_all6 RHDMY7i -outputlayer rhim_all7;
OR rhim_all7 RHDMY8i -outputlayer rhim_all8;
OR rhim_all8 RHDMY9i -outputlayer rhim_all9;
OR rhim_all9 RHDMY10i -outputlayer rhim_all10;
OR rhim_all10 RHDMY11i -outputlayer rhim_all11;
OR rhim_all11 RHDMY12i -outputlayer rhim_all12;
OR rhim_all12 RHDMY13i -outputlayer rhim_all13;
OR rhim_all13 RHDMY14i -outputlayer rhim_all14;
OR rhim_all14 RHDMY15i -outputlayer rhim_all15;
OR rhim_all15 RHDMY16i -outputlayer rhim_all16;
COPY rhim_all16 -outputlayer rhim_all;
AND M7 MOMDMY_MXP1 -outputlayer mom7p11;
SELECT -INTERACT mom7p11 MOMDMY_MXP12 -outputlayer mom7p1;
NOT VTLPLL sram_np -outputlayer ppoly_co_lll1;
NOT ppoly_co_lll1 poly_od2 -outputlayer ppoly_co_lll2;
AND poly_rc ppoly_co_lll2 -outputlayer ppoly_co_llla;
NOT ppoly_co_llla PODE_3T -outputlayer ppoly_co_lll;
NOT ppoly_co_lll OD -outputlayer p_fpoly_lvtll;
NOT ppoly_co_lll p_fpoly_lvtll -outputlayer p_gpoly_lvtll_all;
NOT p_gpoly_lvtll_all all_mos_gates -outputlayer p_gpoly_lvtll;
AND M6_B MOMDMY_PLUS -outputlayer mom6plus_b;
AND SRM SRM2013 -outputlayer M0_A_SRM02_1;
AND SRM SRM2015 -outputlayer M0_A_SRM02_2;
OR M0_A_SRM02_1 M0_A_SRM02_2 -outputlayer M0_A_SRM02_region1;
AND SRM SRM2018 -outputlayer M0_A_SRM02_3;
OR M0_A_SRM02_region1 M0_A_SRM02_3 -outputlayer M0_A_SRM02_region2;
AND SRM SRM2020 -outputlayer M0_A_SRM02_4;
OR M0_A_SRM02_region2 M0_A_SRM02_4 -outputlayer M0_A_SRM02_region3;
AND SRM SRM2026 -outputlayer M0_A_SRM02_5;
OR M0_A_SRM02_region3 M0_A_SRM02_5 -outputlayer M0_A_SRM02_region;
AND M0_A M0_A_SRM02_region -outputlayer M0_A_SRM02;
NOT VTULNLL sram_np -outputlayer npoly_co_ulll1;
NOT npoly_co_ulll1 poly_od2 -outputlayer npoly_co_ulll2;
AND poly_rc npoly_co_ulll2 -outputlayer npoly_co_ullla;
NOT npoly_co_ullla OD -outputlayer n_fpoly_ulvtll;
NOT core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp01;
NOT mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp02;
NOT mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp03;
NOT mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp03 CPP85 -outputlayer mkr_cfi_n_core_gpoly_fb1_cpp51_1;
COPY mkr_cfi_n_core_gpoly_fb1_cpp51_1 -outputlayer mkr_cfi_n_core_gpoly_fb1_cpp51;
AND M7_A MOMDMY_MINUS -outputlayer mom7minus_a;
AND M6 MOMDMY_MXP1 -outputlayer mom6p11;
SELECT -INTERACT mom6p11 MOMDMY_MXP12 -NOT -outputlayer mom6m1;
SELECT -INTERACT n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -NOT -outputlayer n_odtap_ext_1;
SELECT -INTERACT n_odtap_ext_1 n_odtap_fb10_cpp57_ext_o -NOT -outputlayer n_odtap_ext_2;
SELECT -INTERACT n_odtap_ext_2 n_odtap_cpp57_ext_o -NOT -outputlayer n_odtap_ext_3;
SELECT -INTERACT n_odtap_ext_3 n_odtap_cpp85_ext_o -NOT -outputlayer n_odtap_ext_4;
NOT n_odtap_ext_all CPP57 -outputlayer n_odtap_fb9_cpp51_ext_o_tmp01;
NOT n_odtap_fb9_cpp51_ext_o_tmp01 CPP85 -outputlayer n_odtap_fb9_cpp51_ext_o_tmp02;
AND n_odtap_fb9_cpp51_ext_o_tmp02 FINFET_boundary9 -outputlayer n_odtap_fb9_cpp51_ext_o_tmp03;
NOT n_odtap_fb9_cpp51_ext_o_tmp03 FINFET_boundary10 -outputlayer n_odtap_fb9_cpp51_ext_o;
SELECT -INTERACT n_odtap_ext_4 n_odtap_fb9_cpp51_ext_o -NOT -outputlayer n_odtap_ext_5;
COPY n_odtap_ext_all -outputlayer n_odtap_ext_o;
SELECT -INTERACT n_odtap_ext_5 n_odtap_ext_o -outputlayer n_odtap_ext;
AND M5_B MOMDMY_PLUS -outputlayer mom5plus_b;
AND M5_A MOMDMY_MXP1 -outputlayer mom5m11_a;
SELECT -INTERACT mom5m11_a MOMDMY_MXP12 -NOT -outputlayer mom5m1_a;
AND M8 MOMDMY_MINUS -outputlayer mom8minus;
AND M2_B MOMDMY_MXP1 -outputlayer mom2m11_b;
SELECT -INTERACT mom2m11_b MOMDMY_MXP12 -NOT -outputlayer mom2m1_b;
SELECT -INTERACT n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -NOT -outputlayer n_odtap_fb10_cpp57_ext_1;
SELECT -INTERACT n_odtap_fb10_cpp57_ext_1 n_odtap_fb10_cpp57_ext_o -outputlayer n_odtap_fb10_cpp57_ext;
AND SRM SRM2014 -outputlayer M0_B_SRM01_1;
COPY M0_B_SRM01_1 -outputlayer M0_B_SRM01_region;
AND M0_B M0_B_SRM01_region -outputlayer M0_B_SRM01;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r16a_tmp01;
AND rhim_r16a_tmp01 RHDMY16i -outputlayer rhim_r16a;
AND rhim_r16a VIA15i -outputlayer rhim_r16_body_and_via_up;
SELECT -INTERACT rhim_r16a rhim_r16_body_and_via_up -NOT -outputlayer rhim_r16;
NOT RH_TN_all rhim_r16 -outputlayer RH_TN_16;
AND M3_B MOMDMY_MXP1 -outputlayer mom3p11_b;
SELECT -INTERACT mom3p11_b MOMDMY_MXP12 -outputlayer mom3p1_b;
AND M8_B MOMDMY_MXP1 -outputlayer mom8p11_b;
SELECT -INTERACT mom8p11_b MOMDMY_MXP12 -outputlayer mom8p1_b;
AND M9_A MOMDMY_MXP2 -outputlayer mom9m21_a;
SELECT -INTERACT mom9m21_a MOMDMY_MXP12 -NOT -outputlayer mom9m2_a;
AND metal11i MOMDMY11 -outputlayer MOM_field11;
NOT VTULPLL sram_np -outputlayer ppoly_co_ulll1;
NOT ppoly_co_ulll1 poly_od2 -outputlayer ppoly_co_ulll2;
AND poly_rc ppoly_co_ulll2 -outputlayer ppoly_co_ullla;
AND ppoly_co_ullla PODE_3T -outputlayer ppode_co_ulll;
NOT ppode_co_ulll all_mos_gates -outputlayer p_pode_ulvtll;
SELECT -INTERACT RH_TN_all RHDMY7i -outputlayer RH_TN_7a;
AND VIA6i RH_TN_7a -outputlayer VTIN_6;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r5a_tmp01;
AND rhim_r5a_tmp01 RHDMY5i -outputlayer rhim_r5a;
AND rhim_r5a VIA4i -outputlayer rhim_r5_body_and_via_up;
SELECT -INTERACT rhim_r5a rhim_r5_body_and_via_up -NOT -outputlayer rhim_r5;
NOT RH_TN_all rhim_r5 -outputlayer RH_TN_5;
AND M9 MOMDMY_PLUS -outputlayer mom9plus;
AND M4_A MOMDMY_MXP1 -outputlayer mom4m11_a;
SELECT -INTERACT mom4m11_a MOMDMY_MXP12 -NOT -outputlayer mom4m1_a;
SELECT -INTERACT mom8p21 MOMDMY_MXP12 -NOT -outputlayer mom8m2;
AND M4_B MOMDMY_MXP2 -outputlayer mom4p21_b;
SELECT -INTERACT mom4p21_b MOMDMY_MXP12 -outputlayer mom4p2_b;
AND M1_B M1_B_SRM03_region -outputlayer M1_B_SRM03;
AND MD_OD_N1 SRM_all -outputlayer MD_OD_N_SRM;
AND RVi TPC_FINAL -outputlayer RV_BPC_TPC1;
NOT BPCi BPC_O -outputlayer BPC_FINAL;
AND RV_BPC_TPC1 BPC_FINAL -outputlayer RV_BPC_TPC;
AND M2_A MOMDMY_MXP1 -outputlayer mom2p11_a;
SELECT -INTERACT mom2p11_a MOMDMY_MXP12 -outputlayer mom2p1_a;
AND RVi AP -outputlayer RV_MPC_RDL1;
NOT MPCi MPC_O -outputlayer MPC_FINAL;
AND RV_MPC_RDL1 MPC_FINAL -outputlayer RV_MPC_RDL;
AND RVi MPC_FINAL -outputlayer RV_MTOP_MPC1;
AND RV_MTOP_MPC1 M16 -outputlayer RV_MTOP_MPC;
AND M7 MOMDMY_MXP2 -outputlayer mom7p21;
SELECT -INTERACT mom7p21 MOMDMY_MXP12 -NOT -outputlayer mom7m2;
AND realpo SRM_all -outputlayer realpo_s;
AND realpo_s nxwell -outputlayer ponw_s;
AND ponw_s PP -outputlayer pponw_s;
AND pponw_s SRMDEV -outputlayer pgate_s_normal1;
SELECT -INTERACT pgate_s_normal1 gate1 -outputlayer pgate_s_normal3;
NOT pgate_s_normal3 RODMY_srm -outputlayer pgate_s_normal;
NOT psub_term psub_term_b -outputlayer psub_term_plug1;
AND psub_term_plug1 psub -outputlayer psub_term_plug;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r13a_tmp01;
AND rhim_r13a_tmp01 RHDMY13i -outputlayer rhim_r13a;
AND rhim_r13a VIA12i -outputlayer rhim_r13_body_and_via_up;
SELECT -INTERACT rhim_r13a rhim_r13_body_and_via_up -NOT -outputlayer rhim_r13;
NOT RH_TN_all rhim_r13 -outputlayer RH_TN_13;
SELECT -INTERACT mom7p11 MOMDMY_MXP12 -NOT -outputlayer mom7m1;
AND M9_A MOMDMY_MXP1 -outputlayer mom9m11_a;
SELECT -INTERACT mom9m11_a MOMDMY_MXP12 -NOT -outputlayer mom9m1_a;
AND p_odtap_ext_all CPP57 -outputlayer p_odtap_fb9_cpp57_ext_o_tmp01;
NOT p_odtap_fb9_cpp57_ext_o_tmp01 CPP85 -outputlayer p_odtap_fb9_cpp57_ext_o_tmp02;
AND p_odtap_fb9_cpp57_ext_o_tmp02 FINFET_boundary9 -outputlayer p_odtap_fb9_cpp57_ext_o_tmp03;
NOT p_odtap_fb9_cpp57_ext_o_tmp03 FINFET_boundary10 -outputlayer p_odtap_fb9_cpp57_ext_o;
SELECT -INTERACT p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -NOT -outputlayer p_odtap_fb9_cpp51_ext_1;
AND p_odtap_ext_all CPP57 -outputlayer p_odtap_fb10_cpp57_ext_o_tmp01;
NOT p_odtap_fb10_cpp57_ext_o_tmp01 CPP85 -outputlayer p_odtap_fb10_cpp57_ext_o_tmp02;
NOT p_odtap_fb10_cpp57_ext_o_tmp02 FINFET_boundary9 -outputlayer p_odtap_fb10_cpp57_ext_o_tmp03;
AND p_odtap_fb10_cpp57_ext_o_tmp03 FINFET_boundary10 -outputlayer p_odtap_fb10_cpp57_ext_o;
SELECT -INTERACT p_odtap_fb9_cpp51_ext_1 p_odtap_fb10_cpp57_ext_o -NOT -outputlayer p_odtap_fb9_cpp51_ext_2;
AND p_odtap_ext_all CPP57 -outputlayer p_odtap_cpp57_ext_o_tmp01;
NOT p_odtap_cpp57_ext_o_tmp01 CPP85 -outputlayer p_odtap_cpp57_ext_o;
SELECT -INTERACT p_odtap_fb9_cpp51_ext_2 p_odtap_cpp57_ext_o -NOT -outputlayer p_odtap_fb9_cpp51_ext_3;
AND p_odtap_ext_all CPP85 -outputlayer p_odtap_cpp85_ext_o;
SELECT -INTERACT p_odtap_fb9_cpp51_ext_3 p_odtap_cpp85_ext_o -NOT -outputlayer p_odtap_fb9_cpp51_ext_4;
NOT p_odtap_ext_all CPP57 -outputlayer p_odtap_fb9_cpp51_ext_o_tmp01;
NOT p_odtap_fb9_cpp51_ext_o_tmp01 CPP85 -outputlayer p_odtap_fb9_cpp51_ext_o_tmp02;
AND p_odtap_fb9_cpp51_ext_o_tmp02 FINFET_boundary9 -outputlayer p_odtap_fb9_cpp51_ext_o_tmp03;
NOT p_odtap_fb9_cpp51_ext_o_tmp03 FINFET_boundary10 -outputlayer p_odtap_fb9_cpp51_ext_o;
SELECT -INTERACT p_odtap_fb9_cpp51_ext_4 p_odtap_fb9_cpp51_ext_o -outputlayer p_odtap_fb9_cpp51_ext;
AND M2 MOMDMY_MXP1 -outputlayer mom2p11;
SELECT -INTERACT mom2p11 MOMDMY_MXP12 -NOT -outputlayer mom2m1;
AND M1_A MOMDMY_MXP2 -outputlayer mom1m21_a;
SELECT -INTERACT mom1m21_a MOMDMY_MXP12 -NOT -outputlayer mom1m2_a;
SELECT -INTERACT RH_TN_all RHDMY13i -outputlayer RH_TN_13a;
AND VIA12i RH_TN_13a -outputlayer VTIN_12;
AND M6_B MOMDMY_MXP1 -outputlayer mom6m11_b;
SELECT -INTERACT mom6m11_b MOMDMY_MXP12 -NOT -outputlayer mom6m1_b;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r6a_tmp01;
AND rhim_r6a_tmp01 RHDMY6i -outputlayer rhim_r6a;
AND rhim_r6a VIA5i -outputlayer rhim_r6_body_and_via_up;
SELECT -INTERACT rhim_r6a rhim_r6_body_and_via_up -NOT -outputlayer rhim_r6;
NOT RH_TN_all rhim_r6 -outputlayer RH_TN_6;
SELECT -INTERACT RH_TN_all RHDMY4i -outputlayer RH_TN_4a;
AND VIA3i RH_TN_4a -outputlayer VTIN_3;
AND M9_B MOMDMY_MXP2 -outputlayer mom9m21_b;
SELECT -INTERACT mom9m21_b MOMDMY_MXP12 -NOT -outputlayer mom9m2_b;
NOT core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp01;
NOT mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp02;
NOT mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp03;
NOT mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp03 CPP85 -outputlayer mkr_cfi_p_core_gpoly_fb1_cpp51_1;
COPY mkr_cfi_p_core_gpoly_fb1_cpp51_1 -outputlayer mkr_cfi_p_core_gpoly_fb1_cpp51;
NOT tngate1 OD2 -outputlayer core_nmos_gates;
AND M4_B MOMDMY_MXP2 -outputlayer mom4m21_b;
SELECT -INTERACT mom4m21_b MOMDMY_MXP12 -NOT -outputlayer mom4m2_b;
AND SRM SRM2013 -outputlayer M0_B_SRM02_1;
AND SRM SRM2015 -outputlayer M0_B_SRM02_2;
OR M0_B_SRM02_1 M0_B_SRM02_2 -outputlayer M0_B_SRM02_region1;
AND SRM SRM2018 -outputlayer M0_B_SRM02_3;
OR M0_B_SRM02_region1 M0_B_SRM02_3 -outputlayer M0_B_SRM02_region2;
AND SRM SRM2020 -outputlayer M0_B_SRM02_4;
OR M0_B_SRM02_region2 M0_B_SRM02_4 -outputlayer M0_B_SRM02_region3;
AND SRM SRM2026 -outputlayer M0_B_SRM02_5;
OR M0_B_SRM02_region3 M0_B_SRM02_5 -outputlayer M0_B_SRM02_region;
AND M0_B M0_B_SRM02_region -outputlayer M0_B_SRM02;
COPY ICOVL -outputlayer ICOVL_SINGLE;
AND M9_B MOMDMY_MXP1 -outputlayer mom9p11_b;
SELECT -INTERACT mom9p11_b MOMDMY_MXP12 -outputlayer mom9p1_b;
AND metal10i MOMDMY10 -outputlayer MOM_field10;
AND M8_A MOMDMY_MXP2 -outputlayer mom8m21_a;
SELECT -INTERACT mom8m21_a MOMDMY_MXP12 -NOT -outputlayer mom8m2_a;
NOT BULK psubband -outputlayer n_psub;
AND p_odtap1 SRM_all -outputlayer p_odtap_srm;
NOT gate PODE_3T -outputlayer gate_4t;
NOT gate_4t OD2 -outputlayer gate_core_4t;
OR PODE_TrGATE PODE_4T -outputlayer pode_tg_4t1;
SELECT -INTERACT pode_tg_4t1 PODE_3T -outputlayer pode_tg_4t;
NOT gate_core_4t pode_tg_4t -outputlayer gate_not_pode_tg_4t;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 10000 -INSIDE_OF_LAYER gate_not_pode_tg_4t -outputlayer podg_aux00;
AND gate_core_4t pode_tg_4t -outputlayer gate_and_pode_tg_4t;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER gate_and_pode_tg_4t -outputlayer podg_aux10;
OR podg_aux00 podg_aux10 -outputlayer podg_aux;
NOT ppoly_co_ullla PODE_3T -outputlayer ppoly_co_ulll;
NOT ppoly_co_ulll OD -outputlayer p_fpoly_ulvtll;
NOT ppoly_co_ulll p_fpoly_ulvtll -outputlayer p_gpoly_ulvtll_all;
NOT p_gpoly_ulvtll_all all_mos_gates -outputlayer p_gpoly_ulvtll;
NOT VTLP sram_np -outputlayer ppoly_co_l1;
NOT ppoly_co_l1 poly_od2 -outputlayer ppoly_co_l2;
AND poly_rc ppoly_co_l2 -outputlayer ppoly_co_la;
NOT ppoly_co_la PODE_3T -outputlayer ppoly_co_l;
NOT ppoly_co_l OD -outputlayer p_fpoly_lvt;
NOT npoly_co_ullla PODE_3T -outputlayer npoly_co_ulll;
NOT npoly_co_ulll n_fpoly_ulvtll -outputlayer n_gpoly_ulvtll_all;
NOT n_gpoly_ulvtll_all all_mos_gates -outputlayer n_gpoly_ulvtll;
NOT VTLNLL sram_np -outputlayer npoly_co_lll1;
NOT npoly_co_lll1 poly_od2 -outputlayer npoly_co_lll2;
AND poly_rc npoly_co_lll2 -outputlayer npoly_co_llla;
NOT npoly_co_llla PODE_3T -outputlayer npoly_co_lll;
NOT npoly_co_llla OD -outputlayer n_fpoly_lvtll;
NOT npoly_co_lll n_fpoly_lvtll -outputlayer n_gpoly_lvtll_all;
NOT n_gpoly_lvtll_all all_mos_gates -outputlayer n_gpoly_lvtll;
NOT VTELN sram_np -outputlayer npoly_co_el1;
NOT npoly_co_el1 poly_od2 -outputlayer npoly_co_el2;
AND poly_rc npoly_co_el2 -outputlayer npoly_co_ela;
NOT npoly_co_ela PODE_3T -outputlayer npoly_co_el;
NOT npoly_co_ela OD -outputlayer n_fpoly_elvt;
NOT npoly_co_el n_fpoly_elvt -outputlayer n_gpoly_elvt_all;
NOT n_gpoly_elvt_all all_mos_gates -outputlayer n_gpoly_elvt;
NOT VTLN sram_np -outputlayer npoly_co_l1;
NOT npoly_co_l1 poly_od2 -outputlayer npoly_co_l2;
AND poly_rc npoly_co_l2 -outputlayer npoly_co_la;
NOT npoly_co_la PODE_3T -outputlayer npoly_co_l;
NOT npoly_co_la OD -outputlayer n_fpoly_lvt;
NOT npoly_co_l n_fpoly_lvt -outputlayer n_gpoly_lvt_all;
NOT n_gpoly_lvt_all all_mos_gates -outputlayer n_gpoly_lvt;
OR npoly_co_llla npoly_co_la -outputlayer poly_set2;
OR poly_set2 npoly_co_ullla -outputlayer poly_set3;
OR poly_set3 npoly_co_ula -outputlayer poly_set4;
OR poly_set4 npoly_co_ela -outputlayer poly_set5;
COPY poly_set5 -outputlayer poly_set6;
OR poly_set6 ppoly_co_sa -outputlayer poly_set8;
OR poly_set8 ppoly_co_llla -outputlayer poly_set9;
OR poly_set9 ppoly_co_la -outputlayer poly_set10;
OR poly_set10 ppoly_co_ula -outputlayer poly_set11;
OR poly_set11 ppoly_co_ullla -outputlayer poly_set12;
OR poly_set12 ppoly_co_ela -outputlayer poly_set13;
COPY poly_set13 -outputlayer poly_set14;
OR poly_set14 npoly_ioa -outputlayer poly_set15;
OR poly_set15 ppoly_ioa -outputlayer poly_set16;
OR poly_set16 npoly_co_srm -outputlayer poly_set17;
OR poly_set17 ppoly_co_srm -outputlayer poly_set;
NOT poly_rc poly_set -outputlayer npoly_co_sa;
NOT npoly_co_sa PODE_3T -outputlayer npoly_co_s;
NOT npoly_co_sa OD -outputlayer n_fpoly_svt;
NOT npoly_co_s n_fpoly_svt -outputlayer n_gpoly_svt_all;
NOT n_gpoly_svt_all all_mos_gates -outputlayer n_gpoly_svt;
COPY n_gpoly_svt -outputlayer core_n_gpoly1;
OR n_gpoly_lvt core_n_gpoly1 -outputlayer core_n_gpoly2;
OR n_gpoly_ulvt core_n_gpoly2 -outputlayer core_n_gpoly3;
OR n_gpoly_elvt core_n_gpoly3 -outputlayer core_n_gpoly4;
OR n_gpoly_lvtll core_n_gpoly4 -outputlayer core_n_gpoly5;
OR n_gpoly_ulvtll core_n_gpoly5 -outputlayer core_n_gpoly6;
COPY nch_svt_mac_gate -outputlayer core_nmos_gate1;
OR nch_lvt_mac_gate core_nmos_gate1 -outputlayer core_nmos_gate2;
OR nch_ulvt_mac_gate core_nmos_gate2 -outputlayer core_nmos_gate3;
OR nch_elvt_mac_gate core_nmos_gate3 -outputlayer core_nmos_gate4;
OR nch_lvtll_mac_gate core_nmos_gate4 -outputlayer core_nmos_gate5;
OR nch_ulvtll_mac_gate core_nmos_gate5 -outputlayer core_nmos_gate6;
OR core_n_gpoly6 core_nmos_gate6 -outputlayer core_ngpoly_region1;
COPY nch_svt_mac_gate_dnw -outputlayer core_nmos_dnw_gate1;
OR nch_lvt_mac_gate_dnw core_nmos_dnw_gate1 -outputlayer core_nmos_dnw_gate2;
OR nch_ulvt_mac_gate_dnw core_nmos_dnw_gate2 -outputlayer core_nmos_dnw_gate3;
OR nch_elvt_mac_gate_dnw core_nmos_dnw_gate3 -outputlayer core_nmos_dnw_gate4;
OR nch_lvtll_mac_gate_dnw core_nmos_dnw_gate4 -outputlayer core_nmos_dnw_gate5;
OR nch_ulvtll_mac_gate_dnw core_nmos_dnw_gate5 -outputlayer core_nmos_dnw_gate6;
OR core_ngpoly_region1 core_nmos_dnw_gate6 -outputlayer core_ngpoly_region2;
COPY nch_mpodesvt_mac_gate -outputlayer core_nmpode_gate1;
OR nch_mpodelvt_mac_gate core_nmpode_gate1 -outputlayer core_nmpode_gate2;
OR nch_mpodeulvt_mac_gate core_nmpode_gate2 -outputlayer core_nmpode_gate3;
OR nch_mpodeelvt_mac_gate core_nmpode_gate3 -outputlayer core_nmpode_gate4;
OR nch_mpodelvtll_mac_gate core_nmpode_gate4 -outputlayer core_nmpode_gate5;
OR nch_mpodeulvtll_mac_gate core_nmpode_gate5 -outputlayer core_nmpode_gate6;
OR core_ngpoly_region2 core_nmpode_gate6 -outputlayer core_ngpoly_region3;
COPY nch_flrsvt_mac_gate -outputlayer core_nflr_gate1;
OR nch_flrlvt_mac_gate core_nflr_gate1 -outputlayer core_nflr_gate2;
OR nch_flrulvt_mac_gate core_nflr_gate2 -outputlayer core_nflr_gate3;
OR nch_flrelvt_mac_gate core_nflr_gate3 -outputlayer core_nflr_gate4;
OR nch_flrlvtll_mac_gate core_nflr_gate4 -outputlayer core_nflr_gate5;
OR nch_flrulvtll_mac_gate core_nflr_gate5 -outputlayer core_nflr_gate6;
OR core_ngpoly_region3 core_nflr_gate6 -outputlayer core_ngpoly_region4;
COPY npode_svt_mac_gate -outputlayer core_n_pode_gate1;
OR npode_lvt_mac_gate core_n_pode_gate1 -outputlayer core_n_pode_gate2;
OR npode_ulvt_mac_gate core_n_pode_gate2 -outputlayer core_n_pode_gate3;
OR npode_elvt_mac_gate core_n_pode_gate3 -outputlayer core_n_pode_gate4;
OR npode_lvtll_mac_gate core_n_pode_gate4 -outputlayer core_n_pode_gate5;
OR npode_ulvtll_mac_gate core_n_pode_gate5 -outputlayer core_n_pode_gate6;
OR core_ngpoly_region4 core_n_pode_gate6 -outputlayer core_ngpoly_region5;
AND npoly_co_ullla PODE_3T -outputlayer npode_co_ulll;
NOT npode_co_ulll all_mos_gates -outputlayer n_pode_ulvtll;
AND npoly_co_llla PODE_3T -outputlayer npode_co_lll;
NOT npode_co_lll all_mos_gates -outputlayer n_pode_lvtll;
AND npoly_co_ela PODE_3T -outputlayer npode_co_el;
NOT npode_co_el all_mos_gates -outputlayer n_pode_elvt;
AND npoly_co_ula PODE_3T -outputlayer npode_co_ul;
NOT npode_co_ul all_mos_gates -outputlayer n_pode_ulvt;
AND npoly_co_la PODE_3T -outputlayer npode_co_l;
NOT npode_co_l all_mos_gates -outputlayer n_pode_lvt;
AND npoly_co_sa PODE_3T -outputlayer npode_co_s;
NOT npode_co_s all_mos_gates -outputlayer n_pode_svt;
COPY n_pode_svt -outputlayer core_n_pode1;
OR n_pode_lvt core_n_pode1 -outputlayer core_n_pode2;
OR n_pode_ulvt core_n_pode2 -outputlayer core_n_pode3;
OR n_pode_elvt core_n_pode3 -outputlayer core_n_pode4;
OR n_pode_lvtll core_n_pode4 -outputlayer core_n_pode5;
OR n_pode_ulvtll core_n_pode5 -outputlayer core_n_pode6;
OR core_ngpoly_region5 core_n_pode6 -outputlayer core_ngpoly_region6;
OR core_ngpoly_region6 n_gpoly_nocg_ulvt -outputlayer core_ngpoly_region7;
OR core_ngpoly_region7 vargt -outputlayer core_ngpoly_region;
AND M1_A MOMDMY_MINUS -outputlayer mom1minus_a;
AND RH_TNi RHDMY_ALL -outputlayer rhim_body1;
AND rhim_body1 rhim_all -outputlayer rhim_body;
NOT rhim_body RH_TNE -outputlayer rhim_not_hi_em;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 10000 -INSIDE_OF_LAYER rhim_not_hi_em -outputlayer rhim_aux00;
AND rhim_body RH_TNE -outputlayer rhim_and_hi_em;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER rhim_and_hi_em -outputlayer rhim_aux10;
OR rhim_aux00 rhim_aux10 -outputlayer rhim_aux;
NOT core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb1_1_tmp01;
NOT mkr_cfi_p_core_gpoly_fb1_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb1_1_tmp02;
AND mkr_cfi_p_core_gpoly_fb1_1_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb1_1_tmp03;
AND mkr_cfi_p_core_gpoly_fb1_1_tmp03 CPP85 -outputlayer mkr_cfi_p_core_gpoly_fb1_1;
NOT core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb1_2_tmp01;
NOT mkr_cfi_p_core_gpoly_fb1_2_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb1_2_tmp02;
AND mkr_cfi_p_core_gpoly_fb1_2_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb1_2_tmp03;
NOT mkr_cfi_p_core_gpoly_fb1_2_tmp03 CPP85 -outputlayer mkr_cfi_p_core_gpoly_fb1_2;
OR mkr_cfi_p_core_gpoly_fb1_1 mkr_cfi_p_core_gpoly_fb1_2 -outputlayer mkr_cfi_p_core_gpoly_fb1_region1;
NOT core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb1_3_tmp01;
NOT mkr_cfi_p_core_gpoly_fb1_3_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb1_3_tmp02;
NOT mkr_cfi_p_core_gpoly_fb1_3_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb1_3_tmp03;
AND mkr_cfi_p_core_gpoly_fb1_3_tmp03 CPP85 -outputlayer mkr_cfi_p_core_gpoly_fb1_3;
OR mkr_cfi_p_core_gpoly_fb1_region1 mkr_cfi_p_core_gpoly_fb1_3 -outputlayer mkr_cfi_p_core_gpoly_fb1;
NOT diffa2 SRM_all -outputlayer diff_to_fin1;
AND SR_DOD SRM_all -outputlayer diff_to_fin2;
NOT diff_to_fin2 RODMY_srm -outputlayer diff_to_fin3;
OR diff_to_fin1 diff_to_fin3 -outputlayer diff_to_fin;
SELECT -INTERACT diff_to_fin POx -outputlayer findiff;
GENFIN findiff POx -width FIN_WIDTH -space FIN_SPACE -outputlayer fin_lay2;
AND ODi SRM -outputlayer sram_fin;
OR fin_lay2 sram_fin -outputlayer fin_lay1;
SIZE ODi -BY 0.005 -outputlayer EMPTY1;
NOT ODi EMPTY1 -outputlayer Empty;
COPY Empty -outputlayer fin_lay;
AND M6_A MOMDMY_MXP1 -outputlayer mom6p11_a;
SELECT -INTERACT mom6p11_a MOMDMY_MXP12 -outputlayer mom6p1_a;
AND M0_B M0_B_SRM03_region -outputlayer M0_B_SRM03;
NOT ppoly_co_s p_fpoly_svt -outputlayer p_gpoly_svt_all;
NOT p_gpoly_svt_all all_mos_gates -outputlayer p_gpoly_svt;
AND M1_B MOMDMY_MXP2 -outputlayer mom1p21_b;
SELECT -INTERACT mom1p21_b MOMDMY_MXP12 -outputlayer mom1p2_b;
AND M6 MOMDMY_PLUS -outputlayer mom6plus;
AND SRM SRM2015 -outputlayer M1_A_SRM03_1;
AND SRM SRM2018 -outputlayer M1_A_SRM03_2;
OR M1_A_SRM03_1 M1_A_SRM03_2 -outputlayer M1_A_SRM03_region1;
AND SRM SRM2020 -outputlayer M1_A_SRM03_3;
OR M1_A_SRM03_region1 M1_A_SRM03_3 -outputlayer M1_A_SRM03_region2;
AND SRM SRM2030 -outputlayer M1_A_SRM03_4;
OR M1_A_SRM03_region2 M1_A_SRM03_4 -outputlayer M1_A_SRM03_region3;
AND SRM SRM2022 -outputlayer M1_A_SRM03_5;
OR M1_A_SRM03_region3 M1_A_SRM03_5 -outputlayer M1_A_SRM03_region4;
AND SRM SRM2026 -outputlayer M1_A_SRM03_6;
OR M1_A_SRM03_region4 M1_A_SRM03_6 -outputlayer M1_A_SRM03_region;
AND M1_A M1_A_SRM03_region -outputlayer M1_A_SRM03;
AND M9_B MOMDMY_PLUS -outputlayer mom9plus_b;
OR FB1 FINFET_boundary10 -outputlayer FINMOS_1;
OR FINFET_boundary9 FINMOS_1 -outputlayer FINMOS;
AND M4 MOMDMY_MXP2 -outputlayer mom4p21;
SELECT -INTERACT mom4p21 MOMDMY_MXP12 -NOT -outputlayer mom4m2;
AND M6_B MOMDMY_MXP2 -outputlayer mom6p21_b;
SELECT -INTERACT mom6p21_b MOMDMY_MXP12 -outputlayer mom6p2_b;
AND tpdiff_ori psub -outputlayer pplug1;
OR tndiff_ori tpdiff_ori -outputlayer plug_sel1;
NOT diff tpdiff_ori -outputlayer tiod1;
NOT tiod1 tndiff_ori -outputlayer tiod2;
NOT tiod2 POx -outputlayer tiod3;
NOT tiod3 NWDMY -outputlayer tiod;
OR plug_sel1 tiod -outputlayer plug_sel2;
SELECT -INTERACT MD_ODa MD_valid -outputlayer plug_valid;
SELECT -INTERACT plug_sel2 plug_valid -outputlayer plug_sel3;
COPY plug_sel3 -outputlayer plug_sel;
AND pplug1 plug_sel -outputlayer pplug2;
SELECT -INTERACT tndiff_ori MD_valid -outputlayer tndiffco;
SELECT -INTERACT pplug1 tndiffco -outputlayer pplug3;
OR pplug2 pplug3 -outputlayer pplug;
NOT npoly_ioa npoly_ioa_ulvt -outputlayer npoly_ioa_final;
AND npoly_ioa_final PODE_3T -outputlayer npode_io;
NOT npode_io all_mos_gates -outputlayer n_pode_io;
AND MD_OD_P1 SRM_all -outputlayer MD_OD_P_SRM;
AND metal4i MOMDMY4 -outputlayer MOM_field4;
SELECT -INTERACT RH_TN_all RHDMY16i -outputlayer RH_TN_16a;
AND VIA15i RH_TN_16a -outputlayer VTIN_15;
NOT npoly_co_srm n_fpoly_srm -outputlayer n_gpoly_srm_all;
NOT n_gpoly_srm_all all_mos_gates -outputlayer n_gpoly_srm;
AND M1_A MOMDMY_MXP1 -outputlayer mom1p11_a;
SELECT -INTERACT mom1p11_a MOMDMY_MXP12 -outputlayer mom1p1_a;
AND M8_A MOMDMY_MXP1 -outputlayer mom8p11_a;
SELECT -INTERACT mom8p11_a MOMDMY_MXP12 -outputlayer mom8p1_a;
AND core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp01;
NOT mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp02;
NOT mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1;
COPY mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85;
NOT npoly_ioa_final OD -outputlayer n_fpoly_io;
AND M9_B MOMDMY_MXP1 -outputlayer mom9m11_b;
SELECT -INTERACT mom9m11_b MOMDMY_MXP12 -NOT -outputlayer mom9m1_b;
NOT tndiff_ori tndiff_dio -outputlayer tndiff1;
NOT tndiff1 tndiff_bjt -outputlayer tndiff2;
AND tndiff_ori SDI_2 -outputlayer tndiff_sdi1;
COPY ngate_hia12_mac -outputlayer ngate_hia;
SELECT -INTERACT tndiff_sdi1 ngate_hia -outputlayer tndiff_sdi;
NOT tndiff2 tndiff_sdi -outputlayer tndiff_all;
NOT tndiff_all SR_DOD -outputlayer unrecognized_ndio_1;
NOT unrecognized_ndio_1 nxwell -outputlayer unrecognized_ndio_2;
COPY all_mos_gates -outputlayer unrecognized_dio_1;
COPY unrecognized_dio_1 -outputlayer unrecognized_dio_2;
SELECT -INTERACT tndiff_all unrecognized_dio_2 -outputlayer unrecognized_dio_n;
NOT unrecognized_ndio_2 unrecognized_dio_n -outputlayer unrecognized_ndio_3;
AND diff unrecognized_ndio_3 -outputlayer unrecognized_ndio_4;
NOT unrecognized_ndio_4 SRM_all -outputlayer unrecognized_ndio;
AND gate_4t FINFET_boundary9 -outputlayer gate_and_fb9;
AND gate_4t FINFET_boundary10 -outputlayer gate_and_fb10;
OR gate_and_fb9 gate_and_fb10 -outputlayer gate_fb9_fb10;
NOT gate_4t gate_fb9_fb10 -outputlayer gate_and_fb1;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER gate_and_fb1 -outputlayer fbound_aux_fb1;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT10 -SPACING 10000 -INSIDE_OF_LAYER gate_and_fb9 -outputlayer fbound_aux_fb9;
OR fbound_aux_fb1 fbound_aux_fb9 -outputlayer fbound_aux1;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT11 -SPACING 10000 -INSIDE_OF_LAYER gate_and_fb10 -outputlayer fbound_aux_fb10;
OR fbound_aux1 fbound_aux_fb10 -outputlayer fbound_aux;
NOT tpdiff_ori tpdiff_dio -outputlayer tpdiff1;
NOT tpdiff1 tpdiff_bjt -outputlayer tpdiff_all;
NOT tpdiff_all SR_DOD -outputlayer unrecognized_pdio_1;
NOT unrecognized_pdio_1 psub -outputlayer unrecognized_pdio_2;
SELECT -INTERACT tpdiff_all unrecognized_dio_2 -outputlayer unrecognized_dio_p;
NOT unrecognized_pdio_2 unrecognized_dio_p -outputlayer unrecognized_pdio_3;
AND diff unrecognized_pdio_3 -outputlayer unrecognized_pdio_4;
NOT unrecognized_pdio_4 SRM_all -outputlayer unrecognized_pdio;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r12a_tmp01;
AND rhim_r12a_tmp01 RHDMY12i -outputlayer rhim_r12a;
AND rhim_r12a VIA11i -outputlayer rhim_r12_body_and_via_up;
SELECT -INTERACT rhim_r12a rhim_r12_body_and_via_up -NOT -outputlayer rhim_r12;
NOT RH_TN_all rhim_r12 -outputlayer RH_TN_12;
AND M3 MOMDMY_PLUS -outputlayer mom3plus;
AND M4 MOMDMY_MXP1 -outputlayer mom4p11;
SELECT -INTERACT mom4p11 MOMDMY_MXP12 -NOT -outputlayer mom4m1;
NOT npoly_ioa_final PODE_3T -outputlayer npoly_io;
NOT npoly_io n_fpoly_io -outputlayer n_gpoly_io_all;
NOT n_gpoly_io_all all_mos_gates -outputlayer n_gpoly_io1;
AND n_gpoly_io1 nocg_dmy_io -outputlayer n_gpoly_nocg_io;
AND MD_STI3 CPP85 -outputlayer MD_STI_CPP85;
SELECT -INTERACT RH_TN_all RHDMY5i -outputlayer RH_TN_5a;
AND VIA4i RH_TN_5a -outputlayer VTIN_4;
AND M8_A MOMDMY_MINUS -outputlayer mom8minus_a;
AND ODi gate1 -outputlayer ODs;
SELECT -INTERACT RH_TN_all RHDMY11i -outputlayer RH_TN_11a;
AND VIA10i RH_TN_11a -outputlayer VTIN_10;
AND M2_B MOMDMY_MXP1 -outputlayer mom2p11_b;
SELECT -INTERACT mom2p11_b MOMDMY_MXP12 -outputlayer mom2p1_b;
NOT tpgate1 PODE_GATE -outputlayer tpgate2;
NOT tpgate2 FILLER_MOS -outputlayer tpgate3a;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r7a_tmp01;
AND rhim_r7a_tmp01 RHDMY7i -outputlayer rhim_r7a;
AND rhim_r7a VIA6i -outputlayer rhim_r7_body_and_via_up;
SELECT -INTERACT rhim_r7a rhim_r7_body_and_via_up -NOT -outputlayer rhim_r7;
NOT RH_TN_all rhim_r7 -outputlayer RH_TN_7;
AND M5_A MOMDMY_MINUS -outputlayer mom5minus_a;
SELECT -INTERACT VDi VDR -outputlayer VD1;
NOT VDi VD1 -outputlayer VD;
AND metal5i MOMDMY5 -outputlayer MOM_field5;
OR DIODMYi IBJTDMY -outputlayer pode_r_92_exclude_layer1;
OR pode_r_92_exclude_layer1 HIA_DUMMY -outputlayer pode_r_92_exclude_layer2;
OR pode_r_92_exclude_layer2 SEALRING_ALL -outputlayer pode_r_92_exclude_layer;
NOT tpgate0 pode_r_92_exclude_layer -outputlayer all_ppode_gate1;
AND all_ppode_gate1 PODE_GATE -outputlayer all_ppode_gate;
SELECT -INTERACT all_ppode_gate tpdiff_ori -EQ 2 -outputlayer all_abut_ppode_gate;
AND M6_B MOMDMY_MXP2 -outputlayer mom6m21_b;
SELECT -INTERACT mom6m21_b MOMDMY_MXP12 -NOT -outputlayer mom6m2_b;
AND M4_B MOMDMY_PLUS -outputlayer mom4plus_b;
NOT VIA15i VTIN_15 -outputlayer VIA15;
SELECT -INTERACT p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -NOT -outputlayer p_odtap_ext_1;
SELECT -INTERACT p_odtap_ext_1 p_odtap_fb10_cpp57_ext_o -NOT -outputlayer p_odtap_ext_2;
SELECT -INTERACT p_odtap_ext_2 p_odtap_cpp57_ext_o -NOT -outputlayer p_odtap_ext_3;
SELECT -INTERACT p_odtap_ext_3 p_odtap_cpp85_ext_o -NOT -outputlayer p_odtap_ext_4;
SELECT -INTERACT p_odtap_ext_4 p_odtap_fb9_cpp51_ext_o -NOT -outputlayer p_odtap_ext_5;
SELECT -INTERACT p_odtap_ext_5 p_odtap_ext_o -outputlayer p_odtap_ext;
NOT ppoly_co_ul p_fpoly_ulvt -outputlayer p_gpoly_ulvt_all;
NOT p_gpoly_ulvt_all all_mos_gates -outputlayer p_gpoly_ulvt1;
AND p_gpoly_ulvt1 nocg_dmy -outputlayer p_gpoly_nocg_ulvt;
NOT p_gpoly_ulvt1 p_gpoly_nocg_ulvt -outputlayer p_gpoly_ulvt;
AND M3 MOMDMY_MINUS -outputlayer mom3minus;
AND npoly_ioa_ulvt PODE_3T -outputlayer npode_io_ulvt;
NOT npode_io_ulvt all_mos_gates -outputlayer n_pode_io_ulvt;
SELECT -INTERACT mom5p11 MOMDMY_MXP12 -outputlayer mom5p1;
SELECT -INTERACT RH_TN_all RHDMY10i -outputlayer RH_TN_10a;
AND VIA9i RH_TN_10a -outputlayer VTIN_9;
NOT VIA9i VTIN_9 -outputlayer VIA9;
NOT core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp01;
AND mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp02;
AND mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp03;
NOT mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp03 CPP85 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp57_1;
COPY mkr_cfi_n_core_gpoly_fb10_cpp57_1 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp57;
NOT core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp01;
AND mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp02;
NOT mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1;
COPY mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85;
AND M3_A MOMDMY_MINUS -outputlayer mom3minus_a;
AND M2_A MOMDMY_MXP1 -outputlayer mom2m11_a;
SELECT -INTERACT mom2m11_a MOMDMY_MXP12 -NOT -outputlayer mom2m1_a;
COPY VIA0i -outputlayer VIA0;
SELECT -INTERACT RHDMY3i rhim_r3 -outputlayer valid_rh_tn3;
NOT RHDMY3i valid_rh_tn3 -outputlayer unrecognized_rh_tn3a;
SELECT -INTERACT rhim_r3a rhim_r3_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin2;
OR unrecognized_rh_tn3a unrecognized_rh_tn_body_with_vtin2 -outputlayer unrecognized_rh_tn3;
COPY unrecognized_rh_tn3 -outputlayer unrecognized_rh_tn_tmp3;
SELECT -INTERACT RHDMY4i rhim_r4 -outputlayer valid_rh_tn4;
NOT RHDMY4i valid_rh_tn4 -outputlayer unrecognized_rh_tn4a;
SELECT -INTERACT rhim_r4a rhim_r4_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin3;
OR unrecognized_rh_tn4a unrecognized_rh_tn_body_with_vtin3 -outputlayer unrecognized_rh_tn4;
OR unrecognized_rh_tn_tmp3 unrecognized_rh_tn4 -outputlayer unrecognized_rh_tn_tmp4;
SELECT -INTERACT RHDMY5i rhim_r5 -outputlayer valid_rh_tn5;
NOT RHDMY5i valid_rh_tn5 -outputlayer unrecognized_rh_tn5a;
SELECT -INTERACT rhim_r5a rhim_r5_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin4;
OR unrecognized_rh_tn5a unrecognized_rh_tn_body_with_vtin4 -outputlayer unrecognized_rh_tn5;
OR unrecognized_rh_tn_tmp4 unrecognized_rh_tn5 -outputlayer unrecognized_rh_tn_tmp5;
SELECT -INTERACT RHDMY6i rhim_r6 -outputlayer valid_rh_tn6;
NOT RHDMY6i valid_rh_tn6 -outputlayer unrecognized_rh_tn6a;
SELECT -INTERACT rhim_r6a rhim_r6_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin5;
OR unrecognized_rh_tn6a unrecognized_rh_tn_body_with_vtin5 -outputlayer unrecognized_rh_tn6;
OR unrecognized_rh_tn_tmp5 unrecognized_rh_tn6 -outputlayer unrecognized_rh_tn_tmp6;
SELECT -INTERACT RHDMY7i rhim_r7 -outputlayer valid_rh_tn7;
NOT RHDMY7i valid_rh_tn7 -outputlayer unrecognized_rh_tn7a;
SELECT -INTERACT rhim_r7a rhim_r7_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin6;
OR unrecognized_rh_tn7a unrecognized_rh_tn_body_with_vtin6 -outputlayer unrecognized_rh_tn7;
OR unrecognized_rh_tn_tmp6 unrecognized_rh_tn7 -outputlayer unrecognized_rh_tn_tmp7;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r8a_tmp01;
AND rhim_r8a_tmp01 RHDMY8i -outputlayer rhim_r8a;
AND rhim_r8a VIA7i -outputlayer rhim_r8_body_and_via_up;
SELECT -INTERACT rhim_r8a rhim_r8_body_and_via_up -NOT -outputlayer rhim_r8;
SELECT -INTERACT RHDMY8i rhim_r8 -outputlayer valid_rh_tn8;
NOT RHDMY8i valid_rh_tn8 -outputlayer unrecognized_rh_tn8a;
SELECT -INTERACT rhim_r8a rhim_r8_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin7;
OR unrecognized_rh_tn8a unrecognized_rh_tn_body_with_vtin7 -outputlayer unrecognized_rh_tn8;
OR unrecognized_rh_tn_tmp7 unrecognized_rh_tn8 -outputlayer unrecognized_rh_tn_tmp8;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r9a_tmp01;
AND rhim_r9a_tmp01 RHDMY9i -outputlayer rhim_r9a;
AND rhim_r9a VIA8i -outputlayer rhim_r9_body_and_via_up;
SELECT -INTERACT rhim_r9a rhim_r9_body_and_via_up -NOT -outputlayer rhim_r9;
SELECT -INTERACT RHDMY9i rhim_r9 -outputlayer valid_rh_tn9;
NOT RHDMY9i valid_rh_tn9 -outputlayer unrecognized_rh_tn9a;
SELECT -INTERACT rhim_r9a rhim_r9_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin8;
OR unrecognized_rh_tn9a unrecognized_rh_tn_body_with_vtin8 -outputlayer unrecognized_rh_tn9;
OR unrecognized_rh_tn_tmp8 unrecognized_rh_tn9 -outputlayer unrecognized_rh_tn_tmp9;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r10a_tmp01;
AND rhim_r10a_tmp01 RHDMY10i -outputlayer rhim_r10a;
AND rhim_r10a VIA9i -outputlayer rhim_r10_body_and_via_up;
SELECT -INTERACT rhim_r10a rhim_r10_body_and_via_up -NOT -outputlayer rhim_r10;
SELECT -INTERACT RHDMY10i rhim_r10 -outputlayer valid_rh_tn10;
NOT RHDMY10i valid_rh_tn10 -outputlayer unrecognized_rh_tn10a;
SELECT -INTERACT rhim_r10a rhim_r10_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin9;
OR unrecognized_rh_tn10a unrecognized_rh_tn_body_with_vtin9 -outputlayer unrecognized_rh_tn10;
OR unrecognized_rh_tn_tmp9 unrecognized_rh_tn10 -outputlayer unrecognized_rh_tn_tmp10;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r11a_tmp01;
AND rhim_r11a_tmp01 RHDMY11i -outputlayer rhim_r11a;
AND rhim_r11a VIA10i -outputlayer rhim_r11_body_and_via_up;
SELECT -INTERACT rhim_r11a rhim_r11_body_and_via_up -NOT -outputlayer rhim_r11;
SELECT -INTERACT RHDMY11i rhim_r11 -outputlayer valid_rh_tn11;
NOT RHDMY11i valid_rh_tn11 -outputlayer unrecognized_rh_tn11a;
SELECT -INTERACT rhim_r11a rhim_r11_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin10;
OR unrecognized_rh_tn11a unrecognized_rh_tn_body_with_vtin10 -outputlayer unrecognized_rh_tn11;
OR unrecognized_rh_tn_tmp10 unrecognized_rh_tn11 -outputlayer unrecognized_rh_tn_tmp11;
SELECT -INTERACT RHDMY12i rhim_r12 -outputlayer valid_rh_tn12;
NOT RHDMY12i valid_rh_tn12 -outputlayer unrecognized_rh_tn12a;
SELECT -INTERACT rhim_r12a rhim_r12_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin11;
OR unrecognized_rh_tn12a unrecognized_rh_tn_body_with_vtin11 -outputlayer unrecognized_rh_tn12;
OR unrecognized_rh_tn_tmp11 unrecognized_rh_tn12 -outputlayer unrecognized_rh_tn_tmp12;
SELECT -INTERACT RHDMY13i rhim_r13 -outputlayer valid_rh_tn13;
NOT RHDMY13i valid_rh_tn13 -outputlayer unrecognized_rh_tn13a;
SELECT -INTERACT rhim_r13a rhim_r13_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin12;
OR unrecognized_rh_tn13a unrecognized_rh_tn_body_with_vtin12 -outputlayer unrecognized_rh_tn13;
OR unrecognized_rh_tn_tmp12 unrecognized_rh_tn13 -outputlayer unrecognized_rh_tn_tmp13;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r14a_tmp01;
AND rhim_r14a_tmp01 RHDMY14i -outputlayer rhim_r14a;
AND rhim_r14a VIA13i -outputlayer rhim_r14_body_and_via_up;
SELECT -INTERACT rhim_r14a rhim_r14_body_and_via_up -NOT -outputlayer rhim_r14;
SELECT -INTERACT RHDMY14i rhim_r14 -outputlayer valid_rh_tn14;
NOT RHDMY14i valid_rh_tn14 -outputlayer unrecognized_rh_tn14a;
SELECT -INTERACT rhim_r14a rhim_r14_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin13;
OR unrecognized_rh_tn14a unrecognized_rh_tn_body_with_vtin13 -outputlayer unrecognized_rh_tn14;
OR unrecognized_rh_tn_tmp13 unrecognized_rh_tn14 -outputlayer unrecognized_rh_tn_tmp14;
AND RH_TNi RHDMY_ALL -outputlayer rhim_r15a_tmp01;
AND rhim_r15a_tmp01 RHDMY15i -outputlayer rhim_r15a;
AND rhim_r15a VIA14i -outputlayer rhim_r15_body_and_via_up;
SELECT -INTERACT rhim_r15a rhim_r15_body_and_via_up -NOT -outputlayer rhim_r15;
SELECT -INTERACT RHDMY15i rhim_r15 -outputlayer valid_rh_tn15;
NOT RHDMY15i valid_rh_tn15 -outputlayer unrecognized_rh_tn15a;
SELECT -INTERACT rhim_r15a rhim_r15_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin14;
OR unrecognized_rh_tn15a unrecognized_rh_tn_body_with_vtin14 -outputlayer unrecognized_rh_tn15;
OR unrecognized_rh_tn_tmp14 unrecognized_rh_tn15 -outputlayer unrecognized_rh_tn_tmp15;
SELECT -INTERACT RHDMY16i rhim_r16 -outputlayer valid_rh_tn16;
NOT RHDMY16i valid_rh_tn16 -outputlayer unrecognized_rh_tn16a;
SELECT -INTERACT rhim_r16a rhim_r16_body_and_via_up -outputlayer unrecognized_rh_tn_body_with_vtin15;
OR unrecognized_rh_tn16a unrecognized_rh_tn_body_with_vtin15 -outputlayer unrecognized_rh_tn16;
OR unrecognized_rh_tn_tmp15 unrecognized_rh_tn16 -outputlayer unrecognized_rh_tn_tmp16;
COPY unrecognized_rh_tn_tmp16 -outputlayer unrecognized_rh_tn;
AND M1_B MOMDMY_MXP1 -outputlayer mom1p11_b;
SELECT -INTERACT mom1p11_b MOMDMY_MXP12 -outputlayer mom1p1_b;
AND M2_A MOMDMY_MINUS -outputlayer mom2minus_a;
NOT realpo_s nxwell -outputlayer ponnw_s;
AND ponnw_s NP -outputlayer nponnw_s;
AND nponnw_s SRMDEV -outputlayer ngate_s_normal1;
SELECT -INTERACT ngate_s_normal1 gate1 -outputlayer ngate_s_normal3;
NOT ngate_s_normal3 RODMY_srm -outputlayer ngate_s_normal;
COPY tngate1 -outputlayer erc_nmos_gates;
AND M1_B MOMDMY_MXP2 -outputlayer mom1m21_b;
SELECT -INTERACT mom1m21_b MOMDMY_MXP12 -NOT -outputlayer mom1m2_b;
AND M5_A MOMDMY_MXP1 -outputlayer mom5p11_a;
SELECT -INTERACT mom5p11_a MOMDMY_MXP12 -outputlayer mom5p1_a;
AND M9_A MOMDMY_MXP2 -outputlayer mom9p21_a;
SELECT -INTERACT mom9p21_a MOMDMY_MXP12 -outputlayer mom9p2_a;
AND M6_B MOMDMY_MXP1 -outputlayer mom6p11_b;
SELECT -INTERACT mom6p11_b MOMDMY_MXP12 -outputlayer mom6p1_b;
SELECT -INTERACT p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -NOT -outputlayer p_odtap_cpp85_ext_1;
SELECT -INTERACT p_odtap_cpp85_ext_1 p_odtap_fb10_cpp57_ext_o -NOT -outputlayer p_odtap_cpp85_ext_2;
SELECT -INTERACT p_odtap_cpp85_ext_2 p_odtap_cpp57_ext_o -NOT -outputlayer p_odtap_cpp85_ext_3;
SELECT -INTERACT p_odtap_cpp85_ext_3 p_odtap_cpp85_ext_o -outputlayer p_odtap_cpp85_ext;
NOT core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb1_1_tmp01;
NOT mkr_cfi_n_core_gpoly_fb1_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb1_1_tmp02;
AND mkr_cfi_n_core_gpoly_fb1_1_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb1_1_tmp03;
AND mkr_cfi_n_core_gpoly_fb1_1_tmp03 CPP85 -outputlayer mkr_cfi_n_core_gpoly_fb1_1;
NOT core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb1_2_tmp01;
NOT mkr_cfi_n_core_gpoly_fb1_2_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb1_2_tmp02;
AND mkr_cfi_n_core_gpoly_fb1_2_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb1_2_tmp03;
NOT mkr_cfi_n_core_gpoly_fb1_2_tmp03 CPP85 -outputlayer mkr_cfi_n_core_gpoly_fb1_2;
OR mkr_cfi_n_core_gpoly_fb1_1 mkr_cfi_n_core_gpoly_fb1_2 -outputlayer mkr_cfi_n_core_gpoly_fb1_region1;
NOT core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb1_3_tmp01;
NOT mkr_cfi_n_core_gpoly_fb1_3_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb1_3_tmp02;
NOT mkr_cfi_n_core_gpoly_fb1_3_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb1_3_tmp03;
AND mkr_cfi_n_core_gpoly_fb1_3_tmp03 CPP85 -outputlayer mkr_cfi_n_core_gpoly_fb1_3;
OR mkr_cfi_n_core_gpoly_fb1_region1 mkr_cfi_n_core_gpoly_fb1_3 -outputlayer mkr_cfi_n_core_gpoly_fb1;
NOT RH_TN_all rhim_r14 -outputlayer RH_TN_14;
COPY gate1 -outputlayer gate1_not_IO2a;
NOT gate1_not_IO2a PODE_GATE -outputlayer gate1_not_IO2b;
NOT gate1_not_IO2b OD2 -outputlayer gate1_not_IO2;
NOT RH_TN_all rhim_r8 -outputlayer RH_TN_8;
AND ppoly_co_la PODE_3T -outputlayer ppode_co_l;
NOT ppode_co_l all_mos_gates -outputlayer p_pode_lvt;
AND ppoly_co_ela PODE_3T -outputlayer ppode_co_el;
NOT ppode_co_el all_mos_gates -outputlayer p_pode_elvt;
NOT tngate1 PODE_GATE -outputlayer tngate2;
SELECT -INTERACT tngate2 SDI_2 -NOT -outputlayer tngate3a;
AND M8_A MOMDMY_MXP1 -outputlayer mom8m11_a;
SELECT -INTERACT mom8m11_a MOMDMY_MXP12 -NOT -outputlayer mom8m1_a;
AND M3_A MOMDMY_MXP1 -outputlayer mom3m11_a;
SELECT -INTERACT mom3m11_a MOMDMY_MXP12 -NOT -outputlayer mom3m1_a;
NOT VIA10i VTIN_10 -outputlayer VIA10;
AND M9_A MOMDMY_MXP1 -outputlayer mom9p11_a;
SELECT -INTERACT mom9p11_a MOMDMY_MXP12 -outputlayer mom9p1_a;
COPY TCDDMY -outputlayer TCDDMY1;
AND M4_B MOMDMY_MXP1 -outputlayer mom4p11_b;
SELECT -INTERACT mom4p11_b MOMDMY_MXP12 -outputlayer mom4p1_b;
AND M2_B MOMDMY_MXP2 -outputlayer mom2p21_b;
SELECT -INTERACT mom2p21_b MOMDMY_MXP12 -outputlayer mom2p2_b;
NOT ppoly_co_l p_fpoly_lvt -outputlayer p_gpoly_lvt_all;
NOT p_gpoly_lvt_all all_mos_gates -outputlayer p_gpoly_lvt;
AND SRM SRM2014 -outputlayer M1_B_SRM01_1;
COPY M1_B_SRM01_1 -outputlayer M1_B_SRM01_region;
AND M1_B M1_B_SRM01_region -outputlayer M1_B_SRM01;
AND metal2i MOMDMY2 -outputlayer MOM_field2;
AND TPC_FINAL MPC_FINAL -outputlayer SHDMIM_TOP;
COPY VIA1i -outputlayer VIA1;
SELECT -INTERACT n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -NOT -outputlayer n_odtap_fb9_cpp51_ext_1;
SELECT -INTERACT n_odtap_fb9_cpp51_ext_1 n_odtap_fb10_cpp57_ext_o -NOT -outputlayer n_odtap_fb9_cpp51_ext_2;
SELECT -INTERACT n_odtap_fb9_cpp51_ext_2 n_odtap_cpp57_ext_o -NOT -outputlayer n_odtap_fb9_cpp51_ext_3;
SELECT -INTERACT n_odtap_fb9_cpp51_ext_3 n_odtap_cpp85_ext_o -NOT -outputlayer n_odtap_fb9_cpp51_ext_4;
SELECT -INTERACT n_odtap_fb9_cpp51_ext_4 n_odtap_fb9_cpp51_ext_o -outputlayer n_odtap_fb9_cpp51_ext;
AND M9_B MOMDMY_MXP2 -outputlayer mom9p21_b;
SELECT -INTERACT mom9p21_b MOMDMY_MXP12 -outputlayer mom9p2_b;
NOT realpo all_mos_gates -outputlayer unrecognized_mos_7;
AND unrecognized_mos_7 diff -outputlayer unrecognized_mos_8;
COPY BJTDMY -outputlayer unrecognized_mos_2;
OR unrecognized_mos_2 all_diode_rec -outputlayer unrecognized_mos_3;
NOT unrecognized_mos_8 unrecognized_mos_3 -outputlayer unrecognized_mos_9;
AND NP nxwell -outputlayer unrecognized_mos_4;
AND PP psub -outputlayer unrecognized_mos_5;
OR unrecognized_mos_4 unrecognized_mos_5 -outputlayer unrecognized_mos_6;
NOT unrecognized_mos_9 unrecognized_mos_6 -outputlayer unrecognized_mos_10;
NOT unrecognized_mos_10 SRM_all -outputlayer unrecognized_mos;
AND metal7i MOMDMY7 -outputlayer MOM_field7;
NOT MD_OD_P1 SRM_all -outputlayer MD_OD_P2;
AND MD_OD_P2 OD12 -outputlayer MD_OD_P_IO;
NOT MD_OD_P2 MD_OD_P_IO -outputlayer MD_OD_P3;
AND MD_OD_P3 CPP85 -outputlayer MD_OD_P_CPP85;
AND ppoly_co_ula PODE_3T -outputlayer ppode_co_ul;
NOT ppode_co_ul all_mos_gates -outputlayer p_pode_ulvt;
AND M8_B MOMDMY_MXP2 -outputlayer mom8p21_b;
SELECT -INTERACT mom8p21_b MOMDMY_MXP12 -outputlayer mom8p2_b;
NOT VG mkr_vg_tie -outputlayer mkr_vg;
AND M3_A MOMDMY_MXP2 -outputlayer mom3p21_a;
SELECT -INTERACT mom3p21_a MOMDMY_MXP12 -outputlayer mom3p2_a;
AND ppoly_ioa PODE_3T -outputlayer ppode_io;
NOT ppode_io all_mos_gates -outputlayer p_pode_io;
NOT RVi RV_TPC_RDL -outputlayer RV_logic1;
NOT RV_logic1 RV_BPC_TPC -outputlayer RV_logic2;
AND RVi BPC_FINAL -outputlayer RV_MTOP_BPC1;
AND RV_MTOP_BPC1 M16 -outputlayer RV_MTOP_BPC;
NOT RV_logic2 RV_MTOP_BPC -outputlayer RV_logic3;
NOT RV_logic3 RV_MPC_RDL -outputlayer RV_logic4;
NOT RV_logic4 RV_MTOP_MPC -outputlayer RV_logic;
OR RV_logic CBD -outputlayer RVa;
OR RVa CB -outputlayer RV;
SELECT -INTERACT RH_TN_all RHDMY3i -outputlayer RH_TN_3a;
AND VIA2i RH_TN_3a -outputlayer VTIN_2;
NOT RH_TN_all rhim_r11 -outputlayer RH_TN_11;
SELECT -INTERACT mom6p11 MOMDMY_MXP12 -outputlayer mom6p1;
AND M4_A MOMDMY_MXP2 -outputlayer mom4p21_a;
SELECT -INTERACT mom4p21_a MOMDMY_MXP12 -outputlayer mom4p2_a;
AND ppoly_co_sa PODE_3T -outputlayer ppode_co_s;
NOT ppode_co_s all_mos_gates -outputlayer p_pode_svt;
AND M0_B MOMDMY_MXP1 -outputlayer mom0p11_b;
SELECT -INTERACT mom0p11_b MOMDMY_MXP12 -outputlayer mom0p1_b;
AND core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp01;
NOT mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp02;
AND mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp03;
NOT mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp03 CPP85 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp57_1;
COPY mkr_cfi_n_core_gpoly_fb9_cpp57_1 -outputlayer mkr_cfi_n_core_gpoly_fb9_cpp57;
SELECT -INTERACT mdiff POi -outputlayer dio0;
AND M2 MOMDMY_MXP2 -outputlayer mom2p21;
SELECT -INTERACT mom2p21 MOMDMY_MXP12 -outputlayer mom2p2;
NOT RH_TN_all rhim_r10 -outputlayer RH_TN_10;
OR TPC_FINAL TPCDMY -outputlayer TPC;
AND metal0i MOMDMY0 -outputlayer MOM_field0;
NOT tpgate1 CAP_18V -outputlayer tpgate_cap18v_aux0;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 1000 -INSIDE_OF_LAYER tpgate_cap18v_aux0 -outputlayer vtypeflag_aux0;
AND tpgate1 CAP_18V -outputlayer tpgate_cap18v_aux1;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 1000 -INSIDE_OF_LAYER tpgate_cap18v_aux1 -outputlayer vtypeflag_aux1;
OR vtypeflag_aux0 vtypeflag_aux1 -outputlayer vtypeflag_aux;
AND tndiff_ori nxwell -outputlayer nplug1;
AND nplug1 plug_sel -outputlayer nplug2;
SELECT -INTERACT tpdiff_ori MD_valid -outputlayer tpdiffco;
SELECT -INTERACT nplug1 tpdiffco -outputlayer nplug3;
OR nplug2 nplug3 -outputlayer nplug;
COPY tpgate1 -outputlayer erc_pmos_gates;
OR MPC_FINAL MPCDMY -outputlayer MPC;
NOT RH_TN_all rhim_r15 -outputlayer RH_TN_15;
AND M2_A MOMDMY_MXP2 -outputlayer mom2p21_a;
SELECT -INTERACT mom2p21_a MOMDMY_MXP12 -outputlayer mom2p2_a;
AND M8_B MOMDMY_MXP1 -outputlayer mom8m11_b;
SELECT -INTERACT mom8m11_b MOMDMY_MXP12 -NOT -outputlayer mom8m1_b;
NOT core_ngpoly_region FINFET_boundary9 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85_1_tmp01;
AND mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85_1_tmp02;
NOT mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85_1_tmp02 CPP57 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85_1;
COPY mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85_1 -outputlayer mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85;
AND M3_B MOMDMY_MXP2 -outputlayer mom3m21_b;
SELECT -INTERACT mom3m21_b MOMDMY_MXP12 -NOT -outputlayer mom3m2_b;
AND M6_A MOMDMY_MXP1 -outputlayer mom6m11_a;
SELECT -INTERACT mom6m11_a MOMDMY_MXP12 -NOT -outputlayer mom6m1_a;
AND SRM SRM2014 -outputlayer M1_A_SRM01_1;
COPY M1_A_SRM01_1 -outputlayer M1_A_SRM01_region;
AND M1_A M1_A_SRM01_region -outputlayer M1_A_SRM01;
AND M5 MOMDMY_MXP2 -outputlayer mom5p21;
SELECT -INTERACT mom5p21 MOMDMY_MXP12 -outputlayer mom5p2;
AND MD_OD_N3 CPP85 -outputlayer MD_OD_N_CPP85;
AND SRM SRM2013 -outputlayer M1_B_SRM02_1;
COPY M1_B_SRM02_1 -outputlayer M1_B_SRM02_region;
AND M1_B M1_B_SRM02_region -outputlayer M1_B_SRM02;
NOT MD_OD_P3 CPP85 -outputlayer MD_OD_P;
SELECT -OUTSIDE NW NWDMY -outputlayer xwell;
AND tndiff_ori xwell -outputlayer ntapx;
NOT ntapx BJTDMY -outputlayer ntap1;
SELECT -INTERACT ntap1 plug_valid -outputlayer ntap2;
SELECT -INTERACT ntap1 tpdiffco -outputlayer ntap3;
OR ntap2 ntap3 -outputlayer ntap;
NOT RH_TN_all rhim_r9 -outputlayer RH_TN_9;
AND metal3i MOMDMY3 -outputlayer MOM_field3;
AND M0_A MOMDMY_MXP1 -outputlayer mom0p11_a;
SELECT -INTERACT mom0p11_a MOMDMY_MXP12 -outputlayer mom0p1_a;
OR BPC_FINAL BPCDMY -outputlayer BPC;
AND p_odtap2 tpdiff_bjt -outputlayer p_odtap_bjt;
AND SRM SRM2013 -outputlayer M1_A_SRM02_1;
COPY M1_A_SRM02_1 -outputlayer M1_A_SRM02_region;
AND M1_A M1_A_SRM02_region -outputlayer M1_A_SRM02;
SELECT -INTERACT VAR RFDMY -NOT -outputlayer VAR_noRF;
AND gatenw VAR_noRF -outputlayer vargt1;
COPY PODE_GATE -outputlayer var_exclude_layer;
NOT vargt1 var_exclude_layer -outputlayer vargt2;
AND M3_B MOMDMY_MXP2 -outputlayer mom3p21_b;
SELECT -INTERACT mom3p21_b MOMDMY_MXP12 -outputlayer mom3p2_b;
SELECT -INTERACT nxwell VAR -NOT -outputlayer nxwell_float1;
NOT nxwell_float1 TCDOVL -outputlayer nxwell_float3;
AND nxwell DC3 -outputlayer nxwell_dc3a;
SELECT -INTERACT nxwell_dc3a diff -NOT -outputlayer nxwell_dc3;
NOT nxwell_float3 nxwell_dc3 -outputlayer nxwell_float4;
AND nxwell DC2_IO_FB2 -outputlayer nxwell_dc2_ioa;
SELECT -INTERACT nxwell_dc2_ioa diff -NOT -outputlayer nxwell_dc2_io;
NOT nxwell_float4 nxwell_dc2_io -outputlayer nxwell_float5;
AND nxwell SEALRING_ALL -outputlayer nxwell_sealring1;
SELECT -INTERACT nxwell_sealring1 diff -NOT -outputlayer nxwell_sealring;
NOT nxwell_float5 nxwell_sealring -outputlayer nxwell_float;
AND M7_B MOMDMY_PLUS -outputlayer mom7plus_b;
NOT core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp01;
AND mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp02;
AND mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp03;
NOT mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp03 CPP85 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp57_1;
COPY mkr_cfi_p_core_gpoly_fb10_cpp57_1 -outputlayer mkr_cfi_p_core_gpoly_fb10_cpp57;
NOT VIA2i VTIN_2 -outputlayer VIA2;
AND metal6i MOMDMY6 -outputlayer MOM_field6;
AND M7_B MOMDMY_MXP1 -outputlayer mom7m11_b;
SELECT -INTERACT mom7m11_b MOMDMY_MXP12 -NOT -outputlayer mom7m1_b;
OR tndiff_ori tpdiff_ori -outputlayer all_sd;
AND M4 MOMDMY_MINUS -outputlayer mom4minus;
AND M2 MOMDMY_MINUS -outputlayer mom2minus;
AND M8_A MOMDMY_MXP2 -outputlayer mom8p21_a;
SELECT -INTERACT mom8p21_a MOMDMY_MXP12 -outputlayer mom8p2_a;
NOT DNW nxwell -outputlayer rwdio1;
SELECT -INTERACT mom5p21 MOMDMY_MXP12 -NOT -outputlayer mom5m2;
AND M7_B MOMDMY_MXP1 -outputlayer mom7p11_b;
SELECT -INTERACT mom7p11_b MOMDMY_MXP12 -outputlayer mom7p1_b;
COPY SR_DPO -outputlayer SRDPO;
AND metal14i MOMDMY14 -outputlayer MOM_field14;
AND MPC_FINAL BPC_FINAL -outputlayer SHDMIM_BOT;
SELECT -INTERACT tngate2 SDI_2 -outputlayer ngate_hia_reg;
AND M9 MOMDMY_MINUS -outputlayer mom9minus;
AND M9_A MOMDMY_MINUS -outputlayer mom9minus_a;
AND M5_A MOMDMY_MXP2 -outputlayer mom5m21_a;
SELECT -INTERACT mom5m21_a MOMDMY_MXP12 -NOT -outputlayer mom5m2_a;
SELECT -INTERACT gate1 SRM_all -NOT -outputlayer dfm_gate1a;
NOT dfm_gate1a PODE_3T -outputlayer dfm_gate1;
AND M7_A MOMDMY_MXP1 -outputlayer mom7m11_a;
SELECT -INTERACT mom7m11_a MOMDMY_MXP12 -NOT -outputlayer mom7m1_a;
AND RV_TPC_RDL1 BPC_FINAL -outputlayer RV_BPC_RDL1;
NOT RV_BPC_RDL1 TPC_FINAL -outputlayer RV_BPC_RDL;
AND DNW nxwell -outputlayer dnwc1;
NOT dnwc1 TCDOVL -outputlayer dnwc;
AND gate_core_4t CPP57 -outputlayer gate_and_p57;
NOT gate_core_4t gate_and_p57 -outputlayer gate_not_p57;
AND gate_core_4t CPP85 -outputlayer gate_and_p85;
NOT gate_not_p57 gate_and_p85 -outputlayer gate_and_p51;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 10000 -INSIDE_OF_LAYER gate_and_p51 -outputlayer ppitch_aux_p51;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER gate_and_p57 -outputlayer ppitch_aux_p57;
OR ppitch_aux_p51 ppitch_aux_p57 -outputlayer ppitch_aux2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT3 -SPACING 10000 -INSIDE_OF_LAYER gate_and_p85 -outputlayer ppitch_aux_p85;
OR ppitch_aux2 ppitch_aux_p85 -outputlayer ppitch_aux;
SELECT -INTERACT p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -NOT -outputlayer p_odtap_cpp57_ext_1;
SELECT -INTERACT p_odtap_cpp57_ext_1 p_odtap_fb10_cpp57_ext_o -NOT -outputlayer p_odtap_cpp57_ext_2;
SELECT -INTERACT p_odtap_cpp57_ext_2 p_odtap_cpp57_ext_o -outputlayer p_odtap_cpp57_ext;
NOT VIA12i VTIN_12 -outputlayer VIA12;
AND M0_A MOMDMY_MXP1 -outputlayer mom0m11_a;
SELECT -INTERACT mom0m11_a MOMDMY_MXP12 -NOT -outputlayer mom0m1_a;
AND SRM SRM2030 -outputlayer M0_A_SRM03_1;
AND SRM SRM2022 -outputlayer M0_A_SRM03_2;
OR M0_A_SRM03_1 M0_A_SRM03_2 -outputlayer M0_A_SRM03_region;
AND M0_A M0_A_SRM03_region -outputlayer M0_A_SRM03;
AND M4_B MOMDMY_MXP1 -outputlayer mom4m11_b;
SELECT -INTERACT mom4m11_b MOMDMY_MXP12 -NOT -outputlayer mom4m1_b;
AND M7_A MOMDMY_MXP2 -outputlayer mom7p21_a;
SELECT -INTERACT mom7p21_a MOMDMY_MXP12 -outputlayer mom7p2_a;
SELECT -INTERACT mom4p21 MOMDMY_MXP12 -outputlayer mom4p2;
AND M6_A MOMDMY_MINUS -outputlayer mom6minus_a;
AND M3_B MOMDMY_MXP1 -outputlayer mom3m11_b;
SELECT -INTERACT mom3m11_b MOMDMY_MXP12 -NOT -outputlayer mom3m1_b;
NOT VIA5i VTIN_5 -outputlayer VIA5;
SELECT -INTERACT mom2p11 MOMDMY_MXP12 -outputlayer mom2p1;
AND M2_B MOMDMY_MXP2 -outputlayer mom2m21_b;
SELECT -INTERACT mom2m21_b MOMDMY_MXP12 -NOT -outputlayer mom2m2_b;
AND M6 MOMDMY_MXP2 -outputlayer mom6p21;
SELECT -INTERACT mom6p21 MOMDMY_MXP12 -NOT -outputlayer mom6m2;
SELECT -INTERACT mom7p21 MOMDMY_MXP12 -outputlayer mom7p2;
SELECT -INTERACT mom9p21 MOMDMY_MXP12 -NOT -outputlayer mom9m2;
AND metal15i MOMDMY15 -outputlayer MOM_field15;
SELECT -INTERACT p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -NOT -outputlayer p_odtap_fb10_cpp57_ext_1;
SELECT -INTERACT p_odtap_fb10_cpp57_ext_1 p_odtap_fb10_cpp57_ext_o -outputlayer p_odtap_fb10_cpp57_ext;
NOT tngate3a FILLER_MOS -outputlayer tngate3b;
SELECT -INTERACT mom2p21 MOMDMY_MXP12 -NOT -outputlayer mom2m2;
AND metal9i MOMDMY9 -outputlayer MOM_field9;
NOT tpgate1 OD2 -outputlayer core_pmos_gates;
NOT VIA3i VTIN_3 -outputlayer VIA3;
AND MD_STIb SRM_all -outputlayer MD_STI_SRM;
AND ppoly_co_llla PODE_3T -outputlayer ppode_co_lll;
NOT ppode_co_lll all_mos_gates -outputlayer p_pode_lvtll;
AND M6_A MOMDMY_MXP2 -outputlayer mom6m21_a;
SELECT -INTERACT mom6m21_a MOMDMY_MXP12 -NOT -outputlayer mom6m2_a;
AND M3 MOMDMY_MXP2 -outputlayer mom3p21;
SELECT -INTERACT mom3p21 MOMDMY_MXP12 -NOT -outputlayer mom3m2;
NOT n_gpoly_io1 n_gpoly_nocg_io -outputlayer n_gpoly_io;
AND M7 MOMDMY_PLUS -outputlayer mom7plus;
AND M8_B MOMDMY_PLUS -outputlayer mom8plus_b;
SELECT -INTERACT mom8p11 MOMDMY_MXP12 -outputlayer mom8p1;
NOT tngate0 pode_r_92_exclude_layer -outputlayer all_npode_gate1;
AND all_npode_gate1 PODE_GATE -outputlayer all_npode_gate;
SELECT -INTERACT all_npode_gate tndiff_ori -EQ 2 -outputlayer all_abut_npode_gate;
AND match_gate ANARRAY_HS -outputlayer gate_hs;
SHRINK ANARRAY_HS -TOP "ANARRAY_SHRINK" -BOTTOM "ANARRAY_SHRINK" -outputlayer v_shrink;
GROW v_shrink -TOP "ANARRAY_SHRINK" -BOTTOM "ANARRAY_SHRINK" -outputlayer v_edge1;
NOT v_edge1 v_shrink -outputlayer v_edge;
NOT ANARRAY_HS v_edge -outputlayer inner_reg1;
SHRINK ANARRAY_HS -RIGHT "ANARRAY_SHRINK" -LEFT "ANARRAY_SHRINK" -outputlayer h_shrink;
GROW h_shrink -RIGHT "ANARRAY_SHRINK" -LEFT "ANARRAY_SHRINK" -outputlayer h_edge1;
NOT h_edge1 h_shrink -outputlayer h_edge;
NOT inner_reg1 h_edge -outputlayer inner_reg;
AND match_gate inner_reg -outputlayer gate_inr1;
SELECT -CUT match_gate inner_reg -outputlayer gate_cut;
NOT gate_inr1 gate_cut -outputlayer gate_inr;
NOT gate_hs gate_inr -outputlayer gate_edg;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT4 -SPACING 10000 -INSIDE_OF_LAYER gate_edg -outputlayer matching_aux11;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER gate_inr -outputlayer matching_aux10;
OR matching_aux11 matching_aux10 -outputlayer matching_aux1;
NOT match_gate ANARRAY_HS -outputlayer gate_nor;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 10000 -INSIDE_OF_LAYER gate_nor -outputlayer matching_aux00;
OR matching_aux1 matching_aux00 -outputlayer matching_aux;
COPY SR_DOD -outputlayer SRDOD;
AND M8 MOMDMY_PLUS -outputlayer mom8plus;
AND M2 MOMDMY_PLUS -outputlayer mom2plus;
AND metal13i MOMDMY13 -outputlayer MOM_field13;
NOT VIA4i VTIN_4 -outputlayer VIA4;
AND M5_B MOMDMY_MXP1 -outputlayer mom5p11_b;
SELECT -INTERACT mom5p11_b MOMDMY_MXP12 -outputlayer mom5p1_b;
AND M7_B MOMDMY_MXP2 -outputlayer mom7m21_b;
SELECT -INTERACT mom7m21_b MOMDMY_MXP12 -NOT -outputlayer mom7m2_b;
SELECT -INTERACT n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -outputlayer n_odtap_fb9_cpp57_ext;
SELECT -INTERACT mom4p11 MOMDMY_MXP12 -outputlayer mom4p1;
NOT ppoly_co_el p_fpoly_elvt -outputlayer p_gpoly_elvt_all;
NOT p_gpoly_elvt_all all_mos_gates -outputlayer p_gpoly_elvt;
COPY p_gpoly_svt -outputlayer core_p_gpoly1;
OR p_gpoly_lvt core_p_gpoly1 -outputlayer core_p_gpoly2;
OR p_gpoly_ulvt core_p_gpoly2 -outputlayer core_p_gpoly3;
OR p_gpoly_elvt core_p_gpoly3 -outputlayer core_p_gpoly4;
OR p_gpoly_lvtll core_p_gpoly4 -outputlayer core_p_gpoly5;
OR p_gpoly_ulvtll core_p_gpoly5 -outputlayer core_p_gpoly6;
COPY pch_svt_mac_gate -outputlayer core_pmos_gate1;
OR pch_lvt_mac_gate core_pmos_gate1 -outputlayer core_pmos_gate2;
OR pch_ulvt_mac_gate core_pmos_gate2 -outputlayer core_pmos_gate3;
OR pch_elvt_mac_gate core_pmos_gate3 -outputlayer core_pmos_gate4;
OR pch_lvtll_mac_gate core_pmos_gate4 -outputlayer core_pmos_gate5;
OR pch_ulvtll_mac_gate core_pmos_gate5 -outputlayer core_pmos_gate6;
OR core_p_gpoly6 core_pmos_gate6 -outputlayer core_pgpoly_region1;
COPY pch_mpodesvt_mac_gate -outputlayer core_pmpode_gate1;
OR pch_mpodelvt_mac_gate core_pmpode_gate1 -outputlayer core_pmpode_gate2;
OR pch_mpodeulvt_mac_gate core_pmpode_gate2 -outputlayer core_pmpode_gate3;
OR pch_mpodeelvt_mac_gate core_pmpode_gate3 -outputlayer core_pmpode_gate4;
OR pch_mpodelvtll_mac_gate core_pmpode_gate4 -outputlayer core_pmpode_gate5;
OR pch_mpodeulvtll_mac_gate core_pmpode_gate5 -outputlayer core_pmpode_gate6;
OR core_pgpoly_region1 core_pmpode_gate6 -outputlayer core_pgpoly_region2;
COPY pch_flrsvt_mac_gate -outputlayer core_pflr_gate1;
OR pch_flrlvt_mac_gate core_pflr_gate1 -outputlayer core_pflr_gate2;
OR pch_flrulvt_mac_gate core_pflr_gate2 -outputlayer core_pflr_gate3;
OR pch_flrelvt_mac_gate core_pflr_gate3 -outputlayer core_pflr_gate4;
OR pch_flrlvtll_mac_gate core_pflr_gate4 -outputlayer core_pflr_gate5;
OR pch_flrulvtll_mac_gate core_pflr_gate5 -outputlayer core_pflr_gate6;
OR core_pgpoly_region2 core_pflr_gate6 -outputlayer core_pgpoly_region3;
COPY ppode_svt_mac_gate -outputlayer core_p_pode_gate1;
OR ppode_lvt_mac_gate core_p_pode_gate1 -outputlayer core_p_pode_gate2;
OR ppode_ulvt_mac_gate core_p_pode_gate2 -outputlayer core_p_pode_gate3;
OR ppode_elvt_mac_gate core_p_pode_gate3 -outputlayer core_p_pode_gate4;
OR ppode_lvtll_mac_gate core_p_pode_gate4 -outputlayer core_p_pode_gate5;
OR ppode_ulvtll_mac_gate core_p_pode_gate5 -outputlayer core_p_pode_gate6;
OR core_pgpoly_region3 core_p_pode_gate6 -outputlayer core_pgpoly_region4;
COPY p_pode_svt -outputlayer core_p_pode1;
OR p_pode_lvt core_p_pode1 -outputlayer core_p_pode2;
OR p_pode_ulvt core_p_pode2 -outputlayer core_p_pode3;
OR p_pode_elvt core_p_pode3 -outputlayer core_p_pode4;
OR p_pode_lvtll core_p_pode4 -outputlayer core_p_pode5;
OR p_pode_ulvtll core_p_pode5 -outputlayer core_p_pode6;
OR core_pgpoly_region4 core_p_pode6 -outputlayer core_pgpoly_region5;
OR core_pgpoly_region5 p_gpoly_nocg_ulvt -outputlayer core_pgpoly_region;
OR COD_H_Output COD_Hi -outputlayer COD_H_Output_all1;
OR COD_H_Output_all1 DCOD_Hi -outputlayer COD_H_Output_all2;
OR COD_H_Output_all2 GCOD_Hi -outputlayer COD_H_Output_all;
NOT VIA11i VTIN_11 -outputlayer VIA11;
AND M5 MOMDMY_PLUS -outputlayer mom5plus;
SELECT -INTERACT mom3p21 MOMDMY_MXP12 -outputlayer mom3p2;
AND M4_A MOMDMY_MXP2 -outputlayer mom4m21_a;
SELECT -INTERACT mom4m21_a MOMDMY_MXP12 -NOT -outputlayer mom4m2_a;
SELECT -INTERACT mom9p11 MOMDMY_MXP12 -NOT -outputlayer mom9m1;
NOT VIA6i VTIN_6 -outputlayer VIA6;
AND M8_B MOMDMY_MXP2 -outputlayer mom8m21_b;
SELECT -INTERACT mom8m21_b MOMDMY_MXP12 -NOT -outputlayer mom8m2_b;
SELECT -INTERACT mom6p21 MOMDMY_MXP12 -outputlayer mom6p2;
AND M1_B MOMDMY_PLUS -outputlayer mom1plus_b;
AND metal16i MOMDMY16 -outputlayer MOM_field16;
AND M4_A MOMDMY_MINUS -outputlayer mom4minus_a;
AND tpdiff_ori plug_sel -outputlayer n_pplug1;
NOT n_pplug1 nxwell -outputlayer n_pplug2;
SELECT -INSIDE psub DNW -outputlayer rwel;
NOT n_pplug2 rwel -outputlayer n_pplug3;
AND n_pplug3 n_psub -outputlayer n_pplug4;
NOT n_pplug4 TCDOVL -outputlayer n_pplug;
OR M0_A M0_B -outputlayer M0_AB;
AND VDRi M0_AB -outputlayer M0_VDR_TAP;
AND core_pgpoly_region FINFET_boundary9 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85_1_tmp01;
NOT mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85_1_tmp01 FINFET_boundary10 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85_1_tmp02;
NOT mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85_1_tmp02 CPP57 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85_1;
COPY mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85_1 -outputlayer mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85;
OR tngate1 tpgate1 -outputlayer gate_mac1;
NOT gate_mac1 PODE_3T -outputlayer gate_mac2;
SELECT -touch gate_mac2 all_sd -eq 2 -outputlayer gate_mac;
SELECT -INTERACT mom3p11 MOMDMY_MXP12 -NOT -outputlayer mom3m1;
AND M0_B MOMDMY_MXP1 -outputlayer mom0m11_b;
SELECT -INTERACT mom0m11_b MOMDMY_MXP12 -NOT -outputlayer mom0m1_b;
SELECT -INTERACT n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -NOT -outputlayer n_odtap_cpp57_ext_1;
SELECT -INTERACT n_odtap_cpp57_ext_1 n_odtap_fb10_cpp57_ext_o -NOT -outputlayer n_odtap_cpp57_ext_2;
SELECT -INTERACT n_odtap_cpp57_ext_2 n_odtap_cpp57_ext_o -outputlayer n_odtap_cpp57_ext;
SELECT -INTERACT p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -outputlayer p_odtap_fb9_cpp57_ext;
AND M0_B MOMDMY_MXP2 -outputlayer mom0p21_b;
SELECT -INTERACT mom0p21_b MOMDMY_MXP12 -outputlayer mom0p2_b;
AND tpdiff_ori psub -outputlayer ptap1;
AND ptap1 plug_sel -outputlayer ptap3;
SELECT -INTERACT ptap1 tndiffco -outputlayer ptap4;
OR ptap3 ptap4 -outputlayer ptap5;
NOT ptap5 TCDOVL -outputlayer ptap;
AND DNW LVSDMY4 -outputlayer dnwdmy;
AND M7_A MOMDMY_MXP2 -outputlayer mom7m21_a;
SELECT -INTERACT mom7m21_a MOMDMY_MXP12 -NOT -outputlayer mom7m2_a;
AND metal1i MOMDMY1 -outputlayer MOM_field1;
AND metal8i MOMDMY8 -outputlayer MOM_field8;
SELECT -INTERACT VDR_MD_TAP mkr_VDR_MD_TAP_FB9_o -outputlayer mkr_VDR_MD_TAP_FB9;
AND n_odtap1 SRM_all -outputlayer n_odtap_srm;
OR M0_A M0_B -outputlayer MOM_M0;
OR M1_A M1_B -outputlayer MOM_M1;
OR M2 M2_A -outputlayer MOM_M2_tmp0;
OR MOM_M2_tmp0 M2_B -outputlayer MOM_M2;
OR M3 M3_A -outputlayer MOM_M3_tmp0;
OR MOM_M3_tmp0 M3_B -outputlayer MOM_M3;
OR M4 M4_A -outputlayer MOM_M4_tmp0;
OR MOM_M4_tmp0 M4_B -outputlayer MOM_M4;
OR M5 M5_A -outputlayer MOM_M5_tmp0;
OR MOM_M5_tmp0 M5_B -outputlayer MOM_M5;
OR M6 M6_A -outputlayer MOM_M6_tmp0;
OR MOM_M6_tmp0 M6_B -outputlayer MOM_M6;
OR M7 M7_A -outputlayer MOM_M7_tmp0;
OR MOM_M7_tmp0 M7_B -outputlayer MOM_M7;
OR M8 M8_A -outputlayer MOM_M8_tmp0;
OR MOM_M8_tmp0 M8_B -outputlayer MOM_M8;
OR M9 M9_A -outputlayer MOM_M9_tmp0;
OR MOM_M9_tmp0 M9_B -outputlayer MOM_M9;
OR M10 M10_A -outputlayer MOM_M10_tmp0;
OR MOM_M10_tmp0 M10_B -outputlayer MOM_M10;
OR M11 M11_A -outputlayer MOM_M11_tmp0;
OR MOM_M11_tmp0 M11_B -outputlayer MOM_M11;
OR M12 M12_A -outputlayer MOM_M12_tmp0;
OR MOM_M12_tmp0 M12_B -outputlayer MOM_M12;
OR M13 M13_A -outputlayer MOM_M13_tmp0;
OR MOM_M13_tmp0 M13_B -outputlayer MOM_M13;
COPY M14 -outputlayer MOM_M14;
COPY M15 -outputlayer MOM_M15;
COPY M16 -outputlayer MOM_M16;
SELECT -INTERACT MOMDMY0 MOM_field1 -NOT -outputlayer MOMDMY_stop0;
SELECT -INTERACT MOMDMY1 MOM_field2 -NOT -outputlayer MOMDMY_stop1;
SELECT -INTERACT MOMDMY2 MOM_field3 -NOT -outputlayer MOMDMY_stop2;
SELECT -INTERACT MOMDMY3 MOM_field4 -NOT -outputlayer MOMDMY_stop3;
SELECT -INTERACT MOMDMY4 MOM_field5 -NOT -outputlayer MOMDMY_stop4;
SELECT -INTERACT MOMDMY5 MOM_field6 -NOT -outputlayer MOMDMY_stop5;
SELECT -INTERACT MOMDMY6 MOM_field7 -NOT -outputlayer MOMDMY_stop6;
SELECT -INTERACT MOMDMY7 MOM_field8 -NOT -outputlayer MOMDMY_stop7;
SELECT -INTERACT MOMDMY8 MOM_field9 -NOT -outputlayer MOMDMY_stop8;
SELECT -INTERACT MOMDMY9 MOM_field10 -NOT -outputlayer MOMDMY_stop9;
SELECT -INTERACT MOMDMY10 MOM_field11 -NOT -outputlayer MOMDMY_stop10;
SELECT -INTERACT MOMDMY11 MOM_field12 -NOT -outputlayer MOMDMY_stop11;
SELECT -INTERACT MOMDMY12 MOM_field13 -NOT -outputlayer MOMDMY_stop12;
SELECT -INTERACT MOMDMY13 MOM_field14 -NOT -outputlayer MOMDMY_stop13;
SELECT -INTERACT MOMDMY14 MOM_field15 -NOT -outputlayer MOMDMY_stop14;
SELECT -INTERACT MOMDMY15 MOM_field16 -NOT -outputlayer MOMDMY_stop15;
COPY MOMDMY16 -outputlayer MOMDMY_stop16;
COPY MOMDMY0 -outputlayer MOMDMY_start0;
SELECT -INTERACT MOMDMY1 MOM_field0 -NOT -outputlayer MOMDMY_start1_tmp0;
OR MOMDMY_start1_tmp0 MOMDMY_start0 -outputlayer MOMDMY_start1;
SELECT -INTERACT MOMDMY2 MOM_field1 -NOT -outputlayer MOMDMY_start2_tmp0;
OR MOMDMY_start2_tmp0 MOMDMY_start1 -outputlayer MOMDMY_start2;
SELECT -INTERACT MOMDMY3 MOM_field2 -NOT -outputlayer MOMDMY_start3_tmp0;
OR MOMDMY_start3_tmp0 MOMDMY_start2 -outputlayer MOMDMY_start3;
SELECT -INTERACT MOMDMY4 MOM_field3 -NOT -outputlayer MOMDMY_start4_tmp0;
OR MOMDMY_start4_tmp0 MOMDMY_start3 -outputlayer MOMDMY_start4;
SELECT -INTERACT MOMDMY5 MOM_field4 -NOT -outputlayer MOMDMY_start5_tmp0;
OR MOMDMY_start5_tmp0 MOMDMY_start4 -outputlayer MOMDMY_start5;
SELECT -INTERACT MOMDMY6 MOM_field5 -NOT -outputlayer MOMDMY_start6_tmp0;
OR MOMDMY_start6_tmp0 MOMDMY_start5 -outputlayer MOMDMY_start6;
SELECT -INTERACT MOMDMY7 MOM_field6 -NOT -outputlayer MOMDMY_start7_tmp0;
OR MOMDMY_start7_tmp0 MOMDMY_start6 -outputlayer MOMDMY_start7;
SELECT -INTERACT MOMDMY8 MOM_field7 -NOT -outputlayer MOMDMY_start8_tmp0;
OR MOMDMY_start8_tmp0 MOMDMY_start7 -outputlayer MOMDMY_start8;
SELECT -INTERACT MOMDMY9 MOM_field8 -NOT -outputlayer MOMDMY_start_tmp0;
OR MOMDMY_start_tmp0 MOMDMY_start8 -outputlayer MOMDMY_start;
SELECT -INTERACT MOMDMY_start MOMDMY_stop1 -outputlayer MOMDMY1_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop1 -outputlayer MOMDMY1_REC_tmp1;
OR MOMDMY1_REC_tmp0 MOMDMY1_REC_tmp1 -outputlayer MOMDMY1_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY1_REC_tmp2 -outputlayer MOMDMY1_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop2 -outputlayer MOMDMY2_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop2 -outputlayer MOMDMY2_REC_tmp1;
OR MOMDMY2_REC_tmp0 MOMDMY2_REC_tmp1 -outputlayer MOMDMY2_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY2_REC_tmp2 -outputlayer MOMDMY2_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop3 -outputlayer MOMDMY3_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop3 -outputlayer MOMDMY3_REC_tmp1;
OR MOMDMY3_REC_tmp0 MOMDMY3_REC_tmp1 -outputlayer MOMDMY3_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT3 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY3_REC_tmp2 -outputlayer MOMDMY3_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop4 -outputlayer MOMDMY4_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop4 -outputlayer MOMDMY4_REC_tmp1;
OR MOMDMY4_REC_tmp0 MOMDMY4_REC_tmp1 -outputlayer MOMDMY4_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT4 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY4_REC_tmp2 -outputlayer MOMDMY4_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop5 -outputlayer MOMDMY5_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop5 -outputlayer MOMDMY5_REC_tmp1;
OR MOMDMY5_REC_tmp0 MOMDMY5_REC_tmp1 -outputlayer MOMDMY5_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT5 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY5_REC_tmp2 -outputlayer MOMDMY5_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop6 -outputlayer MOMDMY6_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop6 -outputlayer MOMDMY6_REC_tmp1;
OR MOMDMY6_REC_tmp0 MOMDMY6_REC_tmp1 -outputlayer MOMDMY6_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT6 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY6_REC_tmp2 -outputlayer MOMDMY6_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop7 -outputlayer MOMDMY7_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop7 -outputlayer MOMDMY7_REC_tmp1;
OR MOMDMY7_REC_tmp0 MOMDMY7_REC_tmp1 -outputlayer MOMDMY7_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT7 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY7_REC_tmp2 -outputlayer MOMDMY7_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop8 -outputlayer MOMDMY8_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop8 -outputlayer MOMDMY8_REC_tmp1;
OR MOMDMY8_REC_tmp0 MOMDMY8_REC_tmp1 -outputlayer MOMDMY8_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT8 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY8_REC_tmp2 -outputlayer MOMDMY8_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop9 -outputlayer MOMDMY9_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop9 -outputlayer MOMDMY9_REC_tmp1;
OR MOMDMY9_REC_tmp0 MOMDMY9_REC_tmp1 -outputlayer MOMDMY9_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT9 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY9_REC_tmp2 -outputlayer MOMDMY9_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop10 -outputlayer MOMDMY10_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop10 -outputlayer MOMDMY10_REC_tmp1;
OR MOMDMY10_REC_tmp0 MOMDMY10_REC_tmp1 -outputlayer MOMDMY10_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT10 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY10_REC_tmp2 -outputlayer MOMDMY10_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop11 -outputlayer MOMDMY11_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop11 -outputlayer MOMDMY11_REC_tmp1;
OR MOMDMY11_REC_tmp0 MOMDMY11_REC_tmp1 -outputlayer MOMDMY11_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT11 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY11_REC_tmp2 -outputlayer MOMDMY11_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop12 -outputlayer MOMDMY12_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop12 -outputlayer MOMDMY12_REC_tmp1;
OR MOMDMY12_REC_tmp0 MOMDMY12_REC_tmp1 -outputlayer MOMDMY12_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT12 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY12_REC_tmp2 -outputlayer MOMDMY12_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop13 -outputlayer MOMDMY13_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop13 -outputlayer MOMDMY13_REC_tmp1;
OR MOMDMY13_REC_tmp0 MOMDMY13_REC_tmp1 -outputlayer MOMDMY13_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT13 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY13_REC_tmp2 -outputlayer MOMDMY13_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop14 -outputlayer MOMDMY14_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop14 -outputlayer MOMDMY14_REC_tmp1;
OR MOMDMY14_REC_tmp0 MOMDMY14_REC_tmp1 -outputlayer MOMDMY14_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT14 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY14_REC_tmp2 -outputlayer MOMDMY14_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop15 -outputlayer MOMDMY15_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop15 -outputlayer MOMDMY15_REC_tmp1;
OR MOMDMY15_REC_tmp0 MOMDMY15_REC_tmp1 -outputlayer MOMDMY15_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT15 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY15_REC_tmp2 -outputlayer MOMDMY15_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_stop16 -outputlayer MOMDMY16_REC_tmp0;
SELECT -INTERACT MOMDMY_MX MOMDMY_stop16 -outputlayer MOMDMY16_REC_tmp1;
OR MOMDMY16_REC_tmp0 MOMDMY16_REC_tmp1 -outputlayer MOMDMY16_REC_tmp2;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT16 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY16_REC_tmp2 -outputlayer MOMDMY16_REC;
OR MOMDMY1_REC MOMDMY2_REC -outputlayer MOM_LAYER_1;
OR MOM_LAYER_1 MOMDMY2_REC -outputlayer MOM_LAYER_2;
OR MOM_LAYER_2 MOMDMY3_REC -outputlayer MOM_LAYER_3;
OR MOM_LAYER_3 MOMDMY4_REC -outputlayer MOM_LAYER_4;
OR MOM_LAYER_4 MOMDMY5_REC -outputlayer MOM_LAYER_5;
OR MOM_LAYER_5 MOMDMY6_REC -outputlayer MOM_LAYER_6;
OR MOM_LAYER_6 MOMDMY7_REC -outputlayer MOM_LAYER_7;
OR MOM_LAYER_7 MOMDMY8_REC -outputlayer MOM_LAYER_8;
OR MOM_LAYER_8 MOMDMY9_REC -outputlayer MOM_LAYER_9;
OR MOM_LAYER_9 MOMDMY10_REC -outputlayer MOM_LAYER_10;
OR MOM_LAYER_10 MOMDMY11_REC -outputlayer MOM_LAYER_11;
OR MOM_LAYER_11 MOMDMY12_REC -outputlayer MOM_LAYER_12;
OR MOM_LAYER_12 MOMDMY13_REC -outputlayer MOM_LAYER_13;
OR MOM_LAYER_13 MOMDMY14_REC -outputlayer MOM_LAYER_14;
OR MOM_LAYER_14 MOMDMY15_REC -outputlayer MOM_LAYER_15;
OR MOM_LAYER_15 MOMDMY16_REC -outputlayer MOM_LAYER_16;
OR MOMDMY_NWi MOMDMY_NW2i -outputlayer MOMDMY_NW;
OR MOMDMY_PWi MOMDMY_PW2i -outputlayer MOMDMY_PW;
OR MOMDMY_NTNi MOMDMY_NTN2i -outputlayer MOMDMY_NTN;
SELECT -INTERACT MOMDMY_start MOMDMY_NWi -outputlayer MOMDMY_NW_SHIELD_tmp0;
OR MOMDMY_MX MOMDMY_NW_SHIELD_tmp0 -outputlayer MOMDMY_NW_SHIELD_tmp1;
SELECT -INTERACT MOMDMY_NW_SHIELD_tmp1 MOMDMY_PW -NOT -outputlayer MOMDMY_NW_SHIELD_tmp2;
SELECT -INTERACT MOMDMY_NW_SHIELD_tmp2 MOMDMY_NTN -NOT -outputlayer MOMDMY_NW_SHIELD_tmp3;
SELECT -INTERACT MOMDMY_NW_SHIELD_tmp3 nxwell -outputlayer MOMDMY_NW_SHIELD_tmp4;
SELECT -INTERACT MOMDMY_NW_SHIELD_tmp4 MOMDMY_NW2i -NOT -outputlayer MOMDMY_NW_SHIELD;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT1 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY_NW_SHIELD -outputlayer NW_SHIELD_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_PWi -outputlayer MOMDMY_PW_SHIELD_tmp0;
OR MOMDMY_MX MOMDMY_PW_SHIELD_tmp0 -outputlayer MOMDMY_PW_SHIELD_tmp1;
SELECT -INTERACT MOMDMY_PW_SHIELD_tmp1 MOMDMY_NW -NOT -outputlayer MOMDMY_PW_SHIELD_tmp2;
SELECT -INTERACT MOMDMY_PW_SHIELD_tmp2 MOMDMY_NTN -NOT -outputlayer MOMDMY_PW_SHIELD_tmp3;
SELECT -INTERACT MOMDMY_PW_SHIELD_tmp3 MOMDMY_PW2i -NOT -outputlayer MOMDMY_PW_SHIELD;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT2 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY_PW_SHIELD -outputlayer PW_SHIELD_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_NTNi -outputlayer MOMDMY_NTN_SHIELD_tmp0;
OR MOMDMY_MX MOMDMY_NTN_SHIELD_tmp0 -outputlayer MOMDMY_NTN_SHIELD_tmp1;
SELECT -INTERACT MOMDMY_NTN_SHIELD_tmp1 NT_N -outputlayer MOMDMY_NTN_SHIELD_tmp2;
SELECT -INTERACT MOMDMY_NTN_SHIELD_tmp2 MOMDMY_NW -NOT -outputlayer MOMDMY_NTN_SHIELD_tmp3;
SELECT -INTERACT MOMDMY_NTN_SHIELD_tmp3 MOMDMY_PW -NOT -outputlayer MOMDMY_NTN_SHIELD_tmp4;
SELECT -INTERACT MOMDMY_NTN_SHIELD_tmp4 MOMDMY_NTN2i -NOT -outputlayer MOMDMY_NTN_SHIELD;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT3 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY_NTN_SHIELD -outputlayer NTN_SHIELD_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_NW2i -outputlayer MOMDMY_NW2_SHIELD_tmp0;
OR MOMDMY_MX MOMDMY_NW2_SHIELD_tmp0 -outputlayer MOMDMY_NW2_SHIELD_tmp1;
SELECT -INTERACT MOMDMY_NW2_SHIELD_tmp1 MOMDMY_PW -NOT -outputlayer MOMDMY_NW2_SHIELD_tmp2;
SELECT -INTERACT MOMDMY_NW2_SHIELD_tmp2 MOMDMY_NTN -NOT -outputlayer MOMDMY_NW2_SHIELD_tmp3;
SELECT -INTERACT MOMDMY_NW2_SHIELD_tmp3 nxwell -outputlayer MOMDMY_NW2_SHIELD_tmp4;
SELECT -INTERACT MOMDMY_NW2_SHIELD_tmp4 MOMDMY_NWi -NOT -outputlayer MOMDMY_NW2_SHIELD;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT4 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY_NW2_SHIELD -outputlayer NW2_SHIELD_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_PW2i -outputlayer MOMDMY_PW2_SHIELD_tmp0;
OR MOMDMY_MX MOMDMY_PW2_SHIELD_tmp0 -outputlayer MOMDMY_PW2_SHIELD_tmp1;
SELECT -INTERACT MOMDMY_PW2_SHIELD_tmp1 MOMDMY_NW -NOT -outputlayer MOMDMY_PW2_SHIELD_tmp2;
SELECT -INTERACT MOMDMY_PW2_SHIELD_tmp2 MOMDMY_NTN -NOT -outputlayer MOMDMY_PW2_SHIELD_tmp3;
SELECT -INTERACT MOMDMY_PW2_SHIELD_tmp3 MOMDMY_PWi -NOT -outputlayer MOMDMY_PW2_SHIELD;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT5 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY_PW2_SHIELD -outputlayer PW2_SHIELD_REC;
SELECT -INTERACT MOMDMY_start MOMDMY_NTN2i -outputlayer MOMDMY_NTN2_SHIELD_tmp0;
OR MOMDMY_MX MOMDMY_NTN2_SHIELD_tmp0 -outputlayer MOMDMY_NTN2_SHIELD_tmp1;
SELECT -INTERACT MOMDMY_NTN2_SHIELD_tmp1 NT_N -outputlayer MOMDMY_NTN2_SHIELD_tmp2;
SELECT -INTERACT MOMDMY_NTN2_SHIELD_tmp2 MOMDMY_NW -NOT -outputlayer MOMDMY_NTN2_SHIELD_tmp3;
SELECT -INTERACT MOMDMY_NTN2_SHIELD_tmp3 MOMDMY_PW -NOT -outputlayer MOMDMY_NTN2_SHIELD_tmp4;
SELECT -INTERACT MOMDMY_NTN2_SHIELD_tmp4 MOMDMY_NTNi -NOT -outputlayer MOMDMY_NTN2_SHIELD;
RECT_GEN -WIDTH MINGRID_RECT1 -LENGTH MINGRID_RECT6 -SPACING 10000 -INSIDE_OF_LAYER MOMDMY_NTN2_SHIELD -outputlayer NTN2_SHIELD_REC;
OR PW_SHIELD_REC NTN_SHIELD_REC -outputlayer SHIELD_LAYER_1_tmp0;
OR SHIELD_LAYER_1_tmp0 NW_SHIELD_REC -outputlayer SHIELD_LAYER_1;
OR PW2_SHIELD_REC NTN2_SHIELD_REC -outputlayer SHIELD_LAYER_2_tmp0;
OR SHIELD_LAYER_2_tmp0 NW2_SHIELD_REC -outputlayer SHIELD_LAYER_2;
OR SHIELD_LAYER_1 SHIELD_LAYER_2 -outputlayer SHIELD_LAYER;
SELECT -INTERACT MOMDMY0 MOM_field0 -outputlayer MOMDMY0_1;
SELECT -INTERACT MOMDMY1 MOM_field1 -outputlayer MOMDMY1_1;
SELECT -INTERACT MOMDMY2 MOM_field2 -outputlayer MOMDMY2_1;
SELECT -INTERACT MOMDMY3 MOM_field3 -outputlayer MOMDMY3_1;
SELECT -INTERACT MOMDMY4 MOM_field4 -outputlayer MOMDMY4_1;
SELECT -INTERACT MOMDMY5 MOM_field5 -outputlayer MOMDMY5_1;
SELECT -INTERACT MOMDMY6 MOM_field6 -outputlayer MOMDMY6_1;
SELECT -INTERACT MOMDMY7 MOM_field7 -outputlayer MOMDMY7_1;
SELECT -INTERACT MOMDMY8 MOM_field8 -outputlayer MOMDMY8_1;
SELECT -INTERACT MOMDMY9 MOM_field9 -outputlayer MOMDMY9_1;
SELECT -INTERACT MOMDMY10 MOM_field10 -outputlayer MOMDMY10_1;
SELECT -INTERACT MOMDMY11 MOM_field11 -outputlayer MOMDMY11_1;
SELECT -INTERACT MOMDMY12 MOM_field12 -outputlayer MOMDMY12_1;
SELECT -INTERACT MOMDMY13 MOM_field13 -outputlayer MOMDMY13_1;
SELECT -INTERACT MOMDMY14 MOM_field14 -outputlayer MOMDMY14_1;
SELECT -INTERACT MOMDMY15 MOM_field15 -outputlayer MOMDMY15_1;
SELECT -INTERACT MOMDMY16 MOM_field16 -outputlayer MOMDMY16_1;
OR MOMDMY0_1 MOMDMY1_1 -outputlayer MOMDMY_all0;
OR MOMDMY_all0 MOMDMY2_1 -outputlayer MOMDMY_all1;
OR MOMDMY_all1 MOMDMY3_1 -outputlayer MOMDMY_all2;
OR MOMDMY_all2 MOMDMY4_1 -outputlayer MOMDMY_all3;
OR MOMDMY_all3 MOMDMY5_1 -outputlayer MOMDMY_all4;
OR MOMDMY_all4 MOMDMY6_1 -outputlayer MOMDMY_all5;
OR MOMDMY_all5 MOMDMY7_1 -outputlayer MOMDMY_all6;
OR MOMDMY_all6 MOMDMY8_1 -outputlayer MOMDMY_all7;
OR MOMDMY_all7 MOMDMY9_1 -outputlayer MOMDMY_all8;
OR MOMDMY_all8 MOMDMY10_1 -outputlayer MOMDMY_all9;
OR MOMDMY_all9 MOMDMY11_1 -outputlayer MOMDMY_all10;
OR MOMDMY_all10 MOMDMY12_1 -outputlayer MOMDMY_all11;
OR MOMDMY_all11 MOMDMY13_1 -outputlayer MOMDMY_all12;
OR MOMDMY_all12 MOMDMY14_1 -outputlayer MOMDMY_all13;
OR MOMDMY_all13 MOMDMY15_1 -outputlayer MOMDMY_all14;
OR MOMDMY_all14 MOMDMY16_1 -outputlayer MOMDMY_all;
SELECT -INTERACT MOMDMY0 RTMOMDMY -outputlayer cmom0_reg0;
SELECT -INTERACT cmom0_reg0 MOMDMY_MX -NOT -outputlayer cmom0_reg1;
SELECT -INTERACT cmom0_reg1 RFDMY -NOT -outputlayer cmom0_reg2;
SELECT -INTERACT cmom0_reg2 MOMDMY_2T -NOT -outputlayer cmom0_reg;
SELECT -INTERACT cmom0_reg MOMDMY_NW -NOT -outputlayer cmom0_reg_psub;
SELECT -INTERACT cmom0_reg MOMDMY_NW -outputlayer cmom0_reg_nw;
SELECT -INTERACT cmom0_reg1 MOMDMY_2T -outputlayer cmom0_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom0_mx_reg0;
SELECT -INTERACT cmom0_mx_reg0 MOMDMY0 -outputlayer cmom0_mx_reg1;
COPY cmom0_mx_reg1 -outputlayer cmom0_mx_reg2;
SELECT -INTERACT cmom0_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom0_mx_reg3;
SELECT -INTERACT cmom0_mx_reg2 MOMDMY_2T -outputlayer cmom0_mx_reg_4t;
SELECT -INTERACT cmom0_mx_reg_4t mom0p1_a -outputlayer cmom0_mx_reg_4t_a;
SELECT -INTERACT cmom0_mx_reg_4t mom0p1_b -outputlayer cmom0_mx_reg_4t_b;
SELECT -INTERACT cmom0_mx_reg3 MOMDMY_NW -outputlayer cmom0_mx_reg_nw;
SELECT -INTERACT cmom0_mx_reg_nw mom0p1_a -outputlayer cmom0_mx_reg_nw_a;
SELECT -INTERACT cmom0_mx_reg_nw mom0p1_b -outputlayer cmom0_mx_reg_nw_b;
SELECT -INTERACT cmom0_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom0_mx_reg_psub;
SELECT -INTERACT cmom0_mx_reg_psub mom0p1_a -outputlayer cmom0_mx_reg_psub_a;
SELECT -INTERACT cmom0_mx_reg_psub mom0p1_b -outputlayer cmom0_mx_reg_psub_b;
SELECT -INTERACT MOMDMY0 RFDMY -outputlayer cmom0_rf_reg1;
COPY cmom0_rf_reg1 -outputlayer cmom0_rf_reg2;
SELECT -INTERACT cmom0_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom0_rf_reg3;
SELECT -INTERACT cmom0_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom0_rf_reg4;
SELECT -INTERACT cmom0_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom0_rf_reg_psub;
SELECT -INTERACT cmom0_rf_reg4 MOMDMY_NW -outputlayer cmom0_rf_reg_nw;
SELECT -INTERACT MOMDMY1 MOM_field0 -NOT -outputlayer mom1_0;
SELECT -INTERACT mom1_0 RTMOMDMY -outputlayer cmom1_reg0;
SELECT -INTERACT cmom1_reg0 MOMDMY_MX -NOT -outputlayer cmom1_reg1;
SELECT -INTERACT cmom1_reg1 RFDMY -NOT -outputlayer cmom1_reg2;
SELECT -INTERACT cmom1_reg2 MOMDMY_2T -NOT -outputlayer cmom1_reg;
SELECT -INTERACT cmom1_reg MOMDMY_NW -NOT -outputlayer cmom1_reg_psub;
SELECT -INTERACT cmom1_reg MOMDMY_NW -outputlayer cmom1_reg_nw;
SELECT -INTERACT cmom1_reg1 MOMDMY_2T -outputlayer cmom1_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom1_mx_reg0;
SELECT -INTERACT cmom1_mx_reg0 mom1_0 -outputlayer cmom1_mx_reg1;
COPY cmom1_mx_reg1 -outputlayer cmom1_mx_reg2;
SELECT -INTERACT cmom1_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom1_mx_reg3;
SELECT -INTERACT cmom1_mx_reg2 MOMDMY_2T -outputlayer cmom1_mx_reg_4t;
SELECT -INTERACT cmom1_mx_reg_4t mom1p1_a -outputlayer cmom1_mx_reg_4t_a;
SELECT -INTERACT cmom1_mx_reg_4t mom1p1_b -outputlayer cmom1_mx_reg_4t_b;
SELECT -INTERACT cmom1_mx_reg3 MOMDMY_NW -outputlayer cmom1_mx_reg_nw;
SELECT -INTERACT cmom1_mx_reg_nw mom1p1_a -outputlayer cmom1_mx_reg_nw_a;
SELECT -INTERACT cmom1_mx_reg_nw mom1p1_b -outputlayer cmom1_mx_reg_nw_b;
SELECT -INTERACT cmom1_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom1_mx_reg_psub;
SELECT -INTERACT cmom1_mx_reg_psub mom1p1_a -outputlayer cmom1_mx_reg_psub_a;
SELECT -INTERACT cmom1_mx_reg_psub mom1p1_b -outputlayer cmom1_mx_reg_psub_b;
SELECT -INTERACT mom1_0 RFDMY -outputlayer cmom1_rf_reg1;
COPY cmom1_rf_reg1 -outputlayer cmom1_rf_reg2;
SELECT -INTERACT cmom1_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom1_rf_reg3;
SELECT -INTERACT cmom1_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom1_rf_reg4;
SELECT -INTERACT cmom1_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom1_rf_reg_psub;
SELECT -INTERACT cmom1_rf_reg4 MOMDMY_NW -outputlayer cmom1_rf_reg_nw;
SELECT -INTERACT MOMDMY2 MOM_field0 -NOT -outputlayer mom2_0;
SELECT -INTERACT mom2_0 MOM_field1 -NOT -outputlayer mom2_1;
SELECT -INTERACT mom2_1 RTMOMDMY -outputlayer cmom2_reg0;
SELECT -INTERACT cmom2_reg0 MOMDMY_MX -NOT -outputlayer cmom2_reg1;
SELECT -INTERACT cmom2_reg1 RFDMY -NOT -outputlayer cmom2_reg2;
SELECT -INTERACT cmom2_reg2 MOMDMY_2T -NOT -outputlayer cmom2_reg;
SELECT -INTERACT cmom2_reg MOMDMY_NW -NOT -outputlayer cmom2_reg_psub1;
SELECT -INTERACT cmom2_reg_psub1 M2 -outputlayer cmom2_reg_psub_non;
NOT cmom2_reg_psub1 cmom2_reg_psub_non -outputlayer cmom2_reg_psub;
SELECT -INTERACT cmom2_reg MOMDMY_NW -outputlayer cmom2_reg_nw1;
SELECT -INTERACT cmom2_reg_nw1 M2 -outputlayer cmom2_reg_nw_non;
NOT cmom2_reg_nw1 cmom2_reg_nw_non -outputlayer cmom2_reg_nw;
SELECT -INTERACT cmom2_reg1 MOMDMY_2T -outputlayer cmom2_reg3;
SELECT -INTERACT cmom2_reg3 M2 -outputlayer cmom2_reg_2t_non;
NOT cmom2_reg3 cmom2_reg_2t_non -outputlayer cmom2_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom2_mx_reg0;
SELECT -INTERACT cmom2_mx_reg0 mom2_1 -outputlayer cmom2_mx_reg1;
COPY cmom2_mx_reg1 -outputlayer cmom2_mx_reg2;
SELECT -INTERACT cmom2_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom2_mx_reg3;
SELECT -INTERACT cmom2_mx_reg2 MOMDMY_2T -outputlayer cmom2_mx_reg_4t;
SELECT -INTERACT cmom2_mx_reg_4t mom2p1 -outputlayer cmom2_mx_reg_4t_non;
SELECT -INTERACT cmom2_mx_reg_4t mom2p1_a -outputlayer cmom2_mx_reg_4t_a;
SELECT -INTERACT cmom2_mx_reg_4t mom2p1_b -outputlayer cmom2_mx_reg_4t_b;
SELECT -INTERACT cmom2_mx_reg3 MOMDMY_NW -outputlayer cmom2_mx_reg_nw;
SELECT -INTERACT cmom2_mx_reg_nw mom2p1_a -outputlayer cmom2_mx_reg_nw_a;
SELECT -INTERACT cmom2_mx_reg_nw mom2p1_b -outputlayer cmom2_mx_reg_nw_b;
SELECT -INTERACT cmom2_mx_reg_nw mom2p1 -outputlayer cmom2_mx_reg_nw_non;
SELECT -INTERACT cmom2_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom2_mx_reg_psub;
SELECT -INTERACT cmom2_mx_reg_psub mom2p1_a -outputlayer cmom2_mx_reg_psub_a;
SELECT -INTERACT cmom2_mx_reg_psub mom2p1_b -outputlayer cmom2_mx_reg_psub_b;
SELECT -INTERACT cmom2_mx_reg_psub mom2p1 -outputlayer cmom2_mx_reg_psub_non;
SELECT -INTERACT mom2_1 RFDMY -outputlayer cmom2_rf_reg1;
COPY cmom2_rf_reg1 -outputlayer cmom2_rf_reg2;
SELECT -INTERACT cmom2_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom2_rf_reg3;
SELECT -INTERACT cmom2_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom2_rf_reg4;
SELECT -INTERACT cmom2_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom2_rf_reg_psub1;
SELECT -INTERACT cmom2_rf_reg_psub1 M2 -outputlayer cmom2_rf_reg_psub_non;
NOT cmom2_rf_reg_psub1 cmom2_rf_reg_psub_non -outputlayer cmom2_rf_reg_psub;
SELECT -INTERACT cmom2_rf_reg4 MOMDMY_NW -outputlayer cmom2_rf_reg_nw1;
SELECT -INTERACT cmom2_rf_reg_nw1 M2 -outputlayer cmom2_rf_reg_nw_non;
NOT cmom2_rf_reg_nw1 cmom2_rf_reg_nw_non -outputlayer cmom2_rf_reg_nw;
SELECT -INTERACT MOMDMY3 MOM_field0 -NOT -outputlayer mom3_0;
SELECT -INTERACT mom3_0 MOM_field1 -NOT -outputlayer mom3_1;
SELECT -INTERACT mom3_1 MOM_field2 -NOT -outputlayer mom3_2;
SELECT -INTERACT mom3_2 RTMOMDMY -outputlayer cmom3_reg0;
SELECT -INTERACT cmom3_reg0 MOMDMY_MX -NOT -outputlayer cmom3_reg1;
SELECT -INTERACT cmom3_reg1 RFDMY -NOT -outputlayer cmom3_reg2;
SELECT -INTERACT cmom3_reg2 MOMDMY_2T -NOT -outputlayer cmom3_reg;
SELECT -INTERACT cmom3_reg MOMDMY_NW -NOT -outputlayer cmom3_reg_psub1;
SELECT -INTERACT cmom3_reg_psub1 M3 -outputlayer cmom3_reg_psub_non;
NOT cmom3_reg_psub1 cmom3_reg_psub_non -outputlayer cmom3_reg_psub;
SELECT -INTERACT cmom3_reg MOMDMY_NW -outputlayer cmom3_reg_nw1;
SELECT -INTERACT cmom3_reg_nw1 M3 -outputlayer cmom3_reg_nw_non;
NOT cmom3_reg_nw1 cmom3_reg_nw_non -outputlayer cmom3_reg_nw;
SELECT -INTERACT cmom3_reg1 MOMDMY_2T -outputlayer cmom3_reg3;
SELECT -INTERACT cmom3_reg3 M3 -outputlayer cmom3_reg_2t_non;
NOT cmom3_reg3 cmom3_reg_2t_non -outputlayer cmom3_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom3_mx_reg0;
SELECT -INTERACT cmom3_mx_reg0 mom3_2 -outputlayer cmom3_mx_reg1;
COPY cmom3_mx_reg1 -outputlayer cmom3_mx_reg2;
SELECT -INTERACT cmom3_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom3_mx_reg3;
SELECT -INTERACT cmom3_mx_reg2 MOMDMY_2T -outputlayer cmom3_mx_reg_4t;
SELECT -INTERACT cmom3_mx_reg_4t mom3p1 -outputlayer cmom3_mx_reg_4t_non;
SELECT -INTERACT cmom3_mx_reg_4t mom3p1_a -outputlayer cmom3_mx_reg_4t_a;
SELECT -INTERACT cmom3_mx_reg_4t mom3p1_b -outputlayer cmom3_mx_reg_4t_b;
SELECT -INTERACT cmom3_mx_reg3 MOMDMY_NW -outputlayer cmom3_mx_reg_nw;
SELECT -INTERACT cmom3_mx_reg_nw mom3p1_a -outputlayer cmom3_mx_reg_nw_a;
SELECT -INTERACT cmom3_mx_reg_nw mom3p1_b -outputlayer cmom3_mx_reg_nw_b;
SELECT -INTERACT cmom3_mx_reg_nw mom3p1 -outputlayer cmom3_mx_reg_nw_non;
SELECT -INTERACT cmom3_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom3_mx_reg_psub;
SELECT -INTERACT cmom3_mx_reg_psub mom3p1_a -outputlayer cmom3_mx_reg_psub_a;
SELECT -INTERACT cmom3_mx_reg_psub mom3p1_b -outputlayer cmom3_mx_reg_psub_b;
SELECT -INTERACT cmom3_mx_reg_psub mom3p1 -outputlayer cmom3_mx_reg_psub_non;
SELECT -INTERACT mom3_2 RFDMY -outputlayer cmom3_rf_reg1;
COPY cmom3_rf_reg1 -outputlayer cmom3_rf_reg2;
SELECT -INTERACT cmom3_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom3_rf_reg3;
SELECT -INTERACT cmom3_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom3_rf_reg4;
SELECT -INTERACT cmom3_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom3_rf_reg_psub1;
SELECT -INTERACT cmom3_rf_reg_psub1 M3 -outputlayer cmom3_rf_reg_psub_non;
NOT cmom3_rf_reg_psub1 cmom3_rf_reg_psub_non -outputlayer cmom3_rf_reg_psub;
SELECT -INTERACT cmom3_rf_reg4 MOMDMY_NW -outputlayer cmom3_rf_reg_nw1;
SELECT -INTERACT cmom3_rf_reg_nw1 M3 -outputlayer cmom3_rf_reg_nw_non;
NOT cmom3_rf_reg_nw1 cmom3_rf_reg_nw_non -outputlayer cmom3_rf_reg_nw;
SELECT -INTERACT MOMDMY4 MOM_field0 -NOT -outputlayer mom4_0;
SELECT -INTERACT mom4_0 MOM_field1 -NOT -outputlayer mom4_1;
SELECT -INTERACT mom4_1 MOM_field2 -NOT -outputlayer mom4_2;
SELECT -INTERACT mom4_2 MOM_field3 -NOT -outputlayer mom4_3;
SELECT -INTERACT mom4_3 RTMOMDMY -outputlayer cmom4_reg0;
SELECT -INTERACT cmom4_reg0 MOMDMY_MX -NOT -outputlayer cmom4_reg1;
SELECT -INTERACT cmom4_reg1 RFDMY -NOT -outputlayer cmom4_reg2;
SELECT -INTERACT cmom4_reg2 MOMDMY_2T -NOT -outputlayer cmom4_reg;
SELECT -INTERACT cmom4_reg MOMDMY_NW -NOT -outputlayer cmom4_reg_psub1;
SELECT -INTERACT cmom4_reg_psub1 M4 -outputlayer cmom4_reg_psub_non;
NOT cmom4_reg_psub1 cmom4_reg_psub_non -outputlayer cmom4_reg_psub;
SELECT -INTERACT cmom4_reg MOMDMY_NW -outputlayer cmom4_reg_nw1;
SELECT -INTERACT cmom4_reg_nw1 M4 -outputlayer cmom4_reg_nw_non;
NOT cmom4_reg_nw1 cmom4_reg_nw_non -outputlayer cmom4_reg_nw;
SELECT -INTERACT cmom4_reg1 MOMDMY_2T -outputlayer cmom4_reg3;
SELECT -INTERACT cmom4_reg3 M4 -outputlayer cmom4_reg_2t_non;
NOT cmom4_reg3 cmom4_reg_2t_non -outputlayer cmom4_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom4_mx_reg0;
SELECT -INTERACT cmom4_mx_reg0 mom4_3 -outputlayer cmom4_mx_reg1;
COPY cmom4_mx_reg1 -outputlayer cmom4_mx_reg2;
SELECT -INTERACT cmom4_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom4_mx_reg3;
SELECT -INTERACT cmom4_mx_reg2 MOMDMY_2T -outputlayer cmom4_mx_reg_4t;
SELECT -INTERACT cmom4_mx_reg_4t mom4p1 -outputlayer cmom4_mx_reg_4t_non;
SELECT -INTERACT cmom4_mx_reg_4t mom4p1_a -outputlayer cmom4_mx_reg_4t_a;
SELECT -INTERACT cmom4_mx_reg_4t mom4p1_b -outputlayer cmom4_mx_reg_4t_b;
SELECT -INTERACT cmom4_mx_reg3 MOMDMY_NW -outputlayer cmom4_mx_reg_nw;
SELECT -INTERACT cmom4_mx_reg_nw mom4p1_a -outputlayer cmom4_mx_reg_nw_a;
SELECT -INTERACT cmom4_mx_reg_nw mom4p1_b -outputlayer cmom4_mx_reg_nw_b;
SELECT -INTERACT cmom4_mx_reg_nw mom4p1 -outputlayer cmom4_mx_reg_nw_non;
SELECT -INTERACT cmom4_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom4_mx_reg_psub;
SELECT -INTERACT cmom4_mx_reg_psub mom4p1_a -outputlayer cmom4_mx_reg_psub_a;
SELECT -INTERACT cmom4_mx_reg_psub mom4p1_b -outputlayer cmom4_mx_reg_psub_b;
SELECT -INTERACT cmom4_mx_reg_psub mom4p1 -outputlayer cmom4_mx_reg_psub_non;
SELECT -INTERACT mom4_3 RFDMY -outputlayer cmom4_rf_reg1;
COPY cmom4_rf_reg1 -outputlayer cmom4_rf_reg2;
SELECT -INTERACT cmom4_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom4_rf_reg3;
SELECT -INTERACT cmom4_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom4_rf_reg4;
SELECT -INTERACT cmom4_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom4_rf_reg_psub1;
SELECT -INTERACT cmom4_rf_reg_psub1 M4 -outputlayer cmom4_rf_reg_psub_non;
NOT cmom4_rf_reg_psub1 cmom4_rf_reg_psub_non -outputlayer cmom4_rf_reg_psub;
SELECT -INTERACT cmom4_rf_reg4 MOMDMY_NW -outputlayer cmom4_rf_reg_nw1;
SELECT -INTERACT cmom4_rf_reg_nw1 M4 -outputlayer cmom4_rf_reg_nw_non;
NOT cmom4_rf_reg_nw1 cmom4_rf_reg_nw_non -outputlayer cmom4_rf_reg_nw;
SELECT -INTERACT MOMDMY5 MOM_field0 -NOT -outputlayer mom5_0;
SELECT -INTERACT mom5_0 MOM_field1 -NOT -outputlayer mom5_1;
SELECT -INTERACT mom5_1 MOM_field2 -NOT -outputlayer mom5_2;
SELECT -INTERACT mom5_2 MOM_field3 -NOT -outputlayer mom5_3;
SELECT -INTERACT mom5_3 MOM_field4 -NOT -outputlayer mom5_4;
SELECT -INTERACT mom5_4 RTMOMDMY -outputlayer cmom5_reg0;
SELECT -INTERACT cmom5_reg0 MOMDMY_MX -NOT -outputlayer cmom5_reg1;
SELECT -INTERACT cmom5_reg1 RFDMY -NOT -outputlayer cmom5_reg2;
SELECT -INTERACT cmom5_reg2 MOMDMY_2T -NOT -outputlayer cmom5_reg;
SELECT -INTERACT cmom5_reg MOMDMY_NW -NOT -outputlayer cmom5_reg_psub1;
SELECT -INTERACT cmom5_reg_psub1 M5 -outputlayer cmom5_reg_psub_non;
NOT cmom5_reg_psub1 cmom5_reg_psub_non -outputlayer cmom5_reg_psub;
SELECT -INTERACT cmom5_reg MOMDMY_NW -outputlayer cmom5_reg_nw1;
SELECT -INTERACT cmom5_reg_nw1 M5 -outputlayer cmom5_reg_nw_non;
NOT cmom5_reg_nw1 cmom5_reg_nw_non -outputlayer cmom5_reg_nw;
SELECT -INTERACT cmom5_reg1 MOMDMY_2T -outputlayer cmom5_reg3;
SELECT -INTERACT cmom5_reg3 M5 -outputlayer cmom5_reg_2t_non;
NOT cmom5_reg3 cmom5_reg_2t_non -outputlayer cmom5_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom5_mx_reg0;
SELECT -INTERACT cmom5_mx_reg0 mom5_4 -outputlayer cmom5_mx_reg1;
COPY cmom5_mx_reg1 -outputlayer cmom5_mx_reg2;
SELECT -INTERACT cmom5_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom5_mx_reg3;
SELECT -INTERACT cmom5_mx_reg2 MOMDMY_2T -outputlayer cmom5_mx_reg_4t;
SELECT -INTERACT cmom5_mx_reg_4t mom5p1 -outputlayer cmom5_mx_reg_4t_non;
SELECT -INTERACT cmom5_mx_reg_4t mom5p1_a -outputlayer cmom5_mx_reg_4t_a;
SELECT -INTERACT cmom5_mx_reg_4t mom5p1_b -outputlayer cmom5_mx_reg_4t_b;
SELECT -INTERACT cmom5_mx_reg3 MOMDMY_NW -outputlayer cmom5_mx_reg_nw;
SELECT -INTERACT cmom5_mx_reg_nw mom5p1_a -outputlayer cmom5_mx_reg_nw_a;
SELECT -INTERACT cmom5_mx_reg_nw mom5p1_b -outputlayer cmom5_mx_reg_nw_b;
SELECT -INTERACT cmom5_mx_reg_nw mom5p1 -outputlayer cmom5_mx_reg_nw_non;
SELECT -INTERACT cmom5_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom5_mx_reg_psub;
SELECT -INTERACT cmom5_mx_reg_psub mom5p1_a -outputlayer cmom5_mx_reg_psub_a;
SELECT -INTERACT cmom5_mx_reg_psub mom5p1_b -outputlayer cmom5_mx_reg_psub_b;
SELECT -INTERACT cmom5_mx_reg_psub mom5p1 -outputlayer cmom5_mx_reg_psub_non;
SELECT -INTERACT mom5_4 RFDMY -outputlayer cmom5_rf_reg1;
COPY cmom5_rf_reg1 -outputlayer cmom5_rf_reg2;
SELECT -INTERACT cmom5_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom5_rf_reg3;
SELECT -INTERACT cmom5_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom5_rf_reg4;
SELECT -INTERACT cmom5_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom5_rf_reg_psub1;
SELECT -INTERACT cmom5_rf_reg_psub1 M5 -outputlayer cmom5_rf_reg_psub_non;
NOT cmom5_rf_reg_psub1 cmom5_rf_reg_psub_non -outputlayer cmom5_rf_reg_psub;
SELECT -INTERACT cmom5_rf_reg4 MOMDMY_NW -outputlayer cmom5_rf_reg_nw1;
SELECT -INTERACT cmom5_rf_reg_nw1 M5 -outputlayer cmom5_rf_reg_nw_non;
NOT cmom5_rf_reg_nw1 cmom5_rf_reg_nw_non -outputlayer cmom5_rf_reg_nw;
SELECT -INTERACT MOMDMY6 MOM_field0 -NOT -outputlayer mom6_0;
SELECT -INTERACT mom6_0 MOM_field1 -NOT -outputlayer mom6_1;
SELECT -INTERACT mom6_1 MOM_field2 -NOT -outputlayer mom6_2;
SELECT -INTERACT mom6_2 MOM_field3 -NOT -outputlayer mom6_3;
SELECT -INTERACT mom6_3 MOM_field4 -NOT -outputlayer mom6_4;
SELECT -INTERACT mom6_4 MOM_field5 -NOT -outputlayer mom6_5;
SELECT -INTERACT mom6_5 RTMOMDMY -outputlayer cmom6_reg0;
SELECT -INTERACT cmom6_reg0 MOMDMY_MX -NOT -outputlayer cmom6_reg1;
SELECT -INTERACT cmom6_reg1 RFDMY -NOT -outputlayer cmom6_reg2;
SELECT -INTERACT cmom6_reg2 MOMDMY_2T -NOT -outputlayer cmom6_reg;
SELECT -INTERACT cmom6_reg MOMDMY_NW -NOT -outputlayer cmom6_reg_psub1;
SELECT -INTERACT cmom6_reg_psub1 M6 -outputlayer cmom6_reg_psub_non;
NOT cmom6_reg_psub1 cmom6_reg_psub_non -outputlayer cmom6_reg_psub;
SELECT -INTERACT cmom6_reg MOMDMY_NW -outputlayer cmom6_reg_nw1;
SELECT -INTERACT cmom6_reg_nw1 M6 -outputlayer cmom6_reg_nw_non;
NOT cmom6_reg_nw1 cmom6_reg_nw_non -outputlayer cmom6_reg_nw;
SELECT -INTERACT cmom6_reg1 MOMDMY_2T -outputlayer cmom6_reg3;
SELECT -INTERACT cmom6_reg3 M6 -outputlayer cmom6_reg_2t_non;
NOT cmom6_reg3 cmom6_reg_2t_non -outputlayer cmom6_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom6_mx_reg0;
SELECT -INTERACT cmom6_mx_reg0 mom6_5 -outputlayer cmom6_mx_reg1;
COPY cmom6_mx_reg1 -outputlayer cmom6_mx_reg2;
SELECT -INTERACT cmom6_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom6_mx_reg3;
SELECT -INTERACT cmom6_mx_reg2 MOMDMY_2T -outputlayer cmom6_mx_reg_4t;
SELECT -INTERACT cmom6_mx_reg_4t mom6p1 -outputlayer cmom6_mx_reg_4t_non;
SELECT -INTERACT cmom6_mx_reg_4t mom6p1_a -outputlayer cmom6_mx_reg_4t_a;
SELECT -INTERACT cmom6_mx_reg_4t mom6p1_b -outputlayer cmom6_mx_reg_4t_b;
SELECT -INTERACT cmom6_mx_reg3 MOMDMY_NW -outputlayer cmom6_mx_reg_nw;
SELECT -INTERACT cmom6_mx_reg_nw mom6p1_a -outputlayer cmom6_mx_reg_nw_a;
SELECT -INTERACT cmom6_mx_reg_nw mom6p1_b -outputlayer cmom6_mx_reg_nw_b;
SELECT -INTERACT cmom6_mx_reg_nw mom6p1 -outputlayer cmom6_mx_reg_nw_non;
SELECT -INTERACT cmom6_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom6_mx_reg_psub;
SELECT -INTERACT cmom6_mx_reg_psub mom6p1_a -outputlayer cmom6_mx_reg_psub_a;
SELECT -INTERACT cmom6_mx_reg_psub mom6p1_b -outputlayer cmom6_mx_reg_psub_b;
SELECT -INTERACT cmom6_mx_reg_psub mom6p1 -outputlayer cmom6_mx_reg_psub_non;
SELECT -INTERACT mom6_5 RFDMY -outputlayer cmom6_rf_reg1;
COPY cmom6_rf_reg1 -outputlayer cmom6_rf_reg2;
SELECT -INTERACT cmom6_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom6_rf_reg3;
SELECT -INTERACT cmom6_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom6_rf_reg4;
SELECT -INTERACT cmom6_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom6_rf_reg_psub1;
SELECT -INTERACT cmom6_rf_reg_psub1 M6 -outputlayer cmom6_rf_reg_psub_non;
NOT cmom6_rf_reg_psub1 cmom6_rf_reg_psub_non -outputlayer cmom6_rf_reg_psub;
SELECT -INTERACT cmom6_rf_reg4 MOMDMY_NW -outputlayer cmom6_rf_reg_nw1;
SELECT -INTERACT cmom6_rf_reg_nw1 M6 -outputlayer cmom6_rf_reg_nw_non;
NOT cmom6_rf_reg_nw1 cmom6_rf_reg_nw_non -outputlayer cmom6_rf_reg_nw;
SELECT -INTERACT MOMDMY7 MOM_field0 -NOT -outputlayer mom7_0;
SELECT -INTERACT mom7_0 MOM_field1 -NOT -outputlayer mom7_1;
SELECT -INTERACT mom7_1 MOM_field2 -NOT -outputlayer mom7_2;
SELECT -INTERACT mom7_2 MOM_field3 -NOT -outputlayer mom7_3;
SELECT -INTERACT mom7_3 MOM_field4 -NOT -outputlayer mom7_4;
SELECT -INTERACT mom7_4 MOM_field5 -NOT -outputlayer mom7_5;
SELECT -INTERACT mom7_5 MOM_field6 -NOT -outputlayer mom7_6;
SELECT -INTERACT mom7_6 RTMOMDMY -outputlayer cmom7_reg0;
SELECT -INTERACT cmom7_reg0 MOMDMY_MX -NOT -outputlayer cmom7_reg1;
SELECT -INTERACT cmom7_reg1 RFDMY -NOT -outputlayer cmom7_reg2;
SELECT -INTERACT cmom7_reg2 MOMDMY_2T -NOT -outputlayer cmom7_reg;
SELECT -INTERACT cmom7_reg MOMDMY_NW -NOT -outputlayer cmom7_reg_psub1;
SELECT -INTERACT cmom7_reg_psub1 M7 -outputlayer cmom7_reg_psub_non;
NOT cmom7_reg_psub1 cmom7_reg_psub_non -outputlayer cmom7_reg_psub;
SELECT -INTERACT cmom7_reg MOMDMY_NW -outputlayer cmom7_reg_nw1;
SELECT -INTERACT cmom7_reg_nw1 M7 -outputlayer cmom7_reg_nw_non;
NOT cmom7_reg_nw1 cmom7_reg_nw_non -outputlayer cmom7_reg_nw;
SELECT -INTERACT cmom7_reg1 MOMDMY_2T -outputlayer cmom7_reg3;
SELECT -INTERACT cmom7_reg3 M7 -outputlayer cmom7_reg_2t_non;
NOT cmom7_reg3 cmom7_reg_2t_non -outputlayer cmom7_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom7_mx_reg0;
SELECT -INTERACT cmom7_mx_reg0 mom7_6 -outputlayer cmom7_mx_reg1;
COPY cmom7_mx_reg1 -outputlayer cmom7_mx_reg2;
SELECT -INTERACT cmom7_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom7_mx_reg3;
SELECT -INTERACT cmom7_mx_reg2 MOMDMY_2T -outputlayer cmom7_mx_reg_4t;
SELECT -INTERACT cmom7_mx_reg_4t mom7p1 -outputlayer cmom7_mx_reg_4t_non;
SELECT -INTERACT cmom7_mx_reg_4t mom7p1_a -outputlayer cmom7_mx_reg_4t_a;
SELECT -INTERACT cmom7_mx_reg_4t mom7p1_b -outputlayer cmom7_mx_reg_4t_b;
SELECT -INTERACT cmom7_mx_reg3 MOMDMY_NW -outputlayer cmom7_mx_reg_nw;
SELECT -INTERACT cmom7_mx_reg_nw mom7p1_a -outputlayer cmom7_mx_reg_nw_a;
SELECT -INTERACT cmom7_mx_reg_nw mom7p1_b -outputlayer cmom7_mx_reg_nw_b;
SELECT -INTERACT cmom7_mx_reg_nw mom7p1 -outputlayer cmom7_mx_reg_nw_non;
SELECT -INTERACT cmom7_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom7_mx_reg_psub;
SELECT -INTERACT cmom7_mx_reg_psub mom7p1_a -outputlayer cmom7_mx_reg_psub_a;
SELECT -INTERACT cmom7_mx_reg_psub mom7p1_b -outputlayer cmom7_mx_reg_psub_b;
SELECT -INTERACT cmom7_mx_reg_psub mom7p1 -outputlayer cmom7_mx_reg_psub_non;
SELECT -INTERACT mom7_6 RFDMY -outputlayer cmom7_rf_reg1;
COPY cmom7_rf_reg1 -outputlayer cmom7_rf_reg2;
SELECT -INTERACT cmom7_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom7_rf_reg3;
SELECT -INTERACT cmom7_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom7_rf_reg4;
SELECT -INTERACT cmom7_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom7_rf_reg_psub1;
SELECT -INTERACT cmom7_rf_reg_psub1 M7 -outputlayer cmom7_rf_reg_psub_non;
NOT cmom7_rf_reg_psub1 cmom7_rf_reg_psub_non -outputlayer cmom7_rf_reg_psub;
SELECT -INTERACT cmom7_rf_reg4 MOMDMY_NW -outputlayer cmom7_rf_reg_nw1;
SELECT -INTERACT cmom7_rf_reg_nw1 M7 -outputlayer cmom7_rf_reg_nw_non;
NOT cmom7_rf_reg_nw1 cmom7_rf_reg_nw_non -outputlayer cmom7_rf_reg_nw;
SELECT -INTERACT MOMDMY8 MOM_field0 -NOT -outputlayer mom8_0;
SELECT -INTERACT mom8_0 MOM_field1 -NOT -outputlayer mom8_1;
SELECT -INTERACT mom8_1 MOM_field2 -NOT -outputlayer mom8_2;
SELECT -INTERACT mom8_2 MOM_field3 -NOT -outputlayer mom8_3;
SELECT -INTERACT mom8_3 MOM_field4 -NOT -outputlayer mom8_4;
SELECT -INTERACT mom8_4 MOM_field5 -NOT -outputlayer mom8_5;
SELECT -INTERACT mom8_5 MOM_field6 -NOT -outputlayer mom8_6;
SELECT -INTERACT mom8_6 MOM_field7 -NOT -outputlayer mom8_7;
SELECT -INTERACT mom8_7 RTMOMDMY -outputlayer cmom8_reg0;
SELECT -INTERACT cmom8_reg0 MOMDMY_MX -NOT -outputlayer cmom8_reg1;
SELECT -INTERACT cmom8_reg1 RFDMY -NOT -outputlayer cmom8_reg2;
SELECT -INTERACT cmom8_reg2 MOMDMY_2T -NOT -outputlayer cmom8_reg;
SELECT -INTERACT cmom8_reg MOMDMY_NW -NOT -outputlayer cmom8_reg_psub1;
SELECT -INTERACT cmom8_reg_psub1 M8 -outputlayer cmom8_reg_psub_non;
NOT cmom8_reg_psub1 cmom8_reg_psub_non -outputlayer cmom8_reg_psub;
SELECT -INTERACT cmom8_reg MOMDMY_NW -outputlayer cmom8_reg_nw1;
SELECT -INTERACT cmom8_reg_nw1 M8 -outputlayer cmom8_reg_nw_non;
NOT cmom8_reg_nw1 cmom8_reg_nw_non -outputlayer cmom8_reg_nw;
SELECT -INTERACT cmom8_reg1 MOMDMY_2T -outputlayer cmom8_reg3;
SELECT -INTERACT cmom8_reg3 M8 -outputlayer cmom8_reg_2t_non;
NOT cmom8_reg3 cmom8_reg_2t_non -outputlayer cmom8_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom8_mx_reg0;
SELECT -INTERACT cmom8_mx_reg0 mom8_7 -outputlayer cmom8_mx_reg1;
COPY cmom8_mx_reg1 -outputlayer cmom8_mx_reg2;
SELECT -INTERACT cmom8_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom8_mx_reg3;
SELECT -INTERACT cmom8_mx_reg2 MOMDMY_2T -outputlayer cmom8_mx_reg_4t;
SELECT -INTERACT cmom8_mx_reg_4t mom8p1 -outputlayer cmom8_mx_reg_4t_non;
SELECT -INTERACT cmom8_mx_reg_4t mom8p1_a -outputlayer cmom8_mx_reg_4t_a;
SELECT -INTERACT cmom8_mx_reg_4t mom8p1_b -outputlayer cmom8_mx_reg_4t_b;
SELECT -INTERACT cmom8_mx_reg3 MOMDMY_NW -outputlayer cmom8_mx_reg_nw;
SELECT -INTERACT cmom8_mx_reg_nw mom8p1_a -outputlayer cmom8_mx_reg_nw_a;
SELECT -INTERACT cmom8_mx_reg_nw mom8p1_b -outputlayer cmom8_mx_reg_nw_b;
SELECT -INTERACT cmom8_mx_reg_nw mom8p1 -outputlayer cmom8_mx_reg_nw_non;
SELECT -INTERACT cmom8_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom8_mx_reg_psub;
SELECT -INTERACT cmom8_mx_reg_psub mom8p1_a -outputlayer cmom8_mx_reg_psub_a;
SELECT -INTERACT cmom8_mx_reg_psub mom8p1_b -outputlayer cmom8_mx_reg_psub_b;
SELECT -INTERACT cmom8_mx_reg_psub mom8p1 -outputlayer cmom8_mx_reg_psub_non;
SELECT -INTERACT mom8_7 RFDMY -outputlayer cmom8_rf_reg1;
COPY cmom8_rf_reg1 -outputlayer cmom8_rf_reg2;
SELECT -INTERACT cmom8_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom8_rf_reg3;
SELECT -INTERACT cmom8_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom8_rf_reg4;
SELECT -INTERACT cmom8_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom8_rf_reg_psub1;
SELECT -INTERACT cmom8_rf_reg_psub1 M8 -outputlayer cmom8_rf_reg_psub_non;
NOT cmom8_rf_reg_psub1 cmom8_rf_reg_psub_non -outputlayer cmom8_rf_reg_psub;
SELECT -INTERACT cmom8_rf_reg4 MOMDMY_NW -outputlayer cmom8_rf_reg_nw1;
SELECT -INTERACT cmom8_rf_reg_nw1 M8 -outputlayer cmom8_rf_reg_nw_non;
NOT cmom8_rf_reg_nw1 cmom8_rf_reg_nw_non -outputlayer cmom8_rf_reg_nw;
SELECT -INTERACT MOMDMY9 MOM_field0 -NOT -outputlayer mom9_0;
SELECT -INTERACT mom9_0 MOM_field1 -NOT -outputlayer mom9_1;
SELECT -INTERACT mom9_1 MOM_field2 -NOT -outputlayer mom9_2;
SELECT -INTERACT mom9_2 MOM_field3 -NOT -outputlayer mom9_3;
SELECT -INTERACT mom9_3 MOM_field4 -NOT -outputlayer mom9_4;
SELECT -INTERACT mom9_4 MOM_field5 -NOT -outputlayer mom9_5;
SELECT -INTERACT mom9_5 MOM_field6 -NOT -outputlayer mom9_6;
SELECT -INTERACT mom9_6 MOM_field7 -NOT -outputlayer mom9_7;
SELECT -INTERACT mom9_7 MOM_field8 -NOT -outputlayer mom9_8;
SELECT -INTERACT mom9_8 RTMOMDMY -outputlayer cmom9_reg0;
SELECT -INTERACT cmom9_reg0 MOMDMY_MX -NOT -outputlayer cmom9_reg1;
SELECT -INTERACT cmom9_reg1 RFDMY -NOT -outputlayer cmom9_reg2;
SELECT -INTERACT cmom9_reg2 MOMDMY_2T -NOT -outputlayer cmom9_reg;
SELECT -INTERACT cmom9_reg MOMDMY_NW -NOT -outputlayer cmom9_reg_psub1;
SELECT -INTERACT cmom9_reg_psub1 M9 -outputlayer cmom9_reg_psub_non;
NOT cmom9_reg_psub1 cmom9_reg_psub_non -outputlayer cmom9_reg_psub;
SELECT -INTERACT cmom9_reg MOMDMY_NW -outputlayer cmom9_reg_nw1;
SELECT -INTERACT cmom9_reg_nw1 M9 -outputlayer cmom9_reg_nw_non;
NOT cmom9_reg_nw1 cmom9_reg_nw_non -outputlayer cmom9_reg_nw;
SELECT -INTERACT cmom9_reg1 MOMDMY_2T -outputlayer cmom9_reg3;
SELECT -INTERACT cmom9_reg3 M9 -outputlayer cmom9_reg_2t_non;
NOT cmom9_reg3 cmom9_reg_2t_non -outputlayer cmom9_reg_2t;
SELECT -INTERACT MOMDMY_MX RTMOMDMY -outputlayer cmom9_mx_reg0;
SELECT -INTERACT cmom9_mx_reg0 mom9_8 -outputlayer cmom9_mx_reg1;
COPY cmom9_mx_reg1 -outputlayer cmom9_mx_reg2;
SELECT -INTERACT cmom9_mx_reg2 MOMDMY_2T -NOT -outputlayer cmom9_mx_reg3;
SELECT -INTERACT cmom9_mx_reg2 MOMDMY_2T -outputlayer cmom9_mx_reg_4t;
SELECT -INTERACT cmom9_mx_reg_4t mom9p1 -outputlayer cmom9_mx_reg_4t_non;
SELECT -INTERACT cmom9_mx_reg_4t mom9p1_a -outputlayer cmom9_mx_reg_4t_a;
SELECT -INTERACT cmom9_mx_reg_4t mom9p1_b -outputlayer cmom9_mx_reg_4t_b;
SELECT -INTERACT cmom9_mx_reg3 MOMDMY_NW -outputlayer cmom9_mx_reg_nw;
SELECT -INTERACT cmom9_mx_reg_nw mom9p1_a -outputlayer cmom9_mx_reg_nw_a;
SELECT -INTERACT cmom9_mx_reg_nw mom9p1_b -outputlayer cmom9_mx_reg_nw_b;
SELECT -INTERACT cmom9_mx_reg_nw mom9p1 -outputlayer cmom9_mx_reg_nw_non;
SELECT -INTERACT cmom9_mx_reg3 MOMDMY_NW -NOT -outputlayer cmom9_mx_reg_psub;
SELECT -INTERACT cmom9_mx_reg_psub mom9p1_a -outputlayer cmom9_mx_reg_psub_a;
SELECT -INTERACT cmom9_mx_reg_psub mom9p1_b -outputlayer cmom9_mx_reg_psub_b;
SELECT -INTERACT cmom9_mx_reg_psub mom9p1 -outputlayer cmom9_mx_reg_psub_non;
SELECT -INTERACT mom9_8 RFDMY -outputlayer cmom9_rf_reg1;
COPY cmom9_rf_reg1 -outputlayer cmom9_rf_reg2;
SELECT -INTERACT cmom9_rf_reg2 MOMDMY_MX -NOT -outputlayer cmom9_rf_reg3;
SELECT -INTERACT cmom9_rf_reg3 MOMDMY_2T -NOT -outputlayer cmom9_rf_reg4;
SELECT -INTERACT cmom9_rf_reg4 MOMDMY_NW -NOT -outputlayer cmom9_rf_reg_psub1;
SELECT -INTERACT cmom9_rf_reg_psub1 M9 -outputlayer cmom9_rf_reg_psub_non;
NOT cmom9_rf_reg_psub1 cmom9_rf_reg_psub_non -outputlayer cmom9_rf_reg_psub;
SELECT -INTERACT cmom9_rf_reg4 MOMDMY_NW -outputlayer cmom9_rf_reg_nw1;
SELECT -INTERACT cmom9_rf_reg_nw1 M9 -outputlayer cmom9_rf_reg_nw_non;
NOT cmom9_rf_reg_nw1 cmom9_rf_reg_nw_non -outputlayer cmom9_rf_reg_nw;
CONNECT AP BPC -BY RV_BPC_RDL;
CONNECT AP M16 -BY RV;
CONNECT AP M16_A -BY RV;
CONNECT AP M16_B -BY RV;
CONNECT AP MPC -BY RV_MPC_RDL;
CONNECT AP TPC -BY RV_TPC_RDL;
CONNECT BPC M16 -BY RV_MTOP_BPC;
CONNECT M0_A MD_OD_N -BY VD;
CONNECT M0_A MD_OD_N_CPP85 -BY VD;
CONNECT M0_A MD_OD_N_IO -BY VD;
CONNECT M0_A MD_OD_N_SRM -BY VD;
CONNECT M0_A MD_OD_P -BY VD;
CONNECT M0_A MD_OD_P_CPP85 -BY VD;
CONNECT M0_A MD_OD_P_IO -BY VD;
CONNECT M0_A MD_OD_P_SRM -BY VD;
CONNECT M0_A MD_STI -BY VD;
CONNECT M0_A MD_STI_CPP85 -BY VD;
CONNECT M0_A MD_STI_IO -BY VD;
CONNECT M0_A MD_STI_SRM -BY VD;
CONNECT M0_A VDR -BY M0_VDR_TAP;
CONNECT M0_A mom0m1_a;
CONNECT M0_A mom0m2_a;
CONNECT M0_A mom0minus_a;
CONNECT M0_A mom0p1_a;
CONNECT M0_A mom0p2_a;
CONNECT M0_B MD_OD_N -BY VD;
CONNECT M0_B MD_OD_N_CPP85 -BY VD;
CONNECT M0_B MD_OD_N_IO -BY VD;
CONNECT M0_B MD_OD_N_SRM -BY VD;
CONNECT M0_B MD_OD_P -BY VD;
CONNECT M0_B MD_OD_P_CPP85 -BY VD;
CONNECT M0_B MD_OD_P_IO -BY VD;
CONNECT M0_B MD_OD_P_SRM -BY VD;
CONNECT M0_B MD_STI -BY VD;
CONNECT M0_B MD_STI_CPP85 -BY VD;
CONNECT M0_B MD_STI_IO -BY VD;
CONNECT M0_B MD_STI_SRM -BY VD;
CONNECT M0_B VDR -BY M0_VDR_TAP;
CONNECT M0_B mom0m1_b;
CONNECT M0_B mom0m2_b;
CONNECT M0_B mom0p1_b;
CONNECT M0_B mom0p2_b;
CONNECT M0_B mom0plus_b;
CONNECT M10 M9 -BY VIA9;
CONNECT M10 M9_A -BY VIA9;
CONNECT M10 M9_B -BY VIA9;
CONNECT M10 RH_TN_10 -BY VTIN_9;
CONNECT M10_A M9 -BY VIA9;
CONNECT M10_A M9_A -BY VIA9;
CONNECT M10_A M9_B -BY VIA9;
CONNECT M10_B M9 -BY VIA9;
CONNECT M10_B M9_A -BY VIA9;
CONNECT M10_B M9_B -BY VIA9;
CONNECT M11 M10 -BY VIA10;
CONNECT M11 M10_A -BY VIA10;
CONNECT M11 M10_B -BY VIA10;
CONNECT M11 RH_TN_11 -BY VTIN_10;
CONNECT M11_A M10 -BY VIA10;
CONNECT M11_A M10_A -BY VIA10;
CONNECT M11_A M10_B -BY VIA10;
CONNECT M11_B M10 -BY VIA10;
CONNECT M11_B M10_A -BY VIA10;
CONNECT M11_B M10_B -BY VIA10;
CONNECT M12 M11 -BY VIA11;
CONNECT M12 M11_A -BY VIA11;
CONNECT M12 M11_B -BY VIA11;
CONNECT M12 RH_TN_12 -BY VTIN_11;
CONNECT M12_A M11 -BY VIA11;
CONNECT M12_A M11_A -BY VIA11;
CONNECT M12_A M11_B -BY VIA11;
CONNECT M12_B M11 -BY VIA11;
CONNECT M12_B M11_A -BY VIA11;
CONNECT M12_B M11_B -BY VIA11;
CONNECT M13 M12 -BY VIA12;
CONNECT M13 M12_A -BY VIA12;
CONNECT M13 M12_B -BY VIA12;
CONNECT M13 RH_TN_13 -BY VTIN_12;
CONNECT M13_A M12 -BY VIA12;
CONNECT M13_A M12_A -BY VIA12;
CONNECT M13_A M12_B -BY VIA12;
CONNECT M13_B M12 -BY VIA12;
CONNECT M13_B M12_A -BY VIA12;
CONNECT M13_B M12_B -BY VIA12;
CONNECT M14 M13 -BY VIA13;
CONNECT M14 M13_A -BY VIA13;
CONNECT M14 M13_B -BY VIA13;
CONNECT M14 RH_TN_14 -BY VTIN_13;
CONNECT M14_A M13 -BY VIA13;
CONNECT M14_A M13_A -BY VIA13;
CONNECT M14_A M13_B -BY VIA13;
CONNECT M14_B M13 -BY VIA13;
CONNECT M14_B M13_A -BY VIA13;
CONNECT M14_B M13_B -BY VIA13;
CONNECT M15 M14 -BY VIA14;
CONNECT M15 M14_A -BY VIA14;
CONNECT M15 M14_B -BY VIA14;
CONNECT M15 RH_TN_15 -BY VTIN_14;
CONNECT M15_A M14 -BY VIA14;
CONNECT M15_A M14_A -BY VIA14;
CONNECT M15_A M14_B -BY VIA14;
CONNECT M15_B M14 -BY VIA14;
CONNECT M15_B M14_A -BY VIA14;
CONNECT M15_B M14_B -BY VIA14;
CONNECT M16 M15 -BY VIA15;
CONNECT M16 M15_A -BY VIA15;
CONNECT M16 M15_B -BY VIA15;
CONNECT M16 RH_TN_16 -BY VTIN_15;
CONNECT M16_A M15 -BY VIA15;
CONNECT M16_A M15_A -BY VIA15;
CONNECT M16_A M15_B -BY VIA15;
CONNECT M16_B M15 -BY VIA15;
CONNECT M16_B M15_A -BY VIA15;
CONNECT M16_B M15_B -BY VIA15;
CONNECT M1_A M0_A -BY VIA0;
CONNECT M1_A M0_B -BY VIA0;
CONNECT M1_A mom1m1_a;
CONNECT M1_A mom1m2_a;
CONNECT M1_A mom1minus_a;
CONNECT M1_A mom1p1_a;
CONNECT M1_A mom1p2_a;
CONNECT M1_B M0_A -BY VIA0;
CONNECT M1_B M0_B -BY VIA0;
CONNECT M1_B mom1m1_b;
CONNECT M1_B mom1m2_b;
CONNECT M1_B mom1p1_b;
CONNECT M1_B mom1p2_b;
CONNECT M1_B mom1plus_b;
CONNECT M2 M1_A -BY VIA1;
CONNECT M2 M1_B -BY VIA1;
CONNECT M2 mom2m1;
CONNECT M2 mom2m2;
CONNECT M2 mom2minus;
CONNECT M2 mom2p1;
CONNECT M2 mom2p2;
CONNECT M2 mom2plus;
CONNECT M2_A M1_A -BY VIA1;
CONNECT M2_A M1_B -BY VIA1;
CONNECT M2_A mom2m1_a;
CONNECT M2_A mom2m2_a;
CONNECT M2_A mom2minus_a;
CONNECT M2_A mom2p1_a;
CONNECT M2_A mom2p2_a;
CONNECT M2_B M1_A -BY VIA1;
CONNECT M2_B M1_B -BY VIA1;
CONNECT M2_B mom2m1_b;
CONNECT M2_B mom2m2_b;
CONNECT M2_B mom2p1_b;
CONNECT M2_B mom2p2_b;
CONNECT M2_B mom2plus_b;
CONNECT M3 M2 -BY VIA2;
CONNECT M3 M2_A -BY VIA2;
CONNECT M3 M2_B -BY VIA2;
CONNECT M3 RH_TN_3 -BY VTIN_2;
CONNECT M3 mom3m1;
CONNECT M3 mom3m2;
CONNECT M3 mom3minus;
CONNECT M3 mom3p1;
CONNECT M3 mom3p2;
CONNECT M3 mom3plus;
CONNECT M3_A M2 -BY VIA2;
CONNECT M3_A M2_A -BY VIA2;
CONNECT M3_A M2_B -BY VIA2;
CONNECT M3_A mom3m1_a;
CONNECT M3_A mom3m2_a;
CONNECT M3_A mom3minus_a;
CONNECT M3_A mom3p1_a;
CONNECT M3_A mom3p2_a;
CONNECT M3_B M2 -BY VIA2;
CONNECT M3_B M2_A -BY VIA2;
CONNECT M3_B M2_B -BY VIA2;
CONNECT M3_B mom3m1_b;
CONNECT M3_B mom3m2_b;
CONNECT M3_B mom3p1_b;
CONNECT M3_B mom3p2_b;
CONNECT M3_B mom3plus_b;
CONNECT M4 M3 -BY VIA3;
CONNECT M4 M3_A -BY VIA3;
CONNECT M4 M3_B -BY VIA3;
CONNECT M4 RH_TN_4 -BY VTIN_3;
CONNECT M4 mom4m1;
CONNECT M4 mom4m2;
CONNECT M4 mom4minus;
CONNECT M4 mom4p1;
CONNECT M4 mom4p2;
CONNECT M4 mom4plus;
CONNECT M4_A M3 -BY VIA3;
CONNECT M4_A M3_A -BY VIA3;
CONNECT M4_A M3_B -BY VIA3;
CONNECT M4_A mom4m1_a;
CONNECT M4_A mom4m2_a;
CONNECT M4_A mom4minus_a;
CONNECT M4_A mom4p1_a;
CONNECT M4_A mom4p2_a;
CONNECT M4_B M3 -BY VIA3;
CONNECT M4_B M3_A -BY VIA3;
CONNECT M4_B M3_B -BY VIA3;
CONNECT M4_B mom4m1_b;
CONNECT M4_B mom4m2_b;
CONNECT M4_B mom4p1_b;
CONNECT M4_B mom4p2_b;
CONNECT M4_B mom4plus_b;
CONNECT M5 M4 -BY VIA4;
CONNECT M5 M4_A -BY VIA4;
CONNECT M5 M4_B -BY VIA4;
CONNECT M5 RH_TN_5 -BY VTIN_4;
CONNECT M5 mom5m1;
CONNECT M5 mom5m2;
CONNECT M5 mom5minus;
CONNECT M5 mom5p1;
CONNECT M5 mom5p2;
CONNECT M5 mom5plus;
CONNECT M5_A M4 -BY VIA4;
CONNECT M5_A M4_A -BY VIA4;
CONNECT M5_A M4_B -BY VIA4;
CONNECT M5_A mom5m1_a;
CONNECT M5_A mom5m2_a;
CONNECT M5_A mom5minus_a;
CONNECT M5_A mom5p1_a;
CONNECT M5_A mom5p2_a;
CONNECT M5_B M4 -BY VIA4;
CONNECT M5_B M4_A -BY VIA4;
CONNECT M5_B M4_B -BY VIA4;
CONNECT M5_B mom5m1_b;
CONNECT M5_B mom5m2_b;
CONNECT M5_B mom5p1_b;
CONNECT M5_B mom5p2_b;
CONNECT M5_B mom5plus_b;
CONNECT M6 M5 -BY VIA5;
CONNECT M6 M5_A -BY VIA5;
CONNECT M6 M5_B -BY VIA5;
CONNECT M6 RH_TN_6 -BY VTIN_5;
CONNECT M6 mom6m1;
CONNECT M6 mom6m2;
CONNECT M6 mom6minus;
CONNECT M6 mom6p1;
CONNECT M6 mom6p2;
CONNECT M6 mom6plus;
CONNECT M6_A M5 -BY VIA5;
CONNECT M6_A M5_A -BY VIA5;
CONNECT M6_A M5_B -BY VIA5;
CONNECT M6_A mom6m1_a;
CONNECT M6_A mom6m2_a;
CONNECT M6_A mom6minus_a;
CONNECT M6_A mom6p1_a;
CONNECT M6_A mom6p2_a;
CONNECT M6_B M5 -BY VIA5;
CONNECT M6_B M5_A -BY VIA5;
CONNECT M6_B M5_B -BY VIA5;
CONNECT M6_B mom6m1_b;
CONNECT M6_B mom6m2_b;
CONNECT M6_B mom6p1_b;
CONNECT M6_B mom6p2_b;
CONNECT M6_B mom6plus_b;
CONNECT M7 M6 -BY VIA6;
CONNECT M7 M6_A -BY VIA6;
CONNECT M7 M6_B -BY VIA6;
CONNECT M7 RH_TN_7 -BY VTIN_6;
CONNECT M7 mom7m1;
CONNECT M7 mom7m2;
CONNECT M7 mom7minus;
CONNECT M7 mom7p1;
CONNECT M7 mom7p2;
CONNECT M7 mom7plus;
CONNECT M7_A M6 -BY VIA6;
CONNECT M7_A M6_A -BY VIA6;
CONNECT M7_A M6_B -BY VIA6;
CONNECT M7_A mom7m1_a;
CONNECT M7_A mom7m2_a;
CONNECT M7_A mom7minus_a;
CONNECT M7_A mom7p1_a;
CONNECT M7_A mom7p2_a;
CONNECT M7_B M6 -BY VIA6;
CONNECT M7_B M6_A -BY VIA6;
CONNECT M7_B M6_B -BY VIA6;
CONNECT M7_B mom7m1_b;
CONNECT M7_B mom7m2_b;
CONNECT M7_B mom7p1_b;
CONNECT M7_B mom7p2_b;
CONNECT M7_B mom7plus_b;
CONNECT M8 M7 -BY VIA7;
CONNECT M8 M7_A -BY VIA7;
CONNECT M8 M7_B -BY VIA7;
CONNECT M8 RH_TN_8 -BY VTIN_7;
CONNECT M8 mom8m1;
CONNECT M8 mom8m2;
CONNECT M8 mom8minus;
CONNECT M8 mom8p1;
CONNECT M8 mom8p2;
CONNECT M8 mom8plus;
CONNECT M8_A M7 -BY VIA7;
CONNECT M8_A M7_A -BY VIA7;
CONNECT M8_A M7_B -BY VIA7;
CONNECT M8_A mom8m1_a;
CONNECT M8_A mom8m2_a;
CONNECT M8_A mom8minus_a;
CONNECT M8_A mom8p1_a;
CONNECT M8_A mom8p2_a;
CONNECT M8_B M7 -BY VIA7;
CONNECT M8_B M7_A -BY VIA7;
CONNECT M8_B M7_B -BY VIA7;
CONNECT M8_B mom8m1_b;
CONNECT M8_B mom8m2_b;
CONNECT M8_B mom8p1_b;
CONNECT M8_B mom8p2_b;
CONNECT M8_B mom8plus_b;
CONNECT M9 M8 -BY VIA8;
CONNECT M9 M8_A -BY VIA8;
CONNECT M9 M8_B -BY VIA8;
CONNECT M9 RH_TN_9 -BY VTIN_8;
CONNECT M9 mom9m1;
CONNECT M9 mom9m2;
CONNECT M9 mom9minus;
CONNECT M9 mom9p1;
CONNECT M9 mom9p2;
CONNECT M9 mom9plus;
CONNECT M9_A M8 -BY VIA8;
CONNECT M9_A M8_A -BY VIA8;
CONNECT M9_A M8_B -BY VIA8;
CONNECT M9_A mom9m1_a;
CONNECT M9_A mom9m2_a;
CONNECT M9_A mom9minus_a;
CONNECT M9_A mom9p1_a;
CONNECT M9_A mom9p2_a;
CONNECT M9_B M8 -BY VIA8;
CONNECT M9_B M8_A -BY VIA8;
CONNECT M9_B M8_B -BY VIA8;
CONNECT M9_B mom9m1_b;
CONNECT M9_B mom9m2_b;
CONNECT M9_B mom9p1_b;
CONNECT M9_B mom9p2_b;
CONNECT M9_B mom9plus_b;
CONNECT MD_OD_N MD_OD_N_IO;
CONNECT MD_OD_N MD_OD_N_SRM;
CONNECT MD_OD_N MD_OD_P;
CONNECT MD_OD_N MD_OD_P_IO;
CONNECT MD_OD_N MD_OD_P_SRM;
CONNECT MD_OD_N MD_STI_IO;
CONNECT MD_OD_N MD_STI_SRM;
CONNECT MD_OD_N tndiff -BY n_odtap;
CONNECT MD_OD_N tndiff_bjt -BY n_odtap_bjt;
CONNECT MD_OD_N tndiff_dio -BY n_odtap;
CONNECT MD_OD_N tndiff_sdi -BY n_odtap;
CONNECT MD_OD_N_CPP85 MD_OD_N;
CONNECT MD_OD_N_CPP85 MD_OD_N_IO;
CONNECT MD_OD_N_CPP85 MD_OD_N_SRM;
CONNECT MD_OD_N_CPP85 MD_OD_P;
CONNECT MD_OD_N_CPP85 MD_OD_P_CPP85;
CONNECT MD_OD_N_CPP85 MD_OD_P_IO;
CONNECT MD_OD_N_CPP85 MD_OD_P_SRM;
CONNECT MD_OD_N_CPP85 MD_STI;
CONNECT MD_OD_N_CPP85 MD_STI_IO;
CONNECT MD_OD_N_CPP85 MD_STI_SRM;
CONNECT MD_OD_N_CPP85 tndiff -BY n_odtap;
CONNECT MD_OD_N_CPP85 tndiff_bjt -BY n_odtap_bjt;
CONNECT MD_OD_N_CPP85 tndiff_dio -BY n_odtap;
CONNECT MD_OD_N_CPP85 tndiff_sdi -BY n_odtap;
CONNECT MD_OD_N_IO MD_OD_P_IO;
CONNECT MD_OD_N_IO MD_STI_IO;
CONNECT MD_OD_N_IO tndiff -BY n_odtap;
CONNECT MD_OD_N_IO tndiff_bjt -BY n_odtap_bjt;
CONNECT MD_OD_N_IO tndiff_dio -BY n_odtap;
CONNECT MD_OD_N_IO tndiff_sdi -BY n_odtap;
CONNECT MD_OD_N_SRM MD_OD_N_IO;
CONNECT MD_OD_N_SRM MD_OD_P_IO;
CONNECT MD_OD_N_SRM MD_STI_IO;
CONNECT MD_OD_N_SRM MD_STI_SRM;
CONNECT MD_OD_N_SRM tndiff -BY n_odtap_srm;
CONNECT MD_OD_N_SRM tndiff_bjt -BY n_odtap_srm;
CONNECT MD_OD_N_SRM tndiff_dio -BY n_odtap_srm;
CONNECT MD_OD_P MD_OD_N_IO;
CONNECT MD_OD_P MD_OD_N_SRM;
CONNECT MD_OD_P MD_OD_P_IO;
CONNECT MD_OD_P MD_OD_P_SRM;
CONNECT MD_OD_P MD_STI_IO;
CONNECT MD_OD_P MD_STI_SRM;
CONNECT MD_OD_P tpdiff -BY p_odtap;
CONNECT MD_OD_P tpdiff_bjt -BY p_odtap_bjt;
CONNECT MD_OD_P tpdiff_dio -BY p_odtap;
CONNECT MD_OD_P_CPP85 MD_OD_N;
CONNECT MD_OD_P_CPP85 MD_OD_N_IO;
CONNECT MD_OD_P_CPP85 MD_OD_N_SRM;
CONNECT MD_OD_P_CPP85 MD_OD_P;
CONNECT MD_OD_P_CPP85 MD_OD_P_IO;
CONNECT MD_OD_P_CPP85 MD_OD_P_SRM;
CONNECT MD_OD_P_CPP85 MD_STI;
CONNECT MD_OD_P_CPP85 MD_STI_IO;
CONNECT MD_OD_P_CPP85 MD_STI_SRM;
CONNECT MD_OD_P_CPP85 tpdiff -BY p_odtap;
CONNECT MD_OD_P_CPP85 tpdiff_bjt -BY p_odtap_bjt;
CONNECT MD_OD_P_CPP85 tpdiff_dio -BY p_odtap;
CONNECT MD_OD_P_IO MD_STI_IO;
CONNECT MD_OD_P_IO tpdiff -BY p_odtap;
CONNECT MD_OD_P_IO tpdiff_bjt -BY p_odtap_bjt;
CONNECT MD_OD_P_IO tpdiff_dio -BY p_odtap;
CONNECT MD_OD_P_SRM MD_OD_N_IO;
CONNECT MD_OD_P_SRM MD_OD_N_SRM;
CONNECT MD_OD_P_SRM MD_OD_P_IO;
CONNECT MD_OD_P_SRM MD_STI_IO;
CONNECT MD_OD_P_SRM MD_STI_SRM;
CONNECT MD_OD_P_SRM tpdiff -BY p_odtap_srm;
CONNECT MD_OD_P_SRM tpdiff_bjt -BY p_odtap_srm;
CONNECT MD_OD_P_SRM tpdiff_dio -BY p_odtap_srm;
CONNECT MD_STI MD_OD_N;
CONNECT MD_STI MD_OD_N_IO;
CONNECT MD_STI MD_OD_N_SRM;
CONNECT MD_STI MD_OD_P;
CONNECT MD_STI MD_OD_P_IO;
CONNECT MD_STI MD_OD_P_SRM;
CONNECT MD_STI MD_STI_IO;
CONNECT MD_STI MD_STI_SRM;
CONNECT MD_STI_CPP85 MD_OD_N;
CONNECT MD_STI_CPP85 MD_OD_N_CPP85;
CONNECT MD_STI_CPP85 MD_OD_N_IO;
CONNECT MD_STI_CPP85 MD_OD_N_SRM;
CONNECT MD_STI_CPP85 MD_OD_P;
CONNECT MD_STI_CPP85 MD_OD_P_CPP85;
CONNECT MD_STI_CPP85 MD_OD_P_IO;
CONNECT MD_STI_CPP85 MD_OD_P_SRM;
CONNECT MD_STI_CPP85 MD_STI;
CONNECT MD_STI_CPP85 MD_STI_IO;
CONNECT MD_STI_CPP85 MD_STI_SRM;
CONNECT MD_STI_SRM MD_OD_N_IO;
CONNECT MD_STI_SRM MD_OD_P_IO;
CONNECT MD_STI_SRM MD_STI_IO;
CONNECT MPC M16 -BY RV_MTOP_MPC;
CONNECT TPC BPC -BY RV_BPC_TPC;
CONNECT VDR MD_OD_N -BY VDR_MD_TAP;
CONNECT VDR MD_OD_N_CPP85 -BY VDR_MD_TAP;
CONNECT VDR MD_OD_N_IO -BY VDR_MD_TAP;
CONNECT VDR MD_OD_N_SRM -BY VDR_MD_TAP;
CONNECT VDR MD_OD_P -BY VDR_MD_TAP;
CONNECT VDR MD_OD_P_CPP85 -BY VDR_MD_TAP;
CONNECT VDR MD_OD_P_IO -BY VDR_MD_TAP;
CONNECT VDR MD_OD_P_SRM -BY VDR_MD_TAP;
CONNECT VDR MD_STI -BY VDR_MD_TAP;
CONNECT VDR MD_STI_CPP85 -BY VDR_MD_TAP;
CONNECT VDR MD_STI_IO -BY VDR_MD_TAP;
CONNECT VDR MD_STI_SRM -BY VDR_MD_TAP;
CONNECT cnbase1 tndiff -BY nplug;
CONNECT cnbase1 tndiff_bjt -BY nplug;
CONNECT n_fpoly_elvt M0_A -BY VG;
CONNECT n_fpoly_elvt M0_B -BY VG;
CONNECT n_fpoly_elvt VDR -BY VG_VDR;
CONNECT n_fpoly_elvt n_fpoly_srm;
CONNECT n_fpoly_elvt n_gpoly_elvt;
CONNECT n_fpoly_elvt n_pode_elvt;
CONNECT n_fpoly_elvt p_fpoly_elvt;
CONNECT n_fpoly_elvt p_fpoly_lvt;
CONNECT n_fpoly_elvt p_fpoly_lvtll;
CONNECT n_fpoly_elvt p_fpoly_srm;
CONNECT n_fpoly_elvt p_fpoly_svt;
CONNECT n_fpoly_elvt p_fpoly_ulvt;
CONNECT n_fpoly_elvt p_fpoly_ulvtll;
CONNECT n_fpoly_io M0_A -BY VG;
CONNECT n_fpoly_io M0_B -BY VG;
CONNECT n_fpoly_io VDR -BY VG_VDR;
CONNECT n_fpoly_io n_fpoly_io_ulvt;
CONNECT n_fpoly_io n_gpoly_io;
CONNECT n_fpoly_io n_gpoly_nocg_io;
CONNECT n_fpoly_io n_pode_io;
CONNECT n_fpoly_io p_fpoly_io;
CONNECT n_fpoly_io_ulvt M0_A -BY VG;
CONNECT n_fpoly_io_ulvt M0_B -BY VG;
CONNECT n_fpoly_io_ulvt VDR -BY VG_VDR;
CONNECT n_fpoly_io_ulvt n_gpoly_io_ulvt;
CONNECT n_fpoly_io_ulvt n_pode_io_ulvt;
CONNECT n_fpoly_io_ulvt p_fpoly_io;
CONNECT n_fpoly_lvt M0_A -BY VG;
CONNECT n_fpoly_lvt M0_B -BY VG;
CONNECT n_fpoly_lvt VDR -BY VG_VDR;
CONNECT n_fpoly_lvt n_fpoly_elvt;
CONNECT n_fpoly_lvt n_fpoly_srm;
CONNECT n_fpoly_lvt n_fpoly_ulvt;
CONNECT n_fpoly_lvt n_fpoly_ulvtll;
CONNECT n_fpoly_lvt n_gpoly_lvt;
CONNECT n_fpoly_lvt n_pode_lvt;
CONNECT n_fpoly_lvt p_fpoly_elvt;
CONNECT n_fpoly_lvt p_fpoly_lvt;
CONNECT n_fpoly_lvt p_fpoly_lvtll;
CONNECT n_fpoly_lvt p_fpoly_srm;
CONNECT n_fpoly_lvt p_fpoly_svt;
CONNECT n_fpoly_lvt p_fpoly_ulvt;
CONNECT n_fpoly_lvt p_fpoly_ulvtll;
CONNECT n_fpoly_lvtll M0_A -BY VG;
CONNECT n_fpoly_lvtll M0_B -BY VG;
CONNECT n_fpoly_lvtll VDR -BY VG_VDR;
CONNECT n_fpoly_lvtll n_fpoly_elvt;
CONNECT n_fpoly_lvtll n_fpoly_lvt;
CONNECT n_fpoly_lvtll n_fpoly_srm;
CONNECT n_fpoly_lvtll n_fpoly_ulvt;
CONNECT n_fpoly_lvtll n_fpoly_ulvtll;
CONNECT n_fpoly_lvtll n_gpoly_lvtll;
CONNECT n_fpoly_lvtll n_pode_lvtll;
CONNECT n_fpoly_lvtll p_fpoly_elvt;
CONNECT n_fpoly_lvtll p_fpoly_lvt;
CONNECT n_fpoly_lvtll p_fpoly_lvtll;
CONNECT n_fpoly_lvtll p_fpoly_srm;
CONNECT n_fpoly_lvtll p_fpoly_svt;
CONNECT n_fpoly_lvtll p_fpoly_ulvt;
CONNECT n_fpoly_lvtll p_fpoly_ulvtll;
CONNECT n_fpoly_srm M0_A -BY VG;
CONNECT n_fpoly_srm M0_B -BY VG;
CONNECT n_fpoly_srm VDR -BY VG_VDR;
CONNECT n_fpoly_srm n_gpoly_srm;
CONNECT n_fpoly_srm p_fpoly_srm;
CONNECT n_fpoly_svt M0_A -BY VG;
CONNECT n_fpoly_svt M0_B -BY VG;
CONNECT n_fpoly_svt VDR -BY VG_VDR;
CONNECT n_fpoly_svt n_fpoly_elvt;
CONNECT n_fpoly_svt n_fpoly_lvt;
CONNECT n_fpoly_svt n_fpoly_lvtll;
CONNECT n_fpoly_svt n_fpoly_srm;
CONNECT n_fpoly_svt n_fpoly_ulvt;
CONNECT n_fpoly_svt n_fpoly_ulvtll;
CONNECT n_fpoly_svt n_gpoly_svt;
CONNECT n_fpoly_svt n_pode_svt;
CONNECT n_fpoly_svt p_fpoly_elvt;
CONNECT n_fpoly_svt p_fpoly_lvt;
CONNECT n_fpoly_svt p_fpoly_lvtll;
CONNECT n_fpoly_svt p_fpoly_srm;
CONNECT n_fpoly_svt p_fpoly_svt;
CONNECT n_fpoly_svt p_fpoly_ulvt;
CONNECT n_fpoly_svt p_fpoly_ulvtll;
CONNECT n_fpoly_ulvt M0_A -BY VG;
CONNECT n_fpoly_ulvt M0_B -BY VG;
CONNECT n_fpoly_ulvt VDR -BY VG_VDR;
CONNECT n_fpoly_ulvt n_fpoly_elvt;
CONNECT n_fpoly_ulvt n_fpoly_srm;
CONNECT n_fpoly_ulvt n_gpoly_nocg_ulvt;
CONNECT n_fpoly_ulvt n_gpoly_ulvt;
CONNECT n_fpoly_ulvt n_pode_ulvt;
CONNECT n_fpoly_ulvt p_fpoly_elvt;
CONNECT n_fpoly_ulvt p_fpoly_lvt;
CONNECT n_fpoly_ulvt p_fpoly_lvtll;
CONNECT n_fpoly_ulvt p_fpoly_srm;
CONNECT n_fpoly_ulvt p_fpoly_svt;
CONNECT n_fpoly_ulvt p_fpoly_ulvt;
CONNECT n_fpoly_ulvt p_fpoly_ulvtll;
CONNECT n_fpoly_ulvtll M0_A -BY VG;
CONNECT n_fpoly_ulvtll M0_B -BY VG;
CONNECT n_fpoly_ulvtll VDR -BY VG_VDR;
CONNECT n_fpoly_ulvtll n_fpoly_elvt;
CONNECT n_fpoly_ulvtll n_fpoly_srm;
CONNECT n_fpoly_ulvtll n_fpoly_ulvt;
CONNECT n_fpoly_ulvtll n_gpoly_ulvtll;
CONNECT n_fpoly_ulvtll n_pode_ulvtll;
CONNECT n_fpoly_ulvtll p_fpoly_elvt;
CONNECT n_fpoly_ulvtll p_fpoly_lvt;
CONNECT n_fpoly_ulvtll p_fpoly_lvtll;
CONNECT n_fpoly_ulvtll p_fpoly_srm;
CONNECT n_fpoly_ulvtll p_fpoly_svt;
CONNECT n_fpoly_ulvtll p_fpoly_ulvt;
CONNECT n_fpoly_ulvtll p_fpoly_ulvtll;
CONNECT n_gpoly_elvt M0_A -BY VG;
CONNECT n_gpoly_elvt M0_B -BY VG;
CONNECT n_gpoly_elvt VDR -BY VG_VDR;
CONNECT n_gpoly_elvt n_pode_elvt;
CONNECT n_gpoly_io M0_A -BY VG;
CONNECT n_gpoly_io M0_B -BY VG;
CONNECT n_gpoly_io VDR -BY VG_VDR;
CONNECT n_gpoly_io n_pode_io;
CONNECT n_gpoly_io_ulvt M0_A -BY VG;
CONNECT n_gpoly_io_ulvt M0_B -BY VG;
CONNECT n_gpoly_io_ulvt VDR -BY VG_VDR;
CONNECT n_gpoly_io_ulvt n_pode_io_ulvt;
CONNECT n_gpoly_lvt M0_A -BY VG;
CONNECT n_gpoly_lvt M0_B -BY VG;
CONNECT n_gpoly_lvt VDR -BY VG_VDR;
CONNECT n_gpoly_lvt n_pode_lvt;
CONNECT n_gpoly_lvtll M0_A -BY VG;
CONNECT n_gpoly_lvtll M0_B -BY VG;
CONNECT n_gpoly_lvtll VDR -BY VG_VDR;
CONNECT n_gpoly_lvtll n_pode_lvtll;
CONNECT n_gpoly_nocg_io M0_A -BY VG;
CONNECT n_gpoly_nocg_io M0_B -BY VG;
CONNECT n_gpoly_nocg_io VDR -BY VG_VDR;
CONNECT n_gpoly_nocg_io n_pode_io;
CONNECT n_gpoly_nocg_ulvt M0_A -BY VG;
CONNECT n_gpoly_nocg_ulvt M0_B -BY VG;
CONNECT n_gpoly_nocg_ulvt VDR -BY VG_VDR;
CONNECT n_gpoly_nocg_ulvt n_pode_ulvt;
CONNECT n_gpoly_srm M0_A -BY VG;
CONNECT n_gpoly_srm M0_B -BY VG;
CONNECT n_gpoly_srm VDR -BY VG_VDR;
CONNECT n_gpoly_svt M0_A -BY VG;
CONNECT n_gpoly_svt M0_B -BY VG;
CONNECT n_gpoly_svt VDR -BY VG_VDR;
CONNECT n_gpoly_svt n_pode_svt;
CONNECT n_gpoly_ulvt M0_A -BY VG;
CONNECT n_gpoly_ulvt M0_B -BY VG;
CONNECT n_gpoly_ulvt VDR -BY VG_VDR;
CONNECT n_gpoly_ulvt n_pode_ulvt;
CONNECT n_gpoly_ulvtll M0_A -BY VG;
CONNECT n_gpoly_ulvtll M0_B -BY VG;
CONNECT n_gpoly_ulvtll VDR -BY VG_VDR;
CONNECT n_gpoly_ulvtll n_pode_ulvtll;
CONNECT n_pode_elvt M0_A -BY VG;
CONNECT n_pode_elvt M0_B -BY VG;
CONNECT n_pode_elvt VDR -BY VG_VDR;
CONNECT n_pode_io M0_A -BY VG;
CONNECT n_pode_io M0_B -BY VG;
CONNECT n_pode_io VDR -BY VG_VDR;
CONNECT n_pode_io_ulvt M0_A -BY VG;
CONNECT n_pode_io_ulvt M0_B -BY VG;
CONNECT n_pode_io_ulvt VDR -BY VG_VDR;
CONNECT n_pode_lvt M0_A -BY VG;
CONNECT n_pode_lvt M0_B -BY VG;
CONNECT n_pode_lvt VDR -BY VG_VDR;
CONNECT n_pode_lvtll M0_A -BY VG;
CONNECT n_pode_lvtll M0_B -BY VG;
CONNECT n_pode_lvtll VDR -BY VG_VDR;
CONNECT n_pode_svt M0_A -BY VG;
CONNECT n_pode_svt M0_B -BY VG;
CONNECT n_pode_svt VDR -BY VG_VDR;
CONNECT n_pode_ulvt M0_A -BY VG;
CONNECT n_pode_ulvt M0_B -BY VG;
CONNECT n_pode_ulvt VDR -BY VG_VDR;
CONNECT n_pode_ulvtll M0_A -BY VG;
CONNECT n_pode_ulvtll M0_B -BY VG;
CONNECT n_pode_ulvtll VDR -BY VG_VDR;
CONNECT nch_12_mac_gate M0_A -BY VG;
CONNECT nch_12_mac_gate M0_B -BY VG;
CONNECT nch_12_mac_gate VDR -BY VG_VDR;
CONNECT nch_12_mac_gate_dnw M0_A -BY VG;
CONNECT nch_12_mac_gate_dnw M0_B -BY VG;
CONNECT nch_12_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_12od15_mac_gate M0_A -BY VG;
CONNECT nch_12od15_mac_gate M0_B -BY VG;
CONNECT nch_12od15_mac_gate VDR -BY VG_VDR;
CONNECT nch_12od15_mac_gate_dnw M0_A -BY VG;
CONNECT nch_12od15_mac_gate_dnw M0_B -BY VG;
CONNECT nch_12od15_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_elvt_mac_gate M0_A -BY VG;
CONNECT nch_elvt_mac_gate M0_B -BY VG;
CONNECT nch_elvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_elvt_mac_gate_dnw M0_A -BY VG;
CONNECT nch_elvt_mac_gate_dnw M0_B -BY VG;
CONNECT nch_elvt_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_flrelvt_mac_gate M0_A -BY VG;
CONNECT nch_flrelvt_mac_gate M0_B -BY VG;
CONNECT nch_flrelvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_flrlvt_mac_gate M0_A -BY VG;
CONNECT nch_flrlvt_mac_gate M0_B -BY VG;
CONNECT nch_flrlvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_flrlvtll_mac_gate M0_A -BY VG;
CONNECT nch_flrlvtll_mac_gate M0_B -BY VG;
CONNECT nch_flrlvtll_mac_gate VDR -BY VG_VDR;
CONNECT nch_flrsvt_mac_gate M0_A -BY VG;
CONNECT nch_flrsvt_mac_gate M0_B -BY VG;
CONNECT nch_flrsvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_flrulvt_mac_gate M0_A -BY VG;
CONNECT nch_flrulvt_mac_gate M0_B -BY VG;
CONNECT nch_flrulvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_flrulvtll_mac_gate M0_A -BY VG;
CONNECT nch_flrulvtll_mac_gate M0_B -BY VG;
CONNECT nch_flrulvtll_mac_gate VDR -BY VG_VDR;
CONNECT nch_lvt_mac_gate M0_A -BY VG;
CONNECT nch_lvt_mac_gate M0_B -BY VG;
CONNECT nch_lvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_lvt_mac_gate_dnw M0_A -BY VG;
CONNECT nch_lvt_mac_gate_dnw M0_B -BY VG;
CONNECT nch_lvt_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_lvtll_mac_gate M0_A -BY VG;
CONNECT nch_lvtll_mac_gate M0_B -BY VG;
CONNECT nch_lvtll_mac_gate VDR -BY VG_VDR;
CONNECT nch_lvtll_mac_gate_dnw M0_A -BY VG;
CONNECT nch_lvtll_mac_gate_dnw M0_B -BY VG;
CONNECT nch_lvtll_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_mpode12_mac_gate M0_A -BY VG;
CONNECT nch_mpode12_mac_gate M0_B -BY VG;
CONNECT nch_mpode12_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpode12od15_mac_gate M0_A -BY VG;
CONNECT nch_mpode12od15_mac_gate M0_B -BY VG;
CONNECT nch_mpode12od15_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpodeelvt_mac_gate M0_A -BY VG;
CONNECT nch_mpodeelvt_mac_gate M0_B -BY VG;
CONNECT nch_mpodeelvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpodelvt_mac_gate M0_A -BY VG;
CONNECT nch_mpodelvt_mac_gate M0_B -BY VG;
CONNECT nch_mpodelvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpodelvtll_mac_gate M0_A -BY VG;
CONNECT nch_mpodelvtll_mac_gate M0_B -BY VG;
CONNECT nch_mpodelvtll_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpodesvt_mac_gate M0_A -BY VG;
CONNECT nch_mpodesvt_mac_gate M0_B -BY VG;
CONNECT nch_mpodesvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpodeulvt_mac_gate M0_A -BY VG;
CONNECT nch_mpodeulvt_mac_gate M0_B -BY VG;
CONNECT nch_mpodeulvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_mpodeulvtll_mac_gate M0_A -BY VG;
CONNECT nch_mpodeulvtll_mac_gate M0_B -BY VG;
CONNECT nch_mpodeulvtll_mac_gate VDR -BY VG_VDR;
CONNECT nch_svt_mac_gate M0_A -BY VG;
CONNECT nch_svt_mac_gate M0_B -BY VG;
CONNECT nch_svt_mac_gate VDR -BY VG_VDR;
CONNECT nch_svt_mac_gate_dnw M0_A -BY VG;
CONNECT nch_svt_mac_gate_dnw M0_B -BY VG;
CONNECT nch_svt_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_ulvt_mac_gate M0_A -BY VG;
CONNECT nch_ulvt_mac_gate M0_B -BY VG;
CONNECT nch_ulvt_mac_gate VDR -BY VG_VDR;
CONNECT nch_ulvt_mac_gate_dnw M0_A -BY VG;
CONNECT nch_ulvt_mac_gate_dnw M0_B -BY VG;
CONNECT nch_ulvt_mac_gate_dnw VDR -BY VG_VDR;
CONNECT nch_ulvtll_mac_gate M0_A -BY VG;
CONNECT nch_ulvtll_mac_gate M0_B -BY VG;
CONNECT nch_ulvtll_mac_gate VDR -BY VG_VDR;
CONNECT nch_ulvtll_mac_gate_dnw M0_A -BY VG;
CONNECT nch_ulvtll_mac_gate_dnw M0_B -BY VG;
CONNECT nch_ulvtll_mac_gate_dnw VDR -BY VG_VDR;
CONNECT ngate_hia12_mac M0_A -BY VG;
CONNECT ngate_hia12_mac M0_B -BY VG;
CONNECT ngate_hia12_mac VDR -BY VG_VDR;
CONNECT ngate_pd_8trpsr_mac M0_A -BY VG;
CONNECT ngate_pd_8trpsr_mac M0_B -BY VG;
CONNECT ngate_pd_8trpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_8tsr_mac M0_A -BY VG;
CONNECT ngate_pd_8tsr_mac M0_B -BY VG;
CONNECT ngate_pd_8tsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_camcpsr_mac M0_A -BY VG;
CONNECT ngate_pd_camcpsr_mac M0_B -BY VG;
CONNECT ngate_pd_camcpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_camsr_mac M0_A -BY VG;
CONNECT ngate_pd_camsr_mac M0_B -BY VG;
CONNECT ngate_pd_camsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_dpfsr_mac M0_A -BY VG;
CONNECT ngate_pd_dpfsr_mac M0_B -BY VG;
CONNECT ngate_pd_dpfsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hc8trpsr_mac M0_A -BY VG;
CONNECT ngate_pd_hc8trpsr_mac M0_B -BY VG;
CONNECT ngate_pd_hc8trpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hc8tsr_mac M0_A -BY VG;
CONNECT ngate_pd_hc8tsr_mac M0_B -BY VG;
CONNECT ngate_pd_hc8tsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hcsr_mac M0_A -BY VG;
CONNECT ngate_pd_hcsr_mac M0_B -BY VG;
CONNECT ngate_pd_hcsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hdcamcpsr_mac M0_A -BY VG;
CONNECT ngate_pd_hdcamcpsr_mac M0_B -BY VG;
CONNECT ngate_pd_hdcamcpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hdcamsr_mac M0_A -BY VG;
CONNECT ngate_pd_hdcamsr_mac M0_B -BY VG;
CONNECT ngate_pd_hdcamsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hdsr_mac M0_A -BY VG;
CONNECT ngate_pd_hdsr_mac M0_B -BY VG;
CONNECT ngate_pd_hdsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_hssr_mac M0_A -BY VG;
CONNECT ngate_pd_hssr_mac M0_B -BY VG;
CONNECT ngate_pd_hssr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_tprpsr_mac M0_A -BY VG;
CONNECT ngate_pd_tprpsr_mac M0_B -BY VG;
CONNECT ngate_pd_tprpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_tpsr_mac M0_A -BY VG;
CONNECT ngate_pd_tpsr_mac M0_B -BY VG;
CONNECT ngate_pd_tpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pd_ulhdsr_mac M0_A -BY VG;
CONNECT ngate_pd_ulhdsr_mac M0_B -BY VG;
CONNECT ngate_pd_ulhdsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_8trpsr_mac M0_A -BY VG;
CONNECT ngate_pg_8trpsr_mac M0_B -BY VG;
CONNECT ngate_pg_8trpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_8tsr_mac M0_A -BY VG;
CONNECT ngate_pg_8tsr_mac M0_B -BY VG;
CONNECT ngate_pg_8tsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_camcpsr_mac M0_A -BY VG;
CONNECT ngate_pg_camcpsr_mac M0_B -BY VG;
CONNECT ngate_pg_camcpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_camsr_mac M0_A -BY VG;
CONNECT ngate_pg_camsr_mac M0_B -BY VG;
CONNECT ngate_pg_camsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_dpfsr_mac M0_A -BY VG;
CONNECT ngate_pg_dpfsr_mac M0_B -BY VG;
CONNECT ngate_pg_dpfsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hc8trpsr_mac M0_A -BY VG;
CONNECT ngate_pg_hc8trpsr_mac M0_B -BY VG;
CONNECT ngate_pg_hc8trpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hc8tsr_mac M0_A -BY VG;
CONNECT ngate_pg_hc8tsr_mac M0_B -BY VG;
CONNECT ngate_pg_hc8tsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hcsr_mac M0_A -BY VG;
CONNECT ngate_pg_hcsr_mac M0_B -BY VG;
CONNECT ngate_pg_hcsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hdcamcpsr_mac M0_A -BY VG;
CONNECT ngate_pg_hdcamcpsr_mac M0_B -BY VG;
CONNECT ngate_pg_hdcamcpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hdcamsr_mac M0_A -BY VG;
CONNECT ngate_pg_hdcamsr_mac M0_B -BY VG;
CONNECT ngate_pg_hdcamsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hdsr_mac M0_A -BY VG;
CONNECT ngate_pg_hdsr_mac M0_B -BY VG;
CONNECT ngate_pg_hdsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_hssr_mac M0_A -BY VG;
CONNECT ngate_pg_hssr_mac M0_B -BY VG;
CONNECT ngate_pg_hssr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_tprpsr_mac M0_A -BY VG;
CONNECT ngate_pg_tprpsr_mac M0_B -BY VG;
CONNECT ngate_pg_tprpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_tpsr_mac M0_A -BY VG;
CONNECT ngate_pg_tpsr_mac M0_B -BY VG;
CONNECT ngate_pg_tpsr_mac VDR -BY VG_VDR;
CONNECT ngate_pg_ulhdsr_mac M0_A -BY VG;
CONNECT ngate_pg_ulhdsr_mac M0_B -BY VG;
CONNECT ngate_pg_ulhdsr_mac VDR -BY VG_VDR;
CONNECT npode_12_mac_gate M0_A -BY VG;
CONNECT npode_12_mac_gate M0_B -BY VG;
CONNECT npode_12_mac_gate VDR -BY VG_VDR;
CONNECT npode_12_mac_gate nch_12_mac_gate;
CONNECT npode_12_mac_gate nch_12_mac_gate_dnw;
CONNECT npode_12_mac_gate nch_mpode12_mac_gate;
CONNECT npode_12od15_mac_gate M0_A -BY VG;
CONNECT npode_12od15_mac_gate M0_B -BY VG;
CONNECT npode_12od15_mac_gate VDR -BY VG_VDR;
CONNECT npode_elvt_mac_gate M0_A -BY VG;
CONNECT npode_elvt_mac_gate M0_B -BY VG;
CONNECT npode_elvt_mac_gate VDR -BY VG_VDR;
CONNECT npode_elvt_mac_gate nch_elvt_mac_gate;
CONNECT npode_elvt_mac_gate nch_elvt_mac_gate_dnw;
CONNECT npode_elvt_mac_gate nch_mpodeelvt_mac_gate;
CONNECT npode_lvt_mac_gate M0_A -BY VG;
CONNECT npode_lvt_mac_gate M0_B -BY VG;
CONNECT npode_lvt_mac_gate VDR -BY VG_VDR;
CONNECT npode_lvt_mac_gate nch_lvt_mac_gate;
CONNECT npode_lvt_mac_gate nch_lvt_mac_gate_dnw;
CONNECT npode_lvt_mac_gate nch_mpodelvt_mac_gate;
CONNECT npode_lvtll_mac_gate M0_A -BY VG;
CONNECT npode_lvtll_mac_gate M0_B -BY VG;
CONNECT npode_lvtll_mac_gate VDR -BY VG_VDR;
CONNECT npode_lvtll_mac_gate nch_lvtll_mac_gate;
CONNECT npode_lvtll_mac_gate nch_lvtll_mac_gate_dnw;
CONNECT npode_lvtll_mac_gate nch_mpodelvtll_mac_gate;
CONNECT npode_svt_mac_gate M0_A -BY VG;
CONNECT npode_svt_mac_gate M0_B -BY VG;
CONNECT npode_svt_mac_gate VDR -BY VG_VDR;
CONNECT npode_svt_mac_gate nch_mpodesvt_mac_gate;
CONNECT npode_svt_mac_gate nch_svt_mac_gate;
CONNECT npode_svt_mac_gate nch_svt_mac_gate_dnw;
CONNECT npode_ulvt_mac_gate M0_A -BY VG;
CONNECT npode_ulvt_mac_gate M0_B -BY VG;
CONNECT npode_ulvt_mac_gate VDR -BY VG_VDR;
CONNECT npode_ulvt_mac_gate nch_mpodeulvt_mac_gate;
CONNECT npode_ulvt_mac_gate nch_ulvt_mac_gate;
CONNECT npode_ulvt_mac_gate nch_ulvt_mac_gate_dnw;
CONNECT npode_ulvtll_mac_gate M0_A -BY VG;
CONNECT npode_ulvtll_mac_gate M0_B -BY VG;
CONNECT npode_ulvtll_mac_gate VDR -BY VG_VDR;
CONNECT npode_ulvtll_mac_gate nch_mpodeulvtll_mac_gate;
CONNECT npode_ulvtll_mac_gate nch_ulvtll_mac_gate;
CONNECT npode_ulvtll_mac_gate nch_ulvtll_mac_gate_dnw;
CONNECT p_fpoly_elvt M0_A -BY VG;
CONNECT p_fpoly_elvt M0_B -BY VG;
CONNECT p_fpoly_elvt VDR -BY VG_VDR;
CONNECT p_fpoly_elvt n_fpoly_srm;
CONNECT p_fpoly_elvt p_fpoly_srm;
CONNECT p_fpoly_elvt p_gpoly_elvt;
CONNECT p_fpoly_elvt p_pode_elvt;
CONNECT p_fpoly_io M0_A -BY VG;
CONNECT p_fpoly_io M0_B -BY VG;
CONNECT p_fpoly_io VDR -BY VG_VDR;
CONNECT p_fpoly_io p_gpoly_io;
CONNECT p_fpoly_io p_gpoly_nocg_io;
CONNECT p_fpoly_io p_pode_io;
CONNECT p_fpoly_lvt M0_A -BY VG;
CONNECT p_fpoly_lvt M0_B -BY VG;
CONNECT p_fpoly_lvt VDR -BY VG_VDR;
CONNECT p_fpoly_lvt n_fpoly_srm;
CONNECT p_fpoly_lvt p_fpoly_elvt;
CONNECT p_fpoly_lvt p_fpoly_srm;
CONNECT p_fpoly_lvt p_fpoly_ulvt;
CONNECT p_fpoly_lvt p_fpoly_ulvtll;
CONNECT p_fpoly_lvt p_gpoly_lvt;
CONNECT p_fpoly_lvt p_pode_lvt;
CONNECT p_fpoly_lvtll M0_A -BY VG;
CONNECT p_fpoly_lvtll M0_B -BY VG;
CONNECT p_fpoly_lvtll VDR -BY VG_VDR;
CONNECT p_fpoly_lvtll n_fpoly_srm;
CONNECT p_fpoly_lvtll p_fpoly_elvt;
CONNECT p_fpoly_lvtll p_fpoly_lvt;
CONNECT p_fpoly_lvtll p_fpoly_srm;
CONNECT p_fpoly_lvtll p_fpoly_ulvt;
CONNECT p_fpoly_lvtll p_fpoly_ulvtll;
CONNECT p_fpoly_lvtll p_gpoly_lvtll;
CONNECT p_fpoly_lvtll p_pode_lvtll;
CONNECT p_fpoly_srm M0_A -BY VG;
CONNECT p_fpoly_srm M0_B -BY VG;
CONNECT p_fpoly_srm VDR -BY VG_VDR;
CONNECT p_fpoly_srm p_gpoly_srm;
CONNECT p_fpoly_svt M0_A -BY VG;
CONNECT p_fpoly_svt M0_B -BY VG;
CONNECT p_fpoly_svt VDR -BY VG_VDR;
CONNECT p_fpoly_svt n_fpoly_srm;
CONNECT p_fpoly_svt p_fpoly_elvt;
CONNECT p_fpoly_svt p_fpoly_lvt;
CONNECT p_fpoly_svt p_fpoly_lvtll;
CONNECT p_fpoly_svt p_fpoly_srm;
CONNECT p_fpoly_svt p_fpoly_ulvt;
CONNECT p_fpoly_svt p_fpoly_ulvtll;
CONNECT p_fpoly_svt p_gpoly_svt;
CONNECT p_fpoly_svt p_pode_svt;
CONNECT p_fpoly_ulvt M0_A -BY VG;
CONNECT p_fpoly_ulvt M0_B -BY VG;
CONNECT p_fpoly_ulvt VDR -BY VG_VDR;
CONNECT p_fpoly_ulvt n_fpoly_srm;
CONNECT p_fpoly_ulvt p_fpoly_elvt;
CONNECT p_fpoly_ulvt p_fpoly_srm;
CONNECT p_fpoly_ulvt p_gpoly_nocg_ulvt;
CONNECT p_fpoly_ulvt p_gpoly_ulvt;
CONNECT p_fpoly_ulvt p_pode_ulvt;
CONNECT p_fpoly_ulvtll M0_A -BY VG;
CONNECT p_fpoly_ulvtll M0_B -BY VG;
CONNECT p_fpoly_ulvtll VDR -BY VG_VDR;
CONNECT p_fpoly_ulvtll n_fpoly_srm;
CONNECT p_fpoly_ulvtll p_fpoly_elvt;
CONNECT p_fpoly_ulvtll p_fpoly_srm;
CONNECT p_fpoly_ulvtll p_fpoly_ulvt;
CONNECT p_fpoly_ulvtll p_gpoly_ulvtll;
CONNECT p_fpoly_ulvtll p_pode_ulvtll;
CONNECT p_gpoly_elvt M0_A -BY VG;
CONNECT p_gpoly_elvt M0_B -BY VG;
CONNECT p_gpoly_elvt VDR -BY VG_VDR;
CONNECT p_gpoly_elvt p_pode_elvt;
CONNECT p_gpoly_io M0_A -BY VG;
CONNECT p_gpoly_io M0_B -BY VG;
CONNECT p_gpoly_io VDR -BY VG_VDR;
CONNECT p_gpoly_io p_pode_io;
CONNECT p_gpoly_lvt M0_A -BY VG;
CONNECT p_gpoly_lvt M0_B -BY VG;
CONNECT p_gpoly_lvt VDR -BY VG_VDR;
CONNECT p_gpoly_lvt p_pode_lvt;
CONNECT p_gpoly_lvtll M0_A -BY VG;
CONNECT p_gpoly_lvtll M0_B -BY VG;
CONNECT p_gpoly_lvtll VDR -BY VG_VDR;
CONNECT p_gpoly_lvtll p_pode_lvtll;
CONNECT p_gpoly_nocg_io M0_A -BY VG;
CONNECT p_gpoly_nocg_io M0_B -BY VG;
CONNECT p_gpoly_nocg_io VDR -BY VG_VDR;
CONNECT p_gpoly_nocg_io p_pode_io;
CONNECT p_gpoly_nocg_ulvt M0_A -BY VG;
CONNECT p_gpoly_nocg_ulvt M0_B -BY VG;
CONNECT p_gpoly_nocg_ulvt VDR -BY VG_VDR;
CONNECT p_gpoly_nocg_ulvt p_pode_ulvt;
CONNECT p_gpoly_srm M0_A -BY VG;
CONNECT p_gpoly_srm M0_B -BY VG;
CONNECT p_gpoly_srm VDR -BY VG_VDR;
CONNECT p_gpoly_svt M0_A -BY VG;
CONNECT p_gpoly_svt M0_B -BY VG;
CONNECT p_gpoly_svt VDR -BY VG_VDR;
CONNECT p_gpoly_svt p_pode_svt;
CONNECT p_gpoly_ulvt M0_A -BY VG;
CONNECT p_gpoly_ulvt M0_B -BY VG;
CONNECT p_gpoly_ulvt VDR -BY VG_VDR;
CONNECT p_gpoly_ulvt p_pode_ulvt;
CONNECT p_gpoly_ulvtll M0_A -BY VG;
CONNECT p_gpoly_ulvtll M0_B -BY VG;
CONNECT p_gpoly_ulvtll VDR -BY VG_VDR;
CONNECT p_gpoly_ulvtll p_pode_ulvtll;
CONNECT p_pode_elvt M0_A -BY VG;
CONNECT p_pode_elvt M0_B -BY VG;
CONNECT p_pode_elvt VDR -BY VG_VDR;
CONNECT p_pode_io M0_A -BY VG;
CONNECT p_pode_io M0_B -BY VG;
CONNECT p_pode_io VDR -BY VG_VDR;
CONNECT p_pode_lvt M0_A -BY VG;
CONNECT p_pode_lvt M0_B -BY VG;
CONNECT p_pode_lvt VDR -BY VG_VDR;
CONNECT p_pode_lvtll M0_A -BY VG;
CONNECT p_pode_lvtll M0_B -BY VG;
CONNECT p_pode_lvtll VDR -BY VG_VDR;
CONNECT p_pode_svt M0_A -BY VG;
CONNECT p_pode_svt M0_B -BY VG;
CONNECT p_pode_svt VDR -BY VG_VDR;
CONNECT p_pode_ulvt M0_A -BY VG;
CONNECT p_pode_ulvt M0_B -BY VG;
CONNECT p_pode_ulvt VDR -BY VG_VDR;
CONNECT p_pode_ulvtll M0_A -BY VG;
CONNECT p_pode_ulvtll M0_B -BY VG;
CONNECT p_pode_ulvtll VDR -BY VG_VDR;
CONNECT pch_12_mac_gate M0_A -BY VG;
CONNECT pch_12_mac_gate M0_B -BY VG;
CONNECT pch_12_mac_gate VDR -BY VG_VDR;
CONNECT pch_12od15_mac_gate M0_A -BY VG;
CONNECT pch_12od15_mac_gate M0_B -BY VG;
CONNECT pch_12od15_mac_gate VDR -BY VG_VDR;
CONNECT pch_elvt_mac_gate M0_A -BY VG;
CONNECT pch_elvt_mac_gate M0_B -BY VG;
CONNECT pch_elvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_flrelvt_mac_gate M0_A -BY VG;
CONNECT pch_flrelvt_mac_gate M0_B -BY VG;
CONNECT pch_flrelvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_flrlvt_mac_gate M0_A -BY VG;
CONNECT pch_flrlvt_mac_gate M0_B -BY VG;
CONNECT pch_flrlvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_flrlvtll_mac_gate M0_A -BY VG;
CONNECT pch_flrlvtll_mac_gate M0_B -BY VG;
CONNECT pch_flrlvtll_mac_gate VDR -BY VG_VDR;
CONNECT pch_flrsvt_mac_gate M0_A -BY VG;
CONNECT pch_flrsvt_mac_gate M0_B -BY VG;
CONNECT pch_flrsvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_flrulvt_mac_gate M0_A -BY VG;
CONNECT pch_flrulvt_mac_gate M0_B -BY VG;
CONNECT pch_flrulvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_flrulvtll_mac_gate M0_A -BY VG;
CONNECT pch_flrulvtll_mac_gate M0_B -BY VG;
CONNECT pch_flrulvtll_mac_gate VDR -BY VG_VDR;
CONNECT pch_lvt_mac_gate M0_A -BY VG;
CONNECT pch_lvt_mac_gate M0_B -BY VG;
CONNECT pch_lvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_lvtll_mac_gate M0_A -BY VG;
CONNECT pch_lvtll_mac_gate M0_B -BY VG;
CONNECT pch_lvtll_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpode12_mac_gate M0_A -BY VG;
CONNECT pch_mpode12_mac_gate M0_B -BY VG;
CONNECT pch_mpode12_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpode12od15_mac_gate M0_A -BY VG;
CONNECT pch_mpode12od15_mac_gate M0_B -BY VG;
CONNECT pch_mpode12od15_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpodeelvt_mac_gate M0_A -BY VG;
CONNECT pch_mpodeelvt_mac_gate M0_B -BY VG;
CONNECT pch_mpodeelvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpodelvt_mac_gate M0_A -BY VG;
CONNECT pch_mpodelvt_mac_gate M0_B -BY VG;
CONNECT pch_mpodelvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpodelvtll_mac_gate M0_A -BY VG;
CONNECT pch_mpodelvtll_mac_gate M0_B -BY VG;
CONNECT pch_mpodelvtll_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpodesvt_mac_gate M0_A -BY VG;
CONNECT pch_mpodesvt_mac_gate M0_B -BY VG;
CONNECT pch_mpodesvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpodeulvt_mac_gate M0_A -BY VG;
CONNECT pch_mpodeulvt_mac_gate M0_B -BY VG;
CONNECT pch_mpodeulvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_mpodeulvtll_mac_gate M0_A -BY VG;
CONNECT pch_mpodeulvtll_mac_gate M0_B -BY VG;
CONNECT pch_mpodeulvtll_mac_gate VDR -BY VG_VDR;
CONNECT pch_svt_mac_gate M0_A -BY VG;
CONNECT pch_svt_mac_gate M0_B -BY VG;
CONNECT pch_svt_mac_gate VDR -BY VG_VDR;
CONNECT pch_ulvt_mac_gate M0_A -BY VG;
CONNECT pch_ulvt_mac_gate M0_B -BY VG;
CONNECT pch_ulvt_mac_gate VDR -BY VG_VDR;
CONNECT pch_ulvtll_mac_gate M0_A -BY VG;
CONNECT pch_ulvtll_mac_gate M0_B -BY VG;
CONNECT pch_ulvtll_mac_gate VDR -BY VG_VDR;
CONNECT pgate_pu_8tsr_mac M0_A -BY VG;
CONNECT pgate_pu_8tsr_mac M0_B -BY VG;
CONNECT pgate_pu_8tsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_camsr_mac M0_A -BY VG;
CONNECT pgate_pu_camsr_mac M0_B -BY VG;
CONNECT pgate_pu_camsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_dpfsr_mac M0_A -BY VG;
CONNECT pgate_pu_dpfsr_mac M0_B -BY VG;
CONNECT pgate_pu_dpfsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_hc8tsr_mac M0_A -BY VG;
CONNECT pgate_pu_hc8tsr_mac M0_B -BY VG;
CONNECT pgate_pu_hc8tsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_hcsr_mac M0_A -BY VG;
CONNECT pgate_pu_hcsr_mac M0_B -BY VG;
CONNECT pgate_pu_hcsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_hdcamsr_mac M0_A -BY VG;
CONNECT pgate_pu_hdcamsr_mac M0_B -BY VG;
CONNECT pgate_pu_hdcamsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_hdsr_mac M0_A -BY VG;
CONNECT pgate_pu_hdsr_mac M0_B -BY VG;
CONNECT pgate_pu_hdsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_hssr_mac M0_A -BY VG;
CONNECT pgate_pu_hssr_mac M0_B -BY VG;
CONNECT pgate_pu_hssr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_tpsr_mac M0_A -BY VG;
CONNECT pgate_pu_tpsr_mac M0_B -BY VG;
CONNECT pgate_pu_tpsr_mac VDR -BY VG_VDR;
CONNECT pgate_pu_ulhdsr_mac M0_A -BY VG;
CONNECT pgate_pu_ulhdsr_mac M0_B -BY VG;
CONNECT pgate_pu_ulhdsr_mac VDR -BY VG_VDR;
CONNECT ppode_12_mac_gate M0_A -BY VG;
CONNECT ppode_12_mac_gate M0_B -BY VG;
CONNECT ppode_12_mac_gate VDR -BY VG_VDR;
CONNECT ppode_12_mac_gate pch_12_mac_gate;
CONNECT ppode_12_mac_gate pch_mpode12_mac_gate;
CONNECT ppode_12od15_mac_gate M0_A -BY VG;
CONNECT ppode_12od15_mac_gate M0_B -BY VG;
CONNECT ppode_12od15_mac_gate VDR -BY VG_VDR;
CONNECT ppode_elvt_mac_gate M0_A -BY VG;
CONNECT ppode_elvt_mac_gate M0_B -BY VG;
CONNECT ppode_elvt_mac_gate VDR -BY VG_VDR;
CONNECT ppode_elvt_mac_gate pch_elvt_mac_gate;
CONNECT ppode_elvt_mac_gate pch_mpodeelvt_mac_gate;
CONNECT ppode_lvt_mac_gate M0_A -BY VG;
CONNECT ppode_lvt_mac_gate M0_B -BY VG;
CONNECT ppode_lvt_mac_gate VDR -BY VG_VDR;
CONNECT ppode_lvt_mac_gate pch_lvt_mac_gate;
CONNECT ppode_lvt_mac_gate pch_mpodelvt_mac_gate;
CONNECT ppode_lvtll_mac_gate M0_A -BY VG;
CONNECT ppode_lvtll_mac_gate M0_B -BY VG;
CONNECT ppode_lvtll_mac_gate VDR -BY VG_VDR;
CONNECT ppode_lvtll_mac_gate pch_lvtll_mac_gate;
CONNECT ppode_lvtll_mac_gate pch_mpodelvtll_mac_gate;
CONNECT ppode_svt_mac_gate M0_A -BY VG;
CONNECT ppode_svt_mac_gate M0_B -BY VG;
CONNECT ppode_svt_mac_gate VDR -BY VG_VDR;
CONNECT ppode_svt_mac_gate pch_mpodesvt_mac_gate;
CONNECT ppode_svt_mac_gate pch_svt_mac_gate;
CONNECT ppode_ulvt_mac_gate M0_A -BY VG;
CONNECT ppode_ulvt_mac_gate M0_B -BY VG;
CONNECT ppode_ulvt_mac_gate VDR -BY VG_VDR;
CONNECT ppode_ulvt_mac_gate pch_mpodeulvt_mac_gate;
CONNECT ppode_ulvt_mac_gate pch_ulvt_mac_gate;
CONNECT ppode_ulvtll_mac_gate M0_A -BY VG;
CONNECT ppode_ulvtll_mac_gate M0_B -BY VG;
CONNECT ppode_ulvtll_mac_gate VDR -BY VG_VDR;
CONNECT ppode_ulvtll_mac_gate pch_mpodeulvtll_mac_gate;
CONNECT ppode_ulvtll_mac_gate pch_ulvtll_mac_gate;
CONNECT tndiff tiod;
CONNECT tndiff tndiff_bjt;
CONNECT tndiff tndiff_dio;
CONNECT tndiff tndiff_sdi;
CONNECT tndiff tpdiff;
CONNECT tndiff_bjt tndiff;
CONNECT tndiff_sdi tiod;
CONNECT tndiff_sdi tndiff;
CONNECT tpdiff tiod;
CONNECT tpdiff tpdiff_bjt;
CONNECT tpdiff tpdiff_dio;
CONNECT tpdiff_bjt tpdiff;
CONNECT vargt M0_A -BY VG;
CONNECT vargt M0_B -BY VG;
CONNECT vargt VDR -BY VG_VDR;
CONNECT vargt_12 M0_A -BY VG;
CONNECT vargt_12 M0_B -BY VG;
CONNECT vargt_12 VDR -BY VG_VDR;
CONNECT vargt_12od15 M0_A -BY VG;
CONNECT vargt_12od15 M0_B -BY VG;
CONNECT vargt_12od15 VDR -BY VG_VDR;
CONNECT ntap tndiff;
CONNECT ntap tndiff_RC;
CONNECT ntap tndiff_bjt;
CONNECT ntap tndiff_dio;
CONNECT ntap tndiff_sdi;
CONNECT ptap tpdiff;
CONNECT ptap tpdiff_RC;
CONNECT ptap tpdiff_bjt;
CONNECT ptap tpdiff_dio;
SCONNECT nxwell DNW -BY dnwc;
SCONNECT tpdiff_dio n_psub -BY n_pplug;
SCONNECT tpdiff_dio psub -BY pplug;
SCONNECT tpdiff_bjt n_psub -BY n_pplug;
SCONNECT tpdiff_bjt psub -BY pplug;
SCONNECT tpdiff_bjt coll1 -BY pplug;
SCONNECT tndiff_sdi nxwell -BY nplug;
SCONNECT tpdiff n_psub -BY n_pplug;
SCONNECT tpdiff_RC n_psub -BY n_pplug;
SCONNECT tpdiff psub -BY pplug;
SCONNECT tpdiff coll1 -BY pplug;
SCONNECT tndiff_dio nxwell -BY nplug;
SCONNECT psub psub_term -BY psub_term_plug;
SCONNECT tndiff_bjt nxwell -BY nplug;
SCONNECT tndiff nxwell -BY nplug;
OR nch_svt_mac_gate nch_svt_mac_gate_dnw -outputlayer mos_gate_all_tmp1;
OR nch_lvt_mac_gate mos_gate_all_tmp1 -outputlayer mos_gate_all_tmp2;
OR nch_lvtll_mac_gate mos_gate_all_tmp2 -outputlayer mos_gate_all_tmp3;
OR nch_lvt_mac_gate_dnw mos_gate_all_tmp3 -outputlayer mos_gate_all_tmp4;
OR nch_lvtll_mac_gate_dnw mos_gate_all_tmp4 -outputlayer mos_gate_all_tmp5;
OR nch_ulvt_mac_gate mos_gate_all_tmp5 -outputlayer mos_gate_all_tmp6;
OR nch_ulvtll_mac_gate mos_gate_all_tmp6 -outputlayer mos_gate_all_tmp7;
OR nch_ulvt_mac_gate_dnw mos_gate_all_tmp7 -outputlayer mos_gate_all_tmp8;
OR nch_ulvtll_mac_gate_dnw mos_gate_all_tmp8 -outputlayer mos_gate_all_tmp9;
OR nch_elvt_mac_gate mos_gate_all_tmp9 -outputlayer mos_gate_all_tmp10;
OR nch_elvt_mac_gate_dnw mos_gate_all_tmp10 -outputlayer mos_gate_all_tmp11;
OR nch_flrsvt_mac_gate mos_gate_all_tmp11 -outputlayer mos_gate_all_tmp12;
OR nch_flrlvt_mac_gate mos_gate_all_tmp12 -outputlayer mos_gate_all_tmp13;
OR nch_flrlvtll_mac_gate mos_gate_all_tmp13 -outputlayer mos_gate_all_tmp14;
OR nch_flrulvt_mac_gate mos_gate_all_tmp14 -outputlayer mos_gate_all_tmp15;
OR nch_flrulvtll_mac_gate mos_gate_all_tmp15 -outputlayer mos_gate_all_tmp16;
OR nch_flrelvt_mac_gate mos_gate_all_tmp16 -outputlayer mos_gate_all_tmp17;
OR nch_12_mac_gate mos_gate_all_tmp17 -outputlayer mos_gate_all_tmp18;
OR nch_12_mac_gate_dnw mos_gate_all_tmp18 -outputlayer mos_gate_all_tmp19;
OR nch_12od15_mac_gate mos_gate_all_tmp19 -outputlayer mos_gate_all_tmp20;
OR nch_12od15_mac_gate_dnw mos_gate_all_tmp20 -outputlayer mos_gate_all_tmp21;
OR ngate_hia12_mac mos_gate_all_tmp21 -outputlayer mos_gate_all_tmp22;
OR pch_svt_mac_gate mos_gate_all_tmp22 -outputlayer mos_gate_all_tmp23;
OR pch_lvt_mac_gate mos_gate_all_tmp23 -outputlayer mos_gate_all_tmp24;
OR pch_lvtll_mac_gate mos_gate_all_tmp24 -outputlayer mos_gate_all_tmp25;
OR pch_ulvt_mac_gate mos_gate_all_tmp25 -outputlayer mos_gate_all_tmp26;
OR pch_ulvtll_mac_gate mos_gate_all_tmp26 -outputlayer mos_gate_all_tmp27;
OR pch_elvt_mac_gate mos_gate_all_tmp27 -outputlayer mos_gate_all_tmp28;
OR pch_flrsvt_mac_gate mos_gate_all_tmp28 -outputlayer mos_gate_all_tmp29;
OR pch_flrlvt_mac_gate mos_gate_all_tmp29 -outputlayer mos_gate_all_tmp30;
OR pch_flrlvtll_mac_gate mos_gate_all_tmp30 -outputlayer mos_gate_all_tmp31;
OR pch_flrulvt_mac_gate mos_gate_all_tmp31 -outputlayer mos_gate_all_tmp32;
OR pch_flrulvtll_mac_gate mos_gate_all_tmp32 -outputlayer mos_gate_all_tmp33;
OR pch_flrelvt_mac_gate mos_gate_all_tmp33 -outputlayer mos_gate_all_tmp34;
OR pch_12_mac_gate mos_gate_all_tmp34 -outputlayer mos_gate_all_tmp35;
OR pch_12od15_mac_gate mos_gate_all_tmp35 -outputlayer mos_gate_all_tmp36;
OR ngate_pg_ulhdsr_mac mos_gate_all_tmp36 -outputlayer mos_gate_all_tmp37;
OR ngate_pd_ulhdsr_mac mos_gate_all_tmp37 -outputlayer mos_gate_all_tmp38;
OR pgate_pu_ulhdsr_mac mos_gate_all_tmp38 -outputlayer mos_gate_all_tmp39;
OR ngate_pg_hdsr_mac mos_gate_all_tmp39 -outputlayer mos_gate_all_tmp40;
OR ngate_pd_hdsr_mac mos_gate_all_tmp40 -outputlayer mos_gate_all_tmp41;
OR pgate_pu_hdsr_mac mos_gate_all_tmp41 -outputlayer mos_gate_all_tmp42;
OR ngate_pg_hcsr_mac mos_gate_all_tmp42 -outputlayer mos_gate_all_tmp43;
OR ngate_pd_hcsr_mac mos_gate_all_tmp43 -outputlayer mos_gate_all_tmp44;
OR pgate_pu_hcsr_mac mos_gate_all_tmp44 -outputlayer mos_gate_all_tmp45;
OR ngate_pg_hc8tsr_mac mos_gate_all_tmp45 -outputlayer mos_gate_all_tmp46;
OR ngate_pd_hc8tsr_mac mos_gate_all_tmp46 -outputlayer mos_gate_all_tmp47;
OR pgate_pu_hc8tsr_mac mos_gate_all_tmp47 -outputlayer mos_gate_all_tmp48;
OR ngate_pg_hc8trpsr_mac mos_gate_all_tmp48 -outputlayer mos_gate_all_tmp49;
OR ngate_pd_hc8trpsr_mac mos_gate_all_tmp49 -outputlayer mos_gate_all_tmp50;
OR ngate_pg_hssr_mac mos_gate_all_tmp50 -outputlayer mos_gate_all_tmp51;
OR ngate_pd_hssr_mac mos_gate_all_tmp51 -outputlayer mos_gate_all_tmp52;
OR pgate_pu_hssr_mac mos_gate_all_tmp52 -outputlayer mos_gate_all_tmp53;
OR ngate_pg_8tsr_mac mos_gate_all_tmp53 -outputlayer mos_gate_all_tmp54;
OR ngate_pd_8tsr_mac mos_gate_all_tmp54 -outputlayer mos_gate_all_tmp55;
OR pgate_pu_8tsr_mac mos_gate_all_tmp55 -outputlayer mos_gate_all_tmp56;
OR ngate_pg_8trpsr_mac mos_gate_all_tmp56 -outputlayer mos_gate_all_tmp57;
OR ngate_pd_8trpsr_mac mos_gate_all_tmp57 -outputlayer mos_gate_all_tmp58;
OR ngate_pg_tpsr_mac mos_gate_all_tmp58 -outputlayer mos_gate_all_tmp59;
OR ngate_pd_tpsr_mac mos_gate_all_tmp59 -outputlayer mos_gate_all_tmp60;
OR pgate_pu_tpsr_mac mos_gate_all_tmp60 -outputlayer mos_gate_all_tmp61;
OR ngate_pg_tprpsr_mac mos_gate_all_tmp61 -outputlayer mos_gate_all_tmp62;
OR ngate_pd_tprpsr_mac mos_gate_all_tmp62 -outputlayer mos_gate_all_tmp63;
OR ngate_pg_dpfsr_mac mos_gate_all_tmp63 -outputlayer mos_gate_all_tmp64;
OR ngate_pd_dpfsr_mac mos_gate_all_tmp64 -outputlayer mos_gate_all_tmp65;
OR pgate_pu_dpfsr_mac mos_gate_all_tmp65 -outputlayer mos_gate_all_tmp66;
OR ngate_pg_camsr_mac mos_gate_all_tmp66 -outputlayer mos_gate_all_tmp67;
OR ngate_pd_camsr_mac mos_gate_all_tmp67 -outputlayer mos_gate_all_tmp68;
OR pgate_pu_camsr_mac mos_gate_all_tmp68 -outputlayer mos_gate_all_tmp69;
OR ngate_pg_camcpsr_mac mos_gate_all_tmp69 -outputlayer mos_gate_all_tmp70;
OR ngate_pd_camcpsr_mac mos_gate_all_tmp70 -outputlayer mos_gate_all_tmp71;
OR ngate_pg_hdcamsr_mac mos_gate_all_tmp71 -outputlayer mos_gate_all_tmp72;
OR ngate_pd_hdcamsr_mac mos_gate_all_tmp72 -outputlayer mos_gate_all_tmp73;
OR pgate_pu_hdcamsr_mac mos_gate_all_tmp73 -outputlayer mos_gate_all_tmp74;
OR ngate_pg_hdcamcpsr_mac mos_gate_all_tmp74 -outputlayer mos_gate_all_tmp75;
OR ngate_pd_hdcamcpsr_mac mos_gate_all_tmp75 -outputlayer mos_gate_all_tmp76;
OR nch_mpodesvt_mac_gate mos_gate_all_tmp76 -outputlayer mos_gate_all_tmp77;
OR nch_mpodelvt_mac_gate mos_gate_all_tmp77 -outputlayer mos_gate_all_tmp78;
OR nch_mpodeulvt_mac_gate mos_gate_all_tmp78 -outputlayer mos_gate_all_tmp79;
OR nch_mpodeelvt_mac_gate mos_gate_all_tmp79 -outputlayer mos_gate_all_tmp80;
OR nch_mpodelvtll_mac_gate mos_gate_all_tmp80 -outputlayer mos_gate_all_tmp81;
OR nch_mpodeulvtll_mac_gate mos_gate_all_tmp81 -outputlayer mos_gate_all_tmp82;
OR nch_mpode12_mac_gate mos_gate_all_tmp82 -outputlayer mos_gate_all_tmp83;
OR nch_mpode12od15_mac_gate mos_gate_all_tmp83 -outputlayer mos_gate_all_tmp84;
OR pch_mpodesvt_mac_gate mos_gate_all_tmp84 -outputlayer mos_gate_all_tmp85;
OR pch_mpodelvt_mac_gate mos_gate_all_tmp85 -outputlayer mos_gate_all_tmp86;
OR pch_mpodeulvt_mac_gate mos_gate_all_tmp86 -outputlayer mos_gate_all_tmp87;
OR pch_mpodeelvt_mac_gate mos_gate_all_tmp87 -outputlayer mos_gate_all_tmp88;
OR pch_mpodelvtll_mac_gate mos_gate_all_tmp88 -outputlayer mos_gate_all_tmp89;
OR pch_mpodeulvtll_mac_gate mos_gate_all_tmp89 -outputlayer mos_gate_all_tmp90;
OR pch_mpode12_mac_gate mos_gate_all_tmp90 -outputlayer mos_gate_all_tmp91;
OR pch_mpode12od15_mac_gate mos_gate_all_tmp91 -outputlayer mos_gate_all_tmp92;
OR npode_svt_mac_gate mos_gate_all_tmp92 -outputlayer mos_gate_all_tmp93;
OR npode_lvt_mac_gate mos_gate_all_tmp93 -outputlayer mos_gate_all_tmp94;
OR npode_ulvt_mac_gate mos_gate_all_tmp94 -outputlayer mos_gate_all_tmp95;
OR npode_elvt_mac_gate mos_gate_all_tmp95 -outputlayer mos_gate_all_tmp96;
OR npode_lvtll_mac_gate mos_gate_all_tmp96 -outputlayer mos_gate_all_tmp97;
OR npode_ulvtll_mac_gate mos_gate_all_tmp97 -outputlayer mos_gate_all_tmp98;
OR npode_12_mac_gate mos_gate_all_tmp98 -outputlayer mos_gate_all_tmp99;
OR npode_12od15_mac_gate mos_gate_all_tmp99 -outputlayer mos_gate_all_tmp100;
OR ppode_svt_mac_gate mos_gate_all_tmp100 -outputlayer mos_gate_all_tmp101;
OR ppode_lvt_mac_gate mos_gate_all_tmp101 -outputlayer mos_gate_all_tmp102;
OR ppode_ulvt_mac_gate mos_gate_all_tmp102 -outputlayer mos_gate_all_tmp103;
OR ppode_elvt_mac_gate mos_gate_all_tmp103 -outputlayer mos_gate_all_tmp104;
OR ppode_lvtll_mac_gate mos_gate_all_tmp104 -outputlayer mos_gate_all_tmp105;
OR ppode_ulvtll_mac_gate mos_gate_all_tmp105 -outputlayer mos_gate_all_tmp106;
OR ppode_12_mac_gate mos_gate_all_tmp106 -outputlayer mos_gate_all_tmp107;
OR ppode_12od15_mac_gate mos_gate_all_tmp107 -outputlayer mos_gate_all_tmp108;
OR vargt mos_gate_all_tmp108 -outputlayer mos_gate_all_tmp109;
OR vargt_12 mos_gate_all_tmp109 -outputlayer mos_gate_all_tmp110;
OR vargt_12od15 mos_gate_all_tmp110 -outputlayer all_mos_gates;
SELECT -interact tndiff_all all_mos_gates -outputlayer tndiff_gates;
SELECT -interact tpdiff_all all_mos_gates -outputlayer tpdiff_gates;
COPY nwdio_r -outputlayer all_diode_form;
SELECT -interact tndiff_all all_diode_form -outputlayer tndiff_diode;
SELECT -interact tpdiff_all all_diode_form -outputlayer tpdiff_diode;
OR npode_svt_mac_gate_edge npode_lvt_mac_gate_edge -outputlayer all_rdiff_tmp1;
OR npode_ulvt_mac_gate_edge all_rdiff_tmp1 -outputlayer all_rdiff_tmp2;
OR npode_elvt_mac_gate_edge all_rdiff_tmp2 -outputlayer all_rdiff_tmp3;
OR npode_lvtll_mac_gate_edge all_rdiff_tmp3 -outputlayer all_rdiff_tmp4;
OR npode_ulvtll_mac_gate_edge all_rdiff_tmp4 -outputlayer all_rdiff_tmp5;
OR npode_12_mac_gate_edge all_rdiff_tmp5 -outputlayer all_rdiff_tmp6;
OR npode_12od15_mac_gate_edge all_rdiff_tmp6 -outputlayer all_rdiff_tmp7;
OR ppode_svt_mac_gate_edge all_rdiff_tmp7 -outputlayer all_rdiff_tmp8;
OR ppode_lvt_mac_gate_edge all_rdiff_tmp8 -outputlayer all_rdiff_tmp9;
OR ppode_ulvt_mac_gate_edge all_rdiff_tmp9 -outputlayer all_rdiff_tmp10;
OR ppode_elvt_mac_gate_edge all_rdiff_tmp10 -outputlayer all_rdiff_tmp11;
OR ppode_lvtll_mac_gate_edge all_rdiff_tmp11 -outputlayer all_rdiff_tmp12;
OR ppode_ulvtll_mac_gate_edge all_rdiff_tmp12 -outputlayer all_rdiff_tmp13;
OR ppode_12_mac_gate_edge all_rdiff_tmp13 -outputlayer all_rdiff_tmp14;
OR ppode_12od15_mac_gate_edge all_rdiff_tmp14 -outputlayer all_rdiff_tmp15;
OR var_nw_rf_nw all_rdiff_tmp15 -outputlayer all_rdiff_tmp16;
OR var_nw_rf12_nw all_rdiff_tmp16 -outputlayer all_rdiff_tmp17;
OR var_nw_rf12od15_nw all_rdiff_tmp17 -outputlayer all_rdiff_tmp18;
OR var_nw_rf all_rdiff_tmp18 -outputlayer all_rdiff_tmp19;
OR var_nw_rf12 all_rdiff_tmp19 -outputlayer all_rdiff_tmp20;
OR var_nw_rf12od15 all_rdiff_tmp20 -outputlayer all_rdiff_form;
SELECT -interact tndiff_all all_rdiff_form -outputlayer tndiff_r;
SELECT -interact tpdiff_all all_rdiff_form -outputlayer tpdiff_r;
OR tndiff_gates tndiff_diode -outputlayer all_tndiff_remove_tmp1;
OR tndiff_r all_tndiff_remove_tmp1 -outputlayer all_tndiff_remove_tmp2;
NOT tndiff_all all_tndiff_remove_tmp2 -outputlayer tndiff_RC;
NOT tndiff_all tndiff_RC -outputlayer tndiff;
OR tpdiff_gates tpdiff_diode -outputlayer all_tpdiff_remove_tmp1;
OR tpdiff_r all_tpdiff_remove_tmp1 -outputlayer all_tpdiff_remove_tmp2;
NOT tpdiff_all all_tpdiff_remove_tmp2 -outputlayer tpdiff_RC;
NOT tpdiff_all tpdiff_RC -outputlayer tpdiff;
CONNECT tndiff tndiff_RC;
CONNECT MD_OD_N tndiff_RC -BY n_odtap;
CONNECT MD_OD_N_CPP85 tndiff_RC -BY n_odtap;
CONNECT MD_OD_N_IO tndiff_RC -BY n_odtap;
CONNECT MD_OD_N_SRM tndiff_RC -BY n_odtap_srm;
CONNECT cnbase1 tndiff_RC -BY nplug;
CONNECT tndiff_RC tiod;
CONNECT tndiff_RC tndiff_bjt;
CONNECT tndiff_RC tndiff_dio;
CONNECT tndiff_RC tndiff_sdi;
CONNECT tndiff_RC tpdiff;
CONNECT tndiff_bjt tndiff_RC;
CONNECT tndiff_sdi tndiff_RC;
SCONNECT tndiff_RC nxwell -BY nplug;
CONNECT tpdiff tpdiff_RC;
CONNECT tpdiff_RC tndiff_RC;
CONNECT MD_OD_P tpdiff_RC -BY p_odtap;
CONNECT MD_OD_P_CPP85 tpdiff_RC -BY p_odtap;
CONNECT MD_OD_P_IO tpdiff_RC -BY p_odtap;
CONNECT MD_OD_P_SRM tpdiff_RC -BY p_odtap_srm;
CONNECT tndiff tpdiff_RC;
CONNECT tpdiff_RC tiod;
CONNECT tpdiff_RC tpdiff_bjt;
CONNECT tpdiff_RC tpdiff_dio;
CONNECT tpdiff_bjt tpdiff_RC;
SCONNECT tpdiff_RC coll1 -BY pplug;
SCONNECT tpdiff_RC psub -BY pplug;
CONNECT n_fpoly_io nch_12_mac_gate_dnw;
CONNECT n_fpoly_io nch_12_mac_gate;
CONNECT n_fpoly_io nch_12od15_mac_gate_dnw;
CONNECT n_fpoly_io nch_12od15_mac_gate;
CONNECT n_fpoly_elvt nch_elvt_mac_gate_dnw;
CONNECT n_fpoly_elvt nch_elvt_mac_gate;
CONNECT n_fpoly_elvt nch_flrelvt_mac_gate;
CONNECT n_fpoly_lvt nch_flrlvt_mac_gate;
CONNECT n_fpoly_lvtll nch_flrlvtll_mac_gate;
CONNECT n_fpoly_svt nch_flrsvt_mac_gate;
CONNECT n_fpoly_ulvt nch_flrulvt_mac_gate;
CONNECT n_fpoly_ulvtll nch_flrulvtll_mac_gate;
CONNECT n_fpoly_lvt nch_lvt_mac_gate_dnw;
CONNECT n_fpoly_lvt nch_lvt_mac_gate;
CONNECT n_fpoly_lvtll nch_lvtll_mac_gate_dnw;
CONNECT n_fpoly_lvtll nch_lvtll_mac_gate;
CONNECT n_fpoly_io nch_mpode12_mac_gate;
CONNECT n_fpoly_io nch_mpode12od15_mac_gate;
CONNECT n_fpoly_elvt nch_mpodeelvt_mac_gate;
CONNECT n_fpoly_lvt nch_mpodelvt_mac_gate;
CONNECT n_fpoly_lvtll nch_mpodelvtll_mac_gate;
CONNECT n_fpoly_svt nch_mpodesvt_mac_gate;
CONNECT n_fpoly_ulvt nch_mpodeulvt_mac_gate;
CONNECT n_fpoly_ulvtll nch_mpodeulvtll_mac_gate;
CONNECT n_fpoly_svt nch_svt_mac_gate_dnw;
CONNECT n_fpoly_svt nch_svt_mac_gate;
CONNECT n_fpoly_ulvt nch_ulvt_mac_gate_dnw;
CONNECT n_fpoly_ulvt nch_ulvt_mac_gate;
CONNECT n_fpoly_ulvtll nch_ulvtll_mac_gate_dnw;
CONNECT n_fpoly_ulvtll nch_ulvtll_mac_gate;
CONNECT n_fpoly_srm ngate_pd_8trpsr_mac;
CONNECT n_fpoly_srm ngate_pd_8tsr_mac;
CONNECT n_fpoly_srm ngate_pd_camcpsr_mac;
CONNECT n_fpoly_srm ngate_pd_camsr_mac;
CONNECT n_fpoly_srm ngate_pd_dpfsr_mac;
CONNECT n_fpoly_srm ngate_pd_hc8trpsr_mac;
CONNECT n_fpoly_srm ngate_pd_hc8tsr_mac;
CONNECT n_fpoly_srm ngate_pd_hcsr_mac;
CONNECT n_fpoly_srm ngate_pd_hdcamcpsr_mac;
CONNECT n_fpoly_srm ngate_pd_hdcamsr_mac;
CONNECT n_fpoly_srm ngate_pd_hdsr_mac;
CONNECT n_fpoly_srm ngate_pd_hssr_mac;
CONNECT n_fpoly_srm ngate_pd_tprpsr_mac;
CONNECT n_fpoly_srm ngate_pd_tpsr_mac;
CONNECT n_fpoly_srm ngate_pd_ulhdsr_mac;
CONNECT n_fpoly_srm ngate_pg_8trpsr_mac;
CONNECT n_fpoly_srm ngate_pg_8tsr_mac;
CONNECT n_fpoly_srm ngate_pg_camcpsr_mac;
CONNECT n_fpoly_srm ngate_pg_camsr_mac;
CONNECT n_fpoly_srm ngate_pg_dpfsr_mac;
CONNECT n_fpoly_srm ngate_pg_hc8trpsr_mac;
CONNECT n_fpoly_srm ngate_pg_hc8tsr_mac;
CONNECT n_fpoly_srm ngate_pg_hcsr_mac;
CONNECT n_fpoly_srm ngate_pg_hdcamcpsr_mac;
CONNECT n_fpoly_srm ngate_pg_hdcamsr_mac;
CONNECT n_fpoly_srm ngate_pg_hdsr_mac;
CONNECT n_fpoly_srm ngate_pg_hssr_mac;
CONNECT n_fpoly_srm ngate_pg_tprpsr_mac;
CONNECT n_fpoly_srm ngate_pg_tpsr_mac;
CONNECT n_fpoly_srm ngate_pg_ulhdsr_mac;
CONNECT p_fpoly_io pch_12_mac_gate;
CONNECT p_fpoly_io pch_12od15_mac_gate;
CONNECT p_fpoly_elvt pch_elvt_mac_gate;
CONNECT p_fpoly_elvt pch_flrelvt_mac_gate;
CONNECT p_fpoly_lvt pch_flrlvt_mac_gate;
CONNECT p_fpoly_lvtll pch_flrlvtll_mac_gate;
CONNECT p_fpoly_svt pch_flrsvt_mac_gate;
CONNECT p_fpoly_ulvt pch_flrulvt_mac_gate;
CONNECT p_fpoly_ulvtll pch_flrulvtll_mac_gate;
CONNECT p_fpoly_lvt pch_lvt_mac_gate;
CONNECT p_fpoly_lvtll pch_lvtll_mac_gate;
CONNECT p_fpoly_io pch_mpode12_mac_gate;
CONNECT p_fpoly_io pch_mpode12od15_mac_gate;
CONNECT p_fpoly_elvt pch_mpodeelvt_mac_gate;
CONNECT p_fpoly_lvt pch_mpodelvt_mac_gate;
CONNECT p_fpoly_lvtll pch_mpodelvtll_mac_gate;
CONNECT p_fpoly_svt pch_mpodesvt_mac_gate;
CONNECT p_fpoly_ulvt pch_mpodeulvt_mac_gate;
CONNECT p_fpoly_ulvtll pch_mpodeulvtll_mac_gate;
CONNECT p_fpoly_svt pch_svt_mac_gate;
CONNECT p_fpoly_ulvt pch_ulvt_mac_gate;
CONNECT p_fpoly_ulvtll pch_ulvtll_mac_gate;
CONNECT p_fpoly_srm pgate_pu_8tsr_mac;
CONNECT p_fpoly_srm pgate_pu_camsr_mac;
CONNECT p_fpoly_srm pgate_pu_dpfsr_mac;
CONNECT p_fpoly_srm pgate_pu_hc8tsr_mac;
CONNECT p_fpoly_srm pgate_pu_hcsr_mac;
CONNECT p_fpoly_srm pgate_pu_hdcamsr_mac;
CONNECT p_fpoly_srm pgate_pu_hdsr_mac;
CONNECT p_fpoly_srm pgate_pu_hssr_mac;
CONNECT p_fpoly_srm pgate_pu_tpsr_mac;
CONNECT p_fpoly_srm pgate_pu_ulhdsr_mac;
CONNECT n_fpoly_io ngate_hia12_mac;
CONNECT vargt n_fpoly_ulvt;
CONNECT vargt_12 n_fpoly_io_ulvt;
CONNECT vargt_12od15 n_fpoly_io_ulvt;
CONNECT n_fpoly_io npode_12_mac_gate;
CONNECT n_fpoly_io npode_12od15_mac_gate;
CONNECT n_fpoly_elvt npode_elvt_mac_gate;
CONNECT n_fpoly_lvt npode_lvt_mac_gate;
CONNECT n_fpoly_lvtll npode_lvtll_mac_gate;
CONNECT n_fpoly_svt npode_svt_mac_gate;
CONNECT n_fpoly_ulvt npode_ulvt_mac_gate;
CONNECT n_fpoly_ulvtll npode_ulvtll_mac_gate;
CONNECT p_fpoly_io ppode_12_mac_gate;
CONNECT p_fpoly_io ppode_12od15_mac_gate;
CONNECT p_fpoly_elvt ppode_elvt_mac_gate;
CONNECT p_fpoly_lvt ppode_lvt_mac_gate;
CONNECT p_fpoly_lvtll ppode_lvtll_mac_gate;
CONNECT p_fpoly_svt ppode_svt_mac_gate;
CONNECT p_fpoly_ulvt ppode_ulvt_mac_gate;
CONNECT p_fpoly_ulvtll ppode_ulvtll_mac_gate;
#!encrypt#!4#!)b$q#!encrypt#!4#!N+0g#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!7#!N-'.XRs#!encrypt#!11#!N+MxOZC5xjQ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA\lz
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$_%wi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!N-'.XRsfeSAoGRzC9#!encrypt#!2#!g
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+fQ#!encrypt#!15#!N6[(9=oKZwM3w-N#!encrypt#!17#!N-'.XRsfeSAoGRzC9#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA\Ez
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!7#!N-'.XRs#!encrypt#!14#!NX}!DpYHJ$_%w{#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA\Sz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+fQ#!encrypt#!15#!N6[(9=oKZwM3wTN#!encrypt#!17#!N-'.XRsfeSAoGRzC9#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA\)z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!7#!N-'.XRs#!encrypt#!14#!NX}!DpYHJ$_%w}#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA\cz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_%w*#!encrypt#!14#!NX}!DpYHJ$_%wT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N-'.XRsfeSAo#!encrypt#!2#!g
#!encrypt#!9#!t-L.=irb7#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+fQ#!encrypt#!29#!N6H_Z=M@dnM^E5\7(WR.-/e`\ kPC#!encrypt#!9#!N+0gq^W:%#!encrypt#!12#!N+,k#K"@_/)1#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!N-'.XRsfmhA^Gv`J#!encrypt#!2#!g
#!encrypt#!8#!t-L.6RY4#!encrypt#!16#!N-'.XRsfmhA^Gv`J#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!N-'.XRsfmhA^Gv`J}^miFD2#!encrypt#!2#!g
#!encrypt#!9#!t-L.=irb7#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+fQ#!encrypt#!29#!N6Hpd=M@dnM^E5\7(WR.-/e`\ kPC#!encrypt#!9#!N+0gq^W:%#!encrypt#!12#!N+,k#K"@_/)1#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!N-'.XRsfmhA^Gv`~#!encrypt#!2#!g
#!encrypt#!8#!t-L.6RY4#!encrypt#!16#!N-'.XRsfmhA^Gv`~#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!N-'.XRsfmhA^Gv`~}^miFD2#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!18#!N6((9=If@quOv`%}Yl#!encrypt#!8#!N+0k$~G%#!encrypt#!18#!N6((9=If@quOv`%}Yl#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!9#!N-'uqeo@x#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!19#!N6((9=If@qs GzK ;36#!encrypt#!8#!N+0k$~G%#!encrypt#!19#!N6((9=If@qs GzK ;36#!encrypt#!9#!N-'.B|_]@#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!N-'.B|_]@#4.K#KOn}j#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!19#!N6((9=If@qs GzK ;36#!encrypt#!8#!N+0k$~G%#!encrypt#!19#!N6((9=If@qs GzK ;36#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUAVSz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_%h*#!encrypt#!19#!N-'.B|_]@#4.K#KOn}j#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!2#!g
#!encrypt#!3#!{t|#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!9#!N-'.B|_]@#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUAVcz
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!19#!N6((9=If@qs GzK ;36#!encrypt#!8#!N+0k$~G%#!encrypt#!19#!N6((9=If@qs GzK ;36#!encrypt#!14#!NX}!DpYHJ$_%hT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!N-'Rr=h7UyaJU#!encrypt#!2#!g
#!encrypt#!6#!)pkJer#!encrypt#!5#!N+Ek(#!encrypt#!18#!N6((9=If@quOv`%}Yl#!encrypt#!8#!N+0k$~G%#!encrypt#!18#!N6((9=If@quOv`%}Yl#!encrypt#!9#!N-'uqeo@x#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUAV"z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_%hJ#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!N-'uqeo@x#&x=cL #!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA~<z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$_%F-#!encrypt#!4#!N+-]#!encrypt#!21#!N6t@6Rsf;# t2yK#}*QE9#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!N-'Rr=P[ZmM$Tt'.9#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!16#!N-'uqeo@x#&x=cL #!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!N-'uqeo@x#&x=cL }*ji&#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!N-'Rr=P[ZmM$Tt'.9#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!N-'Rr=P[ZmM$Tt'.9"mLW4#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!4#!N+0g#!encrypt#!19#!N6K}L7md}#aTzYK4AP6#!encrypt#!21#!N-'uqeo@x#&x=cL }*ji&#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA~Sz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_%F*#!encrypt#!23#!N-'.XRsfmhA^Gv`J}^miFD2#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA~)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!4#!N+0g#!encrypt#!19#!N6K}L7md}#aTzYK4Ai6#!encrypt#!21#!N-'uqeo@x#&x=cL }*ji&#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA~cz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_%FT#!encrypt#!23#!N-'.XRsfmhA^Gv`~}^miFD2#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA~.z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_%F}#!encrypt#!14#!NX}!DpYHJ$_%F4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!N-'uqeo@x#&x=cL }jGTD#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!4#!N+0g#!encrypt#!19#!N6K}L7md}#aTzYK4AP6#!encrypt#!22#!N-'Rr=P[ZmM$Tt'.9"mLW4#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA5/z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_%xy#!encrypt#!23#!N-'.XRsfmhA^Gv`J}^miFD2#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA5<z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!4#!N+0g#!encrypt#!19#!N6K}L7md}#aTzYK4Ai6#!encrypt#!22#!N-'Rr=P[ZmM$Tt'.9"mLW4#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA5lz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_%xi#!encrypt#!23#!N-'.XRsfmhA^Gv`~}^miFD2#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA5mz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_%x-#!encrypt#!14#!NX}!DpYHJ$_%x=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!N-'Rr=P[ZmM$Tt'.9"g_vJ#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!4#!N8|_#!encrypt#!6#!NVkLz<#!encrypt#!12#!N-'.XRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA5Sz
#!encrypt#!2#!k1#!encrypt#!21#!N-'uqeo@x#&x=cL }jGTD#!encrypt#!22#!N-'Rr=P[ZmM$Tt'.9"g_vJ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA5)z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_%x*#!encrypt#!14#!NX}!DpYHJ$_%x}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!4#!N@w_#!encrypt#!6#!NVkLSR#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N$>`qilHi##(zX#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!8#!N+y#TKB\#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!17#!N-'Rr=P[ZmM$Tt'.9#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!N$>`qRsfeSAoG{@h#b3+hV2X`r#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!16#!NxwLq1_tUvMvGaLl#!encrypt#!5#!N;2RN#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1_tUvMvGvOc}}S2#!encrypt#!6#!N;2&L`#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NxwLq1_9UvMJ6C#!encrypt#!6#!N;2&Bu#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NxwLq1_9UDMJ6C#!encrypt#!7#!N;2&a0h#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!16#!NxwLq1__UyM4GaLl#!encrypt#!6#!N;2&LC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!16#!NxwLq1_tU$MvGaLl#!encrypt#!6#!N;2R n#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1_tU$MvGvOc}}S2#!encrypt#!6#!N;2&L`#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!16#!NxwLq1__UvM4GaLl#!encrypt#!6#!N;2&|X#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NxwLq@_9UvMJ6C#!encrypt#!6#!N;2&aC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NxwLq1__U$MJ6C#!encrypt#!6#!N;2&NX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_!I#sOzY\#!encrypt#!6#!N;2&aX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!NxwLq1_9UDM4L`..n#!encrypt#!6#!N;2&aC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NxwLq1'HzyMJ6C#!encrypt#!6#!N;2&LC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!18#!NxwLq1__U1MFG-K],j#!encrypt#!5#!N;2R #!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!25#!NVk8qd"f'\QOy0qQ%"2{$:0`I#!encrypt#!6#!N;2&|X#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!25#!N-'uqd"f'\QOy0qQ%"2{$:0`I#!encrypt#!6#!N;2RBI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!10#!N&kJ9=P[Zm#!encrypt#!7#!N;2&r|V#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!N@w.\DsY;##(zX#!encrypt#!6#!N;2&rn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!N@w.\DsY;DMiuaz#!encrypt#!6#!N;2&rI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NQy#q"Gyk#Bl9C3#!encrypt#!6#!N;2&LC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NQ4wq"Gyk#Bl9C3#!encrypt#!6#!N;2&L`#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!N8|.&^+R%#;^{C%QL#!encrypt#!6#!N;2Rrn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!22#!N8|.&^+R%#9GE[K:,Sger|#!encrypt#!5#!N;2R #!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!22#!N8|.&^+R%#HGE[K:,Sger|#!encrypt#!6#!N;2nBX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!N8|.&^+R%#{lU53Q6#!encrypt#!5#!N;2&J#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NcMPqf_<U\`Ov1L#!encrypt#!6#!N;2&BC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NcMPqf_<U\`O-`%}Y*cL#!encrypt#!7#!N;2&mIV#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!NIn+K%_@x#{#!encrypt#!6#!N;2&rn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!Nfn+K%_@x#{#!encrypt#!6#!N;2&me#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!NEn+K%_@x#{#!encrypt#!6#!N;2&Qu#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!Ndn+K%_@x#{#!encrypt#!5#!N;2& #!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!NGn+K%_@x#{#!encrypt#!6#!N;2RBX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!NYn+K%_@x#{#!encrypt#!6#!N;2RNn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!N.n+K%_@x#{#!encrypt#!6#!N;2R|e#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!11#!Nwn+K%_@x#{#!encrypt#!6#!N;2nru#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!12#!NIK.7K?fZmM{#!encrypt#!6#!N;2nLX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!12#!NIt.7K?fZmM{#!encrypt#!6#!N;2OBe#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!12#!NIu.7K?fZmM{#!encrypt#!6#!N;27Ju#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NIn+K%_[ZmMTGp#!encrypt#!6#!N;2&aX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!Nfn+K%_[ZmMTGp#!encrypt#!6#!N;2&Ln#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NEn+K%_[ZmMTGp#!encrypt#!6#!N;2&Je#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!18#!NEn+K%_[ZmMTGpKb1c#!encrypt#!6#!N;2&JC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!Ndn+K%_[ZmMTGp#!encrypt#!6#!N;2RBu#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NGn+K%_[ZmMTGp#!encrypt#!5#!N;2RN#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NYn+K%_[ZmMTGp#!encrypt#!6#!N;2RQX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!N.n+K%_[ZmMTGp#!encrypt#!6#!N;2R n#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NfD_ZmYdU_,h>53#!encrypt#!6#!N;2nm`#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NfD_ZeYdU_,h>53#!encrypt#!6#!N;2nrI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NED_ZeYdU_,h>53#!encrypt#!6#!N;2nrI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NYD_Z0YdU_,h>53#!encrypt#!6#!N;2RNI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!13#!N-'uq"L<yOMx6#!encrypt#!6#!N;2RLe#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!N-'Rr=MiJw{OTY#!encrypt#!6#!N;2R u#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!19#!N-'uqK?[%_=JUi.j}7S#!encrypt#!5#!N;2&|#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!16#!N-'uq\B<tc`JU`Z.#!encrypt#!5#!N;2&|#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!19#!Nfn+K%_[ZmMvGSo,}7S#!encrypt#!6#!N;2&B0#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!19#!Nfn+K%_[ZmMvGSot}7S#!encrypt#!6#!N;2&B0#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!Nfn+K%_[ZmMvGSoJj"M^#!encrypt#!6#!N;2&B0#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1_%%cE#G1Lmn*3H#!encrypt#!6#!N;2&Ln#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!24#!NxwLq1_%%cE#G1Lmn*3HrZlV#!encrypt#!6#!N;2Rru#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1_%%cE#G1Lmn*3>#!encrypt#!6#!N;2Rru#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!24#!NxwLq1_%%cE#G1Lmn*3>rZlV#!encrypt#!6#!N;2&aX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!25#!NxwLq1_%%cE#G1Lmn*3>rZlV;#!encrypt#!6#!N;2&Ln#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!26#!NxwLq1_%%cE#G[.*nQ38D}Xe q#!encrypt#!6#!N;2nre#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq@_%%cE#G1Lmn*3H#!encrypt#!6#!N;2&Ln#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!24#!NxwLq@_%%cE#G1Lmn*3HrZlV#!encrypt#!6#!N;2&LC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_!9#sOzY\#!encrypt#!6#!N;2&mI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_!9#5OzY\#!encrypt#!6#!N;2&L0#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_!9#POzY\#!encrypt#!6#!N;2&mn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_!9##OzY\#!encrypt#!6#!N;2&L0#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_!9#COzY\#!encrypt#!6#!N;2&mm#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq@_4mmMhpC^#!encrypt#!5#!N;2&J#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!NxwLq@_F=j)O#ad]N#!encrypt#!8#!N;2&audO#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!16#!NxwLq1_7G1McGRe*#!encrypt#!6#!N;2Rrm#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!29#!NxwLq1_7G1McGRe*}7m$RuD`<7a5}#!encrypt#!12#!N;2&mmfWz 5g#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NxwLq1_7G1McGRe*}(gdN#!encrypt#!6#!N;2&am#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1_7G1McGA'x}*c2#!encrypt#!6#!N;2&NC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!NxwLq1_7GvTOv`%}Y#!encrypt#!5#!N;2RN#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!30#!NxwLq1_7GvTOv`%}Y"MeVoXj gfc|t#!encrypt#!12#!N;2&mIfWz 5g#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!22#!NxwLq1_7GvTOv`%}Y"22/;#!encrypt#!6#!N;2&Bn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!25#!NxwLq1_7GvTO2SK#}*QErqXkq#!encrypt#!6#!N;2&Bu#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NxwLq1_7GvTOv`Gm]"m!^#!encrypt#!6#!N;2RrC#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!19#!NxwLq1_!9#qw_`HQ!ng#!encrypt#!6#!N;2&aX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NBep&=LKP/,OTY'l9"gL#!encrypt#!6#!N;2nLu#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NBep&=LKP/,OTY'l9"gLp#!encrypt#!5#!N;27a#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NBep&=LKP/,OTY'l9"mGN#!encrypt#!6#!N;2&me#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!NxwLq1_]'XYOv`%}Y#!encrypt#!5#!N;2&L#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NxwLq1_]'XYOv`%}Y"S=B#!encrypt#!6#!N;2&aX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!17#!NxwLq1_s*|dOv`%}Y#!encrypt#!5#!N;2&a#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NxwLq1_s*|dOv`%}Y"S=B#!encrypt#!5#!N;2&m#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NxwLq1_<'XYO=Y\QL"mGN#!encrypt#!5#!N;2&L#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1dB(#"?f"K#}*QE#!encrypt#!6#!N;2&aX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!24#!NxwLq1dB(#"?f"K#}*QErJTK#!encrypt#!6#!N;2&au#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!Ncq* =MiJ\`OTY#!encrypt#!6#!N;2&rX#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!Ncq*B|_l{DAoG1L#!encrypt#!6#!N;2&rm#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1dB(#g/HvK#}*QE#!encrypt#!26#!N;2&LsKQ(D5]uCLJj"SqpDi`('#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!21#!NxwLq1_<) M4#<XQL"mGN#!encrypt#!6#!N;2&L0#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!14#!NxwLq1_4^pQOHQ#!encrypt#!7#!N;2&rXV#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq1_4^pQOpl##!encrypt#!20#!N;2&LCfboKMSGz&ml"uU#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!13#!NxwLq1_4^pQO-#!encrypt#!6#!N;2Rmn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!20#!NxwLq1_4^pQO-`Ux>Xje#!encrypt#!6#!N;2Rmn#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!18#!NxwLq1_4^pQOv`%}YO#!encrypt#!6#!N;2&|X#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq1_4^pQOML9#!encrypt#!6#!N;2&mI#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!15#!NxwLq1_4^pQOMLt#!encrypt#!6#!N;2&Q`#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!13#!NZwLqwa@y#"I2#!encrypt#!6#!N;2RN`#!encrypt#!2#!g
#!encrypt#!8#!WOe_{>6\#!encrypt#!13#!NZwLqwa@y#"IF#!encrypt#!6#!N;2RQm#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!7#!NxwLq1A#!encrypt#!8#!Nq((9=I##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!NxwLq1_;Z/:#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!7#!NxwLq@A#!encrypt#!8#!Nq((9=m##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!NxwLq@_;Z/:#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!11#!NxwLqNSd }G#!encrypt#!12#!Nq((9=NHo%$l#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLqNSd }Mtz53#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!4#!NVk8#!encrypt#!8#!NVkGC<R4#!encrypt#!15#!NxwLqNSd }Mtz53#!encrypt#!11#!NxwLq1_;Z/:#!encrypt#!11#!NxwLq@_;Z/:#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA<Ez
#!encrypt#!2#!k1#!encrypt#!9#!N-'uqeo@x#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!13#!N-'Rr=h7UyaJU#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA<Sz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_%a{#!encrypt#!14#!NX}!DpYHJ$_%a*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUA<cz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_%aT#!encrypt#!9#!N-'uqeo@x#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!N$>`qRsf9|1O$hsQZW<ur7#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!N$>`qRsf9|1O$hsQZW<urc=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXS<z
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!14#!N6&nq?A5U\`O!:#!encrypt#!14#!NX}!DpYHJ$__`-#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!33#!N$>`qRsf9|1O$hsQZW<urxHxrR12MRh0?#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6&.7K?fZmM{l#!encrypt#!22#!N$>`qRsf9|1O$hsQZW<ur7#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urpwA=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urpwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!27#!N$>`qRsf9|1O$hsQZW<urpwA=P/#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!31#!N$>`qRsf9|1O$hsQZW<urpwA=P"bK Y#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urpwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urkwA=#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXScz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$__`T#!encrypt#!13#!N-'Rr=h7UyaJU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurpP#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6&.7K?fZmM{l#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurpP#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurpwA=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurpwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!27#!N$>`qRsf9|1O$hsQZWpurpwA=P/#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurpP#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!31#!N$>`qRsf9|1O$hsQZWpurpwA=P"bK Y#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurpP#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurpwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!N$>`qRsf9|1O$hsQZWpurpP`;|_L#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXcmz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$__2=#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!N$>`qRsf9|1O$hsQZWpur}4N S#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!N$>`qRsf9|1O$hsQZWpurOGX#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!24#!N$>`qRsf9|1O$hsQZWpurOGX#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!N$>`qRsf9|1O$hsQZWpur7#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!24#!N$>`qRsf9|1O$hsQZWpurOGX#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurc=#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!14#!N6&cq?A5U\`O!:#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!33#!N$>`qRsf9|1O$hsQZWpurxHxrR12MKh0?#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXw/z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__4y#!encrypt#!19#!N-'.B|_]@#4.K#KOn}j#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurkwA=#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6u.7K?fZmM{l#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpur>wA=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurkwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!27#!N$>`qRsf9|1O$hsQZWpurkwA=P/#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!24#!N$>`qRsf9|1O$hsQZWpurOGX#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!31#!N$>`qRsf9|1O$hsQZWpurkwA=P"bK Y#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!24#!N$>`qRsf9|1O$hsQZWpurOGX#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurkwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpur'wA=#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N8|. |_U(##(zX#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!14#!N$>`qilHi##(zX#!encrypt#!4#!N+-]#!encrypt#!17#!N6:(qGi3YC5O7C.ju#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!18#!N3f/K\?fmjYepEh&]*#!encrypt#!12#!Nf9M;DsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!19#!N6wLq}(>VjMx6c\ }y6#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!N8|.C^+R%#\#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!11#!N8|.C^+R%#\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXu/z
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-]#!encrypt#!19#!N6wLq}(>VjM{EX#7} 6#!encrypt#!14#!NX}!DpYHJ$__/y#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N8|.C^+R%#(Ou6##!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!11#!N8|.C^+R%#\#!encrypt#!15#!N8|.C^+R%#(Ou6##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXulz
#!encrypt#!2#!k1#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!14#!NX}!DpYHJ$__/i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!9#!N8|.C^+R%#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!8#!N+0k$~G%#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!9#!N8|.C^+R%#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXuEz
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-]#!encrypt#!19#!N6((9=mf1c,nGN./!K6#!encrypt#!14#!NX}!DpYHJ$__/{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!N8|.C^+R%#;:{#hQ#Wu#!encrypt#!2#!g
#!encrypt#!6#!=(k9G3#!encrypt#!4#!N+fQ#!encrypt#!2#!Nd#!encrypt#!9#!N8|.C^+R%#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N8|.C^+R%#Q#u5#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!N8|.C^+R%#Q#u5#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!N8|.C^+R%#T#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N8|.C^+R%#Q#u5#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N8|.C^+R%#u #!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-]#!encrypt#!13#!N6u.7K?fZmM{l#!encrypt#!11#!N8|.C^+R%#T#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!Nof/{~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N8|.C^+R%#_\#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!12#!N8|.C^+R%#_\#!encrypt#!12#!N8|.C^+R%#u #!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N8|.C^+R%#_\GJ~#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!15#!N8|.C^+R%#_\GJ~#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!N8|.C^+R%#_\GJ~Qn}e!&o#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N8|.C^+R%#5\#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6b.7K?fZmM{l#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N8|.C^+R%#P\#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!13#!N6O.7K?fZmM{l#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N8|.C^+R%##\#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-f#!encrypt#!13#!N6I.7K?fZmM{l#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!Nof/{~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N8|.C^+R%#9\#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!12#!N8|.C^+R%#5\#!encrypt#!19#!N8|.C^+R%#;:{#hQ#Wu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXe)z
#!encrypt#!4#!@'=q#!encrypt#!12#!N8|.C^+R%#5\#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!4#!N+-f#!encrypt#!19#!N6wLq}(>VjMx6c\ }y6#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXecz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$__7}#!encrypt#!14#!NX}!DpYHJ$__7T#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXe.z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-]#!encrypt#!17#!N6taK%Pso#=#Xn#7u#!encrypt#!14#!NX}!DpYHJ$__74#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N8|.C^+R%#5\7v#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!12#!N8|.C^+R%#P\#!encrypt#!19#!N8|.C^+R%#;:{#hQ#Wu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\/z
#!encrypt#!4#!@'=q#!encrypt#!12#!N8|.C^+R%#P\#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!4#!N+-f#!encrypt#!19#!N6wLq}(>VjMx6c\ }y6#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$__wy#!encrypt#!14#!NX}!DpYHJ$__w-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\lz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-]#!encrypt#!17#!N6baK%Pso#=#Xn#7u#!encrypt#!14#!NX}!DpYHJ$__wi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N8|.C^+R%#P\7v#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!4#!N+-f#!encrypt#!19#!N6wLq}(>VjMx6c\ }y6#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\Ez
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!14#!NX}!DpYHJ$__w{#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\Sz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-]#!encrypt#!17#!N6IaK%)so#=#Xn#7u#!encrypt#!14#!NX}!DpYHJ$__w*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N8|.C^+R%#9\/v#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!12#!N8|.C^+R%##\#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!4#!N+-f#!encrypt#!19#!N6wLq}(>VjMx6c\ }y6#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\cz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!12#!N8|.C^+R%##\#!encrypt#!14#!NX}!DpYHJ$__wT#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\.z
#!encrypt#!4#!@'=q#!encrypt#!17#!N$>`qRsf9|1O$hsQj#!encrypt#!6#!N+-]p^#!encrypt#!24#!N6wLq}(>VjM%#<XQ>n82&:OF#!encrypt#!24#!N6wLq}(>VjM_#<XQ>n82&:OF#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX\"z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$__w4#!encrypt#!14#!NX}!DpYHJ$__wJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!N8|.C^+R%##\G1Ltr#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!17#!N8|.C^+R%##\G1Ltr#!encrypt#!19#!N8|.C^+R%#;:{#hQ#Wu#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!N8|.C^+R%##\G1Ltr"tTRph6#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!10#!N8|.Ogy\U #!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.yW3CFnQX%Hg!KGs#!encrypt#!10#!N8|.Ogy\U #!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXVmz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!10#!N8|.Ogy\U #!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXVEz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__h=#!encrypt#!14#!NX}!DpYHJ$__h{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_<'XYOT5%.j"eu#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_<'XYOT5%.j"eu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXV)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$__h}#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUXVcz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!NX}!DpYHJ$__hT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_<'XYOT5%.j"eZ#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_<'XYOT5%.j"eu#!encrypt#!20#!NxwLq1_<'XYOT5%.j"eZ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_<'XYOT5%.j#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_<'XYOT5%.j#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX~/z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!14#!NX}!DpYHJ$__Fy#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_<'XYOT5%.#"t43w#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_<'XYOT5%.j#!encrypt#!22#!NxwLq1_<'XYOT5%.#"t43w#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_<'XYOT5%.##!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!12#!N8|.C^+R%#_\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX~mz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!12#!N8|.C^+R%#_\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX~Ez
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__F=#!encrypt#!14#!NX}!DpYHJ$__F{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_w'XYOT5%.O"eu#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!20#!NxwLq1_w'XYOT5%.O"eu#!encrypt#!22#!N8|.C^+R%#_\GJ~Qn}e!&o#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX~)z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!NX}!DpYHJ$__F}#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX~cz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_w'XYOT5%.O"eu#!encrypt#!14#!NX}!DpYHJ$__FT#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX~.z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!NX}!DpYHJ$__F4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!27#!NxwLq1_w'XYOT5%.O"euru/R=R1#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!N8|.C^+R%#P\7v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5/z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!N8|.C^+R%#P\7v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5<z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__xy#!encrypt#!14#!NX}!DpYHJ$__x-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_w'XYOT5%.O"eZ#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!N8|.C^+R%#9\/v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5mz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!N8|.C^+R%#9\/v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5Ez
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__x=#!encrypt#!14#!NX}!DpYHJ$__x{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_w'XYOT5%.O"e+#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!17#!N8|.C^+R%##\G1Ltr#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!17#!N8|.C^+R%##\G1Ltr#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5cz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__x}#!encrypt#!14#!NX}!DpYHJ$__xT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_w'XYOT5%.O"e##!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!N8|.C^+R%#5\7v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX5"z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!N8|.C^+R%#5\7v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX</z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$__xJ#!encrypt#!14#!NX}!DpYHJ$__ay#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_w'XYOT5%.O"et#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_w'XYOT5%.O"eu#!encrypt#!27#!NxwLq1_w'XYOT5%.O"euru/R=R1#!encrypt#!20#!NxwLq1_w'XYOT5%.O"eZ#!encrypt#!20#!NxwLq1_w'XYOT5%.O"e+#!encrypt#!20#!NxwLq1_w'XYOT5%.O"e##!encrypt#!20#!NxwLq1_w'XYOT5%.O"et#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_w'XYOT5%.O#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_<'XYOT5%.##!encrypt#!17#!NxwLq1_w'XYOT5%.O#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBvRyK/##!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!N8|. |_U(##(zX#!encrypt#!17#!NxwLq1_o+jBvRyK/##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBvRyK/O#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!16#!N6((9=Ifh#9OzY\$#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!17#!NxwLq1_o+jBvRyK/O#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBvRyK/_#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBvRyK/##!encrypt#!17#!NxwLq1_o+jBvRyK/_#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBvR#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!NxwLq1_o+jBvR#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUX<cz
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!14#!NX}!DpYHJ$__aT#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBvR`dJ#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBvR#!encrypt#!16#!NxwLq1_o+jBvR`dJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBv$#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!9#!N-'uqeo@x#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!N-'uqeo@x#T#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N$>`qRsfeSAoGJ~#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!13#!NxwLq1_o+jBv$#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$-K/A#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!11#!N-'uqeo@x#T#!encrypt#!4#!N+-]#!encrypt#!31#!N6((9=If@quOv`%}Y"MeVoXj gfc|ts#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUySmz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g`=#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$-K/S#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!35#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KG-3w[Q#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!17#!NxwLq1_o+jBF$-K/S#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUySSz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!17#!NxwLq1_o+jBF$-K/S#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyS)z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_g`*#!encrypt#!14#!NX}!DpYHJ$_g`}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=Ifh#9OzY\$#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!15#!N$>`qRsfeSAoGJ~#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/Kk#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!56#!N6qk<=afJ#AoGUK ;3m!UvYA=P#`r=-bq#q1:|'}KYGhGY.At"S4NuDF#!encrypt#!18#!NxwLq1_o+jBF$-K/Kk#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/Kj#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!18#!NxwLq1_o+jBF$-K/Kj#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyc/z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$_g2y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyc<z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!34#!N6b.7K?fm\`O=`EQ=U0pp:wA=PT`\FH"i6#!encrypt#!14#!NX}!DpYHJ$_g2-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/KK#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!18#!NxwLq1_o+jBF$-K/Kk#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUycmz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!14#!NX}!DpYHJ$_g2=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/K*#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!7#!NVk8qeV#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUycSz
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!22#!N6J${}_i.X?#G1Lmn*32U0#!encrypt#!14#!NX}!DpYHJ$_g2*#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/rS#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!7#!NVk8qeV#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyccz
#!encrypt#!4#!2t=q#!encrypt#!4#!N+fQ#!encrypt#!23#!N6J${}_i.X?#G1Lmn*32Uk{#!encrypt#!14#!NX}!DpYHJ$_g2T#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/rk#!encrypt#!2#!g
#!encrypt#!3#!{t|#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyc"z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!7#!NVk8qeV#!encrypt#!14#!NX}!DpYHJ$_g2J#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyw/z
#!encrypt#!2#!k1#!encrypt#!18#!NxwLq1_o+jBF$-K/rS#!encrypt#!18#!NxwLq1_o+jBF$-K/rk#!encrypt#!14#!NX}!DpYHJ$_g4y#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$-K/r#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUywlz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$_g4i#!encrypt#!17#!NxwLq1_o+jBF$-K/r#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUywmz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!20#!N6b.7K?fm\`O=`EQ=U0(#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N+J${}_i.X?#G1Lmn*3e[;#!encrypt#!14#!NX}!DpYHJ$_g4=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$-K/U#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBF$-K/U#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF$-K/U"VeUNH#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBF$-K/K#!encrypt#!17#!NxwLq1_o+jBF$-K/U#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/#b#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!18#!NxwLq1_o+jBF$-K/#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUywcz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!14#!NX}!DpYHJ$_g4T#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF$-K/#b38AD~1#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!18#!NxwLq1_o+jBF$-K/#b#!encrypt#!24#!NxwLq1_o+jBF$-K/#b38AD~1#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/#P#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!17#!NxwLq1_o+jBF$-K/S#!encrypt#!17#!NxwLq1_o+jBF$-K/U#!encrypt#!4#!N+-]#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$-K/#W#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!N-'Rr=P[ZmM #!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!N-'Rr=P[ZmMa`#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!13#!N-'Rr=h7UyaJU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N-'Rr=h7UyaJU`~#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!12#!N-'Rr=P[ZmM #!encrypt#!4#!N+-]#!encrypt#!32#!N6((9=If@qs GzK ;338&}~XUPVH}!"2#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyuEz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g/{#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyuSz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g/*#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyu)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g/}#!encrypt#!26#!N$>`qRsfeSAoG{@h#b3+hV2X`r#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$iK/S#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!17#!NxwLq1_o+jBF$iK/S#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyu.z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!17#!NxwLq1_o+jBF$iK/S#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyu"z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_g/4#!encrypt#!14#!NX}!DpYHJ$_g/J#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$iK/K#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!15#!N-'Rr=h7UyaJU`~#!encrypt#!4#!N+-]#!encrypt#!32#!N6((9=If@qs GzK ;338&}~XUPVH}!"2#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUye<z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g7-#!encrypt#!12#!NxwLqojb\r*q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyelz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g7i#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyemz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_g7=#!encrypt#!26#!N$>`qRsfeSAoG{@h#b3+hV2X`r#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/Sk#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!18#!NxwLq1_o+jBF$iK/Sk#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyeSz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!18#!NxwLq1_o+jBF$iK/Sk#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUye)z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_g7*#!encrypt#!14#!NX}!DpYHJ$_g7}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/Kk#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!26#!N$>`qRsfeSAoG{@h#b3+hV2X`r#!encrypt#!4#!N+-]#!encrypt#!33#!N6t.7K?fm\`O=`E9O~gTU:D`;PkPKA!bU#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/SS#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6qk<=afJ#AoGzZ.yW3CFnQX%Hg!KGs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!18#!NxwLq1_o+jBF$iK/SS#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUye"z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6qk<=afJ#AoGUK ;3m!U0#!encrypt#!18#!NxwLq1_o+jBF$iK/SS#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\/z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$_g7J#!encrypt#!14#!NX}!DpYHJ$_gwy#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/KS#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!7#!NVk8qeV#!encrypt#!7#!NVk8qmV#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\lz
#!encrypt#!3#!{t|#!encrypt#!17#!NxwLq1_o+jBF$iK/K#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\mz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_gwi#!encrypt#!14#!NX}!DpYHJ$_gw=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$iK/r#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBF$iK/K#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\Sz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$_gw*#!encrypt#!17#!NxwLq1_o+jBF$iK/r#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!16#!N6&.7K?fm\`O=`E$#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N+J${}_i.X?#G1Lmn*3e[;#!encrypt#!14#!NX}!DpYHJ$_gw}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF$iK/U#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!7#!NVk8qeV#!encrypt#!7#!NVk8qmV#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\.z
#!encrypt#!3#!{t|#!encrypt#!18#!NxwLq1_o+jBF$iK/Kk#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy\"z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_gw4#!encrypt#!14#!NX}!DpYHJ$_gwJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/rS#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!18#!NxwLq1_o+jBF$iK/Kk#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyV<z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$_gh-#!encrypt#!18#!NxwLq1_o+jBF$iK/rS#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyVlz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!16#!N6b.7K?fm\`O=`E$#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N+J${}_i.X?#G1Lmn*3e[;#!encrypt#!14#!NX}!DpYHJ$_ghi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/US#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBF$iK/U#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF$iK/U"VeUNH#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!18#!NxwLq1_o+jBF$iK/US#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF$iK/U"VeUNH-#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBF$iK/K#!encrypt#!17#!NxwLq1_o+jBF$iK/U#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyV)z
#!encrypt#!3#!68=#!encrypt#!18#!NxwLq1_o+jBF$iK/Kk#!encrypt#!18#!NxwLq1_o+jBF$iK/US#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyVcz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_gh}#!encrypt#!14#!NX}!DpYHJ$_ghT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/#b#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!18#!NxwLq1_o+jBF$iK/#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUyV"z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!14#!NX}!DpYHJ$_ghJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF$iK/#b38AD~1#!encrypt#!2#!g
#!encrypt#!6#!=(k9G3#!encrypt#!4#!N+fQ#!encrypt#!2#!Nd#!encrypt#!18#!NxwLq1_o+jBF$iK/#b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy~<z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!14#!NX}!DpYHJ$_gF-#!encrypt#!24#!NxwLq1_o+jBF$iK/#b38AD~1#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy~lz
#!encrypt#!3#!68=#!encrypt#!18#!NxwLq1_o+jBF$iK/#b#!encrypt#!14#!NX}!DpYHJ$_gFi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/#P#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!17#!NxwLq1_o+jBF$iK/S#!encrypt#!17#!NxwLq1_o+jBF$iK/U#!encrypt#!4#!N+-]#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF$iK/#W#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!18#!NxwLq1_o+jBF$-K/KK#!encrypt#!18#!NxwLq1_o+jBF$-K/K*#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy~Sz
#!encrypt#!3#!68=#!encrypt#!18#!NxwLq1_o+jBF$-K/#P#!encrypt#!14#!NX}!DpYHJ$_gF*#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy~)z
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBv$#!encrypt#!14#!NX}!DpYHJ$_gF}#!encrypt#!18#!NxwLq1_o+jBF$iK/#P#!encrypt#!18#!NxwLq1_o+jBF$iK/KS#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq1_o+jBv#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!12#!NxwLq1_o+jBv#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy~.z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_gF4#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy~"z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_gFJ#!encrypt#!23#!NxwLq1_o+jBF$-K/U"VeUNH#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy5/z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_gxy#!encrypt#!23#!NxwLq1_o+jBF$iK/U"VeUNH#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy5<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_gx-#!encrypt#!24#!NxwLq1_o+jBF$iK/U"VeUNH-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`8>#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!16#!NxwLq1_o+jBF$`8>#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`dJ#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!16#!NxwLq1_o+jBF$`8>#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`d=#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq1_o+jBF$`8>#!encrypt#!16#!NxwLq1_o+jBF$`dJ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy5Sz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq1_o+jBF$`8>#!encrypt#!14#!NX}!DpYHJ$_gx*#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy5)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$_gx}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`dP#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!16#!NxwLq1_o+jBF$`dJ#!encrypt#!16#!NxwLq1_o+jBF$`dP#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy5.z
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$_gx4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`dO#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq1_o+jBF$`dO#!encrypt#!16#!NxwLq1_o+jBF$`d=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy</z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$_gay#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`d5#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!16#!NxwLq1_o+jBF$`dO#!encrypt#!16#!NxwLq1_o+jBF$`d5#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF$`d,#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq1_o+jBv#!encrypt#!16#!NxwLq1_o+jBF$`d,#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBFy-#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!NxwLq1_o+jBFy-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy<Ez
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$_ga{#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!7#!N+mk$wa#!encrypt#!5#!N<m~x#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6&.7K?fm\`O=`E$#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFyiK/##!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq1_o+jBFyiK/##!encrypt#!14#!NxwLq1_o+jBFy-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUy<)z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!17#!NxwLq1_o+jBFyiK/##!encrypt#!4#!N+fQ#!encrypt#!2#!NE#!encrypt#!14#!NX}!DpYHJ$_ga}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBFyiK/#"cTNuD#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBFy-#!encrypt#!23#!NxwLq1_o+jBFyiK/#"cTNuD#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBFyi#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!14#!NxwLq1_o+jBFyi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBF_i#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NxwLq1_o+jBF_i#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDS/z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!14#!NX}!DpYHJ$_a`y#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!26#!N6((9=IfljQdp`Z.Wjm{7:q|aK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBF_iKZ0uY#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NxwLq1_o+jBF_i#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDSlz
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!14#!NX}!DpYHJ$_a`i#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!7#!N+mk$wa#!encrypt#!5#!N<m~x#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF_iKZ0uY{;DnXU#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!25#!NxwLq1_o+jBF_iKZ0uY{;DnXU#!encrypt#!14#!NxwLq1_o+jBF_i#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDSEz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!25#!NxwLq1_o+jBF_iKZ0uY{;DnXU#!encrypt#!4#!N+fQ#!encrypt#!2#!NE#!encrypt#!14#!NX}!DpYHJ$_a`{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!27#!NxwLq1_o+jBF_iKZ0uY{;DnXUP^#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!19#!NxwLq1_o+jBF_iKZ0uY#!encrypt#!27#!NxwLq1_o+jBF_iKZ0uY{;DnXUP^#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDS)z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_a`}#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDScz
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF_i#!encrypt#!14#!NX}!DpYHJ$_a`T#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBF_=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NxwLq1_o+jBF_=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDS"z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$_a`J#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#sO4`g^?"i^^0#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_=K5CXc2/;#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBF_=#!encrypt#!22#!NxwLq1_o+jBF_=K5CXc2/;#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF_=K5CXc2/;Qch_#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NxwLq1_o+jBF_=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDclz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$_a2i#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDcmz
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBF_=#!encrypt#!14#!NX}!DpYHJ$_a2=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrp#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrp#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDcSz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$_a2*#!encrypt#!6#!N+-]p~#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!18#!N6((9=If[#9O4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrk#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrk#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDccz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#9O4`g^?"i^^0#!encrypt#!14#!NX}!DpYHJ$_a2T#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDc.z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrk#!encrypt#!14#!NX}!DpYHJ$_a24#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr'#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrk#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr'#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr<#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mrp#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr<#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr]#!encrypt#!2#!g
#!encrypt#!3#!{t|#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr]#!encrypt#!14#!NxwLq1_o+jBF_i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!30#!NxwLq1_o+jBF_=KR0}3mr]Q~&AtJ]&#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBF_=#!encrypt#!22#!NxwLq1_o+jBF_=KR0}3mr]#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDwmz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_a4=#!encrypt#!30#!NxwLq1_o+jBF_=KR0}3mr]Q~&AtJ]&#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDwSz
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!14#!NX}!DpYHJ$_a4*#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!6#!N+-fp~#!encrypt#!17#!N6:(qGi3YC5O7C.ju#!encrypt#!26#!N6((9=IfljQdp`Z.Wjm{7:q|aK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYu#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDwcz
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-f#!encrypt#!26#!N6((9=IfljQdp`Z.Wjm{7:q|aK#!encrypt#!14#!NX}!DpYHJ$_a4T#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!18#!N3f/K\?fmjYepEh&]*#!encrypt#!24#!NxwLq1_%%cE#G1Lmn*3HrZlV#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYZ#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYu#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYZrok#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYZrok#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDu/z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$_a/y#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYu#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYZrok`2HWK#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYZrok`2HWK#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDulz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_a/i#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYZ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDumz
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$_a/=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY+#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY+#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY+r4i42#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY+r4i42#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY##!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY+r4i42#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY#r4i42#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY+r4i42#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF_{KZ0uY#r4i42w#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY+r4i42#!encrypt#!26#!NxwLq1_o+jBF_{KZ0uY#r4i42w#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDu"z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$_a/J#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDe/z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_a7y#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDe<z
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$_a7-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYt#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDemz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$_a7=#!encrypt#!25#!NxwLq1_o+jBF_{KZ0uY#r4i42#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDeEz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$_a7{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY-#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY+#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY##!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYt#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uY-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF_{KZ0uYlV#!encrypt#!2#!g
#!encrypt#!5#!58>q=#!encrypt#!21#!NxwLq1_o+jBF_{KZ0uYlV#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDecz
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=IfF#5OzY\$#!encrypt#!14#!NX}!DpYHJ$_a7T#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF_{KZ0uYlV:D!:R#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDe"z
#!encrypt#!3#!68=#!encrypt#!21#!NxwLq1_o+jBF_{KZ0uYlV#!encrypt#!14#!NX}!DpYHJ$_a7J#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYl#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYl#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF_{KZ0uYlr7#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYl#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlrc=#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlrc=#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!29#!NxwLq1_o+jBF_{KZ0uYlr4~R qgs,#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYl#!encrypt#!29#!NxwLq1_o+jBF_{KZ0uYlr4~R qgs,#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlrok#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!22#!NxwLq1_o+jBF_{KZ0uYlr7#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!29#!NxwLq1_o+jBF_{KZ0uYlr4~R )gs,#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!22#!NxwLq1_o+jBF_{KZ0uYlr7#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!29#!NxwLq1_o+jBF_{KZ0uYlr4~R )gsM#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlrc=#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=Ifh#9OzY\$#!encrypt#!8#!N+H]$ZA[#!encrypt#!18#!N<h*`dA:%#,,9RXj9K#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!30#!NxwLq1_o+jBF_{KZ0uYlr4~R oa2([#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlrok#!encrypt#!29#!NxwLq1_o+jBF_{KZ0uYlr4~R )gs,#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD\.z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_aw4#!encrypt#!29#!NxwLq1_o+jBF_{KZ0uYlr4~R )gsM#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD\"z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_awJ#!encrypt#!30#!NxwLq1_o+jBF_{KZ0uYlr4~R oa2([#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDV/z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_ahy#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlroh#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!21#!NxwLq1_o+jBF_{KZ0uYlV#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDVlz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$_ahi#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDVmz
#!encrypt#!3#!68=#!encrypt#!21#!NxwLq1_o+jBF_{KZ0uYlV#!encrypt#!14#!NX}!DpYHJ$_ah=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g$#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g$#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDVSz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$_ah*#!encrypt#!6#!N+-]p~#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!18#!N6((9=If[#9O4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g##!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDVcz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#9O4`g^?"i^^0#!encrypt#!14#!NX}!DpYHJ$_ahT#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUDV.z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g##!encrypt#!14#!NX}!DpYHJ$_ah4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @gZ#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g##!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @gZ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g*#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g$#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @g*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @gk#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!21#!NxwLq1_o+jBF_{KZ0uYlV#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!29#!NxwLq1_o+jBF_{K l^3^N:`'{R;q:#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!29#!NxwLq1_o+jBF_{K l^3^N:`'{R;q:#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF_{K l^3^N:H,[R#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!29#!NxwLq1_o+jBF_{K l^3^N:`'{R;q:#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF_{K l^3^N#!encrypt#!2#!g
#!encrypt#!4#!wjwr#!encrypt#!21#!NxwLq1_o+jBF_{K l^3^N#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD~Sz
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=Ifh#sO2`..nl#!encrypt#!21#!NxwLq1_o+jBF_{K l^3^N#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!8#!N+MX$c7\#!encrypt#!5#!NO-I`#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD~)z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$_aF*#!encrypt#!14#!NX}!DpYHJ$_aF}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF_{K l^3^Nk/,#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlroh#!encrypt#!24#!NxwLq1_o+jBF_{K l^3^Nk/,#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD~.z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_aF4#!encrypt#!26#!NxwLq1_o+jBF_{KZ0uYlV:D!:R#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlro0#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!20#!NxwLq1_o+jBF_{KZ0uYu#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlro0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD5/z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_axy#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlro0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD5<z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$_ax-#!encrypt#!28#!NxwLq1_o+jBF_{KZ0uYlrg[! @gk#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlro6#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF_{#!encrypt#!23#!NxwLq1_o+jBF_{KZ0uYlro6#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBF_#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!13#!NxwLq1_o+jBF_#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFr`%jG*H#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!19#!NxwLq1_o+jBFr`%jG*H#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!27#!N6((9=IfljQdp`Z.Wjm{j:q|awF#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFr`/&\u#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBF_#!encrypt#!18#!NxwLq1_o+jBFr`/&\u#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFr`dJ#!encrypt#!2#!g
#!encrypt#!5#!58>q=#!encrypt#!16#!NxwLq1_o+jBFr`dJ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD5cz
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=IfF#5OzY\$#!encrypt#!14#!NX}!DpYHJ$_axT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBFr`dJ}Qi"&#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!16#!NxwLq1_o+jBFr`dJ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD5"z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$_axJ#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD</z
#!encrypt#!3#!68=#!encrypt#!16#!NxwLq1_o+jBFr`dJ#!encrypt#!14#!NX}!DpYHJ$_aay#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFr`dJ}CzTr~Q##!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!18#!NxwLq1_o+jBFr`/&\u#!encrypt#!21#!NxwLq1_o+jBFr`dJ}Qi"&#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD<lz
#!encrypt#!3#!{t|#!encrypt#!18#!NxwLq1_o+jBFr`/&\u#!encrypt#!24#!NxwLq1_o+jBFr`dJ}CzTr~Q##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD<mz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$_aai#!encrypt#!14#!NX}!DpYHJ$_aa=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBFr`/&\u3eRo#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!18#!NxwLq1_o+jBFr`/&\u#!encrypt#!22#!NxwLq1_o+jBFr`/&\u3eRo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD<Sz
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBF_#!encrypt#!14#!NX}!DpYHJ$_aa*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgUD<cz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$_aaT#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFL`dJ#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFL`dJ#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFL`d=#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!16#!NxwLq1_o+jBFL`d=#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL`dPW#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!16#!NxwLq1_o+jBFL`d=#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL`dP7#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!16#!NxwLq1_o+jBFL`d=#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL`dPn#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!16#!NxwLq1_o+jBFL`dJ#!encrypt#!4#!N+fQ#!encrypt#!2#!NI#!encrypt#!16#!NxwLq1_o+jBFL`d=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVSmz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u `=#!encrypt#!17#!NxwLq1_o+jBFL`dPW#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVSEz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u `{#!encrypt#!17#!NxwLq1_o+jBFL`dP7#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVSSz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u `*#!encrypt#!17#!NxwLq1_o+jBFL`dPn#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVS)z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u `}#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFL`dP#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!16#!NxwLq1_o+jBFL`dP#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFL`dO#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!16#!NxwLq1_o+jBFL`dO#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVS"z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u `J#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVc/z
#!encrypt#!3#!68=#!encrypt#!16#!NxwLq1_o+jBFL`dO#!encrypt#!14#!NX}!DpYHJ$u 2y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVc<z
#!encrypt#!3#!{t|#!encrypt#!16#!NxwLq1_o+jBFL`dP#!encrypt#!14#!NX}!DpYHJ$u 2-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q##!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!16#!NxwLq1_o+jBFL`dO#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVcmz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u 2=#!encrypt#!6#!N+-]p~#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!18#!N6((9=If[#9O4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q-#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVcSz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#9O4`g^?"i^^0#!encrypt#!14#!NX}!DpYHJ$u 2*#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVc)z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q-#!encrypt#!14#!NX}!DpYHJ$u 2}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q~#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q-#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q~#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~QL#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~Q##!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~QL#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~QW#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFL`dP#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~QW#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVw/z
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!14#!NX}!DpYHJ$u 4y#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBFL-#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!NxwLq1_o+jBFL-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVwlz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$u 4i#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!7#!N+mk$wa#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL-K/##!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBFL-K/##!encrypt#!14#!NxwLq1_o+jBFL-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL-K/O#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!17#!NxwLq1_o+jBFL-K/O#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFL-K/_S#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!17#!NxwLq1_o+jBFL-K/O#!encrypt#!14#!NxwLq1_o+jBFL-#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFL-K/_k#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!17#!NxwLq1_o+jBFL-K/O#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFL-K/_j#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!17#!NxwLq1_o+jBFL-K/##!encrypt#!4#!N+fQ#!encrypt#!2#!NI#!encrypt#!17#!NxwLq1_o+jBFL-K/O#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVw.z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u 44#!encrypt#!18#!NxwLq1_o+jBFL-K/_S#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVw"z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u 4J#!encrypt#!18#!NxwLq1_o+jBFL-K/_k#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVu/z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u /y#!encrypt#!18#!NxwLq1_o+jBFL-K/_j#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVu<z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u /-#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL-K/_#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBFL-#!encrypt#!17#!NxwLq1_o+jBFL-K/_#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFL-K/m#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBFL-K/m#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVuEz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u /{#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVuSz
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBFL-K/m#!encrypt#!14#!NX}!DpYHJ$u /*#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVu)z
#!encrypt#!3#!{t|#!encrypt#!17#!NxwLq1_o+jBFL-K/_#!encrypt#!14#!NX}!DpYHJ$u /}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`I#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBFL-K/m#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVu.z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u /4#!encrypt#!6#!N+-]p~#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!18#!N6((9=If[#9O4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`;#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`;#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVe/z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#9O4`g^?"i^^0#!encrypt#!14#!NX}!DpYHJ$u 7y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVe<z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`;#!encrypt#!14#!NX}!DpYHJ$u 7-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`6#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`;#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`6#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`\#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`I#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`\#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBFL-K/m"V4v:m`P#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFL`dP#!encrypt#!24#!NxwLq1_o+jBFL`dO}CzTr~QW#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVeSz
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!14#!NX}!DpYHJ$u 7*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBFLi#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!14#!NxwLq1_o+jBFLi#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!13#!N+<_$f_y%.Ee=#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVecz
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$u 7T#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBFLiKc_"V4v:H,[R#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBFLi#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVe"z
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBFLi#!encrypt#!13#!NxwLq1_o+jBFr#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV\/z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$u wy#!encrypt#!26#!NxwLq1_o+jBFLiKc_"V4v:H,[R#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV\<z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!14#!NX}!DpYHJ$u 7J#!encrypt#!14#!NX}!DpYHJ$u w-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBFLiKc_"V4v#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBFLi#!encrypt#!21#!NxwLq1_o+jBFLiKc_"V4v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!9#!N+-]Z,*KJ#!encrypt#!4#!N+-f#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!13#!N+<_$f_y%.Ee=#!encrypt#!4#!N+-]#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV\Ez
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$u w{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBF'`%jG*\#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!19#!NxwLq1_o+jBF'`%jG*\#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!4#!N+-f#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF'`k]GP#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!19#!NxwLq1_o+jBF'`%jG*\#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!4#!N+-f#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBF'`k]GW#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!18#!NxwLq1_o+jBF'`k]GP#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV\.z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-f#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!14#!NX}!DpYHJ$u w4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBF'`%jG*<#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!18#!NxwLq1_o+jBF'`k]GW#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVV/z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-f#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!14#!NX}!DpYHJ$u hy#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBF'`%jG*L#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!19#!NxwLq1_o+jBF'`%jG*\#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`/&\u3uV#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!19#!NxwLq1_o+jBF'`%jG*L#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`/&\u3uE#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!21#!NxwLq1_o+jBF'`/&\u3uV#!encrypt#!21#!NxwLq1_o+jBF'`/&\u3uE#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVVEz
#!encrypt#!2#!k1#!encrypt#!21#!NxwLq1_o+jBF'`/&\u3uE#!encrypt#!14#!NX}!DpYHJ$u h{#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVVSz
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$u h*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3u#!encrypt#!2#!g
#!encrypt#!6#!=(k9G3#!encrypt#!4#!N+fQ#!encrypt#!2#!Nd#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3u#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMVV"z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$u hJ#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'`%/l"^{R7#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!22#!NxwLq1_o+jBF'`%/l"^{R7#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV~<z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!NX}!DpYHJ$u F-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV~lz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!16#!N6&.7K?fm\`O=`E$#!encrypt#!14#!NX}!DpYHJ$u Fi#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV~mz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!22#!NxwLq1_o+jBF'`%/l"^{R7#!encrypt#!14#!NX}!DpYHJ$u F=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBF'`%/l"^#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV~Sz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$u F*#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'`%/l"CZ#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!20#!NxwLq1_o+jBF'`%/l"CZ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV~cz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!14#!NX}!DpYHJ$u FT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF'`%/l"CZr4i42#!encrypt#!2#!g
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!25#!NxwLq1_o+jBF'`%/l"CZr4i42#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF'`%/l"CZr4i42c#!encrypt#!2#!g
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+fQ#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!25#!NxwLq1_o+jBF'`%/l"CZr4i42#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF'`%/l"CZr4i42w#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!20#!NxwLq1_o+jBF'`%/l"CZ#!encrypt#!4#!N+fQ#!encrypt#!2#!Nf#!encrypt#!25#!NxwLq1_o+jBF'`%/l"CZr4i42#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV5<z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!14#!NX}!DpYHJ$u x-#!encrypt#!4#!N+fQ#!encrypt#!2#!NI#!encrypt#!26#!NxwLq1_o+jBF'`%/l"CZr4i42c#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'`%/l"C+#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!26#!NxwLq1_o+jBF'`%/l"CZr4i42w#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'`%/l"C##!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!20#!NxwLq1_o+jBF'`%/l"CZ#!encrypt#!20#!NxwLq1_o+jBF'`%/l"C+#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV5Ez
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$u x{#!encrypt#!20#!NxwLq1_o+jBF'`%/l"C##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBF'`%/l"C#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV5)z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u x}#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV5cz
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!14#!NX}!DpYHJ$u xT#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV5.z
#!encrypt#!3#!{t|#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!14#!NX}!DpYHJ$u x4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{,#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV</z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u ay#!encrypt#!6#!N+-]p~#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!18#!N6((9=If[#9O4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{p#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{p#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV<lz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#9O4`g^?"i^^0#!encrypt#!14#!NX}!DpYHJ$u ai#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMV<mz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{p#!encrypt#!14#!NX}!DpYHJ$u a=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{##!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{p#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{c#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{,#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{c#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{>#!encrypt#!2#!g
#!encrypt#!6#!=(k9G3#!encrypt#!4#!N+`f#!encrypt#!2#!Nd#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'`%/l"HeR]#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!17#!NxwLq1_o+jBF'`'A\#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!28#!NxwLq1_o+jBF'`%/l"SEr/ D2HWK#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!28#!NxwLq1_o+jBF'`%/l"SEr/ D2HWK#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF'`%/l"SEr4i42#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!28#!NxwLq1_o+jBF'`%/l"SEr/ D2HWK#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'`%/l"SE#!encrypt#!2#!g
#!encrypt#!4#!wjwr#!encrypt#!20#!NxwLq1_o+jBF'`%/l"SE#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIS<z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=Ifh#sO2`..nl#!encrypt#!20#!NxwLq1_o+jBF'`%/l"SE#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!8#!N+MX$c7\#!encrypt#!5#!NO-I`#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMISlz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$u4`-#!encrypt#!14#!NX}!DpYHJ$u4`i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF'`%/l"SEpDi#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!19#!NxwLq1_o+jBF'`%/l"^#!encrypt#!19#!NxwLq1_o+jBF'`%/l"C#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMISEz
#!encrypt#!2#!k1#!encrypt#!21#!NxwLq1_o+jBF'`%/l"I{>#!encrypt#!22#!NxwLq1_o+jBF'`%/l"HeR]#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMISSz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$u4`*#!encrypt#!23#!NxwLq1_o+jBF'`%/l"SEpDi#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIS)z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$u4`{#!encrypt#!14#!NX}!DpYHJ$u4`}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF'`%/l#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!20#!NxwLq1_o+jBF'`/&\u3Z#!encrypt#!17#!NxwLq1_o+jBF'`%/l#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIS.z
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!14#!NX}!DpYHJ$u4`4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBF'-#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!NxwLq1_o+jBF'-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIc/z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$u42y#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF'-K/##!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF'-#!encrypt#!17#!NxwLq1_o+jBF'-K/##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIcmz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$u42=#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!7#!N+mk$wa#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~##!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~##!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~-#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~-#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF'iKc_"V4v:~~G#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~-#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF'iKc_"V4v:~~v#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~-#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBF'iKc_"V4v:~~5#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~##!encrypt#!4#!N+fQ#!encrypt#!2#!NI#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIc"z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u42J#!encrypt#!25#!NxwLq1_o+jBF'iKc_"V4v:~~G#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIw/z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u44y#!encrypt#!25#!NxwLq1_o+jBF'iKc_"V4v:~~v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIw<z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u44-#!encrypt#!25#!NxwLq1_o+jBF'iKc_"V4v:~~5#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIwlz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u44i#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~~#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!13#!N+<_$f_y%.Ee=#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIwEz
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$u44{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBF'iKc_"V4v:H,[R#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIw)z
#!encrypt#!3#!68=#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!13#!NxwLq1_o+jBFL#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIwcz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!26#!NxwLq1_o+jBF'iKc_"V4v:H,[R#!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~~#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIw.z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$u44T#!encrypt#!14#!NX}!DpYHJ$u444#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIw"z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!14#!NX}!DpYHJ$u44}#!encrypt#!14#!NX}!DpYHJ$u44J#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF'iKc_"V4v#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIu<z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$u4/-#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{70#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!7#!N+mk$wa#!encrypt#!5#!N<m~x#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBF'iKx!3g_#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBF'iKx!3g_#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBF'iKx!3g_rc=#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF'i#!encrypt#!20#!NxwLq1_o+jBF'iKx!3g_#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBF'iK/##!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBF'iK/##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIuSz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u4/*#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIu)z
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBF'iK/##!encrypt#!14#!NX}!DpYHJ$u4/}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrp#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrp#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIu.z
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u4/4#!encrypt#!6#!N+-]p~#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!18#!N6((9=If[#9O4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrk#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrk#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIe/z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!22#!N6((9=If[#9O4`g^?"i^^0#!encrypt#!14#!NX}!DpYHJ$u47y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIe<z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrk#!encrypt#!14#!NX}!DpYHJ$u47-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mr'#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrk#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mr'#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mr<#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrp#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mr<#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mr]#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!23#!NxwLq1_o+jBF'iKx!3g_rc=#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=Ifh#9OzY\$#!encrypt#!8#!N+H]$ZA[#!encrypt#!18#!N<h*`dA:%#,,9RXj9K#!encrypt#!17#!N6qk<=afJ#AoGzZ.u#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrt#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NxwLq1_o+jBF'-#!encrypt#!17#!NxwLq1_o+jBF'-K/##!encrypt#!24#!NxwLq1_o+jBF'iKc_"V4v:~~#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIe)z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$u47}#!encrypt#!21#!NxwLq1_o+jBF'iKc_"V4v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIecz
#!encrypt#!2#!k1#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mr]#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIe.z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!20#!NxwLq1_o+jBF'iKx!3g_#!encrypt#!14#!NX}!DpYHJ$u474#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIe"z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$u47J#!encrypt#!22#!NxwLq1_o+jBF'iK l^3mrt#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI\/z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$u47T#!encrypt#!14#!NX}!DpYHJ$u4wy#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBF'#!encrypt#!2#!g
#!encrypt#!5#!58>q=#!encrypt#!13#!NxwLq1_o+jBF'#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI\lz
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=IfF#5OzY\$#!encrypt#!14#!NX}!DpYHJ$u4wi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF|`dJ#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBF'#!encrypt#!16#!NxwLq1_o+jBF|`dJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBF|`d=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!16#!NxwLq1_o+jBF|`d=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI\Sz
#!encrypt#!4#!2t=q#!encrypt#!14#!NX}!DpYHJ$u4w*#!encrypt#!4#!N+-]#!encrypt#!18#!N6((9=If[#sO4`..nl#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI\)z
#!encrypt#!3#!68=#!encrypt#!16#!NxwLq1_o+jBF|`d=#!encrypt#!14#!NX}!DpYHJ$u4w}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1_o+jBF|`%/l"I{,#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBF'#!encrypt#!16#!NxwLq1_o+jBF|`dJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBF|#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!5#!N+Ek(#!encrypt#!6#!N;2&BC#!encrypt#!8#!N+0k$~G%#!encrypt#!6#!N;2&BC#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI\"z
#!encrypt#!3#!68=#!encrypt#!13#!NxwLq1_o+jBF|#!encrypt#!14#!NX}!DpYHJ$u4wJ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBFg#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!18#!Nx(!qI_!ljQdp`t ;3#!encrypt#!22#!N$>`qRsf9|1O$hsQZW<ur7#!encrypt#!4#!N+-]#!encrypt#!13#!N6&.7K?fZmM{l#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJW#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!27#!N$>`qRsf9|1O$hsQZW<urpwA=P/#!encrypt#!17#!NxwLq1_o+jBFg`dJW#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIVlz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!19#!N6((9=If:kGhGzK ;36#!encrypt#!14#!NX}!DpYHJ$u4hi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ7#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!27#!N$>`qRsf9|1O$hsQZW<urpwA=P/#!encrypt#!17#!NxwLq1_o+jBFg`dJW#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIVEz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!41#!N6((9=If:kGhGzK ;3P+r[[; _;21@k"yam.`g_i3#!encrypt#!14#!NX}!DpYHJ$u4h{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJn#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urpwA=#!encrypt#!17#!NxwLq1_o+jBFg`dJ7#!encrypt#!17#!NxwLq1_o+jBFg`dJn#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJG#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBFg`dJG#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJG"0u#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!8#!N+y#TKB\#!encrypt#!20#!NxwLq1_o+jBFg`dJG"0u#!encrypt#!31#!N$>`qRsf9|1O$hsQZW<urpwA=P"bK Y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMIV.z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`dJG"0u#!encrypt#!14#!NX}!DpYHJ$u4h4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJZ#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!35#!N6H_Z=M@dnM^E5\7(b1-1Z3`i:av FKaL)Q#!encrypt#!17#!NxwLq1_o+jBFg`dJZ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ0#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!17#!NxwLq1_o+jBFg`dJ0#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urkwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`dJ0b#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6H_Z=M@dnM^E5\7(5o{Y/eDFPEJGYs#!encrypt#!17#!NxwLq1_o+jBFg`dJZ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI~lz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!17#!NxwLq1_o+jBFg`dJ0#!encrypt#!18#!NxwLq1_o+jBFg`dJ0b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI~mz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$u4Fi#!encrypt#!14#!NX}!DpYHJ$u4F=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`dJ0P#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBFg`dJ0#!encrypt#!18#!NxwLq1_o+jBFg`dJ0b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI~Sz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$u4F*#!encrypt#!18#!NxwLq1_o+jBFg`dJ0P#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`dJ0W#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!13#!N+<_$f_y%.Ee=#!encrypt#!4#!N+-]#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=8#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!4#!N+-]#!encrypt#!13#!N6&.7K?fZmM{l#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=!#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=8#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI~"z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=!#!encrypt#!14#!NX}!DpYHJ$u4FJ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI5/z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=!#!encrypt#!14#!NX}!DpYHJ$u4xy#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI5<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!22#!N$>`qRsf9|1O$hsQZW<ur7#!encrypt#!14#!NX}!DpYHJ$u4x-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=g#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!19#!N6((9=If#`2BGzK ;36#!encrypt#!18#!NxwLq1_o+jBFg`dJ0W#!encrypt#!19#!NxwLq1_o+jBFg`dJ0=g#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`dJ0=#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`dJG#!encrypt#!17#!NxwLq1_o+jBFg`dJ0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI5Ez
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$u4x{#!encrypt#!18#!NxwLq1_o+jBFg`dJ0=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI5Sz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!23#!N6((9=If#`2BGzK ;33^E^{#!encrypt#!14#!NX}!DpYHJ$u4x*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`dJ0E#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!27#!N$>`qRsf9|1O$hsQZWpurpwA=P/#!encrypt#!7#!Nx(!qCK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBFg`dJW"<Sr}#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!27#!N$>`qRsf9|1O$hsQZWpurpwA=P/#!encrypt#!7#!Nx(!qCK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!22#!NxwLq1_o+jBFg`dJW"<Sr!#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!23#!N6((9=IfJ^TO2NUx}y3e[;{#!encrypt#!22#!NxwLq1_o+jBFg`dJW"<Sr}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJ7"<S#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!45#!N6((9=IfJ^TO2NUx}y3e[;V- |_LKkb"i+&.7K?fZmM{l#!encrypt#!22#!NxwLq1_o+jBFg`dJW"<Sr!#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJn"<S#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurpwA=#!encrypt#!20#!NxwLq1_o+jBFg`dJ7"<S#!encrypt#!20#!NxwLq1_o+jBFg`dJn"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJG"<S#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBFg`dJG"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!23#!NxwLq1_o+jBFg`dJG"0urpP#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!8#!N+y#TKB\#!encrypt#!23#!NxwLq1_o+jBFg`dJG"0urpP#!encrypt#!31#!N$>`qRsf9|1O$hsQZWpurpwA=P"bK Y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI<mz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!23#!NxwLq1_o+jBFg`dJG"0urpP#!encrypt#!14#!NX}!DpYHJ$u4a=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJZ"<S#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!35#!N6H_Z=M@dnM^E5\7(b1-1Z3`i:av FKaL)Q#!encrypt#!20#!NxwLq1_o+jBFg`dJZ"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJ0"<S#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`dJG"<S#!encrypt#!20#!NxwLq1_o+jBFg`dJ0"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"<S#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!16#!N6&.7K?fm\`O=`E$#!encrypt#!20#!NxwLq1_o+jBFg`dJX"<S#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJM"<S#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`dJX"<S#!encrypt#!20#!NxwLq1_o+jBFg`dJM"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJ\"<S#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!NxwLq1_o+jBFg`dJ\"<S#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMI<"z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!19#!N6t@&K?fy\=RGYU*nQ6#!encrypt#!14#!NX}!DpYHJ$u4aJ#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJQ"<S#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`dJ\"<S#!encrypt#!20#!NxwLq1_o+jBFg`dJQ"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJ]"<S#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`dJG#!encrypt#!18#!NxwLq1_o+jBFg`dJ0W#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;Slz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uv`i#!encrypt#!18#!NxwLq1_o+jBFg`dJ0E#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;Smz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uv`=#!encrypt#!20#!NxwLq1_o+jBFg`dJ]"<S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`dJXS#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!18#!NxwLq1_o+jBFg`dJXS#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;SSz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uv`*#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"0u#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!20#!NxwLq1_o+jBFg`dJX"0u#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"eZ#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!20#!NxwLq1_o+jBFg`dJX"0u#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"e+#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`dJX"0u#!encrypt#!20#!NxwLq1_o+jBFg`dJX"eZ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;S"z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`dJX"0u#!encrypt#!14#!NX}!DpYHJ$uv`J#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;c/z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$uv2y#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"e##!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`dJX"eZ#!encrypt#!20#!NxwLq1_o+jBFg`dJX"e##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;clz
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uv2i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"et#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`dJX"et#!encrypt#!20#!NxwLq1_o+jBFg`dJX"e+#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;cEz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$uv2{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"e-#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`dJX"et#!encrypt#!20#!NxwLq1_o+jBFg`dJX"e-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`dJX"el#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!18#!NxwLq1_o+jBFg`dJXS#!encrypt#!20#!NxwLq1_o+jBFg`dJX"el#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJX#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBFg`dJX#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;c.z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$uv24#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJM#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBFg`dJM#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urkwA=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;w/z
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`dJX#!encrypt#!14#!NX}!DpYHJ$uv4y#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ\#!encrypt#!2#!g
#!encrypt#!4#!)b$q#!encrypt#!4#!N+0g#!encrypt#!30#!N6K}L7YdU*JKQ?KOn}j[~E`@ eT`\/#!encrypt#!17#!NxwLq1_o+jBFg`dJ\#!encrypt#!11#!N+MxOZC5xjQ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJQ#!encrypt#!2#!g
#!encrypt#!5#!58>q=#!encrypt#!17#!NxwLq1_o+jBFg`dJQ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;wmz
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=IfF#5OzY\$#!encrypt#!14#!NX}!DpYHJ$uv4=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ]#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBFg`dJ]#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;wSz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$uv4*#!encrypt#!6#!Nx(!qI#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ!#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!25#!N$>`qRsf9|1O$hsQZW<urkwA=#!encrypt#!17#!NxwLq1_o+jBFg`dJ!#!encrypt#!4#!N+-]#!encrypt#!23#!N6((9=If#`2BGzK ;33^E^{#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ,#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!19#!N6((9=If:kGhGzK ;36#!encrypt#!17#!NxwLq1_o+jBFg`dJ,#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ2#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBFg`dJQ#!encrypt#!17#!NxwLq1_o+jBFg`dJ2#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJl#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBFg`dJl#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`dJl"D#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!NxwLq1_o+jBFg`dJ2#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;u<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uv/-#!encrypt#!17#!NxwLq1_o+jBFg`dJl#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;ulz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uv/i#!encrypt#!17#!NxwLq1_o+jBFg`dJl#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;umz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-]#!encrypt#!16#!N6:(qGi3YCMiuaz$#!encrypt#!14#!NX}!DpYHJ$uv/=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ>#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!4#!N+0g#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!17#!NxwLq1_o+jBFg`dJ>#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJY#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!19#!NxwLq1_o+jBFg`dJl"D#!encrypt#!17#!NxwLq1_o+jBFg`dJY#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;u)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uv/}#!encrypt#!17#!NxwLq1_o+jBFg`dJ2#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJq#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!19#!NxwLq1_o+jBFg`dJl"D#!encrypt#!17#!NxwLq1_o+jBFg`dJq#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;u.z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!23#!N6((9=If:kGhGzK ;33^E^{#!encrypt#!14#!NX}!DpYHJ$uv/4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ{#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!17#!NxwLq1_o+jBFg`dJl#!encrypt#!17#!NxwLq1_o+jBFg`dJ{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ+#!encrypt#!2#!g
#!encrypt#!5#!58>q=#!encrypt#!17#!NxwLq1_o+jBFg`dJ+#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;e<z
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!19#!N6((9=IfF#5O2SK],j6#!encrypt#!14#!NX}!DpYHJ$uv7-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;elz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uv7i#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`dJ;#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`dJ+#!encrypt#!17#!NxwLq1_o+jBFg`dJ;#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFg`dJ#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!19#!Nx(!qCKf7Y,|>RK#99h#!encrypt#!22#!N$>`qRsf9|1O$hsQZWpur7#!encrypt#!4#!N+-]#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=W#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurkwA=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;e)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uv7}#!encrypt#!17#!NxwLq1_o+jBFg`d=W#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=7#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurkwA=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;e.z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uv74#!encrypt#!17#!NxwLq1_o+jBFg`d=W#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=n#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!23#!N6((9=IfJkGhGtLl}y3e[;{#!encrypt#!17#!NxwLq1_o+jBFg`d=n#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=N#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!45#!N6((9=IfJkGhGtLl}y3e[;V~ |_LKkb"i+t.7K?fZmM{l#!encrypt#!17#!NxwLq1_o+jBFg`d=7#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=9#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpur>wA=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;\lz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$uvwi#!encrypt#!7#!Nx(!qCK#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;\mz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!37#!N6t@&K?fy\=RGYU*nQXu<](ngP`u}CC"RcMPs#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!22#!N6((9=I<) M/+vgQL"mGN0#!encrypt#!14#!NX}!DpYHJ$uvw=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=CP#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!18#!NxwLq1_o+jBFg`d=CP#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;\Sz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$uvw*#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=CW#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!18#!NxwLq1_o+jBFg`d=CP#!encrypt#!18#!NxwLq1_o+jBFg`d=CW#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=C#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`d=N#!encrypt#!17#!NxwLq1_o+jBFg`d=9#!encrypt#!17#!NxwLq1_o+jBFg`d=C#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurkwA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=G#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBFg`d=G#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=G"0u#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!8#!N+y#TKB\#!encrypt#!20#!NxwLq1_o+jBFg`d=G"0u#!encrypt#!31#!N$>`qRsf9|1O$hsQZWpurkwA=P"bK Y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;V/z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`d=G"0u#!encrypt#!14#!NX}!DpYHJ$uvhy#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=Z#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!35#!N6H_Z=M@dnM^E5\7(b1-1Z3`i:av FKaL)Q#!encrypt#!17#!NxwLq1_o+jBFg`d=Z#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=0#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!17#!NxwLq1_o+jBFg`d=0#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpur'wA=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=0b#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!31#!N6H_Z=M@dnM^E5\7(5o{Y/eDFPEJGYs#!encrypt#!17#!NxwLq1_o+jBFg`d=Z#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;VEz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!17#!NxwLq1_o+jBFg`d=0#!encrypt#!18#!NxwLq1_o+jBFg`d=0b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;VSz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$uvh{#!encrypt#!14#!NX}!DpYHJ$uvh*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=0P#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBFg`d=0#!encrypt#!18#!NxwLq1_o+jBFg`d=0b#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;Vcz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uvhT#!encrypt#!18#!NxwLq1_o+jBFg`d=0P#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=0W#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!13#!N+<_$f_y%.Ee=#!encrypt#!4#!N+-]#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`d=0=8#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!4#!N+-]#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`d=0=!#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!19#!NxwLq1_o+jBFg`d=0=8#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;~<z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!19#!NxwLq1_o+jBFg`d=0=!#!encrypt#!14#!NX}!DpYHJ$uvF-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;~lz
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!19#!NxwLq1_o+jBFg`d=0=!#!encrypt#!14#!NX}!DpYHJ$uvFi#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;~mz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!22#!N$>`qRsf9|1O$hsQZWpur7#!encrypt#!14#!NX}!DpYHJ$uvF=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFg`d=0=g#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!22#!N6((9=I<) M3q0[QL"mGN0#!encrypt#!18#!NxwLq1_o+jBFg`d=0W#!encrypt#!19#!NxwLq1_o+jBFg`d=0=g#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=0=#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`d=G#!encrypt#!17#!NxwLq1_o+jBFg`d=0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;~)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uvF}#!encrypt#!18#!NxwLq1_o+jBFg`d=0=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;~cz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!26#!N6((9=I<) M3q0[QL"mGN:GQ9K#!encrypt#!14#!NX}!DpYHJ$uvFT#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=0E#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`d=G#!encrypt#!18#!NxwLq1_o+jBFg`d=0W#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;~"z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uvFJ#!encrypt#!18#!NxwLq1_o+jBFg`d=0E#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=XS#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!18#!NxwLq1_o+jBFg`d=XS#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;5<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uvx-#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"0u#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!20#!NxwLq1_o+jBFg`d=X"0u#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"eZ#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!20#!NxwLq1_o+jBFg`d=X"0u#!encrypt#!17#!N{M~x=o\_/,|G#Ux9#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!18#!N+fwY/C0%#;TERhj9K#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"e+#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`d=X"0u#!encrypt#!20#!NxwLq1_o+jBFg`d=X"eZ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;5Sz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`d=X"0u#!encrypt#!14#!NX}!DpYHJ$uvx*#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;5)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$uvx}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"e##!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`d=X"eZ#!encrypt#!20#!NxwLq1_o+jBFg`d=X"e##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;5.z
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uvx4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"et#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!NxwLq1_o+jBFg`d=X"et#!encrypt#!20#!NxwLq1_o+jBFg`d=X"e+#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;</z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$uvay#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"e-#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!NxwLq1_o+jBFg`d=X"et#!encrypt#!20#!NxwLq1_o+jBFg`d=X"e-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFg`d=X"el#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!18#!NxwLq1_o+jBFg`d=XS#!encrypt#!20#!NxwLq1_o+jBFg`d=X"el#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=X#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!17#!NxwLq1_o+jBFg`d=X#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;<Ez
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uva{#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=XP#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!18#!NxwLq1_o+jBFg`d=XP#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;<)z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!14#!NX}!DpYHJ$uva}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=XW#!encrypt#!2#!g
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-]#!encrypt#!31#!N6t.7K?fm\`O=`EiQSQ{DD4s '_7%Is#!encrypt#!18#!NxwLq1_o+jBFg`d=XP#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM;<.z
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!14#!NX}!DpYHJ$uva4#!encrypt#!18#!NxwLq1_o+jBFg`d=XW#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFg`d=X=#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBFg`d=X#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6S/z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$uF`y#!encrypt#!4#!N+-]#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=M#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBFg`d=M#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpur'wA=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6Slz
#!encrypt#!3#!68=#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!18#!NxwLq1_o+jBFg`d=X=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6Smz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uF`=#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6SEz
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`d=X#!encrypt#!14#!NX}!DpYHJ$uF`i#!encrypt#!14#!NX}!DpYHJ$uF`{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=\#!encrypt#!2#!g
#!encrypt#!4#!)b$q#!encrypt#!4#!N+0g#!encrypt#!30#!N6K}L7YdU*JKQ?KOn}j[~E`@ eT`\/#!encrypt#!17#!NxwLq1_o+jBFg`d=\#!encrypt#!11#!N+MxOZC5xjQ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=Q#!encrypt#!2#!g
#!encrypt#!5#!58>q=#!encrypt#!17#!NxwLq1_o+jBFg`d=Q#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6Scz
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!19#!N6((9=IfF#5O2SK],j6#!encrypt#!14#!NX}!DpYHJ$uF`T#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6S.z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uF`4#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFg`d=]#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFg`d=Q#!encrypt#!17#!NxwLq1_o+jBFg`d=]#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFg`d=#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFg#!encrypt#!16#!NxwLq1_o+jBFg`dJ#!encrypt#!16#!NxwLq1_o+jBFg`d=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBFs#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!NxwLq1_o+jBFs#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6clz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$uF2i#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!27#!N6((9=IfljQdp`Z.Wjm{j:q|awF#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6cmz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uF2=#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFs`/&\u#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_o+jBFs#!encrypt#!18#!NxwLq1_o+jBFs`/&\u#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_o+jBFV#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!4#!NVk8#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!9#!Nr0p#=N@B#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!4#!NVk8#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NVk8qOuF=#c#Un%#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N-'uqOuF=#c#Un%#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N-'uqOuF=#o#Un%#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!N-'Rr= m1cM~pXD #!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!N-'Rr= m1cMSpXD #!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!36#!N6((9=If@quOv`%}YRD\>i0`&At2%kb"[X<>#!encrypt#!15#!N-'uqOuF=#o#Un%#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6wlz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!37#!N6((9=If@qs GzK ;3Pu<](~ |_LKNGzuJnvs#!encrypt#!16#!N-'Rr= m1cMSpXD #!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6wmz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uF4i#!encrypt#!14#!NX}!DpYHJ$uF4=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!N-'.m?A5 ~?O}RD&!.#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!15#!N6((9=Ifi;)|GUN#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!20#!N6((9=Ifi;)|GzK ;3$(#!encrypt#!15#!NVk8qOuF=#c#Un%#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6wSz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uF4*#!encrypt#!9#!Nr0p#=N@B#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NVk8qOuF=##(zX#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!15#!N6((9=Ifi;)|GUN#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!40#!N6((9=Ifi;)|GzK ;3$[IAe`FP,9@Ft"FOm.O%oG#!encrypt#!15#!N-'uqOuF=#c#Un%#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6wcz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uF4T#!encrypt#!9#!Nr0p#=N@B#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!N-'uqOuF=##(zX#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!15#!N6((9=Ifi;)|GUN#!encrypt#!11#!N+fw$^?0U;b#!encrypt#!41#!N6((9=Ifi;)|GzK ;3$[IAe`FP,9M[-'uQ4#q^?[3#!encrypt#!16#!N-'Rr= m1cM~pXD #!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6w"z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uF4J#!encrypt#!9#!Nr0p#=N@B#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!N-'Rr= m1cMiuaz#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!14#!NVk8qOuF=##(zX#!encrypt#!14#!N-'uqOuF=##(zX#!encrypt#!15#!N-'Rr= m1cMiuaz#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!10#!Nr0p#=P[Zm#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!13#!NxwLq1_o+jBFV#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!18#!N-'.m?A5 ~?O}RD&!.#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6umz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!14#!NX}!DpYHJ$uF/=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFV`8>W#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!17#!NxwLq1_o+jBFV`8>W#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFV`8>7#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!17#!NxwLq1_o+jBFV`8>W#!encrypt#!4#!NVk8#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6u)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBFV`8>W#!encrypt#!14#!NX}!DpYHJ$uF/}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`d>W#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!16#!N6((9=Ifi;)|Gvo$#!encrypt#!17#!NxwLq1_o+jBFd`d>W#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJW#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!17#!NxwLq1_o+jBFV`8>7#!encrypt#!10#!Nr0p#=P[Zm#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6u"z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq1_o+jBFV`8>7#!encrypt#!14#!NX}!DpYHJ$uF/J#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`d>7#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=Ifi;)|GRe*u#!encrypt#!17#!NxwLq1_o+jBFd`d>7#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJ7#!encrypt#!2#!g
#!encrypt#!4#!)b$q#!encrypt#!4#!N+0g#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!23#!N-'.XRsfmhA^Gv`~}^miFD2#!encrypt#!11#!N+MxOZC5xjQ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6elz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!17#!NxwLq1_o+jBFV`8>7#!encrypt#!14#!NX}!DpYHJ$uF7i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`d>n#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq1_o+jBFd`d>7#!encrypt#!17#!NxwLq1_o+jBFd`d>n#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6eEz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!50#!N6((9=Ifi;)|GRe*y-b<VUQ6%%M2sg:a[+Hpd=M@dnM^E5\78l#!encrypt#!14#!NX}!DpYHJ$uF7{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJn#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6e)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uF7}#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6ecz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6H_Z=M@dnM^E5\7u#!encrypt#!14#!NX}!DpYHJ$uF7T#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!30#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6e"z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uF7J#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\/z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6Hpd=M@dnM^E5\7u#!encrypt#!14#!NX}!DpYHJ$uFwy#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\<z
#!encrypt#!4#!)b$q#!encrypt#!4#!N+0g#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!23#!N-'.XRsfmhA^Gv`~}^miFD2#!encrypt#!11#!N+MxOZC5xjQ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\lz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!7#!Nx(!qCK#!encrypt#!14#!NX}!DpYHJ$uFwi#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\mz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$uFw-#!encrypt#!14#!NX}!DpYHJ$uFw=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!33#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&>Q$#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\Sz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uFw*#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!35#!N6H_Z=M@dnM^E5\7"b1-S23@ Eg@PJi"%jQ#!encrypt#!14#!NX}!DpYHJ$uFw}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!32#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&-p#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\.z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uFw4#!encrypt#!10#!N-'Rr=P[Zm#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6\"z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!35#!N6Hpd=M@dnM^E5\7"b1-S23@ Eg@PJi"%jQ#!encrypt#!14#!NX}!DpYHJ$uFwJ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6V/z
#!encrypt#!4#!)b$q#!encrypt#!4#!N+0g#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!23#!N-'.XRsfmhA^Gv`~}^miFD2#!encrypt#!11#!N+MxOZC5xjQ#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6V<z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!7#!Nx(!qCK#!encrypt#!14#!NX}!DpYHJ$uFh-#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6Vlz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!14#!NX}!DpYHJ$uFhy#!encrypt#!14#!NX}!DpYHJ$uFhi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!35#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&>Q$X&#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!27#!N6GDC=7|UkA|GLnf}<3ArcQ~ cF#!encrypt#!8#!N+0k$~G%#!encrypt#!27#!N6GDC=7|UkA|GLnf}<3ArcQ~ cF#!encrypt#!4#!NVk8#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJN#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!27#!N6Db =7|UkA|GLnf}<3ArcQ~ cF#!encrypt#!8#!N+0k$~G%#!encrypt#!27#!N6Db =7|UkA|GLnf}<3ArcQ~ cF#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJ9#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFd`dJN#!encrypt#!17#!NxwLq1_o+jBFd`dJ9#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJC#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!17#!NxwLq1_o+jBFd`dJC#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!20#!NxwLq1_o+jBFd`dJC"0u#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!30#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&#!encrypt#!33#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&>Q$#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJG#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!17#!NxwLq1_o+jBFd`dJG#!encrypt#!20#!NxwLq1_o+jBFd`dJC"0u#!encrypt#!4#!N+-]#!encrypt#!20#!N6((9=Ifh#uO/`RQ!ng(#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJZ#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!17#!NxwLq1_o+jBFd`dJG#!encrypt#!17#!NxwLq1_o+jBFd`dJZ#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJ0#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!30#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&#!encrypt#!17#!NxwLq1_o+jBFd`dJ0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6~<z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uFF-#!encrypt#!32#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&-p#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFd`dJXS#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!33#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&>Q$#!encrypt#!17#!NxwLq1_o+jBFd`dJ0#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6~mz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uFF=#!encrypt#!35#!NxwLq1__m~?OT5%.#"e+E:OQG1gKU&>Q$X&#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq1_o+jBFd`dJXk#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFd`dJ7#!encrypt#!17#!NxwLq1_o+jBFd`dJn#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`dJ#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!17#!N6((9=Ifi;)|G\v#u#!encrypt#!8#!N+0k$~G%#!encrypt#!17#!N6((9=Ifi;)|G\v#u#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6~)z
#!encrypt#!4#!s1w{#!encrypt#!6#!N+-]7~#!encrypt#!17#!N6((9=Ifi;)|G\veu#!encrypt#!7#!N+e_pf*#!encrypt#!17#!N6((9=Ifi;)|G\veu#!encrypt#!14#!NX}!DpYHJ$uFF}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`d=#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFd`dJ#!encrypt#!16#!NxwLq1_o+jBFd`d=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`dP#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!18#!NxwLq1_o+jBFd`dJXS#!encrypt#!18#!NxwLq1_o+jBFd`dJXk#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFd`dP}QL3?:G3#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!26#!N6&.7K?fm\`O=`E9pJfhr<X!rK#!encrypt#!8#!N+0k$~G%#!encrypt#!26#!N6&.7K?fm\`O=`E9pJfhr<X!rK#!encrypt#!24#!NxwLq1_o+jBFd`dP}QL3?:G3#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!26#!NxwLq1_o+jBFd`dP}QL3?:G3 J#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!16#!NxwLq1_o+jBFd`dP#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq1_o+jBFd`dP}cD#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!19#!NxwLq1_o+jBFd`dP}cD#!encrypt#!26#!NxwLq1_o+jBFd`dP}QL3?:G3 J#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!27#!NxwLq1_o+jBFd`dP}n|lroH4h_t#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=IfljQdp`Z.Wjm{j0#!encrypt#!19#!NxwLq1_o+jBFd`dP}cD#!encrypt#!26#!NxwLq1_o+jBFd`dP}QL3?:G3 J#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!25#!NxwLq1_o+jBFd`dP}n|lr4i42#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!19#!NxwLq1_o+jBFd`dP}cD#!encrypt#!25#!NxwLq1_o+jBFd`dP}n|lr4i42#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM65Ez
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!14#!NX}!DpYHJ$uFx{#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM65Sz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uFx*#!encrypt#!27#!NxwLq1_o+jBFd`dP}n|lroH4h_t#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM65)z
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uFx}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1_o+jBFd`dP}n|lr4F1#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!13#!NxwLq1_o+jBFV#!encrypt#!13#!N+<_$f_y%.Ee=#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=IQ\U#OzY\$#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM65.z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$uFx4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`dO#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!16#!NxwLq1_o+jBFd`dO#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!4#!N+-]#!encrypt#!14#!N6t@v!i3UyaJU:#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`d5#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!16#!NxwLq1_o+jBFd`d5#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6<<z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!20#!N6K}L7YdU*JKQ?KOn}j(#!encrypt#!14#!NX}!DpYHJ$uFa-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`d,#!encrypt#!2#!g
#!encrypt#!3#!{t|#!encrypt#!16#!NxwLq1_o+jBFd`d,#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6<mz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFd`d,#!encrypt#!14#!NX}!DpYHJ$uFa=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`d~#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!16#!NxwLq1_o+jBFV`8>#!encrypt#!4#!N+-f#!encrypt#!28#!N6((9=IfljQdp`X]YjG{KJIX2P 8#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!7#!N+mk$wa#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`d0#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!16#!NxwLq1_o+jBFd`d0#!encrypt#!13#!NxwLq1_o+jBFV#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq1_o+jBFd`dt#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!16#!NxwLq1_o+jBFd`d0#!encrypt#!4#!N+fQ#!encrypt#!2#!NI#!encrypt#!16#!NxwLq1_o+jBFd`dt#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6<cz
#!encrypt#!2#!k1#!encrypt#!17#!N-*z5o{f^\RhUcdEU#!encrypt#!18#!N-*z5o{f^\RhUcdE#b#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM6<.z
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uFaT#!encrypt#!14#!NX}!DpYHJ$uFa4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq1_o+jBFd`dJj#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFd`dJW#!encrypt#!16#!NxwLq1_o+jBFd`d~#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\S/z
#!encrypt#!3#!68=#!encrypt#!13#!NxwLq1_o+jBFV#!encrypt#!14#!NX}!DpYHJ$ui`y#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\S<z
#!encrypt#!2#!k1#!encrypt#!16#!NxwLq1_o+jBFd`dP#!encrypt#!24#!NxwLq1_o+jBFd`dP}QL3?:G3#!encrypt#!24#!NxwLq1_o+jBFd`dP}n|lr4F1#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\Slz
#!encrypt#!2#!k1#!encrypt#!17#!NxwLq1_o+jBFd`dJj#!encrypt#!14#!NX}!DpYHJ$ui`i#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\Smz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$ui`-#!encrypt#!14#!NX}!DpYHJ$ui`=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq1_o+jBF#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!6#!Nx(!qI#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\SSz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$ui`*#!encrypt#!4#!N+-]#!encrypt#!19#!N6t@&PWfy\=RGYU*nQ6#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1__m~?OT5%.#"eZV#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!7#!Nx(!qCK#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\Scz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$ui`T#!encrypt#!4#!N+-]#!encrypt#!19#!N6t@&PWfy\=RGYU*nQ6#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1__m~?OT5%.#"eZE#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!6#!Nx(!qI#!encrypt#!21#!NxwLq1__m~?OT5%.#"eZV#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!Nx(!qI_!ljQdp#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!28#!N6q;(I_l{DAoG1L9O~45QMQL5_;8#!encrypt#!8#!N+0k$~G%#!encrypt#!28#!N6q;(I_l{DAoG1L9O~45QMQL5_;8#!encrypt#!13#!Nx(!qI_!ljQdp#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!Nx(!qI_!ljQdp`t ;3#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!7#!Nx(!qCK#!encrypt#!21#!NxwLq1__m~?OT5%.#"eZE#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!Nx(!qCKf7Y,|>R#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!14#!Nx(!qCKf7Y,|>R#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!Nx(!qCKf7Y,|>RK#99h#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!23#!N6((9=If@quOv`%}Y"22/;{#!encrypt#!8#!N+0k$~G%#!encrypt#!23#!N6((9=If@quOv`%}Y"22/;{#!encrypt#!13#!Nx(!qI_!ljQdp#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+V#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!14#!Nx(!qCKf7Y,|>R#!encrypt#!9#!N-'.B|_]@#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\cEz
#!encrypt#!6#!)pkJer#!encrypt#!5#!N+Ek(#!encrypt#!24#!N6((9=If@qs GzK ;33A^1nF#!encrypt#!8#!N+0k$~G%#!encrypt#!24#!N6((9=If@qs GzK ;33A^1nF#!encrypt#!14#!NX}!DpYHJ$ui2{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+E#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\c)z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!14#!NX}!DpYHJ$ui2}#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+^#!encrypt#!2#!g
#!encrypt#!3#!{t|#!encrypt#!14#!Nx(!qCKf7Y,|>R#!encrypt#!9#!N-'.B|_]@#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\c.z
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!27#!N6((9=If@qs G-@QL"mGN:.X`rF#!encrypt#!8#!N+0k$~G%#!encrypt#!27#!N6((9=If@qs G-@QL"mGN:.X`rF#!encrypt#!14#!NX}!DpYHJ$ui24#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!24#!NxwLq1__m~?OT5%.#"e+E:k)#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+V#!encrypt#!21#!NxwLq1__m~?OT5%.#"e+^#!encrypt#!24#!NxwLq1__m~?OT5%.#"e+E:k)#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!NxwLq1__m~?#!encrypt#!2#!g
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!8#!N+0k$~G%#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GE~#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!18#!Nx(!qI_!ljQdp`t ;3#!encrypt#!22#!N$>`qRsf9|1O$hsQZW<ur7#!encrypt#!4#!N+-]#!encrypt#!13#!N6&.7K?fZmM{l#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB GERm#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!24#!N6t.7K?fZmM{\-KZ0.3TU:"F#!encrypt#!16#!NxwLq@_o+jB GERm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB GERw#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!27#!N$>`qRsf9|1O$hsQZWpurpwA=P/#!encrypt#!7#!Nx(!qCK#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\wEz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!24#!N6b.7K?fZmM{\-KZ0.3TU:"F#!encrypt#!14#!NX}!DpYHJ$ui4{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB GERlj#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!9#!N-'.B|_]@#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\w)z
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$ui4}#!encrypt#!12#!N$>`qRsfeSAo#!encrypt#!4#!N+-]#!encrypt#!20#!N6K}L7&;: M^!iLT}7S(#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB GERl##!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!11#!N+<_$f_\x:,#!encrypt#!5#!N+mk$#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurpP#!encrypt#!17#!NxwLq@_o+jB GERl##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\w.z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$ui44#!encrypt#!25#!N$>`qRsf9|1O$hsQZWpurpwA=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\w"z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$ui4J#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\u/z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$ui/y#!encrypt#!7#!Nx(!qCK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB GERlO#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!24#!N6t.7K?fZmM{\-KZ0.3TU:"F#!encrypt#!17#!NxwLq@_o+jB GERl##!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\ulz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!24#!N6t.7K?fZmM{\-KZ0.3TU:"F#!encrypt#!17#!NxwLq@_o+jB GERlO#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\umz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$ui/i#!encrypt#!14#!NX}!DpYHJ$ui/=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB GERl_#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!23#!N$>`qRsf9|1O$hsQZWpurpP#!encrypt#!17#!NxwLq@_o+jB GERlj#!encrypt#!17#!NxwLq@_o+jB GERl_#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\uSz
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!8#!N+0k$~G%#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!14#!NX}!DpYHJ$ui/*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB GERlm#!encrypt#!2#!g
#!encrypt#!4#!wjwr#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\ucz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$ui/T#!encrypt#!16#!NxwLq@_o+jB GERw#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\u.z
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!17#!N6((9=mf7>MFGaLlu#!encrypt#!8#!N+0k$~G%#!encrypt#!17#!N6((9=mf7>MFGaLlu#!encrypt#!14#!NX}!DpYHJ$ui/4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GER#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!19#!Nx(!qCKf7Y,|>RK#99h#!encrypt#!26#!N$>`qRsf9|1O$hsQZWpur}4N S#!encrypt#!4#!N+-]#!encrypt#!13#!N6t.7K?fZmM{l#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %D#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB GEmm#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!16#!NxwLq@_o+jB GEmm#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\e<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$ui7-#!encrypt#!33#!N$>`qRsf9|1O$hsQZWpurxHxrR12MKh0?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\elz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!24#!N6b.7K?fZmM{\iKZ0.3TU:"F#!encrypt#!14#!NX}!DpYHJ$ui7i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB GEmw#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!N$>`qRsf9|1O$hsQZWpu#!encrypt#!16#!NxwLq@_o+jB GEmw#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\eEz
#!encrypt#!4#!s1w{#!encrypt#!5#!N+Ek(#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!8#!N+0k$~G%#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!14#!NX}!DpYHJ$ui7{#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GEm#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!33#!N$>`qRsf9|1O$hsQZW<urxHxrR12MRh0?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\e)z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$ui7}#!encrypt#!9#!Np}G9o/f,#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GE;#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MiGaLlu#!encrypt#!15#!NxwLq@_o+jB GE;#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GE$#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!17#!NxwLq1_o+jBF$-K/S#!encrypt#!18#!NxwLq1_o+jBF$-K/#W#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\e"z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$ui7J#!encrypt#!18#!NxwLq1_o+jBF$iK/#W#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\\/z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MiGaLlu#!encrypt#!14#!NX}!DpYHJ$uiwy#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GE`#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MiGaLlu#!encrypt#!17#!NxwLq1_o+jBF$iK/S#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB GEp#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MiGaLlu#!encrypt#!18#!NxwLq1_o+jBF$iK/Sk#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB GEpw#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!15#!NxwLq@_o+jB GE~#!encrypt#!15#!NxwLq@_o+jB GER#!encrypt#!15#!NxwLq@_o+jB GEm#!encrypt#!15#!NxwLq@_o+jB GE$#!encrypt#!15#!NxwLq@_o+jB GE`#!encrypt#!15#!NxwLq@_o+jB GEp#!encrypt#!17#!NxwLq@_o+jB GERlm#!encrypt#!16#!NxwLq@_o+jB GEpw#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jB #!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!12#!NxwLq@_o+jB #!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\\Sz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uiw*#!encrypt#!15#!NxwLq@_o+jB GER#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!14#!NxwLq@_o+jB G?#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!14#!N8|.C^+R%#5\7v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\\cz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!14#!N8|.C^+R%#P\7v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\\.z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uiwT#!encrypt#!14#!NX}!DpYHJ$uiw4#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\\"z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!14#!N8|.C^+R%#9\/v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\V/z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uiwJ#!encrypt#!14#!NX}!DpYHJ$uihy#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\V<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!12#!N8|.C^+R%#_\#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\Vlz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!14#!NX}!DpYHJ$uihi#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\Vmz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uih-#!encrypt#!14#!NX}!DpYHJ$uih=#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\VEz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!24#!N8|.C^+R%##\G1Ltr"tTRph6#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\VSz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uih{#!encrypt#!14#!NX}!DpYHJ$uih*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB4GEm#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jB #!encrypt#!15#!NxwLq@_o+jB4GEm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jB4#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!12#!NxwLq@_o+jB4#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\V.z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=mfljQdp`Z.Wjm{70#!encrypt#!14#!NX}!DpYHJ$uih4#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!26#!N6((9=mfljQdp`Z.Wjm{7:q|aK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB4GNUA\#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jB4#!encrypt#!17#!NxwLq@_o+jB4GNUA\#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jBv#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!12#!NxwLq@_o+jBv#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGE~#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!15#!NxwLq@_o+jBFGE~#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBFGE~Qj#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!15#!NxwLq@_o+jBFGE~#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\~mz
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-]#!encrypt#!17#!N6((9=mfiS`OXR\Nu#!encrypt#!14#!NX}!DpYHJ$uiF=#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBFG[%lM#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!15#!NxwLq@_o+jBFGE~#!encrypt#!17#!NxwLq@_o+jBFG[%lM#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGER#!encrypt#!2#!g
#!encrypt#!4#!{1}G#!encrypt#!4#!N+-f#!encrypt#!16#!N6((9=mfF#sOzY\$#!encrypt#!15#!NxwLq@_o+jBFGER#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGEm#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!15#!NxwLq@_o+jBFGEm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBFGEmQj#!encrypt#!2#!g
#!encrypt#!3#!@t(#!encrypt#!17#!NxwLq@_o+jBFGEmQj#!encrypt#!12#!NxwLq1_o+jBF#!encrypt#!4#!N+-f#!encrypt#!46#!N6qk<=afJ#AoGzZ.y=3CFnQX%Hg!KG%Ukqn2qopf:#A^u:#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!Nof/{~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGE;#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq@_o+jBFGEmQj#!encrypt#!15#!NxwLq@_o+jBFGE;#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\~"z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uiFJ#!encrypt#!15#!NxwLq@_o+jBFGE;#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGE$#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!17#!NxwLq@_o+jBFGEmQj#!encrypt#!15#!NxwLq@_o+jBFGE;#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\5<z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!14#!NX}!DpYHJ$uix-#!encrypt#!15#!NxwLq@_o+jBFGE$#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\5lz
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!6#!N;2&B0#!encrypt#!14#!NX}!DpYHJ$uixi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGE`#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!6#!Nx(!qI#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\5Ez
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!15#!N6Db =MiJw{OTYN#!encrypt#!14#!NX}!DpYHJ$uix{#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!18#!N3f/K\?fmjYepEh&]*#!encrypt#!12#!NY9M;DsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGEpm#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\5)z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!19#!N68@&K?fy\=RGYU*nQ6#!encrypt#!14#!NX}!DpYHJ$uix}#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGEpw#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!20#!N$>`qRsf9|1O$hsQZW<u#!encrypt#!16#!NxwLq@_o+jBFGEpw#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGEpl#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!16#!NxwLq@_o+jBFGEpl#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq@_o+jBFGEpl}b#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!16#!NxwLq@_o+jBFGEpl#!encrypt#!6#!NVkLz<#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\</z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!18#!N6Db =G0JJQozXK:,l#!encrypt#!18#!NxwLq@_o+jBFGEpl}b#!encrypt#!14#!NX}!DpYHJ$uiay#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!18#!N3f/K\?fmjYepEh&]*#!encrypt#!12#!NY9M;DsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGEpj#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!21#!N6Db =A5mj=1zXm]N"M^9#!encrypt#!18#!NxwLq@_o+jBFGEpl}b#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!18#!N3f/K\?fmjYepEh&]*#!encrypt#!12#!NY9M;DsfeSAo#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGEp #!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!16#!NxwLq@_o+jBFGEpm#!encrypt#!16#!NxwLq@_o+jBFGEpj#!encrypt#!16#!NxwLq@_o+jBFGEp #!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGEp#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!15#!NxwLq@_o+jBFGE~#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\<Ez
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$uia{#!encrypt#!15#!NxwLq@_o+jBFGEp#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGEj#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!32#!N6((9=mf7>MFGaLl(xohrmQ @PS2G1.2#!encrypt#!15#!NxwLq@_o+jBFGEj#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGES#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!12#!NxwLq1_o+jBv#!encrypt#!18#!NxwLq1_o+jBF$-K/KK#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgM\<cz
#!encrypt#!3#!@t(#!encrypt#!15#!NxwLq@_o+jB GE`#!encrypt#!14#!NX}!DpYHJ$uiaT#!encrypt#!4#!N+-f#!encrypt#!17#!N6((9=mf7fM4GaLlu#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBFGE8#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!N+y#TKB\U;b#!encrypt#!32#!N6((9=mf7>MiGaLl(xohrmQ @Pm2G1.2#!encrypt#!15#!NxwLq@_o+jBFGE8#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGER>#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!15#!NxwLq@_o+jBFGE~#!encrypt#!15#!NxwLq@_o+jBFGE`#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPS/z
#!encrypt#!2#!k1#!encrypt#!15#!NxwLq@_o+jBFGES#!encrypt#!16#!NxwLq@_o+jBFGER>#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPS<z
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uI`y#!encrypt#!14#!NX}!DpYHJ$uI`-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGERJ#!encrypt#!2#!g
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!12#!NxwLq1_o+jBv#!encrypt#!18#!NxwLq1_o+jBF$-K/KK#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPSmz
#!encrypt#!3#!{t|#!encrypt#!16#!NxwLq@_o+jBFGERJ#!encrypt#!14#!NX}!DpYHJ$uI`=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGER=#!encrypt#!2#!g
#!encrypt#!4#!2t=q#!encrypt#!16#!NxwLq@_o+jBFGER=#!encrypt#!4#!N+-f#!encrypt#!17#!N6((9=mf7fM4GaLlu#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!10#!N{MIK~A %v#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPSSz
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$uI`*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGERP#!encrypt#!2#!g
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq@_o+jBFGERJ#!encrypt#!16#!NxwLq@_o+jBFGERP#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPScz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!16#!NxwLq@_o+jBFGERJ#!encrypt#!14#!NX}!DpYHJ$uI`T#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPS.z
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!32#!N6((9=mf7>M4GaLl(xohrmQ @Pm2G1.2#!encrypt#!14#!NX}!DpYHJ$uI`4#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBFGERO#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!16#!NxwLq@_o+jBFGERJ#!encrypt#!16#!NxwLq@_o+jBFGERO#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jBF#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPc<z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$uI2-#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NMn(9=(0Vjo4#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPcmz
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!6#!N+-]p^#!encrypt#!16#!N6&.7K?fm\`O=`E$#!encrypt#!16#!N6t.7K?fm\`O=`E$#!encrypt#!14#!NX}!DpYHJ$uI2=#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!NMn(9=(0Vjc#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!NMn(9=(0Vjc#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPcSz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!12#!NMn(9=(0Vjo4#!encrypt#!14#!NX}!DpYHJ$uI2*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NMn(9=(0Vjov#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!12#!NxwLq@_o+jBF#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBiGE~#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!NMn(9=(0Vjov#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPc.z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!15#!NxwLq@_o+jBiGE~#!encrypt#!14#!NX}!DpYHJ$uI24#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBiGER#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!NMn(9=(0Vjov#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPw/z
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!15#!NxwLq@_o+jBiGE~#!encrypt#!14#!NX}!DpYHJ$uI4y#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBiGEm#!encrypt#!2#!g
#!encrypt#!7#!k1nq9bQ#!encrypt#!15#!NxwLq@_o+jBiGER#!encrypt#!15#!NxwLq@_o+jBiGEm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBiGE;#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!15#!NxwLq@_o+jBiGE;#!encrypt#!12#!NxwLq@_o+jBF#!encrypt#!4#!N+-f#!encrypt#!6#!N;2&rC#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jBiGr.C#!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!12#!NxwLq@_o+jBF#!encrypt#!16#!NxwLq@_o+jBiGr.C#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBiGRzC9#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!17#!NxwLq@_o+jBiGRzC9#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPwSz
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uI4*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBiGNUA\#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jBF#!encrypt#!17#!NxwLq@_o+jBiGNUA\#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jBi#!encrypt#!2#!g
#!encrypt#!11#!b8 2G3_!}z+#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!8#!N+4#p/(]#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!8#!N+4#p/(<#!encrypt#!4#!N+fQ#!encrypt#!4#!Nfo&#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPw.z
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!14#!NX}!DpYHJ$uI44#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NHn(9=(0Vjo4#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!15#!N$>`qRsf9|1O$hs#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPu/z
#!encrypt#!11#!@qFqqBQLXeo#!encrypt#!4#!N+`f#!encrypt#!6#!N;2&Lu#!encrypt#!14#!NX}!DpYHJ$uI/y#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!NHn(9=(0Vjc#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!11#!NHn(9=(0Vjc#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!6#!N;2&rC#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPulz
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!5#!N+mk$#!encrypt#!12#!NHn(9=(0Vjo4#!encrypt#!14#!NX}!DpYHJ$uI/i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NHn(9=(0Vjov#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!12#!NxwLq@_o+jBi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBIGE~#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!NHn(9=(0Vjov#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>M4GaLlu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPuSz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!15#!NxwLq@_o+jBIGE~#!encrypt#!14#!NX}!DpYHJ$uI/*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBIGER#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!12#!NHn(9=(0Vjov#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!17#!N6((9=mf7>MvGaLlu#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPucz
#!encrypt#!12#!@qFqqNld\Ai/#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!15#!NxwLq@_o+jBIGE~#!encrypt#!14#!NX}!DpYHJ$uI/T#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBIGEm#!encrypt#!2#!g
#!encrypt#!7#!k1nq9bQ#!encrypt#!15#!NxwLq@_o+jBIGER#!encrypt#!15#!NxwLq@_o+jBIGEm#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jBIGE;#!encrypt#!2#!g
#!encrypt#!4#!@'=q#!encrypt#!15#!NxwLq@_o+jBIGE;#!encrypt#!12#!NxwLq@_o+jBi#!encrypt#!4#!N+-f#!encrypt#!6#!N;2&rC#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBIGr.C##!encrypt#!2#!g
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!12#!NxwLq@_o+jBi#!encrypt#!17#!NxwLq@_o+jBIGr.C##!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq@_o+jBIGRzC9P#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!18#!NxwLq@_o+jBIGRzC9P#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPelz
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uI7i#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq@_o+jBIGNUA\"<#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!19#!NxwLq@_o+jBIGNUA\"<#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPeEz
#!encrypt#!4#!@'=q#!encrypt#!14#!NX}!DpYHJ$uI7{#!encrypt#!15#!NxwLq@_o+jBIGE~#!encrypt#!4#!N+-f#!encrypt#!6#!N;2&rC#!encrypt#!6#!N+4XV~#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!14#!N+y#$^+o%S?lXn#!encrypt#!5#!N<m~x#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jBIGr.CO#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jBi#!encrypt#!19#!NxwLq@_o+jBIGNUA\"<#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPe)z
#!encrypt#!11#!@qFqq.QH7%1#!encrypt#!17#!N+qkK%o#xjYeGaXAt#!encrypt#!14#!NX}!DpYHJ$uI7}#!encrypt#!17#!NxwLq@_o+jBIGr.CO#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!NxwLq@_o+jBIGRzC9W#!encrypt#!2#!g
#!encrypt#!11#!@qFqqojsF>*#!encrypt#!18#!NxwLq@_o+jBIGRzC9W#!encrypt#!12#!N+M\$dA0%#mR#!encrypt#!12#!N6FDg<_vm\`'#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPe.z
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uI74#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!19#!NxwLq@_o+jBIGNUA\"L#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jBi#!encrypt#!19#!NxwLq@_o+jBIGNUA\"<#!encrypt#!19#!NxwLq@_o+jBIGNUA\"L#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jBI#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!12#!NxwLq@_o+jBI#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMP\<z
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-f#!encrypt#!22#!N6((9=mfljQdp`Z.Wjm{70#!encrypt#!14#!NX}!DpYHJ$uIw-#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!9#!N+h$`j([+#!encrypt#!4#!N+`]#!encrypt#!26#!N6((9=mfljQdp`Z.Wjm{7:q|aK#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!17#!NxwLq@_o+jB%GNUA\#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jBI#!encrypt#!17#!NxwLq@_o+jB%GNUA\#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jB%#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!2#!N;#!encrypt#!12#!NxwLq@_o+jB%#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMP\Ez
#!encrypt#!4#!@'=q#!encrypt#!4#!N+-]#!encrypt#!16#!N6b.7K?fm\`O=`E$#!encrypt#!14#!NX}!DpYHJ$uIw{#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMP\Sz
#!encrypt#!6#!)(>q64#!encrypt#!8#!N+y#TKB\#!encrypt#!14#!NX}!DpYHJ$uIw*#!encrypt#!12#!NxwLq1_o+jBF#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB_GE;m#!encrypt#!2#!g
#!encrypt#!5#!{tF`G#!encrypt#!4#!N+fQ#!encrypt#!3#!N[K#!encrypt#!16#!NxwLq@_o+jB_GE;m#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMP\cz
#!encrypt#!4#!2t=q#!encrypt#!4#!N+-]#!encrypt#!17#!N6:(qGi3YC5O7C.ju#!encrypt#!14#!NX}!DpYHJ$uIwT#!encrypt#!8#!N+H]$ZA[#!encrypt#!9#!N<h*`dA:%#!encrypt#!8#!N+M\$"C:#!encrypt#!7#!N3f/K\?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!16#!NxwLq@_o+jB_GE;w#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!16#!NxwLq@_o+jB_GE;m#!encrypt#!16#!NxwLq@_o+jB_GE;w#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq@_o+jB_GE;#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!12#!NxwLq@_o+jB%#!encrypt#!15#!NxwLq@_o+jB_GE;#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_o+jB_#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!7#!N@.L9p #!encrypt#!14#!Nx3JS=NdE>*X~z#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!18#!Nc,_(=uyZS}O6czjQ|#!encrypt#!2#!g
#!encrypt#!4#!)b$q#!encrypt#!11#!N@kbzUp3F'\#!encrypt#!4#!N+0g#!encrypt#!6#!N;2RrC#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPVlz
#!encrypt#!2#!k1#!encrypt#!14#!Nx3JS=NdE>*X~z#!encrypt#!14#!NX}!DpYHJ$uIhi#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPVmz
#!encrypt#!6#!)(>q64#!encrypt#!10#!N+y#$^+Fm/#!encrypt#!7#!N@.L9p #!encrypt#!18#!Nc,_(=uyZS}O6czjQ|#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPVEz
#!encrypt#!4#!wjwr#!encrypt#!14#!NX}!DpYHJ$uIh{#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPVSz
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uIh=#!encrypt#!14#!NX}!DpYHJ$uIh*#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!Nc,_(=uyZS}#!encrypt#!2#!g
#!encrypt#!3#!68=#!encrypt#!11#!Nc,_(=uyZS}#!encrypt#!13#!NV}G.!iLX#i$d#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPVcz
#!encrypt#!3#!68=#!encrypt#!14#!NX}!DpYHJ$uIhT#!encrypt#!4#!NVk8#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMPV.z
#!encrypt#!2#!k1#!encrypt#!14#!NX}!DpYHJ$uIh4#!encrypt#!12#!NV}G.!iLX#+/#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!N'n;3KMf^\RhU#!encrypt#!2#!g
#!encrypt#!4#!)b$q#!encrypt#!6#!N8|.a|#!encrypt#!4#!N+0g#!encrypt#!4#!N;2R#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!8#!N'n(9=dW#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!12#!NxwLq@_o+jB_#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!11#!NxwLq@_01c}#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!11#!NxwLqNSd }G#!encrypt#!12#!Nq((9=NHo%$l#!encrypt#!13#!Nb((XB__->!$r#!encrypt#!8#!NF(L9p ]#!encrypt#!8#!NF(L9p <#!encrypt#!8#!N'n(9=dW#!encrypt#!11#!NxwLq@_01c}#!encrypt#!29#!N+M\$"C:dpb#}uK2eOKWwkgMP~lz
#!encrypt#!3#!68=#!encrypt#!13#!N'n;3KMf^\RhU#!encrypt#!14#!NX}!DpYHJ$uIFi#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!12#!NxwLq@_[dj)|#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!12#!NxwLq1_o+jBF#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq1_d]/B.9#!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!11#!NxwLq1__m~?#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLq1_<U|Re66##!encrypt#!2#!g
#!encrypt#!4#!b8:3#!encrypt#!12#!NxwLq@_[dj)|#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!13#!NxwLq@_d]/B.9#!encrypt#!2#!g
#!encrypt#!2#!k1#!encrypt#!13#!NxwLq1_d]/B.9#!encrypt#!12#!NxwLq@_o+jB_#!encrypt#!13#!N+M\$"C:dpb#}#!encrypt#!15#!NxwLqNS6U|Re66##!encrypt#!2#!g
DEVICE LDDN ( nch_hia12_mac ) ngate_hia12_mac tndiff_sdi ( D ) ngate_hia12_mac ( G ) tndiff ( S ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( ngate_hia12_mac , tndiff ) + perimeter_coincide ( ngate_hia12_mac , tndiff_sdi ) ) / 2 
 L = area ( ngate_hia12_mac ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_12_dnw_mac ) nch_12_mac_gate_dnw nch_12_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( nch_12_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_12_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_12_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_12_mac ) nch_12_mac_gate nch_12_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( nch_12_mac_gate , tndiff ) + perimeter_inside ( nch_12_mac_gate , tndiff ) ) / 2 
 L = area ( nch_12_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_12od15_dnw_mac ) nch_12od15_mac_gate_dnw nch_12od15_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( nch_12od15_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_12od15_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_12od15_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_12od15_mac ) nch_12od15_mac_gate nch_12od15_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( nch_12od15_mac_gate , tndiff ) + perimeter_inside ( nch_12od15_mac_gate , tndiff ) ) / 2 
 L = area ( nch_12od15_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_elvt_dnw_mac ) nch_elvt_mac_gate_dnw nch_elvt_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_elvt_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_elvt_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_elvt_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_elvt_mac ) nch_elvt_mac_gate nch_elvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_elvt_mac_gate , tndiff ) + perimeter_inside ( nch_elvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_elvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_flrelvt_mac ) nch_flrelvt_mac_gate nch_flrelvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_flrelvt_mac_gate , tndiff ) + perimeter_inside ( nch_flrelvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_flrelvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_flrlvt_mac ) nch_flrlvt_mac_gate nch_flrlvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_flrlvt_mac_gate , tndiff ) + perimeter_inside ( nch_flrlvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_flrlvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_flrlvtll_mac ) nch_flrlvtll_mac_gate nch_flrlvtll_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_flrlvtll_mac_gate , tndiff ) + perimeter_inside ( nch_flrlvtll_mac_gate , tndiff ) ) / 2 
 L = area ( nch_flrlvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_flrsvt_mac ) nch_flrsvt_mac_gate nch_flrsvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_flrsvt_mac_gate , tndiff ) + perimeter_inside ( nch_flrsvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_flrsvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_flrulvt_mac ) nch_flrulvt_mac_gate nch_flrulvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_flrulvt_mac_gate , tndiff ) + perimeter_inside ( nch_flrulvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_flrulvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_flrulvtll_mac ) nch_flrulvtll_mac_gate nch_flrulvtll_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_flrulvtll_mac_gate , tndiff ) + perimeter_inside ( nch_flrulvtll_mac_gate , tndiff ) ) / 2 
 L = area ( nch_flrulvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_lvt_dnw_mac ) nch_lvt_mac_gate_dnw nch_lvt_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_lvt_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_lvt_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_lvt_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_lvt_mac ) nch_lvt_mac_gate nch_lvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_lvt_mac_gate , tndiff ) + perimeter_inside ( nch_lvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_lvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_lvtll_dnw_mac ) nch_lvtll_mac_gate_dnw nch_lvtll_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_lvtll_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_lvtll_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_lvtll_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_lvtll_mac ) nch_lvtll_mac_gate nch_lvtll_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_lvtll_mac_gate , tndiff ) + perimeter_inside ( nch_lvtll_mac_gate , tndiff ) ) / 2 
 L = area ( nch_lvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpode12_mac ) nch_mpode12_mac_gate nch_mpode12_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( nch_mpode12_mac_gate , tndiff ) + perimeter_inside ( nch_mpode12_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpode12_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpode12od15_mac ) nch_mpode12od15_mac_gate nch_mpode12od15_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( nch_mpode12od15_mac_gate , tndiff ) + perimeter_inside ( nch_mpode12od15_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpode12od15_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpodeelvt_mac ) nch_mpodeelvt_mac_gate nch_mpodeelvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_mpodeelvt_mac_gate , tndiff ) + perimeter_inside ( nch_mpodeelvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpodeelvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpodelvt_mac ) nch_mpodelvt_mac_gate nch_mpodelvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_mpodelvt_mac_gate , tndiff ) + perimeter_inside ( nch_mpodelvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpodelvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpodelvtll_mac ) nch_mpodelvtll_mac_gate nch_mpodelvtll_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_mpodelvtll_mac_gate , tndiff ) + perimeter_inside ( nch_mpodelvtll_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpodelvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpodesvt_mac ) nch_mpodesvt_mac_gate nch_mpodesvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_mpodesvt_mac_gate , tndiff ) + perimeter_inside ( nch_mpodesvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpodesvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpodeulvt_mac ) nch_mpodeulvt_mac_gate nch_mpodeulvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_mpodeulvt_mac_gate , tndiff ) + perimeter_inside ( nch_mpodeulvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpodeulvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_mpodeulvtll_mac ) nch_mpodeulvtll_mac_gate nch_mpodeulvtll_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_mpodeulvtll_mac_gate , tndiff ) + perimeter_inside ( nch_mpodeulvtll_mac_gate , tndiff ) ) / 2 
 L = area ( nch_mpodeulvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_svt_dnw_mac ) nch_svt_mac_gate_dnw nch_svt_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_svt_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_svt_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_svt_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_svt_mac ) nch_svt_mac_gate nch_svt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_svt_mac_gate , tndiff ) + perimeter_inside ( nch_svt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_svt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_ulvt_dnw_mac ) nch_ulvt_mac_gate_dnw nch_ulvt_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_ulvt_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_ulvt_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_ulvt_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_ulvt_mac ) nch_ulvt_mac_gate nch_ulvt_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_ulvt_mac_gate , tndiff ) + perimeter_inside ( nch_ulvt_mac_gate , tndiff ) ) / 2 
 L = area ( nch_ulvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_ulvtll_dnw_mac ) nch_ulvtll_mac_gate_dnw nch_ulvtll_mac_gate_dnw ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_ulvtll_mac_gate_dnw , tndiff ) + perimeter_inside ( nch_ulvtll_mac_gate_dnw , tndiff ) ) / 2 
 L = area ( nch_ulvtll_mac_gate_dnw ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nch_ulvtll_mac ) nch_ulvtll_mac_gate nch_ulvtll_mac_gate ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( nch_ulvtll_mac_gate , tndiff ) + perimeter_inside ( nch_ulvtll_mac_gate , tndiff ) ) / 2 
 L = area ( nch_ulvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MN ( nchpd_8trpsr_mac ) ngate_pd_8trpsr_mac ngate_pd_8trpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_8trpsr_mac ) / 2 
 L = area ( ngate_pd_8trpsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_8tsr_mac ) ngate_pd_8tsr_mac ngate_pd_8tsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_8tsr_mac ) / 2 
 L = area ( ngate_pd_8tsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_camcpsr_mac ) ngate_pd_camcpsr_mac ngate_pd_camcpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_camcpsr_mac ) / 2 
 L = area ( ngate_pd_camcpsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_camsr_mac ) ngate_pd_camsr_mac ngate_pd_camsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_camsr_mac ) / 2 
 L = area ( ngate_pd_camsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_dpfsr_mac ) ngate_pd_dpfsr_mac ngate_pd_dpfsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_dpfsr_mac ) / 2 
 L = area ( ngate_pd_dpfsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hc8trpsr_mac ) ngate_pd_hc8trpsr_mac ngate_pd_hc8trpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hc8trpsr_mac ) / 2 
 L = area ( ngate_pd_hc8trpsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hc8tsr_mac ) ngate_pd_hc8tsr_mac ngate_pd_hc8tsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hc8tsr_mac ) / 2 
 L = area ( ngate_pd_hc8tsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hcsr_mac ) ngate_pd_hcsr_mac ngate_pd_hcsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hcsr_mac ) / 2 
 L = area ( ngate_pd_hcsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hdcamcpsr_mac ) ngate_pd_hdcamcpsr_mac ngate_pd_hdcamcpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hdcamcpsr_mac ) / 2 
 L = area ( ngate_pd_hdcamcpsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hdcamsr_mac ) ngate_pd_hdcamsr_mac ngate_pd_hdcamsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hdcamsr_mac ) / 2 
 L = area ( ngate_pd_hdcamsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hdsr_mac ) ngate_pd_hdsr_mac ngate_pd_hdsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hdsr_mac ) / 2 
 L = area ( ngate_pd_hdsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_hssr_mac ) ngate_pd_hssr_mac ngate_pd_hssr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_hssr_mac ) / 2 
 L = area ( ngate_pd_hssr_mac ) / W1 
 ];
DEVICE MN ( nchpd_tprpsr_mac ) ngate_pd_tprpsr_mac ngate_pd_tprpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_tprpsr_mac ) / 2 
 L = area ( ngate_pd_tprpsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_tpsr_mac ) ngate_pd_tpsr_mac ngate_pd_tpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_tpsr_mac ) / 2 
 L = area ( ngate_pd_tpsr_mac ) / W1 
 ];
DEVICE MN ( nchpd_ulhdsr_mac ) ngate_pd_ulhdsr_mac ngate_pd_ulhdsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pd_ulhdsr_mac ) / 2 
 L = area ( ngate_pd_ulhdsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_8trpsr_mac ) ngate_pg_8trpsr_mac ngate_pg_8trpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_8trpsr_mac ) / 2 
 L = area ( ngate_pg_8trpsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_8tsr_mac ) ngate_pg_8tsr_mac ngate_pg_8tsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_8tsr_mac ) / 2 
 L = area ( ngate_pg_8tsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_camcpsr_mac ) ngate_pg_camcpsr_mac ngate_pg_camcpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_camcpsr_mac ) / 2 
 L = area ( ngate_pg_camcpsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_camsr_mac ) ngate_pg_camsr_mac ngate_pg_camsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_camsr_mac ) / 2 
 L = area ( ngate_pg_camsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_dpfsr_mac ) ngate_pg_dpfsr_mac ngate_pg_dpfsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_dpfsr_mac ) / 2 
 L = area ( ngate_pg_dpfsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hc8trpsr_mac ) ngate_pg_hc8trpsr_mac ngate_pg_hc8trpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hc8trpsr_mac ) / 2 
 L = area ( ngate_pg_hc8trpsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hc8tsr_mac ) ngate_pg_hc8tsr_mac ngate_pg_hc8tsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hc8tsr_mac ) / 2 
 L = area ( ngate_pg_hc8tsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hcsr_mac ) ngate_pg_hcsr_mac ngate_pg_hcsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hcsr_mac ) / 2 
 L = area ( ngate_pg_hcsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hdcamcpsr_mac ) ngate_pg_hdcamcpsr_mac ngate_pg_hdcamcpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hdcamcpsr_mac ) / 2 
 L = area ( ngate_pg_hdcamcpsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hdcamsr_mac ) ngate_pg_hdcamsr_mac ngate_pg_hdcamsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hdcamsr_mac ) / 2 
 L = area ( ngate_pg_hdcamsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hdsr_mac ) ngate_pg_hdsr_mac ngate_pg_hdsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hdsr_mac ) / 2 
 L = area ( ngate_pg_hdsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_hssr_mac ) ngate_pg_hssr_mac ngate_pg_hssr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_hssr_mac ) / 2 
 L = area ( ngate_pg_hssr_mac ) / W1 
 ];
DEVICE MN ( nchpg_tprpsr_mac ) ngate_pg_tprpsr_mac ngate_pg_tprpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_tprpsr_mac ) / 2 
 L = area ( ngate_pg_tprpsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_tpsr_mac ) ngate_pg_tpsr_mac ngate_pg_tpsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_tpsr_mac ) / 2 
 L = area ( ngate_pg_tpsr_mac ) / W1 
 ];
DEVICE MN ( nchpg_ulhdsr_mac ) ngate_pg_ulhdsr_mac ngate_pg_ulhdsr_mac ( G ) tndiff ( S ) tndiff ( D ) psub ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tndiff , ngate_pg_ulhdsr_mac ) / 2 
 L = area ( ngate_pg_ulhdsr_mac ) / W1 
 ];
DEVICE MP ( pch_12_mac ) pch_12_mac_gate pch_12_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( pch_12_mac_gate , tpdiff ) + perimeter_inside ( pch_12_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_12_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_12od15_mac ) pch_12od15_mac_gate pch_12od15_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( pch_12od15_mac_gate , tpdiff ) + perimeter_inside ( pch_12od15_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_12od15_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_elvt_mac ) pch_elvt_mac_gate pch_elvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_elvt_mac_gate , tpdiff ) + perimeter_inside ( pch_elvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_elvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_flrelvt_mac ) pch_flrelvt_mac_gate pch_flrelvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_flrelvt_mac_gate , tpdiff ) + perimeter_inside ( pch_flrelvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_flrelvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_flrlvt_mac ) pch_flrlvt_mac_gate pch_flrlvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_flrlvt_mac_gate , tpdiff ) + perimeter_inside ( pch_flrlvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_flrlvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_flrlvtll_mac ) pch_flrlvtll_mac_gate pch_flrlvtll_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_flrlvtll_mac_gate , tpdiff ) + perimeter_inside ( pch_flrlvtll_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_flrlvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_flrsvt_mac ) pch_flrsvt_mac_gate pch_flrsvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_flrsvt_mac_gate , tpdiff ) + perimeter_inside ( pch_flrsvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_flrsvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_flrulvt_mac ) pch_flrulvt_mac_gate pch_flrulvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_flrulvt_mac_gate , tpdiff ) + perimeter_inside ( pch_flrulvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_flrulvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_flrulvtll_mac ) pch_flrulvtll_mac_gate pch_flrulvtll_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_flrulvtll_mac_gate , tpdiff ) + perimeter_inside ( pch_flrulvtll_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_flrulvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_lvt_mac ) pch_lvt_mac_gate pch_lvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_lvt_mac_gate , tpdiff ) + perimeter_inside ( pch_lvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_lvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_lvtll_mac ) pch_lvtll_mac_gate pch_lvtll_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_lvtll_mac_gate , tpdiff ) + perimeter_inside ( pch_lvtll_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_lvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpode12_mac ) pch_mpode12_mac_gate pch_mpode12_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( pch_mpode12_mac_gate , tpdiff ) + perimeter_inside ( pch_mpode12_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpode12_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpode12od15_mac ) pch_mpode12od15_mac_gate pch_mpode12od15_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < fbound_aux > [ 
 property nfin , L , fbound 
 W = ( perimeter_coincide ( pch_mpode12od15_mac_gate , tpdiff ) + perimeter_inside ( pch_mpode12od15_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpode12od15_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpodeelvt_mac ) pch_mpodeelvt_mac_gate pch_mpodeelvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_mpodeelvt_mac_gate , tpdiff ) + perimeter_inside ( pch_mpodeelvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpodeelvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpodelvt_mac ) pch_mpodelvt_mac_gate pch_mpodelvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_mpodelvt_mac_gate , tpdiff ) + perimeter_inside ( pch_mpodelvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpodelvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpodelvtll_mac ) pch_mpodelvtll_mac_gate pch_mpodelvtll_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_mpodelvtll_mac_gate , tpdiff ) + perimeter_inside ( pch_mpodelvtll_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpodelvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpodesvt_mac ) pch_mpodesvt_mac_gate pch_mpodesvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_mpodesvt_mac_gate , tpdiff ) + perimeter_inside ( pch_mpodesvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpodesvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpodeulvt_mac ) pch_mpodeulvt_mac_gate pch_mpodeulvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_mpodeulvt_mac_gate , tpdiff ) + perimeter_inside ( pch_mpodeulvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpodeulvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_mpodeulvtll_mac ) pch_mpodeulvtll_mac_gate pch_mpodeulvtll_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_mpodeulvtll_mac_gate , tpdiff ) + perimeter_inside ( pch_mpodeulvtll_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_mpodeulvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_svt_mac ) pch_svt_mac_gate pch_svt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_svt_mac_gate , tpdiff ) + perimeter_inside ( pch_svt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_svt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_ulvt_mac ) pch_ulvt_mac_gate pch_ulvt_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_ulvt_mac_gate , tpdiff ) + perimeter_inside ( pch_ulvt_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_ulvt_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pch_ulvtll_mac ) pch_ulvtll_mac_gate pch_ulvtll_mac_gate ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ppitch_aux > < fbound_aux > [ 
 property nfin , L , ppitch , fbound 
 W = ( perimeter_coincide ( pch_ulvtll_mac_gate , tpdiff ) + perimeter_inside ( pch_ulvtll_mac_gate , tpdiff ) ) / 2 
 L = area ( pch_ulvtll_mac_gate ) / W 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ppitch = TRUNC ( ( ( perimeter ( ppitch_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 fbound = TRUNC ( ( ( perimeter ( fbound_aux ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 1.99 ) 
 ];
DEVICE MP ( pchpu_8tsr_mac ) pgate_pu_8tsr_mac pgate_pu_8tsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_8tsr_mac ) / 2 
 L = area ( pgate_pu_8tsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_camsr_mac ) pgate_pu_camsr_mac pgate_pu_camsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_camsr_mac ) / 2 
 L = area ( pgate_pu_camsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_dpfsr_mac ) pgate_pu_dpfsr_mac pgate_pu_dpfsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_dpfsr_mac ) / 2 
 L = area ( pgate_pu_dpfsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_hc8tsr_mac ) pgate_pu_hc8tsr_mac pgate_pu_hc8tsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_hc8tsr_mac ) / 2 
 L = area ( pgate_pu_hc8tsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_hcsr_mac ) pgate_pu_hcsr_mac pgate_pu_hcsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_hcsr_mac ) / 2 
 L = area ( pgate_pu_hcsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_hdcamsr_mac ) pgate_pu_hdcamsr_mac pgate_pu_hdcamsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_hdcamsr_mac ) / 2 
 L = area ( pgate_pu_hdcamsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_hdsr_mac ) pgate_pu_hdsr_mac pgate_pu_hdsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_hdsr_mac ) / 2 
 L = area ( pgate_pu_hdsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_hssr_mac ) pgate_pu_hssr_mac pgate_pu_hssr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_hssr_mac ) / 2 
 L = area ( pgate_pu_hssr_mac ) / W1 
 ];
DEVICE MP ( pchpu_tpsr_mac ) pgate_pu_tpsr_mac pgate_pu_tpsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_tpsr_mac ) / 2 
 L = area ( pgate_pu_tpsr_mac ) / W1 
 ];
DEVICE MP ( pchpu_ulhdsr_mac ) pgate_pu_ulhdsr_mac pgate_pu_ulhdsr_mac ( G ) tpdiff ( S ) tpdiff ( D ) nxwell ( B ) < ODs > [ 
 property nfin , L 
 nfin = count ( ODs ) 
 W1 = perimeter_coincide ( tpdiff , pgate_pu_ulhdsr_mac ) / 2 
 L = area ( pgate_pu_ulhdsr_mac ) / W1 
 ];
LVS_FILTER_DEVICE MN ( nch_mpode12_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpode12od15_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpodeelvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpodelvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpodelvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpodesvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpodeulvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_mpodeulvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpode12_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpode12od15_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpodeelvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpodelvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpodelvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpodesvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpodeulvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_mpodeulvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_flrelvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_flrlvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_flrlvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_flrsvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_flrulvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MN ( nch_flrulvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_flrelvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_flrlvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_flrlvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_flrsvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_flrulvt_mac ) -OPEN -SOURCE_LAYOUT;
LVS_FILTER_DEVICE MP ( pch_flrulvtll_mac ) -OPEN -SOURCE_LAYOUT;
LVS_CHECK_PROPERTY LDDN ( nch_hia12_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY LDDN ( nch_hia12_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY LDDN ( nch_hia12_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_12_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_12_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_12_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_12_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_12_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_12_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_12od15_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_12od15_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_12od15_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_12od15_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_12od15_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_12od15_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_dnw_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_elvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_flrelvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_flrelvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_flrelvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_flrelvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_flrlvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_flrsvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_flrsvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_flrsvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_flrsvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_flrulvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_dnw_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_lvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_dnw_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_lvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpode12_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpode12_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpode12_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpode12od15_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpode12od15_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpode12od15_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeelvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeelvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeelvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeelvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_mpodelvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpodesvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpodesvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpodesvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_mpodesvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_mpodeulvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_svt_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_svt_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_svt_dnw_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_svt_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_svt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_svt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_svt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_svt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_dnw_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_ulvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_dnw_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_dnw_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_dnw_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_dnw_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MN ( nch_ulvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MN ( nchpd_8trpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_8trpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_8tsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_8tsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_camcpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_camcpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_camsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_camsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_dpfsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_dpfsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hc8trpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hc8trpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hc8tsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hc8tsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hcsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hcsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hdcamcpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hdcamcpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hdcamsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hdcamsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hdsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hdsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_hssr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_hssr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_tprpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_tprpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_tpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_tpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpd_ulhdsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpd_ulhdsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_8trpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_8trpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_8tsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_8tsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_camcpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_camcpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_camsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_camsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_dpfsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_dpfsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hc8trpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hc8trpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hc8tsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hc8tsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hcsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hcsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hdcamcpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hdcamcpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hdcamsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hdcamsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hdsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hdsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_hssr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_hssr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_tprpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_tprpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_tpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_tpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MN ( nchpg_ulhdsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MN ( nchpg_ulhdsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_12_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_12_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_12_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_12od15_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_12od15_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_12od15_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_elvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_elvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_elvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_elvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_flrelvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_flrelvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_flrelvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_flrelvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_flrlvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_flrsvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_flrsvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_flrsvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_flrsvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_flrulvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_lvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_lvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_lvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_lvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_lvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_lvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_lvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_lvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpode12_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpode12_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpode12_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpode12od15_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpode12od15_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpode12od15_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeelvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeelvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeelvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeelvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_mpodelvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpodesvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpodesvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpodesvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_mpodesvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_mpodeulvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_svt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_svt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_svt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_svt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_ulvt_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_ulvt_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_ulvt_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_ulvt_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pch_ulvtll_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pch_ulvtll_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pch_ulvtll_mac ) ppitch ppitch -TOLERANCE MOS_PPITCHerr;
LVS_CHECK_PROPERTY MP ( pch_ulvtll_mac ) fbound fbound -TOLERANCE MOS_FBOUNDerr;
LVS_CHECK_PROPERTY MP ( pchpu_8tsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_8tsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_camsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_camsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_dpfsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_dpfsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_hc8tsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_hc8tsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_hcsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_hcsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_hdcamsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_hdcamsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_hdsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_hdsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_hssr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_hssr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_tpsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_tpsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY MP ( pchpu_ulhdsr_mac ) L L -TOLERANCE MOS_Lerr;
LVS_CHECK_PROPERTY MP ( pchpu_ulhdsr_mac ) nfin nfin -TOLERANCE MOS_NFINerr;
DEVICE Q ( pnp_i1_mac ) cemit_io_i1_mac coll1 cnbase1 tpdiff_bjt -element X -model pnp_i1_mac;
DEVICE Q ( pnp_i2_mac ) cemit_io_i2_mac coll1 cnbase1 tpdiff_bjt -element X -model pnp_i2_mac;
DEVICE Q ( pnp_p1_mac ) cemit_io_p1_mac psub_term nxwell tpdiff_bjt -element X -model pnp_p1_mac;
DEVICE D ( nwdio ) nwdio_r psub nxwell -model nwdio;
LVS_CHECK_PROPERTY D ( nwdio ) A A -TOLERANCE DIO_Aerr;
DEVICE efuse_m0 m0efuse M0_A ( PLUS ) M0_A ( MINUS ) ( PLUS MINUS ) [ 
 property l , w 
 w = perimeter_coincide ( m0efuse , M0_A ) / 2 
 l = area ( m0efuse ) / w 
 ];
LVS_CHECK_PROPERTY efuse_m0 w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY efuse_m0 l l -TOLERANCE RES_Lerr;
DEVICE efuse_m1 m1efuse M1_A ( PLUS ) M1_A ( MINUS ) ( PLUS MINUS ) [ 
 property l , w 
 w = perimeter_coincide ( m1efuse , M1_A ) / 2 
 l = area ( m1efuse ) / w 
 ];
LVS_CHECK_PROPERTY efuse_m1 w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY efuse_m1 l l -TOLERANCE RES_Lerr;
DEVICE efuse_m4 m4efuse M4_A ( PLUS ) M4_A ( MINUS ) ( PLUS MINUS ) [ 
 property l , w 
 w = perimeter_coincide ( m4efuse , M4_A ) / 2 
 l = area ( m4efuse ) / w 
 ];
LVS_CHECK_PROPERTY efuse_m4 w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY efuse_m4 l l -TOLERANCE RES_Lerr;
DEVICE efuse_mx m2efuse M2_A ( PLUS ) M2_A ( MINUS ) ( PLUS MINUS ) [ 
 property l , w 
 w = perimeter_coincide ( m2efuse , M2_A ) / 2 
 l = area ( m2efuse ) / w 
 ];
LVS_CHECK_PROPERTY efuse_mx w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY efuse_mx l l -TOLERANCE RES_Lerr;
DEVICE mimcap_sin_fhd fhdmim_reg MPC ( MMP ) BPC ( MBP ) < SHDMIM_BOT > [ 
 property area_mim 
 
 area_mim = area ( SHDMIM_BOT ) 
 
 ];
LVS_CHECK_PROPERTY mimcap_sin_fhd area_mim area_mim -TOLERANCE MIMCAP_Aerr;
DEVICE mimcap_sin_shd_3t shdmim_reg TPC ( MTP ) MPC ( MMP ) BPC ( MBP ) < SHDMIM_TOP > < SHDMIM_BOT > [ 
 property area_top_mim , area_bot_mim 
 
 area_top_mim = area ( SHDMIM_TOP ) 
 area_bot_mim = area ( SHDMIM_BOT ) 
 
 ];
LVS_CHECK_PROPERTY mimcap_sin_shd_3t area_top_mim area_top_mim -TOLERANCE MIMCAP_Aerr;
LVS_CHECK_PROPERTY mimcap_sin_shd_3t area_bot_mim area_bot_mim -TOLERANCE MIMCAP_Aerr;
DEVICE crtmom_wo cmom0_reg_psub mom0plus_b ( PLUS ) mom0minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom0_reg_nw mom0plus_b ( PLUS ) mom0minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom0_rf_reg_psub mom0plus_b ( PLUS ) mom0minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom0_rf_reg_nw mom0plus_b ( PLUS ) mom0minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom0_reg_2t mom0plus_b ( PLUS ) mom0minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom0_mx_reg_psub_a mom0p1_a ( PLUS1 ) mom0m1_b ( MINUS1 ) mom0p2_a ( PLUS2 ) mom0m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom0_mx_reg_psub_b mom0p1_b ( PLUS1 ) mom0m1_a ( MINUS1 ) mom0p2_b ( PLUS2 ) mom0m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom0_mx_reg_nw_a mom0p1_a ( PLUS1 ) mom0m1_b ( MINUS1 ) mom0p2_a ( PLUS2 ) mom0m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom0_mx_reg_nw_b mom0p1_b ( PLUS1 ) mom0m1_a ( MINUS1 ) mom0p2_b ( PLUS2 ) mom0m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom0_mx_reg_4t_a mom0p1_a ( PLUS1 ) mom0m1_b ( MINUS1 ) mom0p2_a ( PLUS2 ) mom0m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom0_mx_reg_4t_b mom0p1_b ( PLUS1 ) mom0m1_a ( MINUS1 ) mom0p2_b ( PLUS2 ) mom0m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 0 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom1_reg_psub mom1plus_b ( PLUS ) mom1minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom1_reg_nw mom1plus_b ( PLUS ) mom1minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom1_rf_reg_psub mom1plus_b ( PLUS ) mom1minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom1_rf_reg_nw mom1plus_b ( PLUS ) mom1minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom1_reg_2t mom1plus_b ( PLUS ) mom1minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom1_mx_reg_psub_a mom1p1_a ( PLUS1 ) mom1m1_b ( MINUS1 ) mom1p2_a ( PLUS2 ) mom1m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom1_mx_reg_psub_b mom1p1_b ( PLUS1 ) mom1m1_a ( MINUS1 ) mom1p2_b ( PLUS2 ) mom1m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom1_mx_reg_nw_a mom1p1_a ( PLUS1 ) mom1m1_b ( MINUS1 ) mom1p2_a ( PLUS2 ) mom1m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom1_mx_reg_nw_b mom1p1_b ( PLUS1 ) mom1m1_a ( MINUS1 ) mom1p2_b ( PLUS2 ) mom1m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom1_mx_reg_4t_a mom1p1_a ( PLUS1 ) mom1m1_b ( MINUS1 ) mom1p2_a ( PLUS2 ) mom1m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom1_mx_reg_4t_b mom1p1_b ( PLUS1 ) mom1m1_a ( MINUS1 ) mom1p2_b ( PLUS2 ) mom1m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 1 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom2_reg_psub mom2plus_b ( PLUS ) mom2minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom2_reg_nw mom2plus_b ( PLUS ) mom2minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom2_reg_psub_non mom2plus ( PLUS ) mom2minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom2_reg_nw_non mom2plus ( PLUS ) mom2minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom2_rf_reg_psub mom2plus_b ( PLUS ) mom2minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom2_rf_reg_nw mom2plus_b ( PLUS ) mom2minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom2_rf_reg_psub_non mom2plus ( PLUS ) mom2minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom2_rf_reg_nw_non mom2plus ( PLUS ) mom2minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom2_reg_2t mom2plus_b ( PLUS ) mom2minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom2_reg_2t_non mom2plus ( PLUS ) mom2minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom2_mx_reg_psub_a mom2p1_a ( PLUS1 ) mom2m1_b ( MINUS1 ) mom2p2_a ( PLUS2 ) mom2m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom2_mx_reg_psub_b mom2p1_b ( PLUS1 ) mom2m1_a ( MINUS1 ) mom2p2_b ( PLUS2 ) mom2m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom2_mx_reg_nw_a mom2p1_a ( PLUS1 ) mom2m1_b ( MINUS1 ) mom2p2_a ( PLUS2 ) mom2m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom2_mx_reg_nw_b mom2p1_b ( PLUS1 ) mom2m1_a ( MINUS1 ) mom2p2_b ( PLUS2 ) mom2m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom2_mx_reg_psub_non mom2p1 ( PLUS1 ) mom2m1 ( MINUS1 ) mom2p2 ( PLUS2 ) mom2m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom2_mx_reg_nw_non mom2p1 ( PLUS1 ) mom2m1 ( MINUS1 ) mom2p2 ( PLUS2 ) mom2m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom2_mx_reg_4t_a mom2p1_a ( PLUS1 ) mom2m1_b ( MINUS1 ) mom2p2_a ( PLUS2 ) mom2m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom2_mx_reg_4t_b mom2p1_b ( PLUS1 ) mom2m1_a ( MINUS1 ) mom2p2_b ( PLUS2 ) mom2m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom2_mx_reg_4t_non mom2p1 ( PLUS1 ) mom2m1 ( MINUS1 ) mom2p2 ( PLUS2 ) mom2m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 2 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom3_reg_psub mom3plus_b ( PLUS ) mom3minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom3_reg_nw mom3plus_b ( PLUS ) mom3minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom3_reg_psub_non mom3plus ( PLUS ) mom3minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom3_reg_nw_non mom3plus ( PLUS ) mom3minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom3_rf_reg_psub mom3plus_b ( PLUS ) mom3minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom3_rf_reg_nw mom3plus_b ( PLUS ) mom3minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom3_rf_reg_psub_non mom3plus ( PLUS ) mom3minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom3_rf_reg_nw_non mom3plus ( PLUS ) mom3minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom3_reg_2t mom3plus_b ( PLUS ) mom3minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom3_reg_2t_non mom3plus ( PLUS ) mom3minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom3_mx_reg_psub_a mom3p1_a ( PLUS1 ) mom3m1_b ( MINUS1 ) mom3p2_a ( PLUS2 ) mom3m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom3_mx_reg_psub_b mom3p1_b ( PLUS1 ) mom3m1_a ( MINUS1 ) mom3p2_b ( PLUS2 ) mom3m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom3_mx_reg_nw_a mom3p1_a ( PLUS1 ) mom3m1_b ( MINUS1 ) mom3p2_a ( PLUS2 ) mom3m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom3_mx_reg_nw_b mom3p1_b ( PLUS1 ) mom3m1_a ( MINUS1 ) mom3p2_b ( PLUS2 ) mom3m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom3_mx_reg_psub_non mom3p1 ( PLUS1 ) mom3m1 ( MINUS1 ) mom3p2 ( PLUS2 ) mom3m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom3_mx_reg_nw_non mom3p1 ( PLUS1 ) mom3m1 ( MINUS1 ) mom3p2 ( PLUS2 ) mom3m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom3_mx_reg_4t_a mom3p1_a ( PLUS1 ) mom3m1_b ( MINUS1 ) mom3p2_a ( PLUS2 ) mom3m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom3_mx_reg_4t_b mom3p1_b ( PLUS1 ) mom3m1_a ( MINUS1 ) mom3p2_b ( PLUS2 ) mom3m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom3_mx_reg_4t_non mom3p1 ( PLUS1 ) mom3m1 ( MINUS1 ) mom3p2 ( PLUS2 ) mom3m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 3 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom4_reg_psub mom4plus_b ( PLUS ) mom4minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom4_reg_nw mom4plus_b ( PLUS ) mom4minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom4_reg_psub_non mom4plus ( PLUS ) mom4minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom4_reg_nw_non mom4plus ( PLUS ) mom4minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom4_rf_reg_psub mom4plus_b ( PLUS ) mom4minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom4_rf_reg_nw mom4plus_b ( PLUS ) mom4minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom4_rf_reg_psub_non mom4plus ( PLUS ) mom4minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom4_rf_reg_nw_non mom4plus ( PLUS ) mom4minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom4_reg_2t mom4plus_b ( PLUS ) mom4minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom4_reg_2t_non mom4plus ( PLUS ) mom4minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom4_mx_reg_psub_a mom4p1_a ( PLUS1 ) mom4m1_b ( MINUS1 ) mom4p2_a ( PLUS2 ) mom4m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom4_mx_reg_psub_b mom4p1_b ( PLUS1 ) mom4m1_a ( MINUS1 ) mom4p2_b ( PLUS2 ) mom4m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom4_mx_reg_nw_a mom4p1_a ( PLUS1 ) mom4m1_b ( MINUS1 ) mom4p2_a ( PLUS2 ) mom4m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom4_mx_reg_nw_b mom4p1_b ( PLUS1 ) mom4m1_a ( MINUS1 ) mom4p2_b ( PLUS2 ) mom4m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom4_mx_reg_psub_non mom4p1 ( PLUS1 ) mom4m1 ( MINUS1 ) mom4p2 ( PLUS2 ) mom4m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom4_mx_reg_nw_non mom4p1 ( PLUS1 ) mom4m1 ( MINUS1 ) mom4p2 ( PLUS2 ) mom4m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom4_mx_reg_4t_a mom4p1_a ( PLUS1 ) mom4m1_b ( MINUS1 ) mom4p2_a ( PLUS2 ) mom4m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom4_mx_reg_4t_b mom4p1_b ( PLUS1 ) mom4m1_a ( MINUS1 ) mom4p2_b ( PLUS2 ) mom4m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom4_mx_reg_4t_non mom4p1 ( PLUS1 ) mom4m1 ( MINUS1 ) mom4p2 ( PLUS2 ) mom4m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 4 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom5_reg_psub mom5plus_b ( PLUS ) mom5minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom5_reg_nw mom5plus_b ( PLUS ) mom5minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom5_reg_psub_non mom5plus ( PLUS ) mom5minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom5_reg_nw_non mom5plus ( PLUS ) mom5minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom5_rf_reg_psub mom5plus_b ( PLUS ) mom5minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom5_rf_reg_nw mom5plus_b ( PLUS ) mom5minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom5_rf_reg_psub_non mom5plus ( PLUS ) mom5minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom5_rf_reg_nw_non mom5plus ( PLUS ) mom5minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom5_reg_2t mom5plus_b ( PLUS ) mom5minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom5_reg_2t_non mom5plus ( PLUS ) mom5minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom5_mx_reg_psub_a mom5p1_a ( PLUS1 ) mom5m1_b ( MINUS1 ) mom5p2_a ( PLUS2 ) mom5m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom5_mx_reg_psub_b mom5p1_b ( PLUS1 ) mom5m1_a ( MINUS1 ) mom5p2_b ( PLUS2 ) mom5m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom5_mx_reg_nw_a mom5p1_a ( PLUS1 ) mom5m1_b ( MINUS1 ) mom5p2_a ( PLUS2 ) mom5m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom5_mx_reg_nw_b mom5p1_b ( PLUS1 ) mom5m1_a ( MINUS1 ) mom5p2_b ( PLUS2 ) mom5m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom5_mx_reg_psub_non mom5p1 ( PLUS1 ) mom5m1 ( MINUS1 ) mom5p2 ( PLUS2 ) mom5m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom5_mx_reg_nw_non mom5p1 ( PLUS1 ) mom5m1 ( MINUS1 ) mom5p2 ( PLUS2 ) mom5m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom5_mx_reg_4t_a mom5p1_a ( PLUS1 ) mom5m1_b ( MINUS1 ) mom5p2_a ( PLUS2 ) mom5m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom5_mx_reg_4t_b mom5p1_b ( PLUS1 ) mom5m1_a ( MINUS1 ) mom5p2_b ( PLUS2 ) mom5m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom5_mx_reg_4t_non mom5p1 ( PLUS1 ) mom5m1 ( MINUS1 ) mom5p2 ( PLUS2 ) mom5m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 5 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom6_reg_psub mom6plus_b ( PLUS ) mom6minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom6_reg_nw mom6plus_b ( PLUS ) mom6minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom6_reg_psub_non mom6plus ( PLUS ) mom6minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom6_reg_nw_non mom6plus ( PLUS ) mom6minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom6_rf_reg_psub mom6plus_b ( PLUS ) mom6minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom6_rf_reg_nw mom6plus_b ( PLUS ) mom6minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom6_rf_reg_psub_non mom6plus ( PLUS ) mom6minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom6_rf_reg_nw_non mom6plus ( PLUS ) mom6minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom6_reg_2t mom6plus_b ( PLUS ) mom6minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom6_reg_2t_non mom6plus ( PLUS ) mom6minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom6_mx_reg_psub_a mom6p1_a ( PLUS1 ) mom6m1_b ( MINUS1 ) mom6p2_a ( PLUS2 ) mom6m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom6_mx_reg_psub_b mom6p1_b ( PLUS1 ) mom6m1_a ( MINUS1 ) mom6p2_b ( PLUS2 ) mom6m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom6_mx_reg_nw_a mom6p1_a ( PLUS1 ) mom6m1_b ( MINUS1 ) mom6p2_a ( PLUS2 ) mom6m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom6_mx_reg_nw_b mom6p1_b ( PLUS1 ) mom6m1_a ( MINUS1 ) mom6p2_b ( PLUS2 ) mom6m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom6_mx_reg_psub_non mom6p1 ( PLUS1 ) mom6m1 ( MINUS1 ) mom6p2 ( PLUS2 ) mom6m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom6_mx_reg_nw_non mom6p1 ( PLUS1 ) mom6m1 ( MINUS1 ) mom6p2 ( PLUS2 ) mom6m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom6_mx_reg_4t_a mom6p1_a ( PLUS1 ) mom6m1_b ( MINUS1 ) mom6p2_a ( PLUS2 ) mom6m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom6_mx_reg_4t_b mom6p1_b ( PLUS1 ) mom6m1_a ( MINUS1 ) mom6p2_b ( PLUS2 ) mom6m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom6_mx_reg_4t_non mom6p1 ( PLUS1 ) mom6m1 ( MINUS1 ) mom6p2 ( PLUS2 ) mom6m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 6 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom7_reg_psub mom7plus_b ( PLUS ) mom7minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom7_reg_nw mom7plus_b ( PLUS ) mom7minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom7_reg_psub_non mom7plus ( PLUS ) mom7minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom7_reg_nw_non mom7plus ( PLUS ) mom7minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom7_rf_reg_psub mom7plus_b ( PLUS ) mom7minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom7_rf_reg_nw mom7plus_b ( PLUS ) mom7minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom7_rf_reg_psub_non mom7plus ( PLUS ) mom7minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom7_rf_reg_nw_non mom7plus ( PLUS ) mom7minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom7_reg_2t mom7plus_b ( PLUS ) mom7minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom7_reg_2t_non mom7plus ( PLUS ) mom7minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom7_mx_reg_psub_a mom7p1_a ( PLUS1 ) mom7m1_b ( MINUS1 ) mom7p2_a ( PLUS2 ) mom7m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom7_mx_reg_psub_b mom7p1_b ( PLUS1 ) mom7m1_a ( MINUS1 ) mom7p2_b ( PLUS2 ) mom7m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom7_mx_reg_nw_a mom7p1_a ( PLUS1 ) mom7m1_b ( MINUS1 ) mom7p2_a ( PLUS2 ) mom7m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom7_mx_reg_nw_b mom7p1_b ( PLUS1 ) mom7m1_a ( MINUS1 ) mom7p2_b ( PLUS2 ) mom7m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom7_mx_reg_psub_non mom7p1 ( PLUS1 ) mom7m1 ( MINUS1 ) mom7p2 ( PLUS2 ) mom7m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom7_mx_reg_nw_non mom7p1 ( PLUS1 ) mom7m1 ( MINUS1 ) mom7p2 ( PLUS2 ) mom7m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom7_mx_reg_4t_a mom7p1_a ( PLUS1 ) mom7m1_b ( MINUS1 ) mom7p2_a ( PLUS2 ) mom7m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom7_mx_reg_4t_b mom7p1_b ( PLUS1 ) mom7m1_a ( MINUS1 ) mom7p2_b ( PLUS2 ) mom7m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom7_mx_reg_4t_non mom7p1 ( PLUS1 ) mom7m1 ( MINUS1 ) mom7p2 ( PLUS2 ) mom7m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 7 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom8_reg_psub mom8plus_b ( PLUS ) mom8minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom8_reg_nw mom8plus_b ( PLUS ) mom8minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom8_reg_psub_non mom8plus ( PLUS ) mom8minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom8_reg_nw_non mom8plus ( PLUS ) mom8minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom8_rf_reg_psub mom8plus_b ( PLUS ) mom8minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom8_rf_reg_nw mom8plus_b ( PLUS ) mom8minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom8_rf_reg_psub_non mom8plus ( PLUS ) mom8minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom8_rf_reg_nw_non mom8plus ( PLUS ) mom8minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom8_reg_2t mom8plus_b ( PLUS ) mom8minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom8_reg_2t_non mom8plus ( PLUS ) mom8minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom8_mx_reg_psub_a mom8p1_a ( PLUS1 ) mom8m1_b ( MINUS1 ) mom8p2_a ( PLUS2 ) mom8m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom8_mx_reg_psub_b mom8p1_b ( PLUS1 ) mom8m1_a ( MINUS1 ) mom8p2_b ( PLUS2 ) mom8m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom8_mx_reg_nw_a mom8p1_a ( PLUS1 ) mom8m1_b ( MINUS1 ) mom8p2_a ( PLUS2 ) mom8m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom8_mx_reg_nw_b mom8p1_b ( PLUS1 ) mom8m1_a ( MINUS1 ) mom8p2_b ( PLUS2 ) mom8m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom8_mx_reg_psub_non mom8p1 ( PLUS1 ) mom8m1 ( MINUS1 ) mom8p2 ( PLUS2 ) mom8m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom8_mx_reg_nw_non mom8p1 ( PLUS1 ) mom8m1 ( MINUS1 ) mom8p2 ( PLUS2 ) mom8m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom8_mx_reg_4t_a mom8p1_a ( PLUS1 ) mom8m1_b ( MINUS1 ) mom8p2_a ( PLUS2 ) mom8m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom8_mx_reg_4t_b mom8p1_b ( PLUS1 ) mom8m1_a ( MINUS1 ) mom8p2_b ( PLUS2 ) mom8m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom8_mx_reg_4t_non mom8p1 ( PLUS1 ) mom8m1 ( MINUS1 ) mom8p2 ( PLUS2 ) mom8m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 8 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo cmom9_reg_psub mom9plus_b ( PLUS ) mom9minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom9_reg_nw mom9plus_b ( PLUS ) mom9minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom9_reg_psub_non mom9plus ( PLUS ) mom9minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo cmom9_reg_nw_non mom9plus ( PLUS ) mom9minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom9_rf_reg_psub mom9plus_b ( PLUS ) mom9minus_a ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom9_rf_reg_nw mom9plus_b ( PLUS ) mom9minus_a ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom9_rf_reg_psub_non mom9plus ( PLUS ) mom9minus ( MINUS ) psub ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_wo_rf cmom9_rf_reg_nw_non mom9plus ( PLUS ) mom9minus ( MINUS ) nxwell ( BULK ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde , shield 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 ];
DEVICE crtmom_2t cmom9_reg_2t mom9plus_b ( PLUS ) mom9minus_a ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_2t cmom9_reg_2t_non mom9plus ( PLUS ) mom9minus ( MINUS ) < MOMDMY_MXDE > < MOMDMY_VAP > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , vapmod , spm , nv , nh , n_mxde 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / 2 - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / 2 - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / 2 - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom9_mx_reg_psub_a mom9p1_a ( PLUS1 ) mom9m1_b ( MINUS1 ) mom9p2_a ( PLUS2 ) mom9m2_b ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom9_mx_reg_psub_b mom9p1_b ( PLUS1 ) mom9m1_a ( MINUS1 ) mom9p2_b ( PLUS2 ) mom9m2_a ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom9_mx_reg_nw_a mom9p1_a ( PLUS1 ) mom9m1_b ( MINUS1 ) mom9p2_a ( PLUS2 ) mom9m2_b ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom9_mx_reg_nw_b mom9p1_b ( PLUS1 ) mom9m1_a ( MINUS1 ) mom9p2_b ( PLUS2 ) mom9m2_a ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom9_mx_reg_psub_non mom9p1 ( PLUS1 ) mom9m1 ( MINUS1 ) mom9p2 ( PLUS2 ) mom9m2 ( MINUS2 ) psub ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_wo_mx cmom9_mx_reg_nw_non mom9p1 ( PLUS1 ) mom9m1 ( MINUS1 ) mom9p2 ( PLUS2 ) mom9m2 ( MINUS2 ) nxwell ( BULK ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < SHIELD_LAYER > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , shield , n_mxde , vapmod , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 shield = TRUNC ( ( ( perimeter ( SHIELD_LAYER ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom9_mx_reg_4t_a mom9p1_a ( PLUS1 ) mom9m1_b ( MINUS1 ) mom9p2_a ( PLUS2 ) mom9m2_b ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom9_mx_reg_4t_b mom9p1_b ( PLUS1 ) mom9m1_a ( MINUS1 ) mom9p2_b ( PLUS2 ) mom9m2_a ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
DEVICE crtmom_mx_4t cmom9_mx_reg_4t_non mom9p1 ( PLUS1 ) mom9m1 ( MINUS1 ) mom9p2 ( PLUS2 ) mom9m2 ( MINUS2 ) < MOMDMY_all > < MOMDMY_VAP > < MOMDMY_MXDE > < MOM_LAYER_16 > < MOMDMY_NV > < MOMDMY_NH > [ 
 property stm , spm , multi , vapmod , n_mxde , nv , nh 
 mf1 = count ( MOMDMY_all ) 
 multi = mf1 / 2 
 nv = ( perimeter ( MOMDMY_NV ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 nh = ( perimeter ( MOMDMY_NH ) * ( 1000000 ) / ( mf1*2 ) - 0.1 ) / 0.04 
 stm = 9 
 spm = TRUNC ( ( ( perimeter ( MOM_LAYER_16 ) * ( 1000000 ) ) / 2 ) / MINGRID_RECT1 - 0.99 ) 
 vapmod1 = ( perimeter ( MOMDMY_VAP ) * ( 1000000 ) ) / ( mf1*2 ) - 0.05 
 if ( vapmod1 < 0.051 ) { 
 vapmod = 0 
 } else { 
 vapmod = vapmod1 / 0.1 
 } 
 n_mxde1 = perimeter ( MOMDMY_MXDE ) * ( 1000000 ) / ( mf1*2 ) - 0.05 
 if ( n_mxde1 < 0.051 ) { 
 n_mxde = 0 
 } else { 
 n_mxde = n_mxde1 / 0.1 
 } 
 ];
LVS_CHECK_PROPERTY crtmom_wo stm stm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo spm spm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo vapmod vapmod -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo nv nv -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo nh nh -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo n_mxde n_mxde -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo shield shield -tolerance 0;
LVS_CHECK_PROPERTY crtmom_2t stm stm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_2t spm spm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_2t vapmod vapmod -tolerance 0;
LVS_CHECK_PROPERTY crtmom_2t nv nv -tolerance 0;
LVS_CHECK_PROPERTY crtmom_2t nh nh -tolerance 0;
LVS_CHECK_PROPERTY crtmom_2t n_mxde n_mxde -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx stm stm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx spm spm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx vapmod vapmod -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx nv nv -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx nh nh -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx n_mxde n_mxde -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx shield shield -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_mx multi multi -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t stm stm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t spm spm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t vapmod vapmod -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t nv nv -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t nh nh -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t n_mxde n_mxde -tolerance 0;
LVS_CHECK_PROPERTY crtmom_mx_4t multi multi -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf stm stm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf spm spm -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf vapmod vapmod -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf nv nv -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf nh nh -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf n_mxde n_mxde -tolerance 0;
LVS_CHECK_PROPERTY crtmom_wo_rf shield shield -tolerance 0;
DEVICE moscap_rf var_nw_rf n_gpoly_ulvt ( GATE ) tndiff ( BULK ) psub ( GNODE ) < vargt_rf > < nthin > [ 
 property lr , br , gr , nfin 
 gr = count ( nthin ) 
 br = count ( vargt_rf ) / gr 
 wr = ( perimeter_coincide ( vargt_rf , tndiff ) / 2 ) / ( br*gr ) 
 lr = ( area ( vargt_rf ) / wr ) / ( br*gr ) 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY moscap_rf nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY moscap_rf lr lr -TOLERANCE MOSCAP_Lerr;
LVS_CHECK_PROPERTY moscap_rf br br -TOLERANCE 0;
LVS_CHECK_PROPERTY moscap_rf gr gr -TOLERANCE 0;
DEVICE moscap_rf12 var_nw_rf12 n_gpoly_io_ulvt ( GATE ) tndiff ( BULK ) psub ( GNODE ) < vargt_rf12 > < nthin > [ 
 property lr , br , gr , nfin 
 gr = count ( nthin ) 
 br = count ( vargt_rf12 ) / gr 
 wr = ( perimeter_coincide ( vargt_rf12 , tndiff ) / 2 ) / ( br*gr ) 
 lr = ( area ( vargt_rf12 ) / wr ) / ( br*gr ) 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY moscap_rf12 nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY moscap_rf12 lr lr -TOLERANCE MOSCAP_Lerr;
LVS_CHECK_PROPERTY moscap_rf12 br br -TOLERANCE 0;
LVS_CHECK_PROPERTY moscap_rf12 gr gr -TOLERANCE 0;
DEVICE moscap_rf12_nw var_nw_rf12_nw n_gpoly_io_ulvt ( GATE ) tndiff ( BULK ) psub ( GNODE ) < vargt_rf12 > < nthin > [ 
 property lr , br , gr , nfin 
 gr = count ( nthin ) 
 br = count ( vargt_rf12 ) / gr 
 wr = ( perimeter_coincide ( vargt_rf12 , tndiff ) / 2 ) / ( br*gr ) 
 lr = ( area ( vargt_rf12 ) / wr ) / ( br*gr ) 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY moscap_rf12_nw nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY moscap_rf12_nw lr lr -TOLERANCE MOSCAP_Lerr;
LVS_CHECK_PROPERTY moscap_rf12_nw br br -TOLERANCE 0;
LVS_CHECK_PROPERTY moscap_rf12_nw gr gr -TOLERANCE 0;
DEVICE moscap_rf12od15 var_nw_rf12od15 n_gpoly_io_ulvt ( GATE ) tndiff ( BULK ) psub ( GNODE ) < vargt_rf12od15 > < nthin > [ 
 property lr , br , gr , nfin 
 gr = count ( nthin ) 
 br = count ( vargt_rf12od15 ) / gr 
 wr = ( perimeter_coincide ( vargt_rf12od15 , tndiff ) / 2 ) / ( br*gr ) 
 lr = ( area ( vargt_rf12od15 ) / wr ) / ( br*gr ) 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY moscap_rf12od15 nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY moscap_rf12od15 lr lr -TOLERANCE MOSCAP_Lerr;
LVS_CHECK_PROPERTY moscap_rf12od15 br br -TOLERANCE 0;
LVS_CHECK_PROPERTY moscap_rf12od15 gr gr -TOLERANCE 0;
DEVICE moscap_rf12od15_nw var_nw_rf12od15_nw n_gpoly_io_ulvt ( GATE ) tndiff ( BULK ) psub ( GNODE ) < vargt_rf12od15 > < nthin > [ 
 property lr , br , gr , nfin 
 gr = count ( nthin ) 
 br = count ( vargt_rf12od15 ) / gr 
 wr = ( perimeter_coincide ( vargt_rf12od15 , tndiff ) / 2 ) / ( br*gr ) 
 lr = ( area ( vargt_rf12od15 ) / wr ) / ( br*gr ) 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY moscap_rf12od15_nw nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY moscap_rf12od15_nw lr lr -TOLERANCE MOSCAP_Lerr;
LVS_CHECK_PROPERTY moscap_rf12od15_nw br br -TOLERANCE 0;
LVS_CHECK_PROPERTY moscap_rf12od15_nw gr gr -TOLERANCE 0;
DEVICE moscap_rf_nw var_nw_rf_nw n_gpoly_ulvt ( GATE ) tndiff ( BULK ) psub ( GNODE ) < vargt_rf > < nthin > [ 
 property lr , br , gr , nfin 
 gr = count ( nthin ) 
 br = count ( vargt_rf ) / gr 
 wr = ( perimeter_coincide ( vargt_rf , tndiff ) / 2 ) / ( br*gr ) 
 lr = ( area ( vargt_rf ) / wr ) / ( br*gr ) 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY moscap_rf_nw nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY moscap_rf_nw lr lr -TOLERANCE MOSCAP_Lerr;
LVS_CHECK_PROPERTY moscap_rf_nw br br -TOLERANCE 0;
LVS_CHECK_PROPERTY moscap_rf_nw gr gr -TOLERANCE 0;
DEVICE ndio_12_mac ndio_12_r psub ( PLUS ) tndiff_dio ( MINUS ) [ 
 property nfin , l 
 diffn = count ( tndiff_dio ) 
 w = perimeter_inside ( tndiff_dio , ndio_12_r ) / 2 / diffn 
 l = area ( ndio_12_r ) / w 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY ndio_12_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY ndio_12_mac l l -TOLERANCE DIO_Lerr;
DEVICE ndio_12_ntn_mac ndio_12_ntn_r psub ( PLUS ) tndiff_dio ( MINUS ) [ 
 property nfin , l 
 diffn = count ( tndiff_dio ) 
 w = perimeter_inside ( tndiff_dio , ndio_12_ntn_r ) / 2 / diffn 
 l = area ( ndio_12_ntn_r ) / w 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY ndio_12_ntn_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY ndio_12_ntn_mac l l -TOLERANCE DIO_Lerr;
DEVICE ndio_hia12_mac hia12_ndio_r psub ( PLUS ) tndiff_dio ( MINUS ) < hia_dio_ngate > < ndiff_hdio > [ 
 property l , nfin , nf 
 
 nf = count ( ndiff_hdio ) 
 nr = count ( tndiff_dio ) 
 w = perimeter_coincide ( tndiff_dio , hia_dio_ngate ) / nr / 2 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 l = area ( ndiff_hdio ) / nf / w 
 ];
LVS_CHECK_PROPERTY ndio_hia12_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY ndio_hia12_mac l l -TOLERANCE DIO_Lerr;
LVS_CHECK_PROPERTY ndio_hia12_mac nf nf -TOLERANCE 0;
DEVICE ndio_hia12_ntn_mac hia12_ndio_ntn_r psub ( PLUS ) tndiff_dio ( MINUS ) < hia_dio_ngate > < ndiff_hdio_ntn > [ 
 property l , nfin , nf 
 
 nf = count ( ndiff_hdio_ntn ) 
 nr = count ( tndiff_dio ) 
 w = perimeter_coincide ( tndiff_dio , hia_dio_ngate ) / nr / 2 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 l = area ( ndiff_hdio_ntn ) / nf / w 
 ];
LVS_CHECK_PROPERTY ndio_hia12_ntn_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY ndio_hia12_ntn_mac l l -TOLERANCE DIO_Lerr;
LVS_CHECK_PROPERTY ndio_hia12_ntn_mac nf nf -TOLERANCE 0;
DEVICE ndio_mac ndio_r psub ( PLUS ) tndiff_dio ( MINUS ) [ 
 property nfin , l 
 diffn = count ( tndiff_dio ) 
 w = perimeter_inside ( tndiff_dio , ndio_r ) / 2 / diffn 
 l = area ( ndio_r ) / w 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY ndio_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY ndio_mac l l -TOLERANCE DIO_Lerr;
DEVICE nmoscap vargt vargt ( PLUS ) tndiff ( MINUS ) < nthin > [ 
 property lr , nfin 
 
 lr = perimeter_coincide ( vargt , nthin ) / 2 
 wr = area ( vargt ) / lr 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY nmoscap nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY nmoscap lr lr -TOLERANCE MOSCAP_Lerr;
DEVICE nmoscap_12 vargt_12 vargt_12 ( PLUS ) tndiff ( MINUS ) < nthin > [ 
 property lr , nfin 
 
 lr = perimeter_coincide ( vargt_12 , nthin ) / 2 
 wr = area ( vargt_12 ) / lr 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY nmoscap_12 nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY nmoscap_12 lr lr -TOLERANCE MOSCAP_Lerr;
DEVICE nmoscap_12od15 vargt_12od15 vargt_12od15 ( PLUS ) tndiff ( MINUS ) < nthin > [ 
 property lr , nfin 
 
 lr = perimeter_coincide ( vargt_12od15 , nthin ) / 2 
 wr = area ( vargt_12od15 ) / lr 
 nfin = TRUNC ( ( ( wr * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY nmoscap_12od15 nfin nfin -TOLERANCE MOSCAP_NFINerr;
LVS_CHECK_PROPERTY nmoscap_12od15 lr lr -TOLERANCE MOSCAP_Lerr;
DEVICE npode_12_mac npode_12_mac_gate_edge tndiff ( S ) npode_12_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_12_mac_gate_edge , npode_12_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_12_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_12_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_12_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_12_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_12od15_mac npode_12od15_mac_gate_edge tndiff ( S ) npode_12od15_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_12od15_mac_gate_edge , npode_12od15_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_12od15_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_12od15_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_12od15_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_12od15_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_elvt_mac npode_elvt_mac_gate_edge tndiff ( S ) npode_elvt_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_elvt_mac_gate_edge , npode_elvt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_elvt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_elvt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_elvt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_elvt_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_lvt_mac npode_lvt_mac_gate_edge tndiff ( S ) npode_lvt_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_lvt_mac_gate_edge , npode_lvt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_lvt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_lvt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_lvt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_lvt_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_lvtll_mac npode_lvtll_mac_gate_edge tndiff ( S ) npode_lvtll_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_lvtll_mac_gate_edge , npode_lvtll_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_lvtll_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_lvtll_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_lvtll_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_lvtll_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_svt_mac npode_svt_mac_gate_edge tndiff ( S ) npode_svt_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_svt_mac_gate_edge , npode_svt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_svt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_svt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_svt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_svt_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_ulvt_mac npode_ulvt_mac_gate_edge tndiff ( S ) npode_ulvt_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_ulvt_mac_gate_edge , npode_ulvt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_ulvt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_ulvt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_ulvt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_ulvt_mac -OPEN -SOURCE_LAYOUT;
DEVICE npode_ulvtll_mac npode_ulvtll_mac_gate_edge tndiff ( S ) npode_ulvtll_mac_gate ( G ) psub ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( npode_ulvtll_mac_gate_edge , npode_ulvtll_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( npode_ulvtll_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY npode_ulvtll_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY npode_ulvtll_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE npode_ulvtll_mac -OPEN -SOURCE_LAYOUT;
DEVICE pdio_12_mac pdio_12_r tpdiff_dio ( PLUS ) nxwell ( MINUS ) [ 
 property nfin , l 
 diffn = count ( tpdiff_dio ) 
 w = perimeter_inside ( tpdiff_dio , pdio_12_r ) / 2 / diffn 
 l = area ( pdio_12_r ) / w 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY pdio_12_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY pdio_12_mac l l -TOLERANCE DIO_Lerr;
DEVICE pdio_hia12_mac hia12_pdio_r tpdiff_dio ( PLUS ) nxwell ( MINUS ) < hia_dio_pgate > < pdiff_hdio > [ 
 property l , nfin , nf 
 
 nf = count ( pdiff_hdio ) 
 nr = count ( tpdiff_dio ) 
 w = perimeter_coincide ( tpdiff_dio , hia_dio_pgate ) / nr / 2 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 l = area ( pdiff_hdio ) / nf / w 
 ];
LVS_CHECK_PROPERTY pdio_hia12_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY pdio_hia12_mac l l -TOLERANCE DIO_Lerr;
LVS_CHECK_PROPERTY pdio_hia12_mac nf nf -TOLERANCE 0;
DEVICE pdio_mac pdio_r tpdiff_dio ( PLUS ) nxwell ( MINUS ) [ 
 property nfin , l 
 diffn = count ( tpdiff_dio ) 
 w = perimeter_inside ( tpdiff_dio , pdio_r ) / 2 / diffn 
 l = area ( pdio_r ) / w 
 nfin = TRUNC ( ( ( w * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 ];
LVS_CHECK_PROPERTY pdio_mac nfin nfin -TOLERANCE DIO_NFINerr;
LVS_CHECK_PROPERTY pdio_mac l l -TOLERANCE DIO_Lerr;
LVS_FILTER_DEVICE D ( pnwdio ) -OPEN -LAYOUT;
DEVICE ppode_12_mac ppode_12_mac_gate_edge tpdiff ( S ) ppode_12_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_12_mac_gate_edge , ppode_12_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_12_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_12_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_12_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_12_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_12od15_mac ppode_12od15_mac_gate_edge tpdiff ( S ) ppode_12od15_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_12od15_mac_gate_edge , ppode_12od15_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_12od15_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_12od15_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_12od15_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_12od15_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_elvt_mac ppode_elvt_mac_gate_edge tpdiff ( S ) ppode_elvt_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_elvt_mac_gate_edge , ppode_elvt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_elvt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_elvt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_elvt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_elvt_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_lvt_mac ppode_lvt_mac_gate_edge tpdiff ( S ) ppode_lvt_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_lvt_mac_gate_edge , ppode_lvt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_lvt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_lvt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_lvt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_lvt_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_lvtll_mac ppode_lvtll_mac_gate_edge tpdiff ( S ) ppode_lvtll_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_lvtll_mac_gate_edge , ppode_lvtll_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_lvtll_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_lvtll_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_lvtll_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_lvtll_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_svt_mac ppode_svt_mac_gate_edge tpdiff ( S ) ppode_svt_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_svt_mac_gate_edge , ppode_svt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_svt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_svt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_svt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_svt_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_ulvt_mac ppode_ulvt_mac_gate_edge tpdiff ( S ) ppode_ulvt_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_ulvt_mac_gate_edge , ppode_ulvt_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_ulvt_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_ulvt_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_ulvt_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_ulvt_mac -OPEN -SOURCE_LAYOUT;
DEVICE ppode_ulvtll_mac ppode_ulvtll_mac_gate_edge tpdiff ( S ) ppode_ulvtll_mac_gate ( G ) nxwell ( B ) [ 
 PROPERTY nfin , L 
 W = perimeter_coincide ( ppode_ulvtll_mac_gate_edge , ppode_ulvtll_mac_gate ) 
 nfin = TRUNC ( ( ( W * 1000000 - FIN_WIDTH ) / FIN_PITCH ) + 1.01 ) 
 L = area ( ppode_ulvtll_mac_gate ) / w 
 ];
LVS_CHECK_PROPERTY ppode_ulvtll_mac nfin nfin -TOLERANCE MOS_NFINerr;
LVS_CHECK_PROPERTY ppode_ulvtll_mac l l -TOLERANCE MOS_Lerr;
LVS_FILTER_DEVICE ppode_ulvtll_mac -OPEN -SOURCE_LAYOUT;
DEVICE rhim rhim_r3 RH_TN_3 ( PLUS ) RH_TN_3 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r3 , RH_TN_3 ) / 2 
 l = area ( rhim_r3 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r4 RH_TN_4 ( PLUS ) RH_TN_4 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r4 , RH_TN_4 ) / 2 
 l = area ( rhim_r4 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r5 RH_TN_5 ( PLUS ) RH_TN_5 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r5 , RH_TN_5 ) / 2 
 l = area ( rhim_r5 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r6 RH_TN_6 ( PLUS ) RH_TN_6 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r6 , RH_TN_6 ) / 2 
 l = area ( rhim_r6 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r7 RH_TN_7 ( PLUS ) RH_TN_7 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r7 , RH_TN_7 ) / 2 
 l = area ( rhim_r7 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r8 RH_TN_8 ( PLUS ) RH_TN_8 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r8 , RH_TN_8 ) / 2 
 l = area ( rhim_r8 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r9 RH_TN_9 ( PLUS ) RH_TN_9 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r9 , RH_TN_9 ) / 2 
 l = area ( rhim_r9 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r10 RH_TN_10 ( PLUS ) RH_TN_10 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r10 , RH_TN_10 ) / 2 
 l = area ( rhim_r10 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r11 RH_TN_11 ( PLUS ) RH_TN_11 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r11 , RH_TN_11 ) / 2 
 l = area ( rhim_r11 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r12 RH_TN_12 ( PLUS ) RH_TN_12 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r12 , RH_TN_12 ) / 2 
 l = area ( rhim_r12 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r13 RH_TN_13 ( PLUS ) RH_TN_13 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r13 , RH_TN_13 ) / 2 
 l = area ( rhim_r13 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r14 RH_TN_14 ( PLUS ) RH_TN_14 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r14 , RH_TN_14 ) / 2 
 l = area ( rhim_r14 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r15 RH_TN_15 ( PLUS ) RH_TN_15 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r15 , RH_TN_15 ) / 2 
 l = area ( rhim_r15 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
DEVICE rhim rhim_r16 RH_TN_16 ( PLUS ) RH_TN_16 ( MINUS ) < rhim_aux > ( PLUS MINUS ) [ 
 property l , w , hi_em 
 w = perimeter_coincide ( rhim_r16 , RH_TN_16 ) / 2 
 l = area ( rhim_r16 ) / w 
 
 len_rhim_aux = perimeter ( rhim_aux ) / 2 - MINGRID_RECT1_UNIT 
 hi_em = 0 
 if ( len_rhim_aux > MINGRID_RECT1_01_UNIT ) { 
 hi_em = 1 
 } 
 ];
LVS_CHECK_PROPERTY rhim w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rhim l l -TOLERANCE RES_Lerr;
LVS_CHECK_PROPERTY rhim hi_em hi_em -TOLERANCE RES_HIEMerr;
DEVICE rm0w mt0res_a M0_A ( PLUS ) M0_A ( MINUS ) -model rm0w ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt0res_a , M0_A ) / 2 
 l = area ( mt0res_a ) / w 
 ];
DEVICE rm0w mt0res_b M0_B ( PLUS ) M0_B ( MINUS ) -model rm0w ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt0res_b , M0_B ) / 2 
 l = area ( mt0res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm0w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm0w l l -TOLERANCE RES_Lerr;
DEVICE rm10w mt10res_noab M10 ( PLUS ) M10 ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt10res_noab , M10 ) / 2 
 l = area ( mt10res_noab ) / w 
 ];
DEVICE rm10w mt10res_a M10_A ( PLUS ) M10_A ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt10res_a , M10_A ) / 2 
 l = area ( mt10res_a ) / w 
 ];
DEVICE rm10w mt10res_b M10_B ( PLUS ) M10_B ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt10res_b , M10_B ) / 2 
 l = area ( mt10res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm10w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm10w l l -TOLERANCE RES_Lerr;
DEVICE rm11w mt11res_noab M11 ( PLUS ) M11 ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt11res_noab , M11 ) / 2 
 l = area ( mt11res_noab ) / w 
 ];
DEVICE rm11w mt11res_a M11_A ( PLUS ) M11_A ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt11res_a , M11_A ) / 2 
 l = area ( mt11res_a ) / w 
 ];
DEVICE rm11w mt11res_b M11_B ( PLUS ) M11_B ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt11res_b , M11_B ) / 2 
 l = area ( mt11res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm11w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm11w l l -TOLERANCE RES_Lerr;
DEVICE rm12w mt12res_noab M12 ( PLUS ) M12 ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt12res_noab , M12 ) / 2 
 l = area ( mt12res_noab ) / w 
 ];
DEVICE rm12w mt12res_a M12_A ( PLUS ) M12_A ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt12res_a , M12_A ) / 2 
 l = area ( mt12res_a ) / w 
 ];
DEVICE rm12w mt12res_b M12_B ( PLUS ) M12_B ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt12res_b , M12_B ) / 2 
 l = area ( mt12res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm12w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm12w l l -TOLERANCE RES_Lerr;
DEVICE rm13w mt13res_noab M13 ( PLUS ) M13 ( MINUS ) -model rmyyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt13res_noab , M13 ) / 2 
 l = area ( mt13res_noab ) / w 
 ];
DEVICE rm13w mt13res_a M13_A ( PLUS ) M13_A ( MINUS ) -model rmyyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt13res_a , M13_A ) / 2 
 l = area ( mt13res_a ) / w 
 ];
DEVICE rm13w mt13res_b M13_B ( PLUS ) M13_B ( MINUS ) -model rmyyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt13res_b , M13_B ) / 2 
 l = area ( mt13res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm13w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm13w l l -TOLERANCE RES_Lerr;
DEVICE rm14w mt14res_noab M14 ( PLUS ) M14 ( MINUS ) -model rmyyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt14res_noab , M14 ) / 2 
 l = area ( mt14res_noab ) / w 
 ];
DEVICE rm14w mt14res_a M14_A ( PLUS ) M14_A ( MINUS ) -model rmyyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt14res_a , M14_A ) / 2 
 l = area ( mt14res_a ) / w 
 ];
DEVICE rm14w mt14res_b M14_B ( PLUS ) M14_B ( MINUS ) -model rmyyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt14res_b , M14_B ) / 2 
 l = area ( mt14res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm14w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm14w l l -TOLERANCE RES_Lerr;
DEVICE rm15w mt15res_noab M15 ( PLUS ) M15 ( MINUS ) -model rmrw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt15res_noab , M15 ) / 2 
 l = area ( mt15res_noab ) / w 
 ];
DEVICE rm15w mt15res_a M15_A ( PLUS ) M15_A ( MINUS ) -model rmrw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt15res_a , M15_A ) / 2 
 l = area ( mt15res_a ) / w 
 ];
DEVICE rm15w mt15res_b M15_B ( PLUS ) M15_B ( MINUS ) -model rmrw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt15res_b , M15_B ) / 2 
 l = area ( mt15res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm15w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm15w l l -TOLERANCE RES_Lerr;
DEVICE rm16w mt16res_noab M16 ( PLUS ) M16 ( MINUS ) -model rmrw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt16res_noab , M16 ) / 2 
 l = area ( mt16res_noab ) / w 
 ];
DEVICE rm16w mt16res_a M16_A ( PLUS ) M16_A ( MINUS ) -model rmrw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt16res_a , M16_A ) / 2 
 l = area ( mt16res_a ) / w 
 ];
DEVICE rm16w mt16res_b M16_B ( PLUS ) M16_B ( MINUS ) -model rmrw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt16res_b , M16_B ) / 2 
 l = area ( mt16res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm16w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm16w l l -TOLERANCE RES_Lerr;
DEVICE rm1w mt1res_a M1_A ( PLUS ) M1_A ( MINUS ) -model rm1w ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt1res_a , M1_A ) / 2 
 l = area ( mt1res_a ) / w 
 ];
DEVICE rm1w mt1res_b M1_B ( PLUS ) M1_B ( MINUS ) -model rm1w ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt1res_b , M1_B ) / 2 
 l = area ( mt1res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm1w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm1w l l -TOLERANCE RES_Lerr;
DEVICE rm2w mt2res_noab M2 ( PLUS ) M2 ( MINUS ) -model rmxw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt2res_noab , M2 ) / 2 
 l = area ( mt2res_noab ) / w 
 ];
DEVICE rm2w mt2res_a M2_A ( PLUS ) M2_A ( MINUS ) -model rmxw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt2res_a , M2_A ) / 2 
 l = area ( mt2res_a ) / w 
 ];
DEVICE rm2w mt2res_b M2_B ( PLUS ) M2_B ( MINUS ) -model rmxw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt2res_b , M2_B ) / 2 
 l = area ( mt2res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm2w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm2w l l -TOLERANCE RES_Lerr;
DEVICE rm3w mt3res_noab M3 ( PLUS ) M3 ( MINUS ) -model rmxbw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt3res_noab , M3 ) / 2 
 l = area ( mt3res_noab ) / w 
 ];
DEVICE rm3w mt3res_a M3_A ( PLUS ) M3_A ( MINUS ) -model rmxbw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt3res_a , M3_A ) / 2 
 l = area ( mt3res_a ) / w 
 ];
DEVICE rm3w mt3res_b M3_B ( PLUS ) M3_B ( MINUS ) -model rmxbw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt3res_b , M3_B ) / 2 
 l = area ( mt3res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm3w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm3w l l -TOLERANCE RES_Lerr;
DEVICE rm4w mt4res_noab M4 ( PLUS ) M4 ( MINUS ) -model rmxew ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt4res_noab , M4 ) / 2 
 l = area ( mt4res_noab ) / w 
 ];
DEVICE rm4w mt4res_a M4_A ( PLUS ) M4_A ( MINUS ) -model rmxew ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt4res_a , M4_A ) / 2 
 l = area ( mt4res_a ) / w 
 ];
DEVICE rm4w mt4res_b M4_B ( PLUS ) M4_B ( MINUS ) -model rmxew ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt4res_b , M4_B ) / 2 
 l = area ( mt4res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm4w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm4w l l -TOLERANCE RES_Lerr;
DEVICE rm5w mt5res_noab M5 ( PLUS ) M5 ( MINUS ) -model rmyaw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt5res_noab , M5 ) / 2 
 l = area ( mt5res_noab ) / w 
 ];
DEVICE rm5w mt5res_a M5_A ( PLUS ) M5_A ( MINUS ) -model rmyaw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt5res_a , M5_A ) / 2 
 l = area ( mt5res_a ) / w 
 ];
DEVICE rm5w mt5res_b M5_B ( PLUS ) M5_B ( MINUS ) -model rmyaw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt5res_b , M5_B ) / 2 
 l = area ( mt5res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm5w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm5w l l -TOLERANCE RES_Lerr;
DEVICE rm6w mt6res_noab M6 ( PLUS ) M6 ( MINUS ) -model rmybw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt6res_noab , M6 ) / 2 
 l = area ( mt6res_noab ) / w 
 ];
DEVICE rm6w mt6res_a M6_A ( PLUS ) M6_A ( MINUS ) -model rmybw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt6res_a , M6_A ) / 2 
 l = area ( mt6res_a ) / w 
 ];
DEVICE rm6w mt6res_b M6_B ( PLUS ) M6_B ( MINUS ) -model rmybw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt6res_b , M6_B ) / 2 
 l = area ( mt6res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm6w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm6w l l -TOLERANCE RES_Lerr;
DEVICE rm7w mt7res_noab M7 ( PLUS ) M7 ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt7res_noab , M7 ) / 2 
 l = area ( mt7res_noab ) / w 
 ];
DEVICE rm7w mt7res_a M7_A ( PLUS ) M7_A ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt7res_a , M7_A ) / 2 
 l = area ( mt7res_a ) / w 
 ];
DEVICE rm7w mt7res_b M7_B ( PLUS ) M7_B ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt7res_b , M7_B ) / 2 
 l = area ( mt7res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm7w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm7w l l -TOLERANCE RES_Lerr;
DEVICE rm8w mt8res_noab M8 ( PLUS ) M8 ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt8res_noab , M8 ) / 2 
 l = area ( mt8res_noab ) / w 
 ];
DEVICE rm8w mt8res_a M8_A ( PLUS ) M8_A ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt8res_a , M8_A ) / 2 
 l = area ( mt8res_a ) / w 
 ];
DEVICE rm8w mt8res_b M8_B ( PLUS ) M8_B ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt8res_b , M8_B ) / 2 
 l = area ( mt8res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm8w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm8w l l -TOLERANCE RES_Lerr;
DEVICE rm9w mt9res_noab M9 ( PLUS ) M9 ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt9res_noab , M9 ) / 2 
 l = area ( mt9res_noab ) / w 
 ];
DEVICE rm9w mt9res_a M9_A ( PLUS ) M9_A ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt9res_a , M9_A ) / 2 
 l = area ( mt9res_a ) / w 
 ];
DEVICE rm9w mt9res_b M9_B ( PLUS ) M9_B ( MINUS ) -model rmyw ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mt9res_b , M9_B ) / 2 
 l = area ( mt9res_b ) / w 
 ];
LVS_CHECK_PROPERTY rm9w w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rm9w l l -TOLERANCE RES_Lerr;
DEVICE rmap mtAPres AP ( PLUS ) AP ( MINUS ) -model rmap ( PLUS MINUS ) [ 
 property w , l 
 w = perimeter_coincide ( mtAPres , AP ) / 2 
 l = area ( mtAPres ) / w 
 ];
LVS_CHECK_PROPERTY rmap w w -TOLERANCE RES_Werr;
LVS_CHECK_PROPERTY rmap l l -TOLERANCE RES_Lerr;

tcl_code device_function
{

    package require PegasusLVS_DEVICE_DFM
    namespace import device::*
    proc catching_expr { arg } {
      	#
      	set rtval 0.0
      	if { [ catch {
            set rtval [ expr $arg ]
      	} result ] } {
            global errorCode
            set tmpError $errorCode
            #
            if { [ string match "ARITH UNDERFLOW *" $errorCode ] } {
            	#
            	set rtval 0.0
            } elseif { [ string match "ARITH OVERFLOW *" $errorCode ] } {
	    	#
            	set rtval 1e200
            } else {
            	#
            	error $result $tmpError
            }
      	}
      	return $rtval
    }

    proc calc_lod_sasb { dfm_vec drawn_width drawn_length units scale } {
       set measurments [ dfm_vec_measurements $dfm_vec ]
       set accum 0.0
       set Wsi [expr {[$drawn_width]*[$scale]} ]
       set Lsi [expr {[$drawn_length]*[$scale]} ]
       foreach segment $measurments {
           foreach { pw sa } $segment {
	        set pw [ expr {$pw*[$units]*[$scale]} ]
		set sa [ expr {$sa*[$units]*[$scale]} ]
		set val [expr {($pw/$Wsi)*1.0/($sa+0.5*$Lsi)} ]
                set accum [ expr {$accum + $val} ]
            }
        }
               return [ expr { ((1.0/$accum)-0.5*$Lsi)/[$scale] } ]
    }

};

LVS_DEVICE_TYPE RESISTOR rhim rm0w rm10w rm11w rm12w rm13w rm14w rm15w rm16w rm1w rm2w rm3w rm4w rm5w rm6w rm7w rm8w rm9w rmap [ POS = PLUS NEG = MINUS ];
COPY plug_sel2 -outputlayer all_plug;
AND all_plug nplug1 -outputlayer all_nplug;
AND all_plug pplug1 -outputlayer all_pplug;
NOT MDx MD_valid -outputlayer MD_invalid;
SELECT -INTERACT MDx MD_invalid -outputlayer check_region;
AND MDx all_nplug -outputlayer MD_ntap_region1;
AND MD_ntap_region1 check_region -outputlayer MD_ntap_region;
AND MDx all_pplug -outputlayer MD_ptap_region1;
AND MD_ptap_region1 check_region -outputlayer MD_ptap_region;
SELECT -INTERACT PSUB2 PSUB2_final -GE 2 -outputlayer sr_dod_cut_psub2a;
SELECT -INTERACT sr_dod_s sr_dod_cut_psub2a -outputlayer sr_dod_cut_psub2b;
SELECT -INTERACT sr_dod_cut_psub2b PSUB2_final -GE 2 -outputlayer sr_dod_cut_psub2;
EXTE core_nmos_gates tndiff -le 0.0005 -connected -output REGION -abut -eq 0 gate_connect_to_tndiff;
SELECT -INTERACT core_nmos_gates gate_connect_to_tndiff -EQ 2 -outputlayer sd_tndiff_gate_tie;
NOT core_nmos_gates sd_tndiff_gate_tie -outputlayer mnpp_nmos_gates;
EXTE core_pmos_gates tpdiff -le 0.0005 -connected -output REGION -abut -eq 0 gate_connect_to_tpdiff;
SELECT -INTERACT core_pmos_gates gate_connect_to_tpdiff -EQ 2 -outputlayer sd_tpdiff_gate_tie;
NOT core_pmos_gates sd_tpdiff_gate_tie -outputlayer mpgg_pmos_gates;
SELECT -TOUCH mnpp_nmos_gates N2tndiff -outputlayer erc_nmos_gate_tndiff_gnd;
SELECT -TOUCH tndiff erc_nmos_gate_tndiff_gnd -outputlayer tndiff_virtual_gnd1;
NOT tndiff_virtual_gnd1 N2tndiff -outputlayer tndiff_virtual_gnd2;
NOT tndiff_virtual_gnd2 N1tndiff -outputlayer tndiff_virtual_gnd;
SELECT -TOUCH mpgg_pmos_gates N1tpdiff -outputlayer erc_pmos_gate_tpdiff_pwr;
SELECT -TOUCH tpdiff erc_pmos_gate_tpdiff_pwr -outputlayer tpdiff_virtual_pwr1;
NOT tpdiff_virtual_pwr1 N1tpdiff -outputlayer tpdiff_virtual_pwr2;
NOT tpdiff_virtual_pwr2 N2tpdiff -outputlayer tpdiff_virtual_pwr;
AND mnpp_nmos_gates PODE_GATEi -outputlayer erc_nmpode_gates_1;
AND mnpp_nmos_gates FILLER_MOS -outputlayer erc_nflrmos_gates_1;
NOT mnpp_nmos_gates erc_nmpode_gates_1 -outputlayer erc_nfet_gates_1a;
NOT erc_nfet_gates_1a erc_nflrmos_gates_1 -outputlayer erc_nfet_gates_1;
AND mpgg_pmos_gates PODE_GATEi -outputlayer erc_pmpode_gates_1;
AND mpgg_pmos_gates FILLER_MOS -outputlayer erc_pflrmos_gates_1;
NOT mpgg_pmos_gates erc_pmpode_gates_1 -outputlayer erc_pfet_gates_1a;
NOT erc_pfet_gates_1a erc_pflrmos_gates_1 -outputlayer erc_pfet_gates_1;
NOT erc_nmpode_gates_1 LUPVTWDMY -outputlayer erc_nmpode_gates_waive;
NOT erc_nflrmos_gates_1 LUPVTWDMY -outputlayer erc_nflrmos_gates_waive;
NOT erc_nfet_gates_1 LUPVTWDMY -outputlayer erc_nfet_gates_waive;
NOT erc_pmpode_gates_1 LUPVTWDMY -outputlayer erc_pmpode_gates_waive;
NOT erc_pflrmos_gates_1 LUPVTWDMY -outputlayer erc_pflrmos_gates_waive;
NOT erc_pfet_gates_1 LUPVTWDMY -outputlayer erc_pfet_gates_waive;
COPY erc_nmpode_gates_1 -outputlayer erc_nmpode_gates;
COPY erc_nflrmos_gates_1 -outputlayer erc_nflrmos_gates;
COPY erc_nfet_gates_1 -outputlayer erc_nfet_gates;
COPY erc_pmpode_gates_1 -outputlayer erc_pmpode_gates;
COPY erc_pflrmos_gates_1 -outputlayer erc_pflrmos_gates;
COPY erc_pfet_gates_1 -outputlayer erc_pfet_gates;
LVS_SOFTCHK DNW -TYPE CONTACT;
LVS_SOFTCHK psub_term -TYPE CONTACT;
LVS_SOFTCHK nxwell -TYPE CONTACT;
LVS_SOFTCHK coll1 -TYPE CONTACT;
LVS_SOFTCHK n_psub -TYPE CONTACT;
LVS_SOFTCHK psub -TYPE CONTACT;
GROUP_RULES ERC_PICKUP_CHECK pickup.n_to_p_MD pickup.n_to_n_MD pickup.p_to_p_MD;
SELECT_CHECK -ERC ERC_PICKUP_CHECK;

RULE pickup.n_to_p_MD {
    CAPTION Dummy MD inside Dummy N-pickup connect to Dummy P-pickup path;
    STAMP MD_ntap_region nxwell -outputlayer MD_ntap;
    STAMP MD_ptap_region psub -outputlayer MD_ptap;
    SELECT -INTERACT check_region MD_ntap -outputlayer pickup_n_to_p_MD1;
    SELECT -INTERACT pickup_n_to_p_MD1 MD_ptap -outputlayer pickup_n_to_p_MD2;
    AND pickup_n_to_p_MD2 MDx -outputlayer pickup_n_to_p_MD;
    COPY pickup_n_to_p_MD ; // -outputlayer _EPTMPL270383
}

RULE pickup.n_to_n_MD {
    CAPTION Dummy MD inside Dummy P-pickup connect to Dummy P-pickup cross WELL path;
    STAMP MD_ntap_region nxwell -outputlayer MD_ntap;
    STAMP MD_ptap_region psub -outputlayer MD_ptap;
    SELECT -INTERACT check_region MD_ntap -GE 2 -by_net -outputlayer pickup_n_to_n_MD1;
    SELECT -INTERACT pickup_n_to_n_MD1 MD_ptap -NOT -outputlayer pickup_n_to_n_MD2;
    AND pickup_n_to_n_MD2 MDx -outputlayer pickup_n_to_n_MD;
    COPY pickup_n_to_n_MD ; // -outputlayer _EPTMPL270389
}

RULE pickup.p_to_p_MD {
    CAPTION Dummy MD inside Dummy N-pickup connect to Dummy N-pickup cross WELL path;
    STAMP MD_ntap_region nxwell -outputlayer MD_ntap;
    STAMP MD_ptap_region psub -outputlayer MD_ptap;
    SELECT -INTERACT check_region MD_ptap -GE 2 -by_net -outputlayer pickup_p_to_p_MD1;
    SELECT -INTERACT pickup_p_to_p_MD1 MD_ntap -NOT -outputlayer pickup_p_to_p_MD2;
    AND pickup_p_to_p_MD2 MDx -outputlayer pickup_p_to_p_MD;
    COPY pickup_p_to_p_MD ; // -outputlayer _EPTMPL270395
}
GROUP_RULES ERC_PSUB2_ERC_CHECK SRDOD_CUT_PSUB2;
SELECT_CHECK -ERC ERC_PSUB2_ERC_CHECK;

RULE SRDOD_CUT_PSUB2 {
    CAPTION SRDOD cut PSUB2 check;
    COPY sr_dod_cut_psub2 ; // -outputlayer _EPTMPL270396
}
GROUP_RULES ERC_FLRMOS_MNPP_MPGG_CHECK mnpp_flrmos mpgg_flrmos;
SELECT_CHECK -ERC ERC_FLRMOS_MNPP_MPGG_CHECK;

RULE mnpp_flrmos {
    CAPTION FLR NMOS S/D connected to power;
    STAMP tpdiff_virtual_pwr tpdiff -outputlayer tpdiff_drain;
    ANTENNA -gt 0 tndiff tpdiff_drain -output tndiff_virtual_pwr;
    OR tndiff_virtual_pwr N1tndiff -outputlayer tndiff_pwr_pre;
    COPY N1tndiff -outputlayer tndiff_pwr;
    AND tndiff psub -CONNECTED -outputlayer tndiff_psub_tie;
    SELECT -INTERACT erc_nflrmos_gates tndiff_psub_tie -EQ 2 -outputlayer sd_tndiff_psub_tie;
    SELECT -INTERACT erc_nflrmos_gates tndiff_pwr -EQ 2 -outputlayer result_tmp;
    NOT result_tmp sd_tndiff_psub_tie -outputlayer result;
    COPY result ; // -outputlayer _EPTMPL270405
}

RULE mpgg_flrmos {
    CAPTION FLR PMOS S/D connected to ground;
    STAMP tndiff_virtual_gnd tndiff -outputlayer tndiff_drain;
    ANTENNA -gt 0 tpdiff tndiff_drain -output tpdiff_virtual_gnd;
    OR tpdiff_virtual_gnd N2tpdiff -outputlayer tpdiff_gnd_pre;
    COPY N2tpdiff -outputlayer tpdiff_gnd;
    AND tpdiff nxwell -CONNECTED -outputlayer tpdiff_nxwell_tie;
    SELECT -INTERACT erc_pflrmos_gates tpdiff_nxwell_tie -EQ 2 -outputlayer sd_tpdiff_nxwell_tie;
    SELECT -INTERACT erc_pflrmos_gates tpdiff_gnd -EQ 2 -outputlayer result_tmp;
    NOT result_tmp sd_tpdiff_nxwell_tie -outputlayer result;
    COPY result ; // -outputlayer _EPTMPL270414
}
GROUP_RULES ERC_METAL_MAIN_CHECK metal0_main_check metal1_main_check metal2_main_check metal3_main_check metal4_main_check metal5_main_check metal6_main_check metal7_main_check metal8_main_check metal9_main_check metal10_main_check metal11_main_check metal12_main_check metal13_main_check metal14_main_check metal15_main_check metal16_main_check;
SELECT_CHECK -ERC ERC_METAL_MAIN_CHECK;

RULE metal0_main_check {
    CAPTION Use non-color main metal layer MAIN_M0;
    COPY MAIN_M0 ; // -outputlayer _EPTMPL270415
}

RULE metal1_main_check {
    CAPTION Use non-color main metal layer MAIN_M1;
    COPY MAIN_M1 ; // -outputlayer _EPTMPL270416
}

RULE metal2_main_check {
    CAPTION Use non-color main metal layer MAIN_M2;
    COPY MAIN_M2 ; // -outputlayer _EPTMPL270417
}

RULE metal3_main_check {
    CAPTION Use non-color main metal layer MAIN_M3;
    COPY MAIN_M3 ; // -outputlayer _EPTMPL270418
}

RULE metal4_main_check {
    CAPTION Use non-color main metal layer MAIN_M4;
    COPY MAIN_M4 ; // -outputlayer _EPTMPL270419
}

RULE metal5_main_check {
    CAPTION Use non-color main metal layer MAIN_M5;
    COPY MAIN_M5 ; // -outputlayer _EPTMPL270420
}

RULE metal6_main_check {
    CAPTION Use non-color main metal layer MAIN_M6;
    COPY MAIN_M6 ; // -outputlayer _EPTMPL270421
}

RULE metal7_main_check {
    CAPTION Use non-color main metal layer MAIN_M7;
    COPY MAIN_M7 ; // -outputlayer _EPTMPL270422
}

RULE metal8_main_check {
    CAPTION Use non-color main metal layer MAIN_M8;
    COPY MAIN_M8 ; // -outputlayer _EPTMPL270423
}

RULE metal9_main_check {
    CAPTION Use non-color main metal layer MAIN_M9;
    COPY MAIN_M9 ; // -outputlayer _EPTMPL270424
}

RULE metal10_main_check {
    CAPTION Use non-color main metal layer MAIN_M10;
    COPY MAIN_M10 ; // -outputlayer _EPTMPL270425
}

RULE metal11_main_check {
    CAPTION Use non-color main metal layer MAIN_M11;
    COPY MAIN_M11 ; // -outputlayer _EPTMPL270426
}

RULE metal12_main_check {
    CAPTION Use non-color main metal layer MAIN_M12;
    COPY MAIN_M12 ; // -outputlayer _EPTMPL270427
}

RULE metal13_main_check {
    CAPTION Use non-color main metal layer MAIN_M13;
    COPY MAIN_M13 ; // -outputlayer _EPTMPL270428
}

RULE metal14_main_check {
    CAPTION Use non-color main metal layer MAIN_M14;
    COPY MAIN_M14 ; // -outputlayer _EPTMPL270429
}

RULE metal15_main_check {
    CAPTION Use non-color main metal layer MAIN_M15;
    COPY MAIN_M15 ; // -outputlayer _EPTMPL270430
}

RULE metal16_main_check {
    CAPTION Use non-color main metal layer MAIN_M16;
    COPY MAIN_M16 ; // -outputlayer _EPTMPL270431
}
GROUP_RULES ERC_REGMOS_MNPP_MPGG_CHECK mnpp mpgg;
SELECT_CHECK -ERC ERC_REGMOS_MNPP_MPGG_CHECK;

RULE mnpp {
    CAPTION NMOS S/D connected to power;
    STAMP tpdiff_virtual_pwr tpdiff -outputlayer tpdiff_drain;
    ANTENNA -gt 0 tndiff tpdiff_drain -output tndiff_virtual_pwr;
    OR tndiff_virtual_pwr N1tndiff -outputlayer tndiff_pwr_pre;
    COPY N1tndiff -outputlayer tndiff_pwr;
    AND tndiff psub -CONNECTED -outputlayer tndiff_psub_tie;
    SELECT -INTERACT erc_nfet_gates tndiff_psub_tie -EQ 2 -outputlayer sd_tndiff_psub_tie;
    SELECT -INTERACT erc_nfet_gates tndiff_pwr -EQ 2 -outputlayer result_tmp;
    NOT result_tmp sd_tndiff_psub_tie -outputlayer result;
    COPY result ; // -outputlayer _EPTMPL270440
}

RULE mpgg {
    CAPTION PMOS S/D connected to ground;
    STAMP tndiff_virtual_gnd tndiff -outputlayer tndiff_drain;
    ANTENNA -gt 0 tpdiff tndiff_drain -output tpdiff_virtual_gnd;
    OR tpdiff_virtual_gnd N2tpdiff -outputlayer tpdiff_gnd_pre;
    COPY N2tpdiff -outputlayer tpdiff_gnd;
    AND tpdiff nxwell -CONNECTED -outputlayer tpdiff_nxwell_tie;
    SELECT -INTERACT erc_pfet_gates tpdiff_nxwell_tie -EQ 2 -outputlayer sd_tpdiff_nxwell_tie;
    SELECT -INTERACT erc_pfet_gates tpdiff_gnd -EQ 2 -outputlayer result_tmp;
    NOT result_tmp sd_tpdiff_nxwell_tie -outputlayer result;
    COPY result ; // -outputlayer _EPTMPL270449
}
GROUP_RULES ERC_MPODE_MNPP_MPGG_CHECK mnpp_mpode mpgg_mpode;
SELECT_CHECK -ERC ERC_MPODE_MNPP_MPGG_CHECK;

RULE mnpp_mpode {
    CAPTION NMOS MPODE S/D connected to power;
    STAMP tpdiff_virtual_pwr tpdiff -outputlayer tpdiff_drain;
    ANTENNA -gt 0 tndiff tpdiff_drain -output tndiff_virtual_pwr;
    OR tndiff_virtual_pwr N1tndiff -outputlayer tndiff_pwr_pre;
    COPY N1tndiff -outputlayer tndiff_pwr;
    AND tndiff psub -CONNECTED -outputlayer tndiff_psub_tie;
    SELECT -INTERACT erc_nmpode_gates tndiff_psub_tie -EQ 2 -outputlayer sd_tndiff_psub_tie;
    SELECT -INTERACT erc_nmpode_gates tndiff_pwr -EQ 2 -outputlayer result_tmp;
    NOT result_tmp sd_tndiff_psub_tie -outputlayer result;
    COPY result ; // -outputlayer _EPTMPL270458
}

RULE mpgg_mpode {
    CAPTION PMOS MPODE S/D connected to ground;
    STAMP tndiff_virtual_gnd tndiff -outputlayer tndiff_drain;
    ANTENNA -gt 0 tpdiff tndiff_drain -output tpdiff_virtual_gnd;
    OR tpdiff_virtual_gnd N2tpdiff -outputlayer tpdiff_gnd_pre;
    COPY N2tpdiff -outputlayer tpdiff_gnd;
    AND tpdiff nxwell -CONNECTED -outputlayer tpdiff_nxwell_tie;
    SELECT -INTERACT erc_pmpode_gates tpdiff_nxwell_tie -EQ 2 -outputlayer sd_tpdiff_nxwell_tie;
    SELECT -INTERACT erc_pmpode_gates tpdiff_gnd -EQ 2 -outputlayer result_tmp;
    NOT result_tmp sd_tpdiff_nxwell_tie -outputlayer result;
    COPY result ; // -outputlayer _EPTMPL270467
}
CONNECT core_nmos_gates n_fpoly_svt;
CONNECT core_nmos_gates n_fpoly_lvtll;
CONNECT core_nmos_gates n_fpoly_lvt;
CONNECT core_nmos_gates n_fpoly_ulvtll;
CONNECT core_nmos_gates n_fpoly_ulvt;
CONNECT core_nmos_gates n_fpoly_elvt;
CONNECT core_nmos_gates n_fpoly_io;
CONNECT core_nmos_gates n_fpoly_io_ulvt;
CONNECT core_nmos_gates n_fpoly_srm;
CONNECT core_pmos_gates p_fpoly_svt;
CONNECT core_pmos_gates p_fpoly_lvtll;
CONNECT core_pmos_gates p_fpoly_lvt;
CONNECT core_pmos_gates p_fpoly_ulvtll;
CONNECT core_pmos_gates p_fpoly_ulvt;
CONNECT core_pmos_gates p_fpoly_elvt;
CONNECT core_pmos_gates p_fpoly_io;
CONNECT core_pmos_gates p_fpoly_srm;
GROUP_RULES ERC_WELL_TO_PG_CHECK npvss49 ppvdd49;
SELECT_CHECK -ERC ERC_WELL_TO_PG_CHECK;
GROUP_RULES ERC_GATE_TO_PG_CHECK npvss150 ppvdd150;
SELECT_CHECK -ERC ERC_GATE_TO_PG_CHECK;
GROUP_RULES ERC_DS_TO_PG_CHECK mnpg mppg mnpgldd;
SELECT_CHECK -ERC ERC_DS_TO_PG_CHECK;
GROUP_RULES ERC_FLOATING_WELL_CHECK floating.nxwell_float floating.psub;
SELECT_CHECK -ERC ERC_FLOATING_WELL_CHECK;
SELECT_NET tndiff VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT N1tndiff;
SELECT -TOUCH erc_nmos_gates N1tndiff -outputlayer T1tndiff;
SELECT_NET tndiff VSS -OUTPUT N2tndiff;
SELECT -TOUCH erc_nmos_gates N2tndiff -outputlayer T2tndiff;

RULE mnpg {
    CAPTION MOS connected to both power and ground;
    AND T1tndiff T2tndiff -outputlayer T1T2tndiff_tmp;
    NOT T1T2tndiff_tmp SDI ; // -outputlayer _EPTMPL270490
}
SELECT_NET tpdiff VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT N1tpdiff;
SELECT -TOUCH erc_pmos_gates N1tpdiff -outputlayer T1tpdiff;
SELECT_NET tpdiff VSS -OUTPUT N2tpdiff;
SELECT -TOUCH erc_pmos_gates N2tpdiff -outputlayer T2tpdiff;

RULE mppg {
    CAPTION MOS connected to both power and ground;
    AND T1tpdiff T2tpdiff -outputlayer T1T2tpdiff_tmp;
    NOT T1T2tpdiff_tmp SDI ; // -outputlayer _EPTMPL270496
}
SELECT_NET tndiff VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT N1tndiff_mnpglddA;
SELECT -TOUCH erc_nmos_gates N1tndiff_mnpglddA -outputlayer T1tndiff_mnpglddA;
SELECT_NET tndiff_sdi VSS N2tndiff_sdi_mnpglddA;
SELECT -TOUCH erc_nmos_gates N2tndiff_sdi_mnpglddA -outputlayer T2tndiff_sdi_mnpglddA;
SELECT_NET tndiff_sdi VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST N1tndiff_sdi_mnpglddB;
SELECT -TOUCH erc_nmos_gates N1tndiff_sdi_mnpglddB -outputlayer T1tndiff_sdi_mnpglddB;
SELECT_NET tndiff VSS N2tndiff_mnpglddB;
SELECT -TOUCH erc_nmos_gates N2tndiff_mnpglddB -outputlayer T2tndiff_mnpglddB;

RULE mnpgldd {
    CAPTION MOS connected to both power and ground;
    AND T1tndiff_mnpglddA T2tndiff_sdi_mnpglddA -outputlayer mnpgldd_tmp1;
    AND T1tndiff_sdi_mnpglddB T2tndiff_mnpglddB -outputlayer mnpgldd_tmp2;
    OR mnpgldd_tmp1 mnpgldd_tmp2 ; // -outputlayer _EPTMPL270507
}
SCONNECT tndiff nxwell_float -by nplug;
SCONNECT tndiff_RC nxwell_float -by nplug;
SCONNECT tndiff_dio nxwell_float -by nplug;
SCONNECT tndiff_bjt nxwell_float -by nplug;

RULE floating.nxwell_float {
    CAPTION nxwell_float is not connected to POWER;
    PATHCHK nxwell_float -power not -ports_also -outputlayer no_power_path;
    SELECT_NET nxwell_float VSS -output direct_connect_ground;
    OR no_power_path direct_connect_ground ; // -outputlayer _EPTMPL270514
}

RULE floating.psub {
    CAPTION psub is not connected to GROUND;
    PATHCHK psub -ground not -ports_also -outputlayer no_ground_path;
    SELECT_NET psub VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -output direct_connect_power;
    OR no_ground_path direct_connect_power ; // -outputlayer _EPTMPL270517
}
SELECT_NET gate1_not_IO2_not_IO1 VSS -OUTPUT gate1_not_IO2_GND;

RULE npvss150 {
    SELECT -INTERACT gate1_not_IO2_GND N1tpdiff -outputlayer gate1_not_IO2_GND_pmos;
    SELECT -INTERACT gate1_not_IO2_GND N1tndiff -outputlayer gate1_not_IO2_GND_nmos;
    SELECT_NET nxwell VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT nxwell_PWR;
    SELECT_NET psub VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT psub_PWR;
    SELECT_NET psub VSS -OUTPUT psub_GND;
    SELECT -INTERACT gate1_not_IO2_GND_pmos N1tpdiff -eq 2 -outputlayer gate1_not_IO2_GND_pmos_filter1_1;
    SELECT -INTERACT gate1_not_IO2_GND_pmos_filter1_1 nxwell_PWR -outputlayer gate1_not_IO2_GND_pmos_filter1;
    SELECT -INTERACT gate1_not_IO2_GND_nmos N1tndiff -eq 2 -outputlayer gate1_not_IO2_GND_nmos_filter1_1;
    SELECT -INTERACT gate1_not_IO2_GND_nmos_filter1_1 psub_PWR -outputlayer gate1_not_IO2_GND_nmos_filter1;
    SELECT -INTERACT gate1_not_IO2_GND_nmos N2tndiff -outputlayer gate1_not_IO2_GND_nmos_filter2_1;
    SELECT -INTERACT gate1_not_IO2_GND_nmos_filter2_1 psub_GND -outputlayer gate1_not_IO2_GND_nmos_filter2;
    SELECT -INTERACT gate1_not_IO2_GND_nmos N1tndiff -eq 2 -outputlayer gate1_not_IO2_GND_nmos_filter3_1;
    AND nxwell_PWR VARi -outputlayer gate1_not_IO2_GND_nmos_filter3_2;
    SELECT -INTERACT gate1_not_IO2_GND_nmos_filter3_1 gate1_not_IO2_GND_nmos_filter3_2 -outputlayer gate1_not_IO2_GND_nmos_filter3;
    OR gate1_not_IO2_GND_pmos gate1_not_IO2_GND_nmos -outputlayer _EPTMPL270533;
    NOT _EPTMPL270533 gate1_not_IO2_GND_pmos_filter1 -outputlayer _EPTMPL270534;
    NOT _EPTMPL270534 gate1_not_IO2_GND_nmos_filter1 -outputlayer _EPTMPL270535;
    NOT _EPTMPL270535 gate1_not_IO2_GND_nmos_filter2 -outputlayer _EPTMPL270536;
    NOT _EPTMPL270536 gate1_not_IO2_GND_nmos_filter3 ; // -outputlayer _EPTMPL270537
}

RULE npvss49 {
    CAPTION ntap connected to GROUND;
    NOT ntap VARi -outputlayer ntap_not_var;
    SELECT_NET ntap_not_var VSS;
}
COPY gate1_not_IO2 -outputlayer gate1_not_IO2_not_IO1;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_elvt;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_io;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_io_ulvt;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_lvt;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_lvtll;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_srm;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_svt;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_ulvt;
CONNECT gate1_not_IO2_not_IO1 n_fpoly_ulvtll;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_elvt;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_io;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_lvt;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_lvtll;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_srm;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_svt;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_ulvt;
CONNECT gate1_not_IO2_not_IO1 p_fpoly_ulvtll;
SELECT_NET gate1_not_IO2_not_IO1 VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT gate1_not_IO2_PWR;

RULE ppvdd150 {
    SELECT -INTERACT gate1_not_IO2_PWR N2tpdiff -outputlayer gate1_not_IO2_PWR_pmos;
    SELECT -INTERACT gate1_not_IO2_PWR N2tndiff -outputlayer gate1_not_IO2_PWR_nmos;
    SELECT_NET nxwell VSS -OUTPUT nxwell_GND;
    SELECT_NET nxwell VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT nxwell_PWR;
    SELECT_NET psub VSS -OUTPUT psub_GND;
    SELECT -INTERACT gate1_not_IO2_PWR_pmos N2tpdiff -eq 2 -outputlayer gate1_not_IO2_PWR_pmos_filter1_1;
    SELECT -INTERACT gate1_not_IO2_PWR_pmos_filter1_1 nxwell_GND -outputlayer gate1_not_IO2_PWR_pmos_filter1;
    SELECT -INTERACT gate1_not_IO2_PWR_nmos N2tndiff -eq 2 -outputlayer gate1_not_IO2_PWR_nmos_filter1_1;
    SELECT -INTERACT gate1_not_IO2_PWR_nmos_filter1_1 psub_GND -outputlayer gate1_not_IO2_PWR_nmos_filter1;
    SELECT -INTERACT gate1_not_IO2_PWR_pmos N1tpdiff -outputlayer gate1_not_IO2_PWR_pmos_filter2_1;
    SELECT -INTERACT gate1_not_IO2_PWR_pmos_filter2_1 nxwell_PWR -outputlayer gate1_not_IO2_PWR_pmos_filter2;
    SELECT -INTERACT gate1_not_IO2_PWR_nmos N2tndiff -eq 2 -outputlayer gate1_not_IO2_PWR_nmos_filter3_1;
    AND nxwell_GND VARi -outputlayer gate1_not_IO2_PWR_nmos_filter3_2;
    SELECT -INTERACT gate1_not_IO2_PWR_nmos_filter3_1 gate1_not_IO2_PWR_nmos_filter3_2 -outputlayer gate1_not_IO2_PWR_nmos_filter3;
    OR gate1_not_IO2_PWR_pmos gate1_not_IO2_PWR_nmos -outputlayer _EPTMPL270573;
    NOT _EPTMPL270573 gate1_not_IO2_PWR_pmos_filter1 -outputlayer _EPTMPL270574;
    NOT _EPTMPL270574 gate1_not_IO2_PWR_nmos_filter1 -outputlayer _EPTMPL270575;
    NOT _EPTMPL270575 gate1_not_IO2_PWR_pmos_filter2 -outputlayer _EPTMPL270576;
    NOT _EPTMPL270576 gate1_not_IO2_PWR_nmos_filter3 ; // -outputlayer _EPTMPL270577
}

RULE ppvdd49 {
    CAPTION ptap connected to POWER;
    SELECT_NET ptap VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST;
}

RULE LVSDMY4_DNW_CHECK {
    CAPTION The LVSDMY4 layer is used in LVS deck to identify logic N-Type MOS within the DNW only. Not recommend that LVSDMY4 layer is used without DNW layer;
    NOT all_mos_gates PP -outputlayer nmos_gates_1;
    NOT nmos_gates_1 SRM -outputlayer nmos_gates_2;
    NOT nmos_gates_2 VAR -outputlayer nmos_gates_3;
    NOT nmos_gates_3 PODE_GATE -outputlayer nmos_gates;
    NOT LVSDMY4 DNW -outputlayer LVSDMY4_not_DNW;
    SELECT -interact LVSDMY4_not_DNW nmos_gates ; // -outputlayer _EPTMPL270584
}
SELECT_CHECK -ERC LVSDMY4_DNW_CHECK;
CONNECT all_abut_npode_gate n_fpoly_svt;
CONNECT all_abut_npode_gate n_fpoly_lvtll;
CONNECT all_abut_npode_gate n_fpoly_lvt;
CONNECT all_abut_npode_gate n_fpoly_ulvtll;
CONNECT all_abut_npode_gate n_fpoly_ulvt;
CONNECT all_abut_npode_gate n_fpoly_elvt;
CONNECT all_abut_npode_gate n_fpoly_io;
CONNECT all_abut_npode_gate n_fpoly_io_ulvt;
CONNECT all_abut_npode_gate n_fpoly_srm;
CONNECT all_abut_ppode_gate p_fpoly_svt;
CONNECT all_abut_ppode_gate p_fpoly_lvtll;
CONNECT all_abut_ppode_gate p_fpoly_lvt;
CONNECT all_abut_ppode_gate p_fpoly_ulvtll;
CONNECT all_abut_ppode_gate p_fpoly_ulvt;
CONNECT all_abut_ppode_gate p_fpoly_elvt;
CONNECT all_abut_ppode_gate p_fpoly_io;
CONNECT all_abut_ppode_gate p_fpoly_srm;

RULE PODE.R.9.2_P {
    CAPTION 4-terminal PODE_GATE PMOS must be turned off and connected to POWER;
    SELECT_NET all_abut_ppode_gate -not VDD? VDDQX? VDDQ? VDDQ_CK VDDR VDD_PLL? VDD_?SENSE VDDPLL? VDDPREPLL? VDDPOSTPLL? VDDHVPLL? VDDPST -OUTPUT all_abut_ppode_gate_no_pwr;
    EXTE all_abut_ppode_gate tpdiff -le 0.0005 -connected -output REGION -abut -eq 0 gate_connect_to_tpdiff;
    SELECT -interact all_abut_ppode_gate gate_connect_to_tpdiff -eq 2 -outputlayer dgs_tie;
    NOT all_abut_ppode_gate_no_pwr dgs_tie ; // -outputlayer _EPTMPL270605
}

RULE PODE.R.9.2_N {
    CAPTION 4-terminal PODE_GATE NMOS must be turned off and connected to GROUND;
    SELECT_NET all_abut_npode_gate -not VSS -OUTPUT all_abut_npode_gate_no_gnd;
    EXTE all_abut_npode_gate tndiff -le 0.0005 -connected -output REGION -abut -eq 0 gate_connect_to_tndiff;
    SELECT -interact all_abut_npode_gate gate_connect_to_tndiff -eq 2 -outputlayer dgs_tie;
    NOT all_abut_npode_gate_no_gnd dgs_tie ; // -outputlayer _EPTMPL270609
}
SELECT_CHECK -erc PODE.R.9.2_P PODE.R.9.2_N;
DFM_COPY gate -OUTPUT ngate_PROP;
DFM_COPY gate -OUTPUT pgate_PROP;
variable max_lod 60;
variable max_wpe 5;
variable max_sp 3;
variable max_sp2 4;
variable max_sd 11;
variable max_se 5;
variable max_sf 6;
variable max_sle 5;
variable max_slf 6;
variable max_sode 11;
variable max_sodf 15;
variable max_sodlf 4;
variable lat_sodlf 0.028;
variable max_pmet 5;
variable MAX_MBE 1;
variable lx2 0.01;
variable XMAX 3;
variable DEF_WP 0.054;
variable YMAX_OSEY 3;
variable LX1 0.025;
variable max_lod 60;
variable dwref1 0;
variable dwref2 0;
variable dwref3 0;
variable dwref4 0;
variable dwref5 0;
variable dwref6 0;
variable sfyopc1 4.4e-08;
variable sfyopc2 1.35e-07;
variable sfyopc3 4.32e-07;
variable sfyopc4 7.92e-07;
variable sfyopc5 2.81e-06;
variable sfyopc6 2.81e-06;
variable wopc 0;
variable wopc1 0;
variable fwopc 0;
variable fwopc1 0;
Operation 'NOT' at line 6905 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6906 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6907 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 6909 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6910 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6911 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 6912 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6913 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6914 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6919 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6920 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6921 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 6923 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6924 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6925 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 6926 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6927 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6928 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6929 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6930 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -outside' at line 6933 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6934 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6935 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 6936 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6937 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 6938 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6939 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 6940 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 7864 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 7866 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 7867 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -cut' at line 7868 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7869 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7870 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 7871 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -cut' at line 7872 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7873 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7874 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 7875 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -cut' at line 7876 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7877 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7878 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 7879 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 7880 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 7881 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 7882 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8112 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 8113 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8114 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8115 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8116 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 8493 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8511 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8512 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8513 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 8514 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 8515 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 8516 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8517 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8671 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 8672 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8673 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8674 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8675 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'GENFIN' at line 8676 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 8677 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8678 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8735 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8736 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8810 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8811 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 8812 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 8813 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8814 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8815 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 8816 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8817 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8829 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8830 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8831 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8832 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 8833 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8834 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8965 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8966 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8967 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8968 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 8969 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8970 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8971 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8972 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8973 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8974 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8975 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8976 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8977 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8978 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8979 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8980 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8981 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8982 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8984 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8985 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8986 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8987 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8988 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 8989 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8997 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 8998 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 8999 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9000 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9001 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9009 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9010 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9011 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9012 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9013 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9021 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9022 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9023 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9024 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9025 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9033 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9034 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9035 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9036 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9037 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9038 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9039 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9040 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9041 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9042 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9043 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9044 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9045 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9046 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9047 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9055 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9056 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9057 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9058 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9059 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9067 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9068 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9069 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9070 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9071 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9072 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9073 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9074 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9075 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9076 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 9077 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 9168 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9201 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 9202 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 9203 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9204 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9205 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 9206 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 9207 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9208 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9209 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9210 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9288 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 9289 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 9290 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 9291 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9292 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 9437 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9451 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9452 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 9574 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SHRINK' at line 9575 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'GROW' at line 9576 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9577 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9578 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SHRINK' at line 9579 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'GROW' at line 9580 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9581 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9582 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'AND' at line 9583 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -cut' at line 9584 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9585 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9586 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 9587 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 9588 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9589 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9590 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'RECT_GEN' at line 9591 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9592 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 9593 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9660 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9661 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9662 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9715 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 9716 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -touch' at line 9717 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9754 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9756 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9758 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9760 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9762 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9764 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9766 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9768 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9770 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9772 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9774 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 9776 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -interact' at line 9780 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -touch' at line 20279 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -touch' at line 20280 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20281 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20282 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -touch' at line 20283 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'SELECT -touch' at line 20284 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20285 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20286 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20295 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20296 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20297 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20298 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20299 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'NOT' at line 20300 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'STAMP' at line 20417 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'ANTENNA' at line 20418 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 20419 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'STAMP' at line 20434 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'ANTENNA' at line 20435 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'OR' at line 20436 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'DFM_COPY' at line 20930 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'DFM_COPY' at line 20931 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b is not selected for executing, remove it.
Operation 'COPY' at line 8273 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_B_SRM01_region') has been defined at line 7983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_A_SRM01_region'), remove it.
Operation 'COPY' at line 8273 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_B_SRM01_region') has been defined at line 7983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_A_SRM01_region'), remove it.
Operation 'COPY' at line 9185 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_B_SRM01_region') has been defined at line 7983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_A_SRM01_region'), remove it.
Operation 'COPY' at line 9185 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_B_SRM01_region') has been defined at line 7983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_A_SRM01_region'), remove it.
Operation 'COPY' at line 9334 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_A_SRM01_region') has been defined at line 7983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_A_SRM01_region'), remove it.
Operation 'COPY' at line 9334 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_A_SRM01_region') has been defined at line 7983 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M0_A_SRM01_region'), remove it.
Operation 'COPY' at line 9378 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_A_SRM02_region') has been defined at line 9347 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_B_SRM02_region'), remove it.
Operation 'COPY' at line 9378 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_A_SRM02_region') has been defined at line 9347 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('M1_B_SRM02_region'), remove it.
Operation 'COPY' at line 20533 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp:tndiff_pwr') has been defined at line 20423 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp_flrmos:tndiff_pwr'), remove it.
Operation 'COPY' at line 20533 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp:tndiff_pwr') has been defined at line 20423 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp_flrmos:tndiff_pwr'), remove it.
Operation 'COPY' at line 20571 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp_mpode:tndiff_pwr') has been defined at line 20423 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp_flrmos:tndiff_pwr'), remove it.
Operation 'COPY' at line 20571 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp_mpode:tndiff_pwr') has been defined at line 20423 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mnpp_flrmos:tndiff_pwr'), remove it.
Operation 'COPY' at line 20550 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg:tpdiff_gnd') has been defined at line 20440 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg_flrmos:tpdiff_gnd'), remove it.
Operation 'COPY' at line 20550 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg:tpdiff_gnd') has been defined at line 20440 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg_flrmos:tpdiff_gnd'), remove it.
Operation 'COPY' at line 20588 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg_mpode:tpdiff_gnd') has been defined at line 20440 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg_flrmos:tpdiff_gnd'), remove it.
Operation 'COPY' at line 20588 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg_mpode:tpdiff_gnd') has been defined at line 20440 in file /projects/TC73_DDR5_12800_N5P/libs/ruledeck/PEGASUS/LVS/DFM_LVS_RC_PEGASUS_N5_1p16M_1X1Xb1Xe1Ya1Yb6Y2Yy2R_ALRDL.1.2b ('mpgg_flrmos:tpdiff_gnd'), remove it.


operation group: 1/3980
    DRC:1 = EXTENT
========================================================================


operation group: 2/3980
    APY = NOT APi INDDMY
========================================================================


operation group: 3/3980
    mtAPresa = AND APY RMDMYAP
========================================================================


operation group: 4/3980
    mtAPresb = NOT APY RMDMYAP
========================================================================


operation group: 5/3980
    mtAPresc = SELECT -interact mtAPresa mtAPresb -eq 2
========================================================================


operation group: 6/3980
    mtAPres_body_via_down = AND mtAPresa RVi
========================================================================


operation group: 7/3980
    mtAPres = SELECT -interact mtAPresc mtAPres_body_via_down -not
========================================================================


operation group: 8/3980
    AP = NOT APY mtAPres
========================================================================


operation group: 9/3980
    BPC_FINAL = NOT BPCi BPC_O
========================================================================


operation group: 10/3980
    BPC = OR BPC_FINAL BPCDMY
========================================================================


operation group: 11/3980
    RV_TPC_RDL1 = AND RVi AP
========================================================================


operation group: 12/3980
    RV_BPC_RDL1 = AND RV_TPC_RDL1 BPC_FINAL
========================================================================


operation group: 13/3980
    TPC_FINAL = NOT TPCi TPC_O
========================================================================


operation group: 14/3980
    RV_BPC_RDL = NOT RV_BPC_RDL1 TPC_FINAL
========================================================================


operation group: 15/3980
    metal16_noABi = OR M16i DUM16i
========================================================================


operation group: 16/3980
    M16Y = NOT metal16_noABi INDDMY
========================================================================


operation group: 17/3980
    metal16_Ai = OR M16_Ai DUM16_Ai
========================================================================


operation group: 18/3980
    metal16_Bi = OR M16_Bi DUM16_Bi
========================================================================


operation group: 19/3980
    metal16i1 = OR metal16_Ai metal16_Bi
========================================================================


operation group: 20/3980
    metal16i = OR metal16i1 metal16_noABi
========================================================================


operation group: 21/3980
    mt16res1 = AND metal16i RMDMY16
========================================================================


operation group: 22/3980
    mt16res_body_via_up = AND mt16res1 RVi
========================================================================


operation group: 23/3980
    mt16res1a = SELECT -interact mt16res1 mt16res_body_via_up -not
========================================================================


operation group: 24/3980
    mt16res_body_via_down = AND mt16res1 VIA15i
========================================================================


operation group: 25/3980
    mt16res1b = SELECT -interact mt16res1a mt16res_body_via_down -not
========================================================================


operation group: 26/3980
    M16_ALL2 = OR M16_Ai M16_Bi
========================================================================


operation group: 27/3980
    M16_ALL = OR M16_ALL2 M16i
========================================================================


operation group: 28/3980
    mt16res = SELECT -interact mt16res1b M16_ALL
========================================================================


operation group: 29/3980
    M16 = NOT M16Y mt16res
========================================================================


operation group: 30/3980
    RV_TPC_RDL = AND RV_TPC_RDL1 TPC_FINAL
========================================================================


operation group: 31/3980
    RV_logic1 = NOT RVi RV_TPC_RDL
========================================================================


operation group: 32/3980
    RV_BPC_TPC1 = AND RVi TPC_FINAL
========================================================================


operation group: 33/3980
    RV_BPC_TPC = AND RV_BPC_TPC1 BPC_FINAL
========================================================================


operation group: 34/3980
    RV_logic2 = NOT RV_logic1 RV_BPC_TPC
========================================================================


operation group: 35/3980
    RV_MTOP_BPC1 = AND RVi BPC_FINAL
========================================================================


operation group: 36/3980
    RV_MTOP_BPC = AND RV_MTOP_BPC1 M16
========================================================================


operation group: 37/3980
    RV_logic3 = NOT RV_logic2 RV_MTOP_BPC
========================================================================


operation group: 38/3980
    MPC_FINAL = NOT MPCi MPC_O
========================================================================


operation group: 39/3980
    RV_MPC_RDL = AND RV_TPC_RDL1 MPC_FINAL
========================================================================


operation group: 40/3980
    RV_logic4 = NOT RV_logic3 RV_MPC_RDL
========================================================================


operation group: 41/3980
    RV_MTOP_MPC1 = AND RVi MPC_FINAL
========================================================================


operation group: 42/3980
    RV_MTOP_MPC = AND RV_MTOP_MPC1 M16
========================================================================


operation group: 43/3980
    RV_logic = NOT RV_logic4 RV_MTOP_MPC
========================================================================


operation group: 44/3980
    RVa = OR RV_logic CBD
========================================================================


operation group: 45/3980
    RV = OR RVa CB
========================================================================


operation group: 46/3980
    M16_AY = NOT metal16_Ai INDDMY
========================================================================


operation group: 47/3980
    M16_A = NOT M16_AY mt16res
========================================================================


operation group: 48/3980
    M16_BY = NOT metal16_Bi INDDMY
========================================================================


operation group: 49/3980
    M16_B = NOT M16_BY mt16res
========================================================================


operation group: 50/3980
    MPC = OR MPC_FINAL MPCDMY
========================================================================


operation group: 51/3980
    TPC = OR TPC_FINAL TPCDMY
========================================================================


operation group: 52/3980
    CM0A = OR CM0Ai DCM0A
========================================================================


operation group: 53/3980
    M0_Ai2 = NOT M0_Ai CM0A
========================================================================


operation group: 54/3980
    metal0_Aj = OR M0_Ai2 DUM0_Ai
========================================================================


operation group: 55/3980
    metal0_Ai = NOT metal0_Aj CM0A
========================================================================


operation group: 56/3980
    M0_AY = NOT metal0_Ai INDDMY
========================================================================


operation group: 57/3980
    CM0B = OR CM0Bi DCM0B
========================================================================


operation group: 58/3980
    M0_Bi2 = NOT M0_Bi CM0B
========================================================================


operation group: 59/3980
    metal0_Bj = OR M0_Bi2 DUM0_Bi
========================================================================


operation group: 60/3980
    metal0_Bi = NOT metal0_Bj CM0B
========================================================================


operation group: 61/3980
    metal0i = OR metal0_Ai metal0_Bi
========================================================================


operation group: 62/3980
    mt0res1 = AND metal0i RMDMY0
========================================================================


operation group: 63/3980
    mt0res_body_via_up = AND mt0res1 VIA0i
========================================================================


operation group: 64/3980
    mt0res1a = SELECT -interact mt0res1 mt0res_body_via_up -not
========================================================================


operation group: 65/3980
    mt0res_body_via_down1 = AND mt0res1 VDi
========================================================================


operation group: 66/3980
    mt0res1b = SELECT -interact mt0res1a mt0res_body_via_down1 -not
========================================================================


operation group: 67/3980
    mt0res_body_via_down2 = AND mt0res1 VGi
========================================================================


operation group: 68/3980
    mt0res1c = SELECT -interact mt0res1b mt0res_body_via_down2 -not
========================================================================


operation group: 69/3980
    mt0res_body_via_down3 = AND mt0res1 VDRi
========================================================================


operation group: 70/3980
    mt0res1d = SELECT -interact mt0res1c mt0res_body_via_down3 -not
========================================================================


operation group: 71/3980
    M0_ALL = OR M0_Ai2 M0_Bi2
========================================================================


operation group: 72/3980
    mt0res = SELECT -interact mt0res1d M0_ALL
========================================================================


operation group: 73/3980
    M0_A1 = NOT M0_AY mt0res
========================================================================


operation group: 74/3980
    m0efuse1 = AND M0_AY MFUSE
========================================================================


operation group: 75/3980
    m0efuse1a = SELECT -interact m0efuse1 RMDMY0 -not
========================================================================


operation group: 76/3980
    m0efuse_body_via_up = AND m0efuse1 VIA0i
========================================================================


operation group: 77/3980
    m0efuse1b = SELECT -interact m0efuse1a m0efuse_body_via_up -not
========================================================================


operation group: 78/3980
    m0efuse_body_via_down1 = AND m0efuse1 VDi
========================================================================


operation group: 79/3980
    m0efuse1c = SELECT -interact m0efuse1b m0efuse_body_via_down1 -not
========================================================================


operation group: 80/3980
    m0efuse_body_via_down2 = AND m0efuse1 VGi
========================================================================


operation group: 81/3980
    m0efuse1d = SELECT -interact m0efuse1c m0efuse_body_via_down2 -not
========================================================================


operation group: 82/3980
    m0efuse_body_via_down3 = AND m0efuse1 VDRi
========================================================================


operation group: 83/3980
    m0efuse1e = SELECT -interact m0efuse1d m0efuse_body_via_down3 -not
========================================================================


operation group: 84/3980
    m0efuse = SELECT -interact m0efuse1e M0_Ai2
========================================================================


operation group: 85/3980
    M0_A = NOT M0_A1 m0efuse
========================================================================


operation group: 86/3980
    MDz = OR MDi DMD
========================================================================


operation group: 87/3980
    CMD = OR CMDi DCMD
========================================================================


operation group: 88/3980
    MDx = NOT MDz CMD
========================================================================


operation group: 89/3980
    ODz = OR ODi SR_DOD
========================================================================


operation group: 90/3980
    SRM_all = OR SRM SRAMDMY
========================================================================


operation group: 91/3980
    SRMDEV = AND SRMDEVi SRM_all
========================================================================


operation group: 92/3980
    ODy = OR ODz SRMDEV
========================================================================


operation group: 93/3980
    TCDOVL = OR TCDDMY ICOVL
========================================================================


operation group: 94/3980
    ODv = NOT ODy TCDOVL
========================================================================


operation group: 95/3980
    RODMY_srm = AND RODMY SRM_all
========================================================================


operation group: 96/3980
    OD = NOT ODv RODMY_srm
========================================================================


operation group: 97/3980
    MD_ODa = AND MDx OD
========================================================================


operation group: 98/3980
    diffa2 = NOT OD RODMY_srm
========================================================================


operation group: 99/3980
    diff1 = SELECT -interact diffa2 MDx
========================================================================


operation group: 100/3980
    diff_MD = OR diff1 MDx
========================================================================


operation group: 101/3980
    MD_valid2 = SELECT -interact MDx VDi
========================================================================


operation group: 102/3980
    MD_valid4 = SELECT -label MDx -textname "*" -textlayer MD_text
========================================================================


operation group: 103/3980
    MD_valid_all1 = OR MD_valid2 MD_valid4
========================================================================


operation group: 104/3980
    VG_VDR = SELECT -interact VGi VDRi
========================================================================


operation group: 105/3980
    VDR = OR VDRi VG_VDR
========================================================================


operation group: 106/3980
    MD_valid5 = SELECT -interact MDx VDR
========================================================================


operation group: 107/3980
    MD_valid = OR MD_valid_all1 MD_valid5
========================================================================


operation group: 108/3980
    diff_valid = SELECT -interact diff_MD MD_valid
========================================================================


operation group: 109/3980
    diffa = AND diffa2 diff_valid
========================================================================


operation group: 110/3980
    diff = SELECT -interact diffa MDx
========================================================================


operation group: 111/3980
    mdiff1 = COPY diff
========================================================================


operation group: 112/3980
    diff_float = NOT diffa2 mdiff1
========================================================================


operation group: 113/3980
    PO2 = OR POi SR_DPO
========================================================================


operation group: 114/3980
    PO3 = NOT PO2 TCDOVL
========================================================================


operation group: 115/3980
    CPO = OR CPOi DCPO
========================================================================


operation group: 116/3980
    POx = NOT PO3 CPO
========================================================================


operation group: 117/3980
    valid_PO2 = SELECT -label POx -textname "*" -textlayer poly_text
========================================================================


operation group: 118/3980
    valid_PO3 = SELECT -interact POx VGi
========================================================================


operation group: 119/3980
    valid_PO = OR valid_PO2 valid_PO3
========================================================================


operation group: 120/3980
    mdiff2 = SELECT -interact diff_float valid_PO
========================================================================


operation group: 121/3980
    mdiff_all1 = OR mdiff1 mdiff2
========================================================================


operation group: 122/3980
    mdiff_all2 = NOT diffa2 mdiff_all1
========================================================================


operation group: 123/3980
    mdiff = NOT diffa2 mdiff_all2
========================================================================


operation group: 124/3980
    dc3_np = AND DC3 NPi
========================================================================


operation group: 125/3980
    dc2_io_fb2_np = AND DC2_IO_FB2 NPi
========================================================================


operation group: 126/3980
    final_dc_np = OR dc3_np dc2_io_fb2_np
========================================================================


operation group: 127/3980
    dc3_pp = AND DC3 PPi
========================================================================


operation group: 128/3980
    dc1_pp1 = OR dc3_np dc3_pp
========================================================================


operation group: 129/3980
    dc1_pp = NOT DC1 dc1_pp1
========================================================================


operation group: 130/3980
    final_dc_pp1 = OR dc3_pp dc1_pp
========================================================================


operation group: 131/3980
    dc2_io_fb2_pp = AND DC2_IO_FB2 PPi
========================================================================


operation group: 132/3980
    final_dc_pp2 = OR final_dc_pp1 dc2_io_fb2_pp
========================================================================


operation group: 133/3980
    dc2_io_pp1 = OR dc2_io_fb2_np dc2_io_fb2_pp
========================================================================


operation group: 134/3980
    dc2_io_pp = NOT DC2_IO dc2_io_pp1
========================================================================


operation group: 135/3980
    final_dc_pp3 = OR final_dc_pp2 dc2_io_pp
========================================================================


operation group: 136/3980
    final_dc_pp = OR final_dc_pp3 DC_OTHERS
========================================================================


operation group: 137/3980
    dc_implant = OR final_dc_np final_dc_pp
========================================================================


operation group: 138/3980
    PP1 = NOT PPi dc_implant
========================================================================


operation group: 139/3980
    PP = OR PP1 final_dc_pp
========================================================================


operation group: 140/3980
    pthin1 = AND mdiff PP
========================================================================


operation group: 141/3980
    pthin = NOT pthin1 SR_DPO
========================================================================


operation group: 142/3980
    diffb = NOT diffa diff
========================================================================


operation group: 143/3980
    NP1 = NOT NPi dc_implant
========================================================================


operation group: 144/3980
    NP = OR NP1 final_dc_np
========================================================================


operation group: 145/3980
    ndiffb = AND diffb NP
========================================================================


operation group: 146/3980
    pdiffb = NOT diffb ndiffb
========================================================================


operation group: 147/3980
    tpdiff_ori1 = OR pthin pdiffb
========================================================================


operation group: 148/3980
    diffc = NOT diffa2 diffa
========================================================================


operation group: 149/3980
    ndiffrc = AND diffc NP
========================================================================


operation group: 150/3980
    pdiffrc = NOT diffc ndiffrc
========================================================================


operation group: 151/3980
    tpdiff_ori2 = OR tpdiff_ori1 pdiffrc
========================================================================


operation group: 152/3980
    tpdiff_ori = NOT tpdiff_ori2 POx
========================================================================


operation group: 153/3980
    MD_OD_P1 = AND MD_ODa tpdiff_ori
========================================================================


operation group: 154/3980
    MD_OD_N1 = NOT MD_ODa MD_OD_P1
========================================================================


operation group: 155/3980
    MD_OD_N2 = NOT MD_OD_N1 SRM_all
========================================================================


operation group: 156/3980
    MD_OD_N_IO = AND MD_OD_N2 OD12
========================================================================


operation group: 157/3980
    MD_OD_N3 = NOT MD_OD_N2 MD_OD_N_IO
========================================================================


operation group: 158/3980
    MD_OD_N = NOT MD_OD_N3 CPP85
========================================================================


operation group: 159/3980
    VD1 = SELECT -interact VDi VDR
========================================================================


operation group: 160/3980
    VD = NOT VDi VD1
========================================================================


operation group: 161/3980
    MD_OD_N_CPP85 = AND MD_OD_N3 CPP85
========================================================================


operation group: 162/3980
    MD_OD_N_SRM = AND MD_OD_N1 SRM_all
========================================================================


operation group: 163/3980
    MD_OD_P2 = NOT MD_OD_P1 SRM_all
========================================================================


operation group: 164/3980
    MD_OD_P_IO = AND MD_OD_P2 OD12
========================================================================


operation group: 165/3980
    MD_OD_P3 = NOT MD_OD_P2 MD_OD_P_IO
========================================================================


operation group: 166/3980
    MD_OD_P = NOT MD_OD_P3 CPP85
========================================================================


operation group: 167/3980
    MD_OD_P_CPP85 = AND MD_OD_P3 CPP85
========================================================================


operation group: 168/3980
    MD_OD_P_SRM = AND MD_OD_P1 SRM_all
========================================================================


operation group: 169/3980
    MD_STIa = NOT MDx MD_ODa
========================================================================


operation group: 170/3980
    MD_STI2 = NOT MD_STIa SRM_all
========================================================================


operation group: 171/3980
    MD_STI_IO = AND MD_STI2 OD12
========================================================================


operation group: 172/3980
    MD_STI3 = NOT MD_STI2 MD_STI_IO
========================================================================


operation group: 173/3980
    MD_STI = NOT MD_STI3 CPP85
========================================================================


operation group: 174/3980
    MD_STI_CPP85 = AND MD_STI3 CPP85
========================================================================


operation group: 175/3980
    MD_STI_SRM = AND MD_STIa SRM_all
========================================================================


operation group: 176/3980
    M0_BY = NOT metal0_Bi INDDMY
========================================================================


operation group: 177/3980
    M0_B = NOT M0_BY mt0res
========================================================================


operation group: 178/3980
    M0_AB = OR M0_A M0_B
========================================================================


operation group: 179/3980
    M0_VDR_TAP = AND VDRi M0_AB
========================================================================


operation group: 180/3980
    mom0p11_a = AND M0_A MOMDMY_MXP1
========================================================================


operation group: 181/3980
    mom0m1_a = SELECT -interact mom0p11_a MOMDMY_MXP12 -not
    mom0p1_a = SELECT -interact mom0p11_a MOMDMY_MXP12
========================================================================


operation group: 182/3980
    mom0p21_a = AND M0_A MOMDMY_MXP2
========================================================================


operation group: 183/3980
    mom0m2_a = SELECT -interact mom0p21_a MOMDMY_MXP12 -not
    mom0p2_a = SELECT -interact mom0p21_a MOMDMY_MXP12
========================================================================


operation group: 184/3980
    mom0minus_a = AND M0_A MOMDMY_MINUS
========================================================================


operation group: 185/3980
    mom0p11_b = AND M0_B MOMDMY_MXP1
========================================================================


operation group: 186/3980
    mom0m1_b = SELECT -interact mom0p11_b MOMDMY_MXP12 -not
    mom0p1_b = SELECT -interact mom0p11_b MOMDMY_MXP12
========================================================================


operation group: 187/3980
    mom0m21_b = AND M0_B MOMDMY_MXP2
========================================================================


operation group: 188/3980
    mom0m2_b = SELECT -interact mom0m21_b MOMDMY_MXP12 -not
    mom0p2_b = SELECT -interact mom0m21_b MOMDMY_MXP12
========================================================================


operation group: 189/3980
    mom0plus_b = AND M0_B MOMDMY_PLUS
========================================================================


operation group: 190/3980
    metal10_noABi = OR M10i DUM10i
========================================================================


operation group: 191/3980
    M10Y = NOT metal10_noABi INDDMY
========================================================================


operation group: 192/3980
    metal10_Ai = OR M10_Ai DUM10_Ai
========================================================================


operation group: 193/3980
    metal10_Bi = OR M10_Bi DUM10_Bi
========================================================================


operation group: 194/3980
    metal10i1 = OR metal10_Ai metal10_Bi
========================================================================


operation group: 195/3980
    metal10i = OR metal10i1 metal10_noABi
========================================================================


operation group: 196/3980
    mt10res1 = AND metal10i RMDMY10
========================================================================


operation group: 197/3980
    mt10res_body_via_up = AND mt10res1 VIA10i
========================================================================


operation group: 198/3980
    mt10res1a = SELECT -interact mt10res1 mt10res_body_via_up -not
========================================================================


operation group: 199/3980
    mt10res_body_via_down = AND mt10res1 VIA9i
========================================================================


operation group: 200/3980
    mt10res1b = SELECT -interact mt10res1a mt10res_body_via_down -not
========================================================================


operation group: 201/3980
    M10_ALL2 = OR M10_Ai M10_Bi
========================================================================


operation group: 202/3980
    M10_ALL = OR M10_ALL2 M10i
========================================================================


operation group: 203/3980
    mt10res = SELECT -interact mt10res1b M10_ALL
========================================================================


operation group: 204/3980
    M10 = NOT M10Y mt10res
========================================================================


operation group: 205/3980
    metal9_noABi = OR M9i DUM9i
========================================================================


operation group: 206/3980
    M9Y = NOT metal9_noABi INDDMY
========================================================================


operation group: 207/3980
    metal9_Ai = OR M9_Ai DUM9_Ai
========================================================================


operation group: 208/3980
    metal9_Bi = OR M9_Bi DUM9_Bi
========================================================================


operation group: 209/3980
    metal9i1 = OR metal9_Ai metal9_Bi
========================================================================


operation group: 210/3980
    metal9i = OR metal9i1 metal9_noABi
========================================================================


operation group: 211/3980
    mt9res1 = AND metal9i RMDMY9
========================================================================


operation group: 212/3980
    mt9res_body_via_up = AND mt9res1 VIA9i
========================================================================


operation group: 213/3980
    mt9res1a = SELECT -interact mt9res1 mt9res_body_via_up -not
========================================================================


operation group: 214/3980
    mt9res_body_via_down = AND mt9res1 VIA8i
========================================================================


operation group: 215/3980
    mt9res1b = SELECT -interact mt9res1a mt9res_body_via_down -not
========================================================================


operation group: 216/3980
    M9_ALL2 = OR M9_Ai M9_Bi
========================================================================


operation group: 217/3980
    M9_ALL = OR M9_ALL2 M9i
========================================================================


operation group: 218/3980
    mt9res = SELECT -interact mt9res1b M9_ALL
========================================================================


operation group: 219/3980
    M9 = NOT M9Y mt9res
========================================================================


operation group: 220/3980
    RH_TN_all = OR RH_TNi SR_DTN
========================================================================


operation group: 221/3980
    RH_TN_10a = SELECT -interact RH_TN_all RHDMY10i
========================================================================


operation group: 222/3980
    VTIN_9 = AND VIA9i RH_TN_10a
========================================================================


operation group: 223/3980
    VIA9 = NOT VIA9i VTIN_9
========================================================================


operation group: 224/3980
    M9_AY = NOT metal9_Ai INDDMY
========================================================================


operation group: 225/3980
    M9_A = NOT M9_AY mt9res
========================================================================


operation group: 226/3980
    M9_BY = NOT metal9_Bi INDDMY
========================================================================


operation group: 227/3980
    M9_B = NOT M9_BY mt9res
========================================================================


operation group: 228/3980
    rhim_r3a_tmp01 = AND RH_TNi RHDMY_ALL
========================================================================


operation group: 229/3980
    rhim_r10a = AND rhim_r3a_tmp01 RHDMY10i
========================================================================


operation group: 230/3980
    rhim_r10_body_and_via_up = AND rhim_r10a VIA9i
========================================================================


operation group: 231/3980
    rhim_r10 = SELECT -interact rhim_r10a rhim_r10_body_and_via_up -not
========================================================================


operation group: 232/3980
    RH_TN_10 = NOT RH_TN_all rhim_r10
========================================================================


operation group: 233/3980
    M10_AY = NOT metal10_Ai INDDMY
========================================================================


operation group: 234/3980
    M10_A = NOT M10_AY mt10res
========================================================================


operation group: 235/3980
    M10_BY = NOT metal10_Bi INDDMY
========================================================================


operation group: 236/3980
    M10_B = NOT M10_BY mt10res
========================================================================


operation group: 237/3980
    metal11_noABi = OR M11i DUM11i
========================================================================


operation group: 238/3980
    M11Y = NOT metal11_noABi INDDMY
========================================================================


operation group: 239/3980
    metal11_Ai = OR M11_Ai DUM11_Ai
========================================================================


operation group: 240/3980
    metal11_Bi = OR M11_Bi DUM11_Bi
========================================================================


operation group: 241/3980
    metal11i1 = OR metal11_Ai metal11_Bi
========================================================================


operation group: 242/3980
    metal11i = OR metal11i1 metal11_noABi
========================================================================


operation group: 243/3980
    mt11res1 = AND metal11i RMDMY11
========================================================================


operation group: 244/3980
    mt11res_body_via_up = AND mt11res1 VIA11i
========================================================================


operation group: 245/3980
    mt11res1a = SELECT -interact mt11res1 mt11res_body_via_up -not
========================================================================


operation group: 246/3980
    mt11res_body_via_down = AND mt11res1 VIA10i
========================================================================


operation group: 247/3980
    mt11res1b = SELECT -interact mt11res1a mt11res_body_via_down -not
========================================================================


operation group: 248/3980
    M11_ALL2 = OR M11_Ai M11_Bi
========================================================================


operation group: 249/3980
    M11_ALL = OR M11_ALL2 M11i
========================================================================


operation group: 250/3980
    mt11res = SELECT -interact mt11res1b M11_ALL
========================================================================


operation group: 251/3980
    M11 = NOT M11Y mt11res
========================================================================


operation group: 252/3980
    RH_TN_11a = SELECT -interact RH_TN_all RHDMY11i
========================================================================


operation group: 253/3980
    VTIN_10 = AND VIA10i RH_TN_11a
========================================================================


operation group: 254/3980
    VIA10 = NOT VIA10i VTIN_10
========================================================================


operation group: 255/3980
    rhim_r11a = AND rhim_r3a_tmp01 RHDMY11i
========================================================================


operation group: 256/3980
    rhim_r11_body_and_via_up = AND rhim_r11a VIA10i
========================================================================


operation group: 257/3980
    rhim_r11 = SELECT -interact rhim_r11a rhim_r11_body_and_via_up -not
========================================================================


operation group: 258/3980
    RH_TN_11 = NOT RH_TN_all rhim_r11
========================================================================


operation group: 259/3980
    M11_AY = NOT metal11_Ai INDDMY
========================================================================


operation group: 260/3980
    M11_A = NOT M11_AY mt11res
========================================================================


operation group: 261/3980
    M11_BY = NOT metal11_Bi INDDMY
========================================================================


operation group: 262/3980
    M11_B = NOT M11_BY mt11res
========================================================================


operation group: 263/3980
    metal12_noABi = OR M12i DUM12i
========================================================================


operation group: 264/3980
    M12Y = NOT metal12_noABi INDDMY
========================================================================


operation group: 265/3980
    metal12_Ai = OR M12_Ai DUM12_Ai
========================================================================


operation group: 266/3980
    metal12_Bi = OR M12_Bi DUM12_Bi
========================================================================


operation group: 267/3980
    metal12i1 = OR metal12_Ai metal12_Bi
========================================================================


operation group: 268/3980
    metal12i = OR metal12i1 metal12_noABi
========================================================================


operation group: 269/3980
    mt12res1 = AND metal12i RMDMY12
========================================================================


operation group: 270/3980
    mt12res_body_via_up = AND mt12res1 VIA12i
========================================================================


operation group: 271/3980
    mt12res1a = SELECT -interact mt12res1 mt12res_body_via_up -not
========================================================================


operation group: 272/3980
    mt12res_body_via_down = AND mt12res1 VIA11i
========================================================================


operation group: 273/3980
    mt12res1b = SELECT -interact mt12res1a mt12res_body_via_down -not
========================================================================


operation group: 274/3980
    M12_ALL2 = OR M12_Ai M12_Bi
========================================================================


operation group: 275/3980
    M12_ALL = OR M12_ALL2 M12i
========================================================================


operation group: 276/3980
    mt12res = SELECT -interact mt12res1b M12_ALL
========================================================================


operation group: 277/3980
    M12 = NOT M12Y mt12res
========================================================================


operation group: 278/3980
    RH_TN_12a = SELECT -interact RH_TN_all RHDMY12i
========================================================================


operation group: 279/3980
    VTIN_11 = AND VIA11i RH_TN_12a
========================================================================


operation group: 280/3980
    VIA11 = NOT VIA11i VTIN_11
========================================================================


operation group: 281/3980
    rhim_r12a = AND rhim_r3a_tmp01 RHDMY12i
========================================================================


operation group: 282/3980
    rhim_r12_body_and_via_up = AND rhim_r12a VIA11i
========================================================================


operation group: 283/3980
    rhim_r12 = SELECT -interact rhim_r12a rhim_r12_body_and_via_up -not
========================================================================


operation group: 284/3980
    RH_TN_12 = NOT RH_TN_all rhim_r12
========================================================================


operation group: 285/3980
    M12_AY = NOT metal12_Ai INDDMY
========================================================================


operation group: 286/3980
    M12_A = NOT M12_AY mt12res
========================================================================


operation group: 287/3980
    M12_BY = NOT metal12_Bi INDDMY
========================================================================


operation group: 288/3980
    M12_B = NOT M12_BY mt12res
========================================================================


operation group: 289/3980
    metal13_noABi = OR M13i DUM13i
========================================================================


operation group: 290/3980
    M13Y = NOT metal13_noABi INDDMY
========================================================================


operation group: 291/3980
    metal13_Ai = OR M13_Ai DUM13_Ai
========================================================================


operation group: 292/3980
    metal13_Bi = OR M13_Bi DUM13_Bi
========================================================================


operation group: 293/3980
    metal13i1 = OR metal13_Ai metal13_Bi
========================================================================


operation group: 294/3980
    metal13i = OR metal13i1 metal13_noABi
========================================================================


operation group: 295/3980
    mt13res1 = AND metal13i RMDMY13
========================================================================


operation group: 296/3980
    mt13res_body_via_up = AND mt13res1 VIA13i
========================================================================


operation group: 297/3980
    mt13res1a = SELECT -interact mt13res1 mt13res_body_via_up -not
========================================================================


operation group: 298/3980
    mt13res_body_via_down = AND mt13res1 VIA12i
========================================================================


operation group: 299/3980
    mt13res1b = SELECT -interact mt13res1a mt13res_body_via_down -not
========================================================================


operation group: 300/3980
    M13_ALL2 = OR M13_Ai M13_Bi
========================================================================


operation group: 301/3980
    M13_ALL = OR M13_ALL2 M13i
========================================================================


operation group: 302/3980
    mt13res = SELECT -interact mt13res1b M13_ALL
========================================================================


operation group: 303/3980
    M13 = NOT M13Y mt13res
========================================================================


operation group: 304/3980
    RH_TN_13a = SELECT -interact RH_TN_all RHDMY13i
========================================================================


operation group: 305/3980
    VTIN_12 = AND VIA12i RH_TN_13a
========================================================================


operation group: 306/3980
    VIA12 = NOT VIA12i VTIN_12
========================================================================


operation group: 307/3980
    rhim_r13a = AND rhim_r3a_tmp01 RHDMY13i
========================================================================


operation group: 308/3980
    rhim_r13_body_and_via_up = AND rhim_r13a VIA12i
========================================================================


operation group: 309/3980
    rhim_r13 = SELECT -interact rhim_r13a rhim_r13_body_and_via_up -not
========================================================================


operation group: 310/3980
    RH_TN_13 = NOT RH_TN_all rhim_r13
========================================================================


operation group: 311/3980
    M13_AY = NOT metal13_Ai INDDMY
========================================================================


operation group: 312/3980
    M13_A = NOT M13_AY mt13res
========================================================================


operation group: 313/3980
    M13_BY = NOT metal13_Bi INDDMY
========================================================================


operation group: 314/3980
    M13_B = NOT M13_BY mt13res
========================================================================


operation group: 315/3980
    metal14_noABi = OR M14i DUM14i
========================================================================


operation group: 316/3980
    M14Y = NOT metal14_noABi INDDMY
========================================================================


operation group: 317/3980
    metal14_Ai = OR M14_Ai DUM14_Ai
========================================================================


operation group: 318/3980
    metal14_Bi = OR M14_Bi DUM14_Bi
========================================================================


operation group: 319/3980
    metal14i1 = OR metal14_Ai metal14_Bi
========================================================================


operation group: 320/3980
    metal14i = OR metal14i1 metal14_noABi
========================================================================


operation group: 321/3980
    mt14res1 = AND metal14i RMDMY14
========================================================================


operation group: 322/3980
    mt14res_body_via_up = AND mt14res1 VIA14i
========================================================================


operation group: 323/3980
    mt14res1a = SELECT -interact mt14res1 mt14res_body_via_up -not
========================================================================


operation group: 324/3980
    mt14res_body_via_down = AND mt14res1 VIA13i
========================================================================


operation group: 325/3980
    mt14res1b = SELECT -interact mt14res1a mt14res_body_via_down -not
========================================================================


operation group: 326/3980
    M14_ALL2 = OR M14_Ai M14_Bi
========================================================================


operation group: 327/3980
    M14_ALL = OR M14_ALL2 M14i
========================================================================


operation group: 328/3980
    mt14res = SELECT -interact mt14res1b M14_ALL
========================================================================


operation group: 329/3980
    M14 = NOT M14Y mt14res
========================================================================


operation group: 330/3980
    RH_TN_14a = SELECT -interact RH_TN_all RHDMY14i
========================================================================


operation group: 331/3980
    VTIN_13 = AND VIA13i RH_TN_14a
========================================================================


operation group: 332/3980
    VIA13 = NOT VIA13i VTIN_13
========================================================================


operation group: 333/3980
    rhim_r14a = AND rhim_r3a_tmp01 RHDMY14i
========================================================================


operation group: 334/3980
    rhim_r14_body_and_via_up = AND rhim_r14a VIA13i
========================================================================


operation group: 335/3980
    rhim_r14 = SELECT -interact rhim_r14a rhim_r14_body_and_via_up -not
========================================================================


operation group: 336/3980
    RH_TN_14 = NOT RH_TN_all rhim_r14
========================================================================


operation group: 337/3980
    M14_AY = NOT metal14_Ai INDDMY
========================================================================


operation group: 338/3980
    M14_A = NOT M14_AY mt14res
========================================================================


operation group: 339/3980
    M14_BY = NOT metal14_Bi INDDMY
========================================================================


operation group: 340/3980
    M14_B = NOT M14_BY mt14res
========================================================================


operation group: 341/3980
    metal15_noABi = OR M15i DUM15i
========================================================================


operation group: 342/3980
    M15Y = NOT metal15_noABi INDDMY
========================================================================


operation group: 343/3980
    metal15_Ai = OR M15_Ai DUM15_Ai
========================================================================


operation group: 344/3980
    metal15_Bi = OR M15_Bi DUM15_Bi
========================================================================


operation group: 345/3980
    metal15i1 = OR metal15_Ai metal15_Bi
========================================================================


operation group: 346/3980
    metal15i = OR metal15i1 metal15_noABi
========================================================================


operation group: 347/3980
    mt15res1 = AND metal15i RMDMY15
========================================================================


operation group: 348/3980
    mt15res_body_via_up = AND mt15res1 VIA15i
========================================================================


operation group: 349/3980
    mt15res1a = SELECT -interact mt15res1 mt15res_body_via_up -not
========================================================================


operation group: 350/3980
    mt15res_body_via_down = AND mt15res1 VIA14i
========================================================================


operation group: 351/3980
    mt15res1b = SELECT -interact mt15res1a mt15res_body_via_down -not
========================================================================


operation group: 352/3980
    M15_ALL2 = OR M15_Ai M15_Bi
========================================================================


operation group: 353/3980
    M15_ALL = OR M15_ALL2 M15i
========================================================================


operation group: 354/3980
    mt15res = SELECT -interact mt15res1b M15_ALL
========================================================================


operation group: 355/3980
    M15 = NOT M15Y mt15res
========================================================================


operation group: 356/3980
    RH_TN_15a = SELECT -interact RH_TN_all RHDMY15i
========================================================================


operation group: 357/3980
    VTIN_14 = AND VIA14i RH_TN_15a
========================================================================


operation group: 358/3980
    VIA14 = NOT VIA14i VTIN_14
========================================================================


operation group: 359/3980
    rhim_r15a = AND rhim_r3a_tmp01 RHDMY15i
========================================================================


operation group: 360/3980
    rhim_r15_body_and_via_up = AND rhim_r15a VIA14i
========================================================================


operation group: 361/3980
    rhim_r15 = SELECT -interact rhim_r15a rhim_r15_body_and_via_up -not
========================================================================


operation group: 362/3980
    RH_TN_15 = NOT RH_TN_all rhim_r15
========================================================================


operation group: 363/3980
    M15_AY = NOT metal15_Ai INDDMY
========================================================================


operation group: 364/3980
    M15_A = NOT M15_AY mt15res
========================================================================


operation group: 365/3980
    M15_BY = NOT metal15_Bi INDDMY
========================================================================


operation group: 366/3980
    M15_B = NOT M15_BY mt15res
========================================================================


operation group: 367/3980
    RH_TN_16a = SELECT -interact RH_TN_all RHDMY16i
========================================================================


operation group: 368/3980
    VTIN_15 = AND VIA15i RH_TN_16a
========================================================================


operation group: 369/3980
    VIA15 = NOT VIA15i VTIN_15
========================================================================


operation group: 370/3980
    rhim_r16a = AND rhim_r3a_tmp01 RHDMY16i
========================================================================


operation group: 371/3980
    rhim_r16_body_and_via_up = AND rhim_r16a VIA15i
========================================================================


operation group: 372/3980
    rhim_r16 = SELECT -interact rhim_r16a rhim_r16_body_and_via_up -not
========================================================================


operation group: 373/3980
    RH_TN_16 = NOT RH_TN_all rhim_r16
========================================================================


operation group: 374/3980
    metal1_Ai = OR M1_Ai DUM1_Ai
========================================================================


operation group: 375/3980
    M1_AY = NOT metal1_Ai INDDMY
========================================================================


operation group: 376/3980
    metal1_Bi = OR M1_Bi DUM1_Bi
========================================================================


operation group: 377/3980
    metal1i = OR metal1_Ai metal1_Bi
========================================================================


operation group: 378/3980
    mt1res1 = AND metal1i RMDMY1
========================================================================


operation group: 379/3980
    mt1res_body_via_up = AND mt1res1 VIA1i
========================================================================


operation group: 380/3980
    mt1res1a = SELECT -interact mt1res1 mt1res_body_via_up -not
========================================================================


operation group: 381/3980
    mt1res_body_via_down = AND mt1res1 VIA0i
========================================================================


operation group: 382/3980
    mt1res1b = SELECT -interact mt1res1a mt1res_body_via_down -not
========================================================================


operation group: 383/3980
    M1_ALL = OR M1_Ai M1_Bi
========================================================================


operation group: 384/3980
    mt1res = SELECT -interact mt1res1b M1_ALL
========================================================================


operation group: 385/3980
    M1_A1 = NOT M1_AY mt1res
========================================================================


operation group: 386/3980
    m1efuse1 = AND M1_AY MFUSE
========================================================================


operation group: 387/3980
    m1efuse1a = SELECT -interact m1efuse1 RMDMY1 -not
========================================================================


operation group: 388/3980
    m1efuse_body_via_up = AND m1efuse1 VIA1i
========================================================================


operation group: 389/3980
    m1efuse1b = SELECT -interact m1efuse1a m1efuse_body_via_up -not
========================================================================


operation group: 390/3980
    m1efuse_body_via_down = AND m1efuse1 VIA0i
========================================================================


operation group: 391/3980
    m1efuse1c = SELECT -interact m1efuse1b m1efuse_body_via_down -not
========================================================================


operation group: 392/3980
    m1efuse = SELECT -interact m1efuse1c M1_Ai
========================================================================


operation group: 393/3980
    M1_A = NOT M1_A1 m1efuse
========================================================================


operation group: 394/3980
    VIA0 = COPY VIA0i
========================================================================


operation group: 395/3980
    mom1m11_a = AND M1_A MOMDMY_MXP1
========================================================================


operation group: 396/3980
    mom1m1_a = SELECT -interact mom1m11_a MOMDMY_MXP12 -not
    mom1p1_a = SELECT -interact mom1m11_a MOMDMY_MXP12
========================================================================


operation group: 397/3980
    mom1p21_a = AND M1_A MOMDMY_MXP2
========================================================================


operation group: 398/3980
    mom1m2_a = SELECT -interact mom1p21_a MOMDMY_MXP12 -not
    mom1p2_a = SELECT -interact mom1p21_a MOMDMY_MXP12
========================================================================


operation group: 399/3980
    mom1minus_a = AND M1_A MOMDMY_MINUS
========================================================================


operation group: 400/3980
    M1_BY = NOT metal1_Bi INDDMY
========================================================================


operation group: 401/3980
    M1_B = NOT M1_BY mt1res
========================================================================


operation group: 402/3980
    mom1m11_b = AND M1_B MOMDMY_MXP1
========================================================================


operation group: 403/3980
    mom1m1_b = SELECT -interact mom1m11_b MOMDMY_MXP12 -not
    mom1p1_b = SELECT -interact mom1m11_b MOMDMY_MXP12
========================================================================


operation group: 404/3980
    mom1p21_b = AND M1_B MOMDMY_MXP2
========================================================================


operation group: 405/3980
    mom1m2_b = SELECT -interact mom1p21_b MOMDMY_MXP12 -not
    mom1p2_b = SELECT -interact mom1p21_b MOMDMY_MXP12
========================================================================


operation group: 406/3980
    mom1plus_b = AND M1_B MOMDMY_PLUS
========================================================================


operation group: 407/3980
    metal2_noABi = OR M2i DUM2i
========================================================================


operation group: 408/3980
    M2Y = NOT metal2_noABi INDDMY
========================================================================


operation group: 409/3980
    M2_Ai = OR M2_Ai1 M2_Ai_X
========================================================================


operation group: 410/3980
    metal2_Ai = OR M2_Ai DUM2_Ai
========================================================================


operation group: 411/3980
    metal2_Bi = OR M2_Bi DUM2_Bi
========================================================================


operation group: 412/3980
    metal2i1 = OR metal2_Ai metal2_Bi
========================================================================


operation group: 413/3980
    metal2i = OR metal2i1 metal2_noABi
========================================================================


operation group: 414/3980
    mt2res1 = AND metal2i RMDMY2
========================================================================


operation group: 415/3980
    mt2res_body_via_up = AND mt2res1 VIA2i
========================================================================


operation group: 416/3980
    mt2res1a = SELECT -interact mt2res1 mt2res_body_via_up -not
========================================================================


operation group: 417/3980
    mt2res_body_via_down = AND mt2res1 VIA1i
========================================================================


operation group: 418/3980
    mt2res1b = SELECT -interact mt2res1a mt2res_body_via_down -not
========================================================================


operation group: 419/3980
    M2_ALL2 = OR M2_Ai M2_Bi
========================================================================


operation group: 420/3980
    M2_ALL = OR M2i M2_ALL2
========================================================================


operation group: 421/3980
    mt2res = SELECT -interact mt2res1b M2_ALL
========================================================================


operation group: 422/3980
    M2 = NOT M2Y mt2res
========================================================================


operation group: 423/3980
    VIA1 = COPY VIA1i
========================================================================


operation group: 424/3980
    mom2p11 = AND M2 MOMDMY_MXP1
========================================================================


operation group: 425/3980
    mom2m1 = SELECT -interact mom2p11 MOMDMY_MXP12 -not
    mom2p1 = SELECT -interact mom2p11 MOMDMY_MXP12
========================================================================


operation group: 426/3980
    mom2p21 = AND M2 MOMDMY_MXP2
========================================================================


operation group: 427/3980
    mom2m2 = SELECT -interact mom2p21 MOMDMY_MXP12 -not
    mom2p2 = SELECT -interact mom2p21 MOMDMY_MXP12
========================================================================


operation group: 428/3980
    mom2minus = AND M2 MOMDMY_MINUS
========================================================================


operation group: 429/3980
    mom2plus = AND M2 MOMDMY_PLUS
========================================================================


operation group: 430/3980
    M2_AY = NOT metal2_Ai INDDMY
========================================================================


operation group: 431/3980
    M2_A1 = NOT M2_AY mt2res
========================================================================


operation group: 432/3980
    m2efuse1 = AND M2_AY MFUSE
========================================================================


operation group: 433/3980
    m2efuse1a = SELECT -interact m2efuse1 RMDMY2 -not
========================================================================


operation group: 434/3980
    m2efuse_body_via_up = AND m2efuse1 VIA2i
========================================================================


operation group: 435/3980
    m2efuse1b = SELECT -interact m2efuse1a m2efuse_body_via_up -not
========================================================================


operation group: 436/3980
    m2efuse_body_via_down = AND m2efuse1 VIA1i
========================================================================


operation group: 437/3980
    m2efuse1c = SELECT -interact m2efuse1b m2efuse_body_via_down -not
========================================================================


operation group: 438/3980
    m2efuse = SELECT -interact m2efuse1c M2_Ai_X
========================================================================


operation group: 439/3980
    M2_A = NOT M2_A1 m2efuse
========================================================================


operation group: 440/3980
    mom2p11_a = AND M2_A MOMDMY_MXP1
========================================================================


operation group: 441/3980
    mom2m1_a = SELECT -interact mom2p11_a MOMDMY_MXP12 -not
    mom2p1_a = SELECT -interact mom2p11_a MOMDMY_MXP12
========================================================================


operation group: 442/3980
    mom2m21_a = AND M2_A MOMDMY_MXP2
========================================================================


operation group: 443/3980
    mom2m2_a = SELECT -interact mom2m21_a MOMDMY_MXP12 -not
    mom2p2_a = SELECT -interact mom2m21_a MOMDMY_MXP12
========================================================================


operation group: 444/3980
    mom2minus_a = AND M2_A MOMDMY_MINUS
========================================================================


operation group: 445/3980
    M2_BY = NOT metal2_Bi INDDMY
========================================================================


operation group: 446/3980
    M2_B = NOT M2_BY mt2res
========================================================================


operation group: 447/3980
    mom2m11_b = AND M2_B MOMDMY_MXP1
========================================================================


operation group: 448/3980
    mom2m1_b = SELECT -interact mom2m11_b MOMDMY_MXP12 -not
    mom2p1_b = SELECT -interact mom2m11_b MOMDMY_MXP12
========================================================================


operation group: 449/3980
    mom2p21_b = AND M2_B MOMDMY_MXP2
========================================================================


operation group: 450/3980
    mom2m2_b = SELECT -interact mom2p21_b MOMDMY_MXP12 -not
    mom2p2_b = SELECT -interact mom2p21_b MOMDMY_MXP12
========================================================================


operation group: 451/3980
    mom2plus_b = AND M2_B MOMDMY_PLUS
========================================================================


operation group: 452/3980
    metal3_noABi = OR M3i DUM3i
========================================================================


operation group: 453/3980
    M3Y = NOT metal3_noABi INDDMY
========================================================================


operation group: 454/3980
    metal3_Ai = OR M3_Ai DUM3_Ai
========================================================================


operation group: 455/3980
    metal3_Bi = OR M3_Bi DUM3_Bi
========================================================================


operation group: 456/3980
    metal3i1 = OR metal3_Ai metal3_Bi
========================================================================


operation group: 457/3980
    metal3i = OR metal3i1 metal3_noABi
========================================================================


operation group: 458/3980
    mt3res1 = AND metal3i RMDMY3
========================================================================


operation group: 459/3980
    mt3res_body_via_up = AND mt3res1 VIA3i
========================================================================


operation group: 460/3980
    mt3res1a = SELECT -interact mt3res1 mt3res_body_via_up -not
========================================================================


operation group: 461/3980
    mt3res_body_via_down = AND mt3res1 VIA2i
========================================================================


operation group: 462/3980
    mt3res1b = SELECT -interact mt3res1a mt3res_body_via_down -not
========================================================================


operation group: 463/3980
    M3_ALL2 = OR M3_Ai M3_Bi
========================================================================


operation group: 464/3980
    M3_ALL = OR M3_ALL2 M3i
========================================================================


operation group: 465/3980
    mt3res = SELECT -interact mt3res1b M3_ALL
========================================================================


operation group: 466/3980
    M3 = NOT M3Y mt3res
========================================================================


operation group: 467/3980
    RH_TN_3a = SELECT -interact RH_TN_all RHDMY3i
========================================================================


operation group: 468/3980
    VTIN_2 = AND VIA2i RH_TN_3a
========================================================================


operation group: 469/3980
    VIA2 = NOT VIA2i VTIN_2
========================================================================


operation group: 470/3980
    rhim_r3a = AND rhim_r3a_tmp01 RHDMY3i
========================================================================


operation group: 471/3980
    rhim_r3_body_and_via_up = AND rhim_r3a VIA2i
========================================================================


operation group: 472/3980
    rhim_r3 = SELECT -interact rhim_r3a rhim_r3_body_and_via_up -not
========================================================================


operation group: 473/3980
    RH_TN_3 = NOT RH_TN_all rhim_r3
========================================================================


operation group: 474/3980
    mom3p11 = AND M3 MOMDMY_MXP1
========================================================================


operation group: 475/3980
    mom3m1 = SELECT -interact mom3p11 MOMDMY_MXP12 -not
    mom3p1 = SELECT -interact mom3p11 MOMDMY_MXP12
========================================================================


operation group: 476/3980
    mom3p21 = AND M3 MOMDMY_MXP2
========================================================================


operation group: 477/3980
    mom3m2 = SELECT -interact mom3p21 MOMDMY_MXP12 -not
    mom3p2 = SELECT -interact mom3p21 MOMDMY_MXP12
========================================================================


operation group: 478/3980
    mom3minus = AND M3 MOMDMY_MINUS
========================================================================


operation group: 479/3980
    mom3plus = AND M3 MOMDMY_PLUS
========================================================================


operation group: 480/3980
    M3_AY = NOT metal3_Ai INDDMY
========================================================================


operation group: 481/3980
    M3_A = NOT M3_AY mt3res
========================================================================


operation group: 482/3980
    mom3p11_a = AND M3_A MOMDMY_MXP1
========================================================================


operation group: 483/3980
    mom3m1_a = SELECT -interact mom3p11_a MOMDMY_MXP12 -not
    mom3p1_a = SELECT -interact mom3p11_a MOMDMY_MXP12
========================================================================


operation group: 484/3980
    mom3m21_a = AND M3_A MOMDMY_MXP2
========================================================================


operation group: 485/3980
    mom3m2_a = SELECT -interact mom3m21_a MOMDMY_MXP12 -not
    mom3p2_a = SELECT -interact mom3m21_a MOMDMY_MXP12
========================================================================


operation group: 486/3980
    mom3minus_a = AND M3_A MOMDMY_MINUS
========================================================================


operation group: 487/3980
    M3_BY = NOT metal3_Bi INDDMY
========================================================================


operation group: 488/3980
    M3_B = NOT M3_BY mt3res
========================================================================


operation group: 489/3980
    mom3p11_b = AND M3_B MOMDMY_MXP1
========================================================================


operation group: 490/3980
    mom3m1_b = SELECT -interact mom3p11_b MOMDMY_MXP12 -not
    mom3p1_b = SELECT -interact mom3p11_b MOMDMY_MXP12
========================================================================


operation group: 491/3980
    mom3m21_b = AND M3_B MOMDMY_MXP2
========================================================================


operation group: 492/3980
    mom3m2_b = SELECT -interact mom3m21_b MOMDMY_MXP12 -not
    mom3p2_b = SELECT -interact mom3m21_b MOMDMY_MXP12
========================================================================


operation group: 493/3980
    mom3plus_b = AND M3_B MOMDMY_PLUS
========================================================================


operation group: 494/3980
    metal4_noABi = OR M4i DUM4i
========================================================================


operation group: 495/3980
    M4Y = NOT metal4_noABi INDDMY
========================================================================


operation group: 496/3980
    M4_Ai = OR M4_Ai1 M4_Ai_Xe
========================================================================


operation group: 497/3980
    metal4_Ai = OR M4_Ai DUM4_Ai
========================================================================


operation group: 498/3980
    metal4_Bi = OR M4_Bi DUM4_Bi
========================================================================


operation group: 499/3980
    metal4i1 = OR metal4_Ai metal4_Bi
========================================================================


operation group: 500/3980
    metal4i = OR metal4i1 metal4_noABi
========================================================================


operation group: 501/3980
    mt4res1 = AND metal4i RMDMY4
========================================================================


operation group: 502/3980
    mt4res_body_via_up = AND mt4res1 VIA4i
========================================================================


operation group: 503/3980
    mt4res1a = SELECT -interact mt4res1 mt4res_body_via_up -not
========================================================================


operation group: 504/3980
    mt4res_body_via_down = AND mt4res1 VIA3i
========================================================================


operation group: 505/3980
    mt4res1b = SELECT -interact mt4res1a mt4res_body_via_down -not
========================================================================


operation group: 506/3980
    M4_ALL2 = OR M4_Ai M4_Bi
========================================================================


operation group: 507/3980
    M4_ALL = OR M4_ALL2 M4i
========================================================================


operation group: 508/3980
    mt4res = SELECT -interact mt4res1b M4_ALL
========================================================================


operation group: 509/3980
    M4 = NOT M4Y mt4res
========================================================================


operation group: 510/3980
    RH_TN_4a = SELECT -interact RH_TN_all RHDMY4i
========================================================================


operation group: 511/3980
    VTIN_3 = AND VIA3i RH_TN_4a
========================================================================


operation group: 512/3980
    VIA3 = NOT VIA3i VTIN_3
========================================================================


operation group: 513/3980
    rhim_r4a = AND rhim_r3a_tmp01 RHDMY4i
========================================================================


operation group: 514/3980
    rhim_r4_body_and_via_up = AND rhim_r4a VIA3i
========================================================================


operation group: 515/3980
    rhim_r4 = SELECT -interact rhim_r4a rhim_r4_body_and_via_up -not
========================================================================


operation group: 516/3980
    RH_TN_4 = NOT RH_TN_all rhim_r4
========================================================================


operation group: 517/3980
    mom4p11 = AND M4 MOMDMY_MXP1
========================================================================


operation group: 518/3980
    mom4m1 = SELECT -interact mom4p11 MOMDMY_MXP12 -not
    mom4p1 = SELECT -interact mom4p11 MOMDMY_MXP12
========================================================================


operation group: 519/3980
    mom4p21 = AND M4 MOMDMY_MXP2
========================================================================


operation group: 520/3980
    mom4m2 = SELECT -interact mom4p21 MOMDMY_MXP12 -not
    mom4p2 = SELECT -interact mom4p21 MOMDMY_MXP12
========================================================================


operation group: 521/3980
    mom4minus = AND M4 MOMDMY_MINUS
========================================================================


operation group: 522/3980
    mom4plus = AND M4 MOMDMY_PLUS
========================================================================


operation group: 523/3980
    M4_AY = NOT metal4_Ai INDDMY
========================================================================


operation group: 524/3980
    M4_A1 = NOT M4_AY mt4res
========================================================================


operation group: 525/3980
    m4efuse1 = AND M4_AY MFUSE
========================================================================


operation group: 526/3980
    m4efuse1a = SELECT -interact m4efuse1 RMDMY4 -not
========================================================================


operation group: 527/3980
    m4efuse_body_via_up = AND m4efuse1 VIA4i
========================================================================


operation group: 528/3980
    m4efuse1b = SELECT -interact m4efuse1a m4efuse_body_via_up -not
========================================================================


operation group: 529/3980
    m4efuse_body_via_down = AND m4efuse1 VIA3i
========================================================================


operation group: 530/3980
    m4efuse1c = SELECT -interact m4efuse1b m4efuse_body_via_down -not
========================================================================


operation group: 531/3980
    m4efuse = SELECT -interact m4efuse1c M4_Ai_Xe
========================================================================


operation group: 532/3980
    M4_A = NOT M4_A1 m4efuse
========================================================================


operation group: 533/3980
    mom4p11_a = AND M4_A MOMDMY_MXP1
========================================================================


operation group: 534/3980
    mom4m1_a = SELECT -interact mom4p11_a MOMDMY_MXP12 -not
    mom4p1_a = SELECT -interact mom4p11_a MOMDMY_MXP12
========================================================================


operation group: 535/3980
    mom4p21_a = AND M4_A MOMDMY_MXP2
========================================================================


operation group: 536/3980
    mom4m2_a = SELECT -interact mom4p21_a MOMDMY_MXP12 -not
    mom4p2_a = SELECT -interact mom4p21_a MOMDMY_MXP12
========================================================================


operation group: 537/3980
    mom4minus_a = AND M4_A MOMDMY_MINUS
========================================================================


operation group: 538/3980
    M4_BY = NOT metal4_Bi INDDMY
========================================================================


operation group: 539/3980
    M4_B = NOT M4_BY mt4res
========================================================================


operation group: 540/3980
    mom4p11_b = AND M4_B MOMDMY_MXP1
========================================================================


operation group: 541/3980
    mom4m1_b = SELECT -interact mom4p11_b MOMDMY_MXP12 -not
    mom4p1_b = SELECT -interact mom4p11_b MOMDMY_MXP12
========================================================================


operation group: 542/3980
    mom4p21_b = AND M4_B MOMDMY_MXP2
========================================================================


operation group: 543/3980
    mom4m2_b = SELECT -interact mom4p21_b MOMDMY_MXP12 -not
    mom4p2_b = SELECT -interact mom4p21_b MOMDMY_MXP12
========================================================================


operation group: 544/3980
    mom4plus_b = AND M4_B MOMDMY_PLUS
========================================================================


operation group: 545/3980
    metal5_noABi = OR M5i DUM5i
========================================================================


operation group: 546/3980
    M5Y = NOT metal5_noABi INDDMY
========================================================================


operation group: 547/3980
    metal5_Ai = OR M5_Ai DUM5_Ai
========================================================================


operation group: 548/3980
    metal5_Bi = OR M5_Bi DUM5_Bi
========================================================================


operation group: 549/3980
    metal5i1 = OR metal5_Ai metal5_Bi
========================================================================


operation group: 550/3980
    metal5i = OR metal5i1 metal5_noABi
========================================================================


operation group: 551/3980
    mt5res1 = AND metal5i RMDMY5
========================================================================


operation group: 552/3980
    mt5res_body_via_up = AND mt5res1 VIA5i
========================================================================


operation group: 553/3980
    mt5res1a = SELECT -interact mt5res1 mt5res_body_via_up -not
========================================================================


operation group: 554/3980
    mt5res_body_via_down = AND mt5res1 VIA4i
========================================================================


operation group: 555/3980
    mt5res1b = SELECT -interact mt5res1a mt5res_body_via_down -not
========================================================================


operation group: 556/3980
    M5_ALL2 = OR M5_Ai M5_Bi
========================================================================


operation group: 557/3980
    M5_ALL = OR M5_ALL2 M5i
========================================================================


operation group: 558/3980
    mt5res = SELECT -interact mt5res1b M5_ALL
========================================================================


operation group: 559/3980
    M5 = NOT M5Y mt5res
========================================================================


operation group: 560/3980
    RH_TN_5a = SELECT -interact RH_TN_all RHDMY5i
========================================================================


operation group: 561/3980
    VTIN_4 = AND VIA4i RH_TN_5a
========================================================================


operation group: 562/3980
    VIA4 = NOT VIA4i VTIN_4
========================================================================


operation group: 563/3980
    rhim_r5a = AND rhim_r3a_tmp01 RHDMY5i
========================================================================


operation group: 564/3980
    rhim_r5_body_and_via_up = AND rhim_r5a VIA4i
========================================================================


operation group: 565/3980
    rhim_r5 = SELECT -interact rhim_r5a rhim_r5_body_and_via_up -not
========================================================================


operation group: 566/3980
    RH_TN_5 = NOT RH_TN_all rhim_r5
========================================================================


operation group: 567/3980
    mom5p11 = AND M5 MOMDMY_MXP1
========================================================================


operation group: 568/3980
    mom5m1 = SELECT -interact mom5p11 MOMDMY_MXP12 -not
    mom5p1 = SELECT -interact mom5p11 MOMDMY_MXP12
========================================================================


operation group: 569/3980
    mom5p21 = AND M5 MOMDMY_MXP2
========================================================================


operation group: 570/3980
    mom5m2 = SELECT -interact mom5p21 MOMDMY_MXP12 -not
    mom5p2 = SELECT -interact mom5p21 MOMDMY_MXP12
========================================================================


operation group: 571/3980
    mom5minus = AND M5 MOMDMY_MINUS
========================================================================


operation group: 572/3980
    mom5plus = AND M5 MOMDMY_PLUS
========================================================================


operation group: 573/3980
    M5_AY = NOT metal5_Ai INDDMY
========================================================================


operation group: 574/3980
    M5_A = NOT M5_AY mt5res
========================================================================


operation group: 575/3980
    mom5m11_a = AND M5_A MOMDMY_MXP1
========================================================================


operation group: 576/3980
    mom5m1_a = SELECT -interact mom5m11_a MOMDMY_MXP12 -not
    mom5p1_a = SELECT -interact mom5m11_a MOMDMY_MXP12
========================================================================


operation group: 577/3980
    mom5p21_a = AND M5_A MOMDMY_MXP2
========================================================================


operation group: 578/3980
    mom5m2_a = SELECT -interact mom5p21_a MOMDMY_MXP12 -not
    mom5p2_a = SELECT -interact mom5p21_a MOMDMY_MXP12
========================================================================


operation group: 579/3980
    mom5minus_a = AND M5_A MOMDMY_MINUS
========================================================================


operation group: 580/3980
    M5_BY = NOT metal5_Bi INDDMY
========================================================================


operation group: 581/3980
    M5_B = NOT M5_BY mt5res
========================================================================


operation group: 582/3980
    mom5m11_b = AND M5_B MOMDMY_MXP1
========================================================================


operation group: 583/3980
    mom5m1_b = SELECT -interact mom5m11_b MOMDMY_MXP12 -not
    mom5p1_b = SELECT -interact mom5m11_b MOMDMY_MXP12
========================================================================


operation group: 584/3980
    mom5m21_b = AND M5_B MOMDMY_MXP2
========================================================================


operation group: 585/3980
    mom5m2_b = SELECT -interact mom5m21_b MOMDMY_MXP12 -not
    mom5p2_b = SELECT -interact mom5m21_b MOMDMY_MXP12
========================================================================


operation group: 586/3980
    mom5plus_b = AND M5_B MOMDMY_PLUS
========================================================================


operation group: 587/3980
    metal6_noABi = OR M6i DUM6i
========================================================================


operation group: 588/3980
    M6Y = NOT metal6_noABi INDDMY
========================================================================


operation group: 589/3980
    metal6_Ai = OR M6_Ai DUM6_Ai
========================================================================


operation group: 590/3980
    metal6_Bi = OR M6_Bi DUM6_Bi
========================================================================


operation group: 591/3980
    metal6i1 = OR metal6_Ai metal6_Bi
========================================================================


operation group: 592/3980
    metal6i = OR metal6i1 metal6_noABi
========================================================================


operation group: 593/3980
    mt6res1 = AND metal6i RMDMY6
========================================================================


operation group: 594/3980
    mt6res_body_via_up = AND mt6res1 VIA6i
========================================================================


operation group: 595/3980
    mt6res1a = SELECT -interact mt6res1 mt6res_body_via_up -not
========================================================================


operation group: 596/3980
    mt6res_body_via_down = AND mt6res1 VIA5i
========================================================================


operation group: 597/3980
    mt6res1b = SELECT -interact mt6res1a mt6res_body_via_down -not
========================================================================


operation group: 598/3980
    M6_ALL2 = OR M6_Ai M6_Bi
========================================================================


operation group: 599/3980
    M6_ALL = OR M6_ALL2 M6i
========================================================================


operation group: 600/3980
    mt6res = SELECT -interact mt6res1b M6_ALL
========================================================================


operation group: 601/3980
    M6 = NOT M6Y mt6res
========================================================================


operation group: 602/3980
    RH_TN_6a = SELECT -interact RH_TN_all RHDMY6i
========================================================================


operation group: 603/3980
    VTIN_5 = AND VIA5i RH_TN_6a
========================================================================


operation group: 604/3980
    VIA5 = NOT VIA5i VTIN_5
========================================================================


operation group: 605/3980
    rhim_r6a = AND rhim_r3a_tmp01 RHDMY6i
========================================================================


operation group: 606/3980
    rhim_r6_body_and_via_up = AND rhim_r6a VIA5i
========================================================================


operation group: 607/3980
    rhim_r6 = SELECT -interact rhim_r6a rhim_r6_body_and_via_up -not
========================================================================


operation group: 608/3980
    RH_TN_6 = NOT RH_TN_all rhim_r6
========================================================================


operation group: 609/3980
    mom6p11 = AND M6 MOMDMY_MXP1
========================================================================


operation group: 610/3980
    mom6m1 = SELECT -interact mom6p11 MOMDMY_MXP12 -not
    mom6p1 = SELECT -interact mom6p11 MOMDMY_MXP12
========================================================================


operation group: 611/3980
    mom6p21 = AND M6 MOMDMY_MXP2
========================================================================


operation group: 612/3980
    mom6m2 = SELECT -interact mom6p21 MOMDMY_MXP12 -not
    mom6p2 = SELECT -interact mom6p21 MOMDMY_MXP12
========================================================================


operation group: 613/3980
    mom6minus = AND M6 MOMDMY_MINUS
========================================================================


operation group: 614/3980
    mom6plus = AND M6 MOMDMY_PLUS
========================================================================


operation group: 615/3980
    M6_AY = NOT metal6_Ai INDDMY
========================================================================


operation group: 616/3980
    M6_A = NOT M6_AY mt6res
========================================================================


operation group: 617/3980
    mom6p11_a = AND M6_A MOMDMY_MXP1
========================================================================


operation group: 618/3980
    mom6m1_a = SELECT -interact mom6p11_a MOMDMY_MXP12 -not
    mom6p1_a = SELECT -interact mom6p11_a MOMDMY_MXP12
========================================================================


operation group: 619/3980
    mom6p21_a = AND M6_A MOMDMY_MXP2
========================================================================


operation group: 620/3980
    mom6m2_a = SELECT -interact mom6p21_a MOMDMY_MXP12 -not
    mom6p2_a = SELECT -interact mom6p21_a MOMDMY_MXP12
========================================================================


operation group: 621/3980
    mom6minus_a = AND M6_A MOMDMY_MINUS
========================================================================


operation group: 622/3980
    M6_BY = NOT metal6_Bi INDDMY
========================================================================


operation group: 623/3980
    M6_B = NOT M6_BY mt6res
========================================================================


operation group: 624/3980
    mom6m11_b = AND M6_B MOMDMY_MXP1
========================================================================


operation group: 625/3980
    mom6m1_b = SELECT -interact mom6m11_b MOMDMY_MXP12 -not
    mom6p1_b = SELECT -interact mom6m11_b MOMDMY_MXP12
========================================================================


operation group: 626/3980
    mom6p21_b = AND M6_B MOMDMY_MXP2
========================================================================


operation group: 627/3980
    mom6m2_b = SELECT -interact mom6p21_b MOMDMY_MXP12 -not
    mom6p2_b = SELECT -interact mom6p21_b MOMDMY_MXP12
========================================================================


operation group: 628/3980
    mom6plus_b = AND M6_B MOMDMY_PLUS
========================================================================


operation group: 629/3980
    metal7_noABi = OR M7i DUM7i
========================================================================


operation group: 630/3980
    M7Y = NOT metal7_noABi INDDMY
========================================================================


operation group: 631/3980
    metal7_Ai = OR M7_Ai DUM7_Ai
========================================================================


operation group: 632/3980
    metal7_Bi = OR M7_Bi DUM7_Bi
========================================================================


operation group: 633/3980
    metal7i1 = OR metal7_Ai metal7_Bi
========================================================================


operation group: 634/3980
    metal7i = OR metal7i1 metal7_noABi
========================================================================


operation group: 635/3980
    mt7res1 = AND metal7i RMDMY7
========================================================================


operation group: 636/3980
    mt7res_body_via_up = AND mt7res1 VIA7i
========================================================================


operation group: 637/3980
    mt7res1a = SELECT -interact mt7res1 mt7res_body_via_up -not
========================================================================


operation group: 638/3980
    mt7res_body_via_down = AND mt7res1 VIA6i
========================================================================


operation group: 639/3980
    mt7res1b = SELECT -interact mt7res1a mt7res_body_via_down -not
========================================================================


operation group: 640/3980
    M7_ALL2 = OR M7_Ai M7_Bi
========================================================================


operation group: 641/3980
    M7_ALL = OR M7_ALL2 M7i
========================================================================


operation group: 642/3980
    mt7res = SELECT -interact mt7res1b M7_ALL
========================================================================


operation group: 643/3980
    M7 = NOT M7Y mt7res
========================================================================


operation group: 644/3980
    RH_TN_7a = SELECT -interact RH_TN_all RHDMY7i
========================================================================


operation group: 645/3980
    VTIN_6 = AND VIA6i RH_TN_7a
========================================================================


operation group: 646/3980
    VIA6 = NOT VIA6i VTIN_6
========================================================================


operation group: 647/3980
    rhim_r7a = AND rhim_r3a_tmp01 RHDMY7i
========================================================================


operation group: 648/3980
    rhim_r7_body_and_via_up = AND rhim_r7a VIA6i
========================================================================


operation group: 649/3980
    rhim_r7 = SELECT -interact rhim_r7a rhim_r7_body_and_via_up -not
========================================================================


operation group: 650/3980
    RH_TN_7 = NOT RH_TN_all rhim_r7
========================================================================


operation group: 651/3980
    mom7p11 = AND M7 MOMDMY_MXP1
========================================================================


operation group: 652/3980
    mom7m1 = SELECT -interact mom7p11 MOMDMY_MXP12 -not
    mom7p1 = SELECT -interact mom7p11 MOMDMY_MXP12
========================================================================


operation group: 653/3980
    mom7p21 = AND M7 MOMDMY_MXP2
========================================================================


operation group: 654/3980
    mom7m2 = SELECT -interact mom7p21 MOMDMY_MXP12 -not
    mom7p2 = SELECT -interact mom7p21 MOMDMY_MXP12
========================================================================


operation group: 655/3980
    mom7minus = AND M7 MOMDMY_MINUS
========================================================================


operation group: 656/3980
    mom7plus = AND M7 MOMDMY_PLUS
========================================================================


operation group: 657/3980
    M7_AY = NOT metal7_Ai INDDMY
========================================================================


operation group: 658/3980
    M7_A = NOT M7_AY mt7res
========================================================================


operation group: 659/3980
    mom7p11_a = AND M7_A MOMDMY_MXP1
========================================================================


operation group: 660/3980
    mom7m1_a = SELECT -interact mom7p11_a MOMDMY_MXP12 -not
    mom7p1_a = SELECT -interact mom7p11_a MOMDMY_MXP12
========================================================================


operation group: 661/3980
    mom7p21_a = AND M7_A MOMDMY_MXP2
========================================================================


operation group: 662/3980
    mom7m2_a = SELECT -interact mom7p21_a MOMDMY_MXP12 -not
    mom7p2_a = SELECT -interact mom7p21_a MOMDMY_MXP12
========================================================================


operation group: 663/3980
    mom7minus_a = AND M7_A MOMDMY_MINUS
========================================================================


operation group: 664/3980
    M7_BY = NOT metal7_Bi INDDMY
========================================================================


operation group: 665/3980
    M7_B = NOT M7_BY mt7res
========================================================================


operation group: 666/3980
    mom7m11_b = AND M7_B MOMDMY_MXP1
========================================================================


operation group: 667/3980
    mom7m1_b = SELECT -interact mom7m11_b MOMDMY_MXP12 -not
    mom7p1_b = SELECT -interact mom7m11_b MOMDMY_MXP12
========================================================================


operation group: 668/3980
    mom7p21_b = AND M7_B MOMDMY_MXP2
========================================================================


operation group: 669/3980
    mom7m2_b = SELECT -interact mom7p21_b MOMDMY_MXP12 -not
    mom7p2_b = SELECT -interact mom7p21_b MOMDMY_MXP12
========================================================================


operation group: 670/3980
    mom7plus_b = AND M7_B MOMDMY_PLUS
========================================================================


operation group: 671/3980
    metal8_noABi = OR M8i DUM8i
========================================================================


operation group: 672/3980
    M8Y = NOT metal8_noABi INDDMY
========================================================================


operation group: 673/3980
    metal8_Ai = OR M8_Ai DUM8_Ai
========================================================================


operation group: 674/3980
    metal8_Bi = OR M8_Bi DUM8_Bi
========================================================================


operation group: 675/3980
    metal8i1 = OR metal8_Ai metal8_Bi
========================================================================


operation group: 676/3980
    metal8i = OR metal8i1 metal8_noABi
========================================================================


operation group: 677/3980
    mt8res1 = AND metal8i RMDMY8
========================================================================


operation group: 678/3980
    mt8res_body_via_up = AND mt8res1 VIA8i
========================================================================


operation group: 679/3980
    mt8res1a = SELECT -interact mt8res1 mt8res_body_via_up -not
========================================================================


operation group: 680/3980
    mt8res_body_via_down = AND mt8res1 VIA7i
========================================================================


operation group: 681/3980
    mt8res1b = SELECT -interact mt8res1a mt8res_body_via_down -not
========================================================================


operation group: 682/3980
    M8_ALL2 = OR M8_Ai M8_Bi
========================================================================


operation group: 683/3980
    M8_ALL = OR M8_ALL2 M8i
========================================================================


operation group: 684/3980
    mt8res = SELECT -interact mt8res1b M8_ALL
========================================================================


operation group: 685/3980
    M8 = NOT M8Y mt8res
========================================================================


operation group: 686/3980
    RH_TN_8a = SELECT -interact RH_TN_all RHDMY8i
========================================================================


operation group: 687/3980
    VTIN_7 = AND VIA7i RH_TN_8a
========================================================================


operation group: 688/3980
    VIA7 = NOT VIA7i VTIN_7
========================================================================


operation group: 689/3980
    rhim_r8a = AND rhim_r3a_tmp01 RHDMY8i
========================================================================


operation group: 690/3980
    rhim_r8_body_and_via_up = AND rhim_r8a VIA7i
========================================================================


operation group: 691/3980
    rhim_r8 = SELECT -interact rhim_r8a rhim_r8_body_and_via_up -not
========================================================================


operation group: 692/3980
    RH_TN_8 = NOT RH_TN_all rhim_r8
========================================================================


operation group: 693/3980
    mom8p11 = AND M8 MOMDMY_MXP1
========================================================================


operation group: 694/3980
    mom8m1 = SELECT -interact mom8p11 MOMDMY_MXP12 -not
    mom8p1 = SELECT -interact mom8p11 MOMDMY_MXP12
========================================================================


operation group: 695/3980
    mom8p21 = AND M8 MOMDMY_MXP2
========================================================================


operation group: 696/3980
    mom8m2 = SELECT -interact mom8p21 MOMDMY_MXP12 -not
    mom8p2 = SELECT -interact mom8p21 MOMDMY_MXP12
========================================================================


operation group: 697/3980
    mom8minus = AND M8 MOMDMY_MINUS
========================================================================


operation group: 698/3980
    mom8plus = AND M8 MOMDMY_PLUS
========================================================================


operation group: 699/3980
    M8_AY = NOT metal8_Ai INDDMY
========================================================================


operation group: 700/3980
    M8_A = NOT M8_AY mt8res
========================================================================


operation group: 701/3980
    mom8p11_a = AND M8_A MOMDMY_MXP1
========================================================================


operation group: 702/3980
    mom8m1_a = SELECT -interact mom8p11_a MOMDMY_MXP12 -not
    mom8p1_a = SELECT -interact mom8p11_a MOMDMY_MXP12
========================================================================


operation group: 703/3980
    mom8m21_a = AND M8_A MOMDMY_MXP2
========================================================================


operation group: 704/3980
    mom8m2_a = SELECT -interact mom8m21_a MOMDMY_MXP12 -not
    mom8p2_a = SELECT -interact mom8m21_a MOMDMY_MXP12
========================================================================


operation group: 705/3980
    mom8minus_a = AND M8_A MOMDMY_MINUS
========================================================================


operation group: 706/3980
    M8_BY = NOT metal8_Bi INDDMY
========================================================================


operation group: 707/3980
    M8_B = NOT M8_BY mt8res
========================================================================


operation group: 708/3980
    mom8p11_b = AND M8_B MOMDMY_MXP1
========================================================================


operation group: 709/3980
    mom8m1_b = SELECT -interact mom8p11_b MOMDMY_MXP12 -not
    mom8p1_b = SELECT -interact mom8p11_b MOMDMY_MXP12
========================================================================


operation group: 710/3980
    mom8p21_b = AND M8_B MOMDMY_MXP2
========================================================================


operation group: 711/3980
    mom8m2_b = SELECT -interact mom8p21_b MOMDMY_MXP12 -not
    mom8p2_b = SELECT -interact mom8p21_b MOMDMY_MXP12
========================================================================


operation group: 712/3980
    mom8plus_b = AND M8_B MOMDMY_PLUS
========================================================================


operation group: 713/3980
    RH_TN_9a = SELECT -interact RH_TN_all RHDMY9i
========================================================================


operation group: 714/3980
    VTIN_8 = AND VIA8i RH_TN_9a
========================================================================


operation group: 715/3980
    VIA8 = NOT VIA8i VTIN_8
========================================================================


operation group: 716/3980
    rhim_r9a = AND rhim_r3a_tmp01 RHDMY9i
========================================================================


operation group: 717/3980
    rhim_r9_body_and_via_up = AND rhim_r9a VIA8i
========================================================================


operation group: 718/3980
    rhim_r9 = SELECT -interact rhim_r9a rhim_r9_body_and_via_up -not
========================================================================


operation group: 719/3980
    RH_TN_9 = NOT RH_TN_all rhim_r9
========================================================================


operation group: 720/3980
    mom9p11 = AND M9 MOMDMY_MXP1
========================================================================


operation group: 721/3980
    mom9m1 = SELECT -interact mom9p11 MOMDMY_MXP12 -not
    mom9p1 = SELECT -interact mom9p11 MOMDMY_MXP12
========================================================================


operation group: 722/3980
    mom9p21 = AND M9 MOMDMY_MXP2
========================================================================


operation group: 723/3980
    mom9m2 = SELECT -interact mom9p21 MOMDMY_MXP12 -not
    mom9p2 = SELECT -interact mom9p21 MOMDMY_MXP12
========================================================================


operation group: 724/3980
    mom9minus = AND M9 MOMDMY_MINUS
========================================================================


operation group: 725/3980
    mom9plus = AND M9 MOMDMY_PLUS
========================================================================


operation group: 726/3980
    mom9m11_a = AND M9_A MOMDMY_MXP1
========================================================================


operation group: 727/3980
    mom9m1_a = SELECT -interact mom9m11_a MOMDMY_MXP12 -not
    mom9p1_a = SELECT -interact mom9m11_a MOMDMY_MXP12
========================================================================


operation group: 728/3980
    mom9m21_a = AND M9_A MOMDMY_MXP2
========================================================================


operation group: 729/3980
    mom9m2_a = SELECT -interact mom9m21_a MOMDMY_MXP12 -not
    mom9p2_a = SELECT -interact mom9m21_a MOMDMY_MXP12
========================================================================


operation group: 730/3980
    mom9minus_a = AND M9_A MOMDMY_MINUS
========================================================================


operation group: 731/3980
    mom9p11_b = AND M9_B MOMDMY_MXP1
========================================================================


operation group: 732/3980
    mom9m1_b = SELECT -interact mom9p11_b MOMDMY_MXP12 -not
    mom9p1_b = SELECT -interact mom9p11_b MOMDMY_MXP12
========================================================================


operation group: 733/3980
    mom9m21_b = AND M9_B MOMDMY_MXP2
========================================================================


operation group: 734/3980
    mom9m2_b = SELECT -interact mom9m21_b MOMDMY_MXP12 -not
    mom9p2_b = SELECT -interact mom9m21_b MOMDMY_MXP12
========================================================================


operation group: 735/3980
    mom9plus_b = AND M9_B MOMDMY_PLUS
========================================================================


operation group: 736/3980
    nthin1 = AND mdiff NP
========================================================================


operation group: 737/3980
    nthin = NOT nthin1 SR_DPO
========================================================================


operation group: 738/3980
    tndiff_ori1 = OR nthin ndiffb
========================================================================


operation group: 739/3980
    tndiff_ori2 = OR tndiff_ori1 ndiffrc
========================================================================


operation group: 740/3980
    tndiff_ori = NOT tndiff_ori2 POx
========================================================================


operation group: 741/3980
    dio0 = SELECT -interact mdiff POi
========================================================================


operation group: 742/3980
    ndio_r1_tmp01 = AND dio0 OD
========================================================================


operation group: 743/3980
    ndio_r1_tmp02 = NOT ndio_r1_tmp01 NW
========================================================================


operation group: 744/3980
    ndio_r1_tmp03 = NOT ndio_r1_tmp02 NT_N
========================================================================


operation group: 745/3980
    ndio_r1_tmp04 = NOT ndio_r1_tmp03 OD12
========================================================================


operation group: 746/3980
    ndio_r1_tmp05 = NOT ndio_r1_tmp04 VTEL_Ni
========================================================================


operation group: 747/3980
    ndio_r1_tmp06 = NOT ndio_r1_tmp05 VTEL_Pi
========================================================================


operation group: 748/3980
    ndio_r1_tmp07 = NOT ndio_r1_tmp06 VTUL_Pi
========================================================================


operation group: 749/3980
    ndio_r1_tmp08 = NOT ndio_r1_tmp07 VTL_Ni
========================================================================


operation group: 750/3980
    ndio_r1_tmp09 = NOT ndio_r1_tmp08 VTL_Pi
========================================================================


operation group: 751/3980
    ndio_r1_tmp10 = NOT ndio_r1_tmp09 VTS_Ni
========================================================================


operation group: 752/3980
    ndio_r1_tmp11 = NOT ndio_r1_tmp10 VTS_Pi
========================================================================


operation group: 753/3980
    ndio_r1_tmp12 = NOT ndio_r1_tmp11 VTULN_LL
========================================================================


operation group: 754/3980
    ndio_r1_tmp13 = NOT ndio_r1_tmp12 VTULP_LL
========================================================================


operation group: 755/3980
    ndio_r1_tmp14 = NOT ndio_r1_tmp13 VTLN_LL
========================================================================


operation group: 756/3980
    ndio_r1_tmp15 = NOT ndio_r1_tmp14 VTLP_LL
========================================================================


operation group: 757/3980
    ndio_r1_tmp16 = AND ndio_r1_tmp15 NPi
========================================================================


operation group: 758/3980
    ndio_r1_tmp17 = NOT ndio_r1_tmp16 PPi
========================================================================


operation group: 759/3980
    ndio_r1_tmp18 = NOT ndio_r1_tmp17 OD12_15
========================================================================


operation group: 760/3980
    VAR = NOT VARi SR_DOD
========================================================================


operation group: 761/3980
    ndio_r1_tmp19 = NOT ndio_r1_tmp18 VAR
========================================================================


operation group: 762/3980
    ndio_r1_tmp20 = NOT ndio_r1_tmp19 IBJTDMY
========================================================================


operation group: 763/3980
    DIODMY = NOT DIODMYi SR_DOD
========================================================================


operation group: 764/3980
    ndio_r1_tmp21 = AND ndio_r1_tmp20 DIODMY
========================================================================


operation group: 765/3980
    ndio_r1_tmp22 = NOT ndio_r1_tmp21 SR_ESD
========================================================================


operation group: 766/3980
    ndio_r1_tmp23 = NOT ndio_r1_tmp22 SDI
========================================================================


operation group: 767/3980
    ndio_r1_tmp24 = NOT ndio_r1_tmp23 HIA_DUMMY
========================================================================


operation group: 768/3980
    ndio_r1 = NOT ndio_r1_tmp24 SDI_2
========================================================================


operation group: 769/3980
    ndio_r = SELECT -interact ndio_r1 VTUL_Ni
========================================================================


operation group: 770/3980
    ndio_12_r_tmp04 = AND ndio_r1_tmp03 OD12
========================================================================


operation group: 771/3980
    ndio_12_r_tmp05 = NOT ndio_12_r_tmp04 VTEL_Ni
========================================================================


operation group: 772/3980
    ndio_12_r_tmp06 = NOT ndio_12_r_tmp05 VTEL_Pi
========================================================================


operation group: 773/3980
    ndio_12_r_tmp07 = NOT ndio_12_r_tmp06 VTUL_Ni
========================================================================


operation group: 774/3980
    ndio_12_r_tmp08 = NOT ndio_12_r_tmp07 VTUL_Pi
========================================================================


operation group: 775/3980
    ndio_12_r_tmp09 = NOT ndio_12_r_tmp08 VTL_Ni
========================================================================


operation group: 776/3980
    ndio_12_r_tmp10 = NOT ndio_12_r_tmp09 VTL_Pi
========================================================================


operation group: 777/3980
    ndio_12_r_tmp11 = NOT ndio_12_r_tmp10 VTS_Ni
========================================================================


operation group: 778/3980
    ndio_12_r_tmp12 = NOT ndio_12_r_tmp11 VTS_Pi
========================================================================


operation group: 779/3980
    ndio_12_r_tmp13 = NOT ndio_12_r_tmp12 VTULN_LL
========================================================================


operation group: 780/3980
    ndio_12_r_tmp14 = NOT ndio_12_r_tmp13 VTULP_LL
========================================================================


operation group: 781/3980
    ndio_12_r_tmp15 = NOT ndio_12_r_tmp14 VTLN_LL
========================================================================


operation group: 782/3980
    ndio_12_r_tmp16 = NOT ndio_12_r_tmp15 VTLP_LL
========================================================================


operation group: 783/3980
    ndio_12_r_tmp17 = AND ndio_12_r_tmp16 NPi
========================================================================


operation group: 784/3980
    ndio_12_r_tmp18 = NOT ndio_12_r_tmp17 PPi
========================================================================


operation group: 785/3980
    ndio_12_r_tmp19 = NOT ndio_12_r_tmp18 VAR
========================================================================


operation group: 786/3980
    ndio_12_r_tmp20 = NOT ndio_12_r_tmp19 IBJTDMY
========================================================================


operation group: 787/3980
    ndio_12_r_tmp21 = AND ndio_12_r_tmp20 DIODMY
========================================================================


operation group: 788/3980
    ndio_12_r_tmp22 = NOT ndio_12_r_tmp21 SR_ESD
========================================================================


operation group: 789/3980
    ndio_12_r_tmp23 = NOT ndio_12_r_tmp22 SDI
========================================================================


operation group: 790/3980
    ndio_12_r_tmp24 = NOT ndio_12_r_tmp23 HIA_DUMMY
========================================================================


operation group: 791/3980
    ndio_12_r = NOT ndio_12_r_tmp24 SDI_2
========================================================================


operation group: 792/3980
    all_ndio_rec1 = OR ndio_r ndio_12_r
========================================================================


operation group: 793/3980
    ndio_12_ntn_r_tmp01 = NOT dio0 DNW
========================================================================


operation group: 794/3980
    ndio_12_ntn_r_tmp02 = AND ndio_12_ntn_r_tmp01 OD
========================================================================


operation group: 795/3980
    ndio_12_ntn_r_tmp03 = NOT ndio_12_ntn_r_tmp02 NW
========================================================================


operation group: 796/3980
    ndio_12_ntn_r_tmp04 = AND ndio_12_ntn_r_tmp03 NT_N
========================================================================


operation group: 797/3980
    ndio_12_ntn_r_tmp05 = AND ndio_12_ntn_r_tmp04 OD12
========================================================================


operation group: 798/3980
    ndio_12_ntn_r_tmp06 = NOT ndio_12_ntn_r_tmp05 VTEL_Ni
========================================================================


operation group: 799/3980
    ndio_12_ntn_r_tmp07 = NOT ndio_12_ntn_r_tmp06 VTEL_Pi
========================================================================


operation group: 800/3980
    ndio_12_ntn_r_tmp08 = NOT ndio_12_ntn_r_tmp07 VTUL_Ni
========================================================================


operation group: 801/3980
    ndio_12_ntn_r_tmp09 = NOT ndio_12_ntn_r_tmp08 VTUL_Pi
========================================================================


operation group: 802/3980
    ndio_12_ntn_r_tmp10 = NOT ndio_12_ntn_r_tmp09 VTL_Ni
========================================================================


operation group: 803/3980
    ndio_12_ntn_r_tmp11 = NOT ndio_12_ntn_r_tmp10 VTL_Pi
========================================================================


operation group: 804/3980
    ndio_12_ntn_r_tmp12 = NOT ndio_12_ntn_r_tmp11 VTS_Ni
========================================================================


operation group: 805/3980
    ndio_12_ntn_r_tmp13 = NOT ndio_12_ntn_r_tmp12 VTS_Pi
========================================================================


operation group: 806/3980
    ndio_12_ntn_r_tmp14 = NOT ndio_12_ntn_r_tmp13 VTULN_LL
========================================================================


operation group: 807/3980
    ndio_12_ntn_r_tmp15 = NOT ndio_12_ntn_r_tmp14 VTULP_LL
========================================================================


operation group: 808/3980
    ndio_12_ntn_r_tmp16 = NOT ndio_12_ntn_r_tmp15 VTLN_LL
========================================================================


operation group: 809/3980
    ndio_12_ntn_r_tmp17 = NOT ndio_12_ntn_r_tmp16 VTLP_LL
========================================================================


operation group: 810/3980
    ndio_12_ntn_r_tmp18 = AND ndio_12_ntn_r_tmp17 NPi
========================================================================


operation group: 811/3980
    ndio_12_ntn_r_tmp19 = NOT ndio_12_ntn_r_tmp18 PPi
========================================================================


operation group: 812/3980
    ndio_12_ntn_r_tmp20 = NOT ndio_12_ntn_r_tmp19 VAR
========================================================================


operation group: 813/3980
    ndio_12_ntn_r_tmp21 = NOT ndio_12_ntn_r_tmp20 IBJTDMY
========================================================================


operation group: 814/3980
    ndio_12_ntn_r_tmp22 = AND ndio_12_ntn_r_tmp21 DIODMY
========================================================================


operation group: 815/3980
    ndio_12_ntn_r_tmp23 = NOT ndio_12_ntn_r_tmp22 SR_ESD
========================================================================


operation group: 816/3980
    ndio_12_ntn_r_tmp24 = NOT ndio_12_ntn_r_tmp23 SDI
========================================================================


operation group: 817/3980
    ndio_12_ntn_r_tmp25 = NOT ndio_12_ntn_r_tmp24 HIA_DUMMY
========================================================================


operation group: 818/3980
    ndio_12_ntn_r = NOT ndio_12_ntn_r_tmp25 SDI_2
========================================================================


operation group: 819/3980
    all_ndio_rec2 = OR all_ndio_rec1 ndio_12_ntn_r
========================================================================


operation group: 820/3980
    hia12_ndio_r1 = SELECT -interact HIA_DUMMY POi
========================================================================


operation group: 821/3980
    hia_ndio0 = SELECT -interact tndiff_ori diff
========================================================================


operation group: 822/3980
    hia_ndio1 = SELECT -interact hia_ndio0 ODi
========================================================================


operation group: 823/3980
    hia12_ndio1_tmp01 = NOT OD12 NW
========================================================================


operation group: 824/3980
    hia12_ndio1_tmp02 = NOT hia12_ndio1_tmp01 NT_N
========================================================================


operation group: 825/3980
    hia12_ndio1_tmp03 = NOT hia12_ndio1_tmp02 VTEL_Ni
========================================================================


operation group: 826/3980
    hia12_ndio1_tmp04 = NOT hia12_ndio1_tmp03 VTEL_Pi
========================================================================


operation group: 827/3980
    hia12_ndio1_tmp05 = NOT hia12_ndio1_tmp04 VTUL_Ni
========================================================================


operation group: 828/3980
    hia12_ndio1_tmp06 = NOT hia12_ndio1_tmp05 VTUL_Pi
========================================================================


operation group: 829/3980
    hia12_ndio1_tmp07 = NOT hia12_ndio1_tmp06 VTL_Ni
========================================================================


operation group: 830/3980
    hia12_ndio1_tmp08 = NOT hia12_ndio1_tmp07 VTL_Pi
========================================================================


operation group: 831/3980
    hia12_ndio1_tmp09 = NOT hia12_ndio1_tmp08 VTS_Ni
========================================================================


operation group: 832/3980
    hia12_ndio1_tmp10 = NOT hia12_ndio1_tmp09 VTS_Pi
========================================================================


operation group: 833/3980
    hia12_ndio1_tmp11 = NOT hia12_ndio1_tmp10 VTULN_LL
========================================================================


operation group: 834/3980
    hia12_ndio1_tmp12 = NOT hia12_ndio1_tmp11 VTULP_LL
========================================================================


operation group: 835/3980
    hia12_ndio1_tmp13 = NOT hia12_ndio1_tmp12 VTLN_LL
========================================================================


operation group: 836/3980
    hia12_ndio1_tmp14 = NOT hia12_ndio1_tmp13 VTLP_LL
========================================================================


operation group: 837/3980
    hia12_ndio1_tmp15 = NOT hia12_ndio1_tmp14 PPi
========================================================================


operation group: 838/3980
    hia12_ndio1_tmp16 = NOT hia12_ndio1_tmp15 VAR
========================================================================


operation group: 839/3980
    hia12_ndio1_tmp17 = NOT hia12_ndio1_tmp16 IBJTDMY
========================================================================


operation group: 840/3980
    hia12_ndio1_tmp18 = NOT hia12_ndio1_tmp17 DIODMY
========================================================================


operation group: 841/3980
    hia12_ndio1_tmp19 = NOT hia12_ndio1_tmp18 SR_ESD
========================================================================


operation group: 842/3980
    hia12_ndio1_tmp20 = NOT hia12_ndio1_tmp19 SDI
========================================================================


operation group: 843/3980
    hia12_ndio1_tmp21 = AND hia12_ndio1_tmp20 HIA_DUMMY
========================================================================


operation group: 844/3980
    hia12_ndio1 = NOT hia12_ndio1_tmp21 SDI_2
========================================================================


operation group: 845/3980
    hia12_ndio = AND hia_ndio1 hia12_ndio1
========================================================================


operation group: 846/3980
    hia12_ndio_r = SELECT -interact hia12_ndio_r1 hia12_ndio
========================================================================


operation group: 847/3980
    all_ndio_rec3 = OR all_ndio_rec2 hia12_ndio_r
========================================================================


operation group: 848/3980
    hia12_ndio_ntn1_tmp01 = NOT OD12 DNW
========================================================================


operation group: 849/3980
    hia12_ndio_ntn1_tmp02 = NOT hia12_ndio_ntn1_tmp01 NW
========================================================================


operation group: 850/3980
    hia12_ndio_ntn1_tmp03 = AND hia12_ndio_ntn1_tmp02 NT_N
========================================================================


operation group: 851/3980
    hia12_ndio_ntn1_tmp04 = NOT hia12_ndio_ntn1_tmp03 VTEL_Ni
========================================================================


operation group: 852/3980
    hia12_ndio_ntn1_tmp05 = NOT hia12_ndio_ntn1_tmp04 VTEL_Pi
========================================================================


operation group: 853/3980
    hia12_ndio_ntn1_tmp06 = NOT hia12_ndio_ntn1_tmp05 VTUL_Ni
========================================================================


operation group: 854/3980
    hia12_ndio_ntn1_tmp07 = NOT hia12_ndio_ntn1_tmp06 VTUL_Pi
========================================================================


operation group: 855/3980
    hia12_ndio_ntn1_tmp08 = NOT hia12_ndio_ntn1_tmp07 VTL_Ni
========================================================================


operation group: 856/3980
    hia12_ndio_ntn1_tmp09 = NOT hia12_ndio_ntn1_tmp08 VTL_Pi
========================================================================


operation group: 857/3980
    hia12_ndio_ntn1_tmp10 = NOT hia12_ndio_ntn1_tmp09 VTS_Ni
========================================================================


operation group: 858/3980
    hia12_ndio_ntn1_tmp11 = NOT hia12_ndio_ntn1_tmp10 VTS_Pi
========================================================================


operation group: 859/3980
    hia12_ndio_ntn1_tmp12 = NOT hia12_ndio_ntn1_tmp11 VTULN_LL
========================================================================


operation group: 860/3980
    hia12_ndio_ntn1_tmp13 = NOT hia12_ndio_ntn1_tmp12 VTULP_LL
========================================================================


operation group: 861/3980
    hia12_ndio_ntn1_tmp14 = NOT hia12_ndio_ntn1_tmp13 VTLN_LL
========================================================================


operation group: 862/3980
    hia12_ndio_ntn1_tmp15 = NOT hia12_ndio_ntn1_tmp14 VTLP_LL
========================================================================


operation group: 863/3980
    hia12_ndio_ntn1_tmp16 = NOT hia12_ndio_ntn1_tmp15 PPi
========================================================================


operation group: 864/3980
    hia12_ndio_ntn1_tmp17 = NOT hia12_ndio_ntn1_tmp16 VAR
========================================================================


operation group: 865/3980
    hia12_ndio_ntn1_tmp18 = NOT hia12_ndio_ntn1_tmp17 IBJTDMY
========================================================================


operation group: 866/3980
    hia12_ndio_ntn1_tmp19 = NOT hia12_ndio_ntn1_tmp18 DIODMY
========================================================================


operation group: 867/3980
    hia12_ndio_ntn1_tmp20 = NOT hia12_ndio_ntn1_tmp19 SR_ESD
========================================================================


operation group: 868/3980
    hia12_ndio_ntn1_tmp21 = NOT hia12_ndio_ntn1_tmp20 SDI
========================================================================


operation group: 869/3980
    hia12_ndio_ntn1_tmp22 = AND hia12_ndio_ntn1_tmp21 HIA_DUMMY
========================================================================


operation group: 870/3980
    hia12_ndio_ntn1 = NOT hia12_ndio_ntn1_tmp22 SDI_2
========================================================================


operation group: 871/3980
    hia12_ndio_ntn = AND hia_ndio1 hia12_ndio_ntn1
========================================================================


operation group: 872/3980
    hia12_ndio_ntn_r = SELECT -interact hia12_ndio_r1 hia12_ndio_ntn
========================================================================


operation group: 873/3980
    all_ndio_rec = OR all_ndio_rec3 hia12_ndio_ntn_r
========================================================================


operation group: 874/3980
    pdio_r1_tmp02 = AND ndio_r1_tmp01 NW
========================================================================


operation group: 875/3980
    pdio_r1_tmp03 = NOT pdio_r1_tmp02 NT_N
========================================================================


operation group: 876/3980
    pdio_r1_tmp04 = NOT pdio_r1_tmp03 OD12
========================================================================


operation group: 877/3980
    pdio_r1_tmp05 = NOT pdio_r1_tmp04 VTEL_Ni
========================================================================


operation group: 878/3980
    pdio_r1_tmp06 = NOT pdio_r1_tmp05 VTEL_Pi
========================================================================


operation group: 879/3980
    pdio_r1_tmp07 = NOT pdio_r1_tmp06 VTUL_Ni
========================================================================


operation group: 880/3980
    pdio_r1_tmp08 = NOT pdio_r1_tmp07 VTL_Ni
========================================================================


operation group: 881/3980
    pdio_r1_tmp09 = NOT pdio_r1_tmp08 VTL_Pi
========================================================================


operation group: 882/3980
    pdio_r1_tmp10 = NOT pdio_r1_tmp09 VTS_Ni
========================================================================


operation group: 883/3980
    pdio_r1_tmp11 = NOT pdio_r1_tmp10 VTS_Pi
========================================================================


operation group: 884/3980
    pdio_r1_tmp12 = NOT pdio_r1_tmp11 VTULN_LL
========================================================================


operation group: 885/3980
    pdio_r1_tmp13 = NOT pdio_r1_tmp12 VTULP_LL
========================================================================


operation group: 886/3980
    pdio_r1_tmp14 = NOT pdio_r1_tmp13 VTLN_LL
========================================================================


operation group: 887/3980
    pdio_r1_tmp15 = NOT pdio_r1_tmp14 VTLP_LL
========================================================================


operation group: 888/3980
    pdio_r1_tmp16 = NOT pdio_r1_tmp15 NPi
========================================================================


operation group: 889/3980
    pdio_r1_tmp17 = AND pdio_r1_tmp16 PPi
========================================================================


operation group: 890/3980
    pdio_r1_tmp18 = NOT pdio_r1_tmp17 OD12_15
========================================================================


operation group: 891/3980
    pdio_r1_tmp19 = NOT pdio_r1_tmp18 VAR
========================================================================


operation group: 892/3980
    pdio_r1_tmp20 = NOT pdio_r1_tmp19 IBJTDMY
========================================================================


operation group: 893/3980
    pdio_r1_tmp21 = AND pdio_r1_tmp20 DIODMY
========================================================================


operation group: 894/3980
    pdio_r1_tmp22 = NOT pdio_r1_tmp21 SR_ESD
========================================================================


operation group: 895/3980
    pdio_r1_tmp23 = NOT pdio_r1_tmp22 SDI
========================================================================


operation group: 896/3980
    pdio_r1_tmp24 = NOT pdio_r1_tmp23 HIA_DUMMY
========================================================================


operation group: 897/3980
    pdio_r1 = NOT pdio_r1_tmp24 SDI_2
========================================================================


operation group: 898/3980
    pdio_r = SELECT -interact pdio_r1 VTUL_Pi
========================================================================


operation group: 899/3980
    pdio_12_r_tmp04 = AND pdio_r1_tmp03 OD12
========================================================================


operation group: 900/3980
    pdio_12_r_tmp05 = NOT pdio_12_r_tmp04 VTEL_Ni
========================================================================


operation group: 901/3980
    pdio_12_r_tmp06 = NOT pdio_12_r_tmp05 VTEL_Pi
========================================================================


operation group: 902/3980
    pdio_12_r_tmp07 = NOT pdio_12_r_tmp06 VTUL_Ni
========================================================================


operation group: 903/3980
    pdio_12_r_tmp08 = NOT pdio_12_r_tmp07 VTUL_Pi
========================================================================


operation group: 904/3980
    pdio_12_r_tmp09 = NOT pdio_12_r_tmp08 VTL_Ni
========================================================================


operation group: 905/3980
    pdio_12_r_tmp10 = NOT pdio_12_r_tmp09 VTL_Pi
========================================================================


operation group: 906/3980
    pdio_12_r_tmp11 = NOT pdio_12_r_tmp10 VTS_Ni
========================================================================


operation group: 907/3980
    pdio_12_r_tmp12 = NOT pdio_12_r_tmp11 VTS_Pi
========================================================================


operation group: 908/3980
    pdio_12_r_tmp13 = NOT pdio_12_r_tmp12 VTULN_LL
========================================================================


operation group: 909/3980
    pdio_12_r_tmp14 = NOT pdio_12_r_tmp13 VTULP_LL
========================================================================


operation group: 910/3980
    pdio_12_r_tmp15 = NOT pdio_12_r_tmp14 VTLN_LL
========================================================================


operation group: 911/3980
    pdio_12_r_tmp16 = NOT pdio_12_r_tmp15 VTLP_LL
========================================================================


operation group: 912/3980
    pdio_12_r_tmp17 = NOT pdio_12_r_tmp16 NPi
========================================================================


operation group: 913/3980
    pdio_12_r_tmp18 = AND pdio_12_r_tmp17 PPi
========================================================================


operation group: 914/3980
    pdio_12_r_tmp19 = NOT pdio_12_r_tmp18 VAR
========================================================================


operation group: 915/3980
    pdio_12_r_tmp20 = NOT pdio_12_r_tmp19 IBJTDMY
========================================================================


operation group: 916/3980
    pdio_12_r_tmp21 = AND pdio_12_r_tmp20 DIODMY
========================================================================


operation group: 917/3980
    pdio_12_r_tmp22 = NOT pdio_12_r_tmp21 SR_ESD
========================================================================


operation group: 918/3980
    pdio_12_r_tmp23 = NOT pdio_12_r_tmp22 SDI
========================================================================


operation group: 919/3980
    pdio_12_r_tmp24 = NOT pdio_12_r_tmp23 HIA_DUMMY
========================================================================


operation group: 920/3980
    pdio_12_r = NOT pdio_12_r_tmp24 SDI_2
========================================================================


operation group: 921/3980
    all_pdio_rec1 = OR pdio_r pdio_12_r
========================================================================


operation group: 922/3980
    hia_pdio0 = SELECT -interact tpdiff_ori diff
========================================================================


operation group: 923/3980
    hia_pdio1 = SELECT -interact hia_pdio0 ODi
========================================================================


operation group: 924/3980
    hia12_pdio1_tmp01 = AND OD12 NW
========================================================================


operation group: 925/3980
    hia12_pdio1_tmp02 = NOT hia12_pdio1_tmp01 NT_N
========================================================================


operation group: 926/3980
    hia12_pdio1_tmp03 = NOT hia12_pdio1_tmp02 VTEL_Ni
========================================================================


operation group: 927/3980
    hia12_pdio1_tmp04 = NOT hia12_pdio1_tmp03 VTEL_Pi
========================================================================


operation group: 928/3980
    hia12_pdio1_tmp05 = NOT hia12_pdio1_tmp04 VTUL_Ni
========================================================================


operation group: 929/3980
    hia12_pdio1_tmp06 = NOT hia12_pdio1_tmp05 VTUL_Pi
========================================================================


operation group: 930/3980
    hia12_pdio1_tmp07 = NOT hia12_pdio1_tmp06 VTL_Ni
========================================================================


operation group: 931/3980
    hia12_pdio1_tmp08 = NOT hia12_pdio1_tmp07 VTL_Pi
========================================================================


operation group: 932/3980
    hia12_pdio1_tmp09 = NOT hia12_pdio1_tmp08 VTS_Ni
========================================================================


operation group: 933/3980
    hia12_pdio1_tmp10 = NOT hia12_pdio1_tmp09 VTS_Pi
========================================================================


operation group: 934/3980
    hia12_pdio1_tmp11 = NOT hia12_pdio1_tmp10 VTULN_LL
========================================================================


operation group: 935/3980
    hia12_pdio1_tmp12 = NOT hia12_pdio1_tmp11 VTULP_LL
========================================================================


operation group: 936/3980
    hia12_pdio1_tmp13 = NOT hia12_pdio1_tmp12 VTLN_LL
========================================================================


operation group: 937/3980
    hia12_pdio1_tmp14 = NOT hia12_pdio1_tmp13 VTLP_LL
========================================================================


operation group: 938/3980
    hia12_pdio1_tmp15 = NOT hia12_pdio1_tmp14 NPi
========================================================================


operation group: 939/3980
    hia12_pdio1_tmp16 = NOT hia12_pdio1_tmp15 VAR
========================================================================


operation group: 940/3980
    hia12_pdio1_tmp17 = NOT hia12_pdio1_tmp16 IBJTDMY
========================================================================


operation group: 941/3980
    hia12_pdio1_tmp18 = NOT hia12_pdio1_tmp17 DIODMY
========================================================================


operation group: 942/3980
    hia12_pdio1_tmp19 = NOT hia12_pdio1_tmp18 SR_ESD
========================================================================


operation group: 943/3980
    hia12_pdio1_tmp20 = NOT hia12_pdio1_tmp19 SDI
========================================================================


operation group: 944/3980
    hia12_pdio1_tmp21 = AND hia12_pdio1_tmp20 HIA_DUMMY
========================================================================


operation group: 945/3980
    hia12_pdio1 = NOT hia12_pdio1_tmp21 SDI_2
========================================================================


operation group: 946/3980
    hia12_pdio = AND hia_pdio1 hia12_pdio1
========================================================================


operation group: 947/3980
    hia12_pdio_r = SELECT -interact hia12_ndio_r1 hia12_pdio
========================================================================


operation group: 948/3980
    all_pdio_rec = OR all_pdio_rec1 hia12_pdio_r
========================================================================


operation group: 949/3980
    all_diode_rec = OR all_ndio_rec all_pdio_rec
========================================================================


operation group: 950/3980
    tndiff_dio1 = SELECT -interact tndiff_ori all_diode_rec
========================================================================


operation group: 951/3980
    tndiff_dio = AND tndiff_dio1 diff
========================================================================


operation group: 952/3980
    tndiff1 = NOT tndiff_ori tndiff_dio
========================================================================


operation group: 953/3980
    BJTDMY1 = OR BJTDMYi IBJTDMY
========================================================================


operation group: 954/3980
    BJTDMY = NOT BJTDMY1 SR_DOD
========================================================================


operation group: 955/3980
    tndiff_bjt = SELECT -interact tndiff_ori BJTDMY
========================================================================


operation group: 956/3980
    tndiff2 = NOT tndiff1 tndiff_bjt
========================================================================


operation group: 957/3980
    tndiff_sdi1 = AND tndiff_ori SDI_2
========================================================================


operation group: 958/3980
    poly_rc = COPY POx
========================================================================


operation group: 959/3980
    realpo = NOT poly_rc SR_DPO
========================================================================


operation group: 960/3980
    dumpo1 = SELECT -inside poly_rc diff
========================================================================


operation group: 961/3980
    dumpo2 = SELECT -interact dumpo1 VGi -not
========================================================================


operation group: 962/3980
    gate1a = NOT realpo dumpo2
========================================================================


operation group: 963/3980
    gate1 = AND gate1a mdiff
========================================================================


operation group: 964/3980
    gate_a = NOT gate1 SRM_all
========================================================================


operation group: 965/3980
    gate = NOT gate_a RFDMY
========================================================================


operation group: 966/3980
    NWDMY = OR NWDMYi NWDMY1
========================================================================


operation group: 967/3980
    nxwell = NOT NW NWDMY
========================================================================


operation group: 968/3980
    gatennw = NOT gate nxwell
========================================================================


operation group: 969/3980
    tngate0 = AND gatennw NP
========================================================================


operation group: 970/3980
    mos_exclude_layer1 = OR VAR BJTDMY
========================================================================


operation group: 971/3980
    mos_exclude_layer2 = OR mos_exclude_layer1 DIODMY
========================================================================


operation group: 972/3980
    mos_exclude_layer3 = OR mos_exclude_layer2 GATED
========================================================================


operation group: 973/3980
    mos_exclude_layer4 = OR mos_exclude_layer3 NWDMY
========================================================================


operation group: 974/3980
    mos_exclude_layer = OR mos_exclude_layer4 HIA_DUMMY
========================================================================


operation group: 975/3980
    tngate1 = NOT tngate0 mos_exclude_layer
========================================================================


operation group: 976/3980
    PODE_GATE = AND PODE_GATEi POx
========================================================================


operation group: 977/3980
    tngate2 = NOT tngate1 PODE_GATE
========================================================================


operation group: 978/3980
    ngate_hia_reg = SELECT -interact tngate2 SDI_2
    tngate3a = SELECT -interact tngate2 SDI_2 -not
========================================================================


operation group: 979/3980
    ngate_hia12_mac_tmp01 = NOT ngate_hia_reg DNW
========================================================================


operation group: 980/3980
    ngate_hia12_mac_tmp02 = AND ngate_hia12_mac_tmp01 OD
========================================================================


operation group: 981/3980
    ngate_hia12_mac_tmp03 = NOT ngate_hia12_mac_tmp02 NW
========================================================================


operation group: 982/3980
    ngate_hia12_mac_tmp04 = NOT ngate_hia12_mac_tmp03 NT_N
========================================================================


operation group: 983/3980
    ngate_hia12_mac_tmp05 = AND ngate_hia12_mac_tmp04 OD12
========================================================================


operation group: 984/3980
    PO = NOT POx SR_DPO
========================================================================


operation group: 985/3980
    ngate_hia12_mac_tmp06 = AND ngate_hia12_mac_tmp05 PO
========================================================================


operation group: 986/3980
    ngate_hia12_mac_tmp07 = NOT ngate_hia12_mac_tmp06 VTEL_Ni
========================================================================


operation group: 987/3980
    ngate_hia12_mac_tmp08 = NOT ngate_hia12_mac_tmp07 VTEL_Pi
========================================================================


operation group: 988/3980
    ngate_hia12_mac_tmp09 = NOT ngate_hia12_mac_tmp08 VTUL_Ni
========================================================================


operation group: 989/3980
    ngate_hia12_mac_tmp10 = NOT ngate_hia12_mac_tmp09 VTUL_Pi
========================================================================


operation group: 990/3980
    ngate_hia12_mac_tmp11 = NOT ngate_hia12_mac_tmp10 VTL_Ni
========================================================================


operation group: 991/3980
    ngate_hia12_mac_tmp12 = NOT ngate_hia12_mac_tmp11 VTL_Pi
========================================================================


operation group: 992/3980
    ngate_hia12_mac_tmp13 = NOT ngate_hia12_mac_tmp12 VTS_Ni
========================================================================


operation group: 993/3980
    ngate_hia12_mac_tmp14 = NOT ngate_hia12_mac_tmp13 VTS_Pi
========================================================================


operation group: 994/3980
    ngate_hia12_mac_tmp15 = NOT ngate_hia12_mac_tmp14 VTULN_LL
========================================================================


operation group: 995/3980
    ngate_hia12_mac_tmp16 = NOT ngate_hia12_mac_tmp15 VTULP_LL
========================================================================


operation group: 996/3980
    ngate_hia12_mac_tmp17 = NOT ngate_hia12_mac_tmp16 VTLN_LL
========================================================================


operation group: 997/3980
    ngate_hia12_mac_tmp18 = NOT ngate_hia12_mac_tmp17 VTLP_LL
========================================================================


operation group: 998/3980
    ngate_hia12_mac_tmp19 = AND ngate_hia12_mac_tmp18 NPi
========================================================================


operation group: 999/3980
    ngate_hia12_mac_tmp20 = NOT ngate_hia12_mac_tmp19 PPi
========================================================================


operation group: 1000/3980
    ngate_hia12_mac_tmp21 = NOT ngate_hia12_mac_tmp20 VAR
========================================================================


operation group: 1001/3980
    ngate_hia12_mac_tmp22 = NOT ngate_hia12_mac_tmp21 IBJTDMY
========================================================================


operation group: 1002/3980
    ngate_hia12_mac_tmp23 = NOT ngate_hia12_mac_tmp22 DIODMY
========================================================================


operation group: 1003/3980
    ngate_hia12_mac_tmp24 = AND ngate_hia12_mac_tmp23 SR_ESD
========================================================================


operation group: 1004/3980
    ngate_hia12_mac_tmp25 = AND ngate_hia12_mac_tmp24 SDI
========================================================================


operation group: 1005/3980
    ngate_hia12_mac = NOT ngate_hia12_mac_tmp25 HIA_DUMMY
========================================================================


operation group: 1006/3980
    ngate_hia = COPY ngate_hia12_mac
========================================================================


operation group: 1007/3980
    tndiff_sdi = SELECT -interact tndiff_sdi1 ngate_hia
========================================================================


operation group: 1008/3980
    tndiff_all = NOT tndiff2 tndiff_sdi
========================================================================


operation group: 1009/3980
    VAR_RF1 = AND VAR RFDMY
========================================================================


operation group: 1010/3980
    VAR_RF2 = SELECT -interact VAR_RF1 gate_a
========================================================================


operation group: 1011/3980
    dc3_nelvt = COPY dc3_np
========================================================================


operation group: 1012/3980
    dc2_nsvt = COPY dc2_io_fb2_np
========================================================================


operation group: 1013/3980
    dc_vt_all1 = OR dc3_nelvt dc2_nsvt
========================================================================


operation group: 1014/3980
    dc2_pelvt = OR dc2_io_pp dc2_io_fb2_pp
========================================================================


operation group: 1015/3980
    final_dc_pelvt1 = NOT DC1 DC3
========================================================================


operation group: 1016/3980
    final_dc_pelvt2 = OR dc2_pelvt final_dc_pelvt1
========================================================================


operation group: 1017/3980
    dc3_pelvt = COPY dc3_pp
========================================================================


operation group: 1018/3980
    final_dc_pelvt3 = OR final_dc_pelvt2 dc3_pelvt
========================================================================


operation group: 1019/3980
    final_dc_pelvt = OR final_dc_pelvt3 DC_OTHERS
========================================================================


operation group: 1020/3980
    dc_vt_all = OR dc_vt_all1 final_dc_pelvt
========================================================================


operation group: 1021/3980
    VTUL_P = NOT VTUL_Pi dc_vt_all
========================================================================


operation group: 1022/3980
    VTEL_P1 = NOT VTEL_Pi dc_vt_all
========================================================================


operation group: 1023/3980
    VTEL_P = OR VTEL_P1 final_dc_pelvt
========================================================================


operation group: 1024/3980
    P_ul_shift_edge1 = EDGE_BOOLEAN VTUL_P VTEL_P -coincident_only
========================================================================


operation group: 1025/3980
    Small_Poly3 = AND POx OD
========================================================================


operation group: 1026/3980
    P_ul_shift_edge2 = EDGE_BOOLEAN P_ul_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1027/3980
    P_ul_shift_edge = EDGE_SELECT P_ul_shift_edge1 P_ul_shift_edge2 -coincident_only
========================================================================


operation group: 1028/3980
    VTULP_exp = EDGE_EXPAND P_ul_shift_edge -outside_by 0.003
========================================================================


operation group: 1029/3980
    VTULP_1 = OR VTUL_P VTULP_exp
========================================================================


operation group: 1030/3980
    VTS_P = NOT VTS_Pi dc_vt_all
========================================================================


operation group: 1031/3980
    vt_abut_p1 = OR VTEL_P VTUL_P
========================================================================


operation group: 1032/3980
    VTUL_PLL = NOT VTULP_LL dc_vt_all
========================================================================


operation group: 1033/3980
    vt_abut_p2 = OR vt_abut_p1 VTUL_PLL
========================================================================


operation group: 1034/3980
    VTL_P = NOT VTL_Pi dc_vt_all
========================================================================


operation group: 1035/3980
    vt_abut_p3 = OR vt_abut_p2 VTL_P
========================================================================


operation group: 1036/3980
    VTL_PLL = NOT VTLP_LL dc_vt_all
========================================================================


operation group: 1037/3980
    vt_abut_p4 = OR vt_abut_p3 VTL_PLL
========================================================================


operation group: 1038/3980
    P_s_shift_edge1 = EDGE_BOOLEAN VTS_P vt_abut_p4 -coincident_only
========================================================================


operation group: 1039/3980
    P_s_shift_edge2 = EDGE_BOOLEAN P_s_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1040/3980
    P_s_shift_edge = EDGE_SELECT P_s_shift_edge1 P_s_shift_edge2 -coincident_only
========================================================================


operation group: 1041/3980
    VTSP_exp = EDGE_EXPAND P_s_shift_edge -outside_by 0.003
========================================================================


operation group: 1042/3980
    vt_abut_exl_p1 = COPY VTSP_exp
========================================================================


operation group: 1043/3980
    P_lll_shift_edge1 = EDGE_BOOLEAN VTL_PLL vt_abut_p3 -coincident_only
========================================================================


operation group: 1044/3980
    P_lll_shift_edge2 = EDGE_BOOLEAN P_lll_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1045/3980
    P_lll_shift_edge = EDGE_SELECT P_lll_shift_edge1 P_lll_shift_edge2 -coincident_only
========================================================================


operation group: 1046/3980
    VTLPLL_exp = EDGE_EXPAND P_lll_shift_edge -outside_by 0.003
========================================================================


operation group: 1047/3980
    vt_abut_exl_p2 = OR vt_abut_exl_p1 VTLPLL_exp
========================================================================


operation group: 1048/3980
    P_l_shift_edge1 = EDGE_BOOLEAN VTL_P vt_abut_p2 -coincident_only
========================================================================


operation group: 1049/3980
    P_l_shift_edge2 = EDGE_BOOLEAN P_l_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1050/3980
    P_l_shift_edge = EDGE_SELECT P_l_shift_edge1 P_l_shift_edge2 -coincident_only
========================================================================


operation group: 1051/3980
    VTLP_exp = EDGE_EXPAND P_l_shift_edge -outside_by 0.003
========================================================================


operation group: 1052/3980
    vt_abut_exl_p3 = OR vt_abut_exl_p2 VTLP_exp
========================================================================


operation group: 1053/3980
    P_ulll_shift_edge1 = EDGE_BOOLEAN VTUL_PLL vt_abut_p1 -coincident_only
========================================================================


operation group: 1054/3980
    P_ulll_shift_edge2 = EDGE_BOOLEAN P_ulll_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1055/3980
    P_ulll_shift_edge = EDGE_SELECT P_ulll_shift_edge1 P_ulll_shift_edge2 -coincident_only
========================================================================


operation group: 1056/3980
    VTULPLL_exp = EDGE_EXPAND P_ulll_shift_edge -outside_by 0.003
========================================================================


operation group: 1057/3980
    vt_abut_exl_p4 = OR vt_abut_exl_p3 VTULPLL_exp
========================================================================


operation group: 1058/3980
    VTULP = NOT VTULP_1 vt_abut_exl_p4
========================================================================


operation group: 1059/3980
    VAR_RF3 = SELECT -interact VAR_RF2 VTULP
========================================================================


operation group: 1060/3980
    VTUL_N = NOT VTUL_Ni dc_vt_all
========================================================================


operation group: 1061/3980
    VTEL_N1 = NOT VTEL_Ni dc_vt_all
========================================================================


operation group: 1062/3980
    VTEL_N = OR VTEL_N1 dc3_nelvt
========================================================================


operation group: 1063/3980
    N_ul_shift_edge1 = EDGE_BOOLEAN VTUL_N VTEL_N -coincident_only
========================================================================


operation group: 1064/3980
    N_ul_shift_edge2 = EDGE_BOOLEAN N_ul_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1065/3980
    N_ul_shift_edge = EDGE_SELECT N_ul_shift_edge1 N_ul_shift_edge2 -coincident_only
========================================================================


operation group: 1066/3980
    VTULN_exp = EDGE_EXPAND N_ul_shift_edge -outside_by 0.003
========================================================================


operation group: 1067/3980
    VTULN_1 = OR VTUL_N VTULN_exp
========================================================================


operation group: 1068/3980
    VTS_N1 = NOT VTS_Ni dc_vt_all
========================================================================


operation group: 1069/3980
    VTS_N = OR VTS_N1 dc2_nsvt
========================================================================


operation group: 1070/3980
    vt_abut_n1 = OR VTEL_N VTUL_N
========================================================================


operation group: 1071/3980
    VTUL_NLL = NOT VTULN_LL dc_vt_all
========================================================================


operation group: 1072/3980
    vt_abut_n2 = OR vt_abut_n1 VTUL_NLL
========================================================================


operation group: 1073/3980
    VTL_N = NOT VTL_Ni dc_vt_all
========================================================================


operation group: 1074/3980
    vt_abut_n3 = OR vt_abut_n2 VTL_N
========================================================================


operation group: 1075/3980
    VTL_NLL = NOT VTLN_LL dc_vt_all
========================================================================


operation group: 1076/3980
    vt_abut_n4 = OR vt_abut_n3 VTL_NLL
========================================================================


operation group: 1077/3980
    N_s_shift_edge1 = EDGE_BOOLEAN VTS_N vt_abut_n4 -coincident_only
========================================================================


operation group: 1078/3980
    N_s_shift_edge2 = EDGE_BOOLEAN N_s_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1079/3980
    N_s_shift_edge = EDGE_SELECT N_s_shift_edge1 N_s_shift_edge2 -coincident_only
========================================================================


operation group: 1080/3980
    VTSN_exp = EDGE_EXPAND N_s_shift_edge -outside_by 0.003
========================================================================


operation group: 1081/3980
    vt_abut_exl_n1 = COPY VTSN_exp
========================================================================


operation group: 1082/3980
    N_lll_shift_edge1 = EDGE_BOOLEAN VTL_NLL vt_abut_n3 -coincident_only
========================================================================


operation group: 1083/3980
    N_lll_shift_edge2 = EDGE_BOOLEAN N_lll_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1084/3980
    N_lll_shift_edge = EDGE_SELECT N_lll_shift_edge1 N_lll_shift_edge2 -coincident_only
========================================================================


operation group: 1085/3980
    VTLNLL_exp = EDGE_EXPAND N_lll_shift_edge -outside_by 0.003
========================================================================


operation group: 1086/3980
    vt_abut_exl_n2 = OR vt_abut_exl_n1 VTLNLL_exp
========================================================================


operation group: 1087/3980
    N_l_shift_edge1 = EDGE_BOOLEAN VTL_N vt_abut_n2 -coincident_only
========================================================================


operation group: 1088/3980
    N_l_shift_edge2 = EDGE_BOOLEAN N_l_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1089/3980
    N_l_shift_edge = EDGE_SELECT N_l_shift_edge1 N_l_shift_edge2 -coincident_only
========================================================================


operation group: 1090/3980
    VTLN_exp = EDGE_EXPAND N_l_shift_edge -outside_by 0.003
========================================================================


operation group: 1091/3980
    vt_abut_exl_n3 = OR vt_abut_exl_n2 VTLN_exp
========================================================================


operation group: 1092/3980
    N_ulll_shift_edge1 = EDGE_BOOLEAN VTUL_NLL vt_abut_n1 -coincident_only
========================================================================


operation group: 1093/3980
    N_ulll_shift_edge2 = EDGE_BOOLEAN N_ulll_shift_edge1 Small_Poly3 -inside
========================================================================


operation group: 1094/3980
    N_ulll_shift_edge = EDGE_SELECT N_ulll_shift_edge1 N_ulll_shift_edge2 -coincident_only
========================================================================


operation group: 1095/3980
    VTULNLL_exp = EDGE_EXPAND N_ulll_shift_edge -outside_by 0.003
========================================================================


operation group: 1096/3980
    vt_abut_exl_n4 = OR vt_abut_exl_n3 VTULNLL_exp
========================================================================


operation group: 1097/3980
    VTULN = NOT VTULN_1 vt_abut_exl_n4
========================================================================


operation group: 1098/3980
    VAR_RF4 = SELECT -interact VAR_RF3 VTULN
========================================================================


operation group: 1099/3980
    vt_abut_exl_n5 = OR vt_abut_exl_n4 VTULN_exp
========================================================================


operation group: 1100/3980
    VTELN = NOT VTEL_N vt_abut_exl_n5
========================================================================


operation group: 1101/3980
    rfvar_exclude_layer1 = OR NT_N VTELN
========================================================================


operation group: 1102/3980
    vt_abut_exl_p5 = OR vt_abut_exl_p4 VTULP_exp
========================================================================


operation group: 1103/3980
    VTELP = NOT VTEL_P vt_abut_exl_p5
========================================================================


operation group: 1104/3980
    rfvar_exclude_layer2 = OR rfvar_exclude_layer1 VTELP
========================================================================


operation group: 1105/3980
    VTLN_1 = OR VTL_N VTLN_exp
========================================================================


operation group: 1106/3980
    VTLN = NOT VTLN_1 vt_abut_exl_n2
========================================================================


operation group: 1107/3980
    rfvar_exclude_layer3 = OR rfvar_exclude_layer2 VTLN
========================================================================


operation group: 1108/3980
    VTLP_1 = OR VTL_P VTLP_exp
========================================================================


operation group: 1109/3980
    VTLP = NOT VTLP_1 vt_abut_exl_p2
========================================================================


operation group: 1110/3980
    rfvar_exclude_layer4 = OR rfvar_exclude_layer3 VTLP
========================================================================


operation group: 1111/3980
    VTSN = OR VTS_N VTSN_exp
========================================================================


operation group: 1112/3980
    rfvar_exclude_layer5 = OR rfvar_exclude_layer4 VTSN
========================================================================


operation group: 1113/3980
    VTSP = OR VTS_P VTSP_exp
========================================================================


operation group: 1114/3980
    rfvar_exclude_layer6 = OR rfvar_exclude_layer5 VTSP
========================================================================


operation group: 1115/3980
    VTULNLL_1 = OR VTUL_NLL VTULNLL_exp
========================================================================


operation group: 1116/3980
    VTULNLL = NOT VTULNLL_1 vt_abut_exl_n3
========================================================================


operation group: 1117/3980
    rfvar_exclude_layer7 = OR rfvar_exclude_layer6 VTULNLL
========================================================================


operation group: 1118/3980
    VTULPLL_1 = OR VTUL_PLL VTULPLL_exp
========================================================================


operation group: 1119/3980
    VTULPLL = NOT VTULPLL_1 vt_abut_exl_p3
========================================================================


operation group: 1120/3980
    rfvar_exclude_layer8 = OR rfvar_exclude_layer7 VTULPLL
========================================================================


operation group: 1121/3980
    VTLNLL_1 = OR VTL_NLL VTLNLL_exp
========================================================================


operation group: 1122/3980
    VTLNLL = NOT VTLNLL_1 vt_abut_exl_n1
========================================================================


operation group: 1123/3980
    rfvar_exclude_layer9 = OR rfvar_exclude_layer8 VTLNLL
========================================================================


operation group: 1124/3980
    VTLPLL_1 = OR VTL_PLL VTLPLL_exp
========================================================================


operation group: 1125/3980
    VTLPLL = NOT VTLPLL_1 vt_abut_exl_p1
========================================================================


operation group: 1126/3980
    rfvar_exclude_layer10 = OR rfvar_exclude_layer9 VTLPLL
========================================================================


operation group: 1127/3980
    rfvar_exclude_layer13 = OR rfvar_exclude_layer10 IBJTDMY
========================================================================


operation group: 1128/3980
    rfvar_exclude_layer14 = OR rfvar_exclude_layer13 DIODMY
========================================================================


operation group: 1129/3980
    rfvar_exclude_layer15 = OR rfvar_exclude_layer14 SR_ESD
========================================================================


operation group: 1130/3980
    rfvar_exclude_layer16 = OR rfvar_exclude_layer15 SDI
========================================================================


operation group: 1131/3980
    rfvar_exclude_layer17 = OR rfvar_exclude_layer16 GATED
========================================================================


operation group: 1132/3980
    rfvar_exclude_layer18 = OR rfvar_exclude_layer17 HIA_DUMMY
========================================================================


operation group: 1133/3980
    rfvar_exclude_layer = OR rfvar_exclude_layer18 SDI_2
========================================================================


operation group: 1134/3980
    VAR_RF = SELECT -interact VAR_RF4 rfvar_exclude_layer -not
========================================================================


operation group: 1135/3980
    var_nw_rf1a = AND VAR_RF nxwell
========================================================================


operation group: 1136/3980
    var_nw_rf0a = AND diffc VAR_RF
========================================================================


operation group: 1137/3980
    var_nw_rf0b = SIZE var_nw_rf0a -by 0.005
========================================================================


operation group: 1138/3980
    Small_Poly2 = AND Small_Poly3 PODE_GATE
========================================================================


operation group: 1139/3980
    var_nw_rf0c = SIZE Small_Poly2 -by 0.005
========================================================================


operation group: 1140/3980
    var_nw_rf0 = OR var_nw_rf0b var_nw_rf0c
========================================================================


operation group: 1141/3980
    var_nw_rf1 = NOT var_nw_rf1a var_nw_rf0
========================================================================


operation group: 1142/3980
    var_nw_rf12a1 = AND var_nw_rf1 OD12
========================================================================


operation group: 1143/3980
    var_nw_rf12od15a = AND var_nw_rf12a1 OD12_15
========================================================================


operation group: 1144/3980
    var_nw_rf12od15b = AND var_nw_rf12od15a DNW
========================================================================


operation group: 1145/3980
    var_nw_rf12od15 = NOT var_nw_rf12od15b VARi_Mxs
========================================================================


operation group: 1146/3980
    var_nw_rf12a = NOT var_nw_rf12a1 OD12_15
========================================================================


operation group: 1147/3980
    var_nw_rf121 = AND var_nw_rf12a DNW
========================================================================


operation group: 1148/3980
    var_nw_rf12 = NOT var_nw_rf121 VARi_Mxs
========================================================================


operation group: 1149/3980
    OD2 = COPY OD12
========================================================================


operation group: 1150/3980
    var_nw_rfa = NOT var_nw_rf1 OD2
========================================================================


operation group: 1151/3980
    var_nw_rfb = AND var_nw_rfa DNW
========================================================================


operation group: 1152/3980
    var_nw_rf = NOT var_nw_rfb VARi_Mxs
========================================================================


operation group: 1153/3980
    var_nw_rf12od15_nw1 = NOT var_nw_rf12od15a DNW
========================================================================


operation group: 1154/3980
    var_nw_rf12od15_nw = NOT var_nw_rf12od15_nw1 VARi_Mxs
========================================================================


operation group: 1155/3980
    var_nw_rf12_nw1 = NOT var_nw_rf12a DNW
========================================================================


operation group: 1156/3980
    var_nw_rf12_nw = NOT var_nw_rf12_nw1 VARi_Mxs
========================================================================


operation group: 1157/3980
    var_nw_rf_nw1 = NOT var_nw_rfa DNW
========================================================================


operation group: 1158/3980
    var_nw_rf_nw = NOT var_nw_rf_nw1 VARi_Mxs
========================================================================


operation group: 1159/3980
    EXT_OD_CORN = EXTE OD -lt 0.0001 -abut eq 90 -output region -intersecting only
========================================================================


operation group: 1160/3980
    Small_Poly = SELECT -interact Small_Poly2 EXT_OD_CORN
========================================================================


operation group: 1161/3980
    Small_gate_edge1 = EDGE_BOOLEAN Small_Poly OD -inside
========================================================================


operation group: 1162/3980
    Small_gate_edge = EDGE_SELECT Small_gate_edge1 PO -coincident_only
========================================================================


operation group: 1163/3980
    Pre_Small_gate1 = INTE Small_gate_edge -lt 0.221 -metric opposite -para only -output region
========================================================================


operation group: 1164/3980
    INT_OD_CORN = INTE OD -lt 0.0001 -abut eq 90 -output region -intersecting only
========================================================================


operation group: 1165/3980
    Mpode_gate1 = SELECT -interact Small_Poly2 INT_OD_CORN -not
========================================================================


operation group: 1166/3980
    Mpode_gate = SELECT -interact Mpode_gate1 EXT_OD_CORN -not
========================================================================


operation group: 1167/3980
    Pre_Small_gate = OR Pre_Small_gate1 Mpode_gate
========================================================================


operation group: 1168/3980
    PODE_3T_1 = NOT PODE_GATE Pre_Small_gate
========================================================================


operation group: 1169/3980
    PODE_3T = AND PODE_3T_1 OD
========================================================================


operation group: 1170/3980
    ppode_edge1 = EDGE_SELECT PODE_3T tpdiff_ori -coincident_only
========================================================================


operation group: 1171/3980
    ppode_edge2 = EDGE_EXPAND ppode_edge1 -outside_by 0.001
========================================================================


operation group: 1172/3980
    ppode_edge3 = NOT tpdiff_ori ppode_edge2
========================================================================


operation group: 1173/3980
    ppode_edge = NOT tpdiff_ori ppode_edge3
========================================================================


operation group: 1174/3980
    gatenw = AND gate nxwell
========================================================================


operation group: 1175/3980
    tpgate0 = AND gatenw PP
========================================================================


operation group: 1176/3980
    tpgate1 = NOT tpgate0 mos_exclude_layer
========================================================================


operation group: 1177/3980
    ppode_mac_gate1 = AND tpgate1 PODE_3T
========================================================================


operation group: 1178/3980
    ppode_12_mac_gate1 = AND ppode_mac_gate1 OD12
========================================================================


operation group: 1179/3980
    ppode_12od15_mac_gate = AND ppode_12_mac_gate1 OD12_15
========================================================================


operation group: 1180/3980
    ppode_12od15_mac_gate_edge = SELECT -interact ppode_edge ppode_12od15_mac_gate
========================================================================


operation group: 1181/3980
    ppode_12_mac_gate = NOT ppode_12_mac_gate1 OD12_15
========================================================================


operation group: 1182/3980
    ppode_12_mac_gate_edge = SELECT -interact ppode_edge ppode_12_mac_gate
========================================================================


operation group: 1183/3980
    ppode_mac_gate2 = NOT ppode_mac_gate1 OD2
========================================================================


operation group: 1184/3980
    ppode_ulvtll_mac_gate1 = SELECT -interact ppode_mac_gate2 VTUL_PLL
========================================================================


operation group: 1185/3980
    ppode_ulvtll_mac_gate3 = SELECT -interact ppode_ulvtll_mac_gate1 VTS_P -not
========================================================================


operation group: 1186/3980
    ppode_ulvtll_mac_gate4 = SELECT -interact ppode_ulvtll_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1187/3980
    ppode_ulvtll_mac_gate = SELECT -interact ppode_ulvtll_mac_gate4 VTL_P -not
========================================================================


operation group: 1188/3980
    ppode_ulvtll_mac_gate_edge = SELECT -interact ppode_edge ppode_ulvtll_mac_gate
========================================================================


operation group: 1189/3980
    ppode_lvtll_mac_gate1 = SELECT -interact ppode_mac_gate2 VTL_PLL
========================================================================


operation group: 1190/3980
    ppode_lvtll_mac_gate = SELECT -interact ppode_lvtll_mac_gate1 VTS_P -not
========================================================================


operation group: 1191/3980
    ppode_lvtll_mac_gate_edge = SELECT -interact ppode_edge ppode_lvtll_mac_gate
========================================================================


operation group: 1192/3980
    ppode_elvt_mac_gate1 = SELECT -interact ppode_mac_gate2 VTEL_P
========================================================================


operation group: 1193/3980
    ppode_elvt_mac_gate3 = SELECT -interact ppode_elvt_mac_gate1 VTS_P -not
========================================================================


operation group: 1194/3980
    ppode_elvt_mac_gate4 = SELECT -interact ppode_elvt_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1195/3980
    ppode_elvt_mac_gate5 = SELECT -interact ppode_elvt_mac_gate4 VTL_P -not
========================================================================


operation group: 1196/3980
    ppode_elvt_mac_gate6 = SELECT -interact ppode_elvt_mac_gate5 VTUL_PLL -not
========================================================================


operation group: 1197/3980
    ppode_elvt_mac_gate = SELECT -interact ppode_elvt_mac_gate6 VTUL_P -not
========================================================================


operation group: 1198/3980
    ppode_elvt_mac_gate_edge = SELECT -interact ppode_edge ppode_elvt_mac_gate
========================================================================


operation group: 1199/3980
    ppode_ulvt_mac_gate1 = SELECT -interact ppode_mac_gate2 VTUL_P
========================================================================


operation group: 1200/3980
    ppode_ulvt_mac_gate3 = SELECT -interact ppode_ulvt_mac_gate1 VTS_P -not
========================================================================


operation group: 1201/3980
    ppode_ulvt_mac_gate4 = SELECT -interact ppode_ulvt_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1202/3980
    ppode_ulvt_mac_gate5 = SELECT -interact ppode_ulvt_mac_gate4 VTL_P -not
========================================================================


operation group: 1203/3980
    ppode_ulvt_mac_gate = SELECT -interact ppode_ulvt_mac_gate5 VTUL_PLL -not
========================================================================


operation group: 1204/3980
    ppode_ulvt_mac_gate_edge = SELECT -interact ppode_edge ppode_ulvt_mac_gate
========================================================================


operation group: 1205/3980
    ppode_lvt_mac_gate1 = SELECT -interact ppode_mac_gate2 VTL_P
========================================================================


operation group: 1206/3980
    ppode_lvt_mac_gate3 = SELECT -interact ppode_lvt_mac_gate1 VTS_P -not
========================================================================


operation group: 1207/3980
    ppode_lvt_mac_gate = SELECT -interact ppode_lvt_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1208/3980
    ppode_lvt_mac_gate_edge = SELECT -interact ppode_edge ppode_lvt_mac_gate
========================================================================


operation group: 1209/3980
    ppode_svt_mac_gate = SELECT -interact ppode_mac_gate2 VTS_P
========================================================================


operation group: 1210/3980
    ppode_svt_mac_gate_edge = SELECT -interact ppode_edge ppode_svt_mac_gate
========================================================================


operation group: 1211/3980
    npode_edge1 = EDGE_SELECT PODE_3T tndiff_ori -coincident_only
========================================================================


operation group: 1212/3980
    npode_edge2 = EDGE_EXPAND npode_edge1 -outside_by 0.001
========================================================================


operation group: 1213/3980
    npode_edge3 = NOT tndiff_ori npode_edge2
========================================================================


operation group: 1214/3980
    npode_edge = NOT tndiff_ori npode_edge3
========================================================================


operation group: 1215/3980
    npode_mac_gate1 = AND tngate1 PODE_3T
========================================================================


operation group: 1216/3980
    npode_12_mac_gate1 = AND npode_mac_gate1 OD12
========================================================================


operation group: 1217/3980
    npode_12od15_mac_gate = AND npode_12_mac_gate1 OD12_15
========================================================================


operation group: 1218/3980
    npode_12od15_mac_gate_edge = SELECT -interact npode_edge npode_12od15_mac_gate
========================================================================


operation group: 1219/3980
    npode_12_mac_gate = NOT npode_12_mac_gate1 OD12_15
========================================================================


operation group: 1220/3980
    npode_12_mac_gate_edge = SELECT -interact npode_edge npode_12_mac_gate
========================================================================


operation group: 1221/3980
    npode_mac_gate2 = NOT npode_mac_gate1 OD2
========================================================================


operation group: 1222/3980
    npode_ulvtll_mac_gate1 = SELECT -interact npode_mac_gate2 VTUL_NLL
========================================================================


operation group: 1223/3980
    npode_ulvtll_mac_gate3 = SELECT -interact npode_ulvtll_mac_gate1 VTS_N -not
========================================================================


operation group: 1224/3980
    npode_ulvtll_mac_gate4 = SELECT -interact npode_ulvtll_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1225/3980
    npode_ulvtll_mac_gate = SELECT -interact npode_ulvtll_mac_gate4 VTL_N -not
========================================================================


operation group: 1226/3980
    npode_ulvtll_mac_gate_edge = SELECT -interact npode_edge npode_ulvtll_mac_gate
========================================================================


operation group: 1227/3980
    npode_lvtll_mac_gate1 = SELECT -interact npode_mac_gate2 VTL_NLL
========================================================================


operation group: 1228/3980
    npode_lvtll_mac_gate = SELECT -interact npode_lvtll_mac_gate1 VTS_N -not
========================================================================


operation group: 1229/3980
    npode_lvtll_mac_gate_edge = SELECT -interact npode_edge npode_lvtll_mac_gate
========================================================================


operation group: 1230/3980
    npode_elvt_mac_gate1 = SELECT -interact npode_mac_gate2 VTEL_N
========================================================================


operation group: 1231/3980
    npode_elvt_mac_gate3 = SELECT -interact npode_elvt_mac_gate1 VTS_N -not
========================================================================


operation group: 1232/3980
    npode_elvt_mac_gate4 = SELECT -interact npode_elvt_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1233/3980
    npode_elvt_mac_gate5 = SELECT -interact npode_elvt_mac_gate4 VTL_N -not
========================================================================


operation group: 1234/3980
    npode_elvt_mac_gate6 = SELECT -interact npode_elvt_mac_gate5 VTUL_NLL -not
========================================================================


operation group: 1235/3980
    npode_elvt_mac_gate = SELECT -interact npode_elvt_mac_gate6 VTUL_N -not
========================================================================


operation group: 1236/3980
    npode_elvt_mac_gate_edge = SELECT -interact npode_edge npode_elvt_mac_gate
========================================================================


operation group: 1237/3980
    npode_ulvt_mac_gate1 = SELECT -interact npode_mac_gate2 VTUL_N
========================================================================


operation group: 1238/3980
    npode_ulvt_mac_gate3 = SELECT -interact npode_ulvt_mac_gate1 VTS_N -not
========================================================================


operation group: 1239/3980
    npode_ulvt_mac_gate4 = SELECT -interact npode_ulvt_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1240/3980
    npode_ulvt_mac_gate5 = SELECT -interact npode_ulvt_mac_gate4 VTL_N -not
========================================================================


operation group: 1241/3980
    npode_ulvt_mac_gate = SELECT -interact npode_ulvt_mac_gate5 VTUL_NLL -not
========================================================================


operation group: 1242/3980
    npode_ulvt_mac_gate_edge = SELECT -interact npode_edge npode_ulvt_mac_gate
========================================================================


operation group: 1243/3980
    npode_svt_mac_gate = SELECT -interact npode_mac_gate2 VTS_N
========================================================================


operation group: 1244/3980
    npode_svt_mac_gate_edge = SELECT -interact npode_edge npode_svt_mac_gate
========================================================================


operation group: 1245/3980
    npode_lvt_mac_gate1 = SELECT -interact npode_mac_gate2 VTL_N
========================================================================


operation group: 1246/3980
    npode_lvt_mac_gate3 = SELECT -interact npode_lvt_mac_gate1 VTS_N -not
========================================================================


operation group: 1247/3980
    npode_lvt_mac_gate = SELECT -interact npode_lvt_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1248/3980
    npode_lvt_mac_gate_edge = SELECT -interact npode_edge npode_lvt_mac_gate
========================================================================


operation group: 1249/3980
    all_rdiff_tmp1 = OR npode_svt_mac_gate_edge npode_lvt_mac_gate_edge
========================================================================


operation group: 1250/3980
    all_rdiff_tmp2 = OR npode_ulvt_mac_gate_edge all_rdiff_tmp1
========================================================================


operation group: 1251/3980
    all_rdiff_tmp3 = OR npode_elvt_mac_gate_edge all_rdiff_tmp2
========================================================================


operation group: 1252/3980
    all_rdiff_tmp4 = OR npode_lvtll_mac_gate_edge all_rdiff_tmp3
========================================================================


operation group: 1253/3980
    all_rdiff_tmp5 = OR npode_ulvtll_mac_gate_edge all_rdiff_tmp4
========================================================================


operation group: 1254/3980
    all_rdiff_tmp6 = OR npode_12_mac_gate_edge all_rdiff_tmp5
========================================================================


operation group: 1255/3980
    all_rdiff_tmp7 = OR npode_12od15_mac_gate_edge all_rdiff_tmp6
========================================================================


operation group: 1256/3980
    all_rdiff_tmp8 = OR ppode_svt_mac_gate_edge all_rdiff_tmp7
========================================================================


operation group: 1257/3980
    all_rdiff_tmp9 = OR ppode_lvt_mac_gate_edge all_rdiff_tmp8
========================================================================


operation group: 1258/3980
    all_rdiff_tmp10 = OR ppode_ulvt_mac_gate_edge all_rdiff_tmp9
========================================================================


operation group: 1259/3980
    all_rdiff_tmp11 = OR ppode_elvt_mac_gate_edge all_rdiff_tmp10
========================================================================


operation group: 1260/3980
    all_rdiff_tmp12 = OR ppode_lvtll_mac_gate_edge all_rdiff_tmp11
========================================================================


operation group: 1261/3980
    all_rdiff_tmp13 = OR ppode_ulvtll_mac_gate_edge all_rdiff_tmp12
========================================================================


operation group: 1262/3980
    all_rdiff_tmp14 = OR ppode_12_mac_gate_edge all_rdiff_tmp13
========================================================================


operation group: 1263/3980
    all_rdiff_tmp15 = OR ppode_12od15_mac_gate_edge all_rdiff_tmp14
========================================================================


operation group: 1264/3980
    all_rdiff_tmp16 = OR var_nw_rf_nw all_rdiff_tmp15
========================================================================


operation group: 1265/3980
    all_rdiff_tmp17 = OR var_nw_rf12_nw all_rdiff_tmp16
========================================================================


operation group: 1266/3980
    all_rdiff_tmp18 = OR var_nw_rf12od15_nw all_rdiff_tmp17
========================================================================


operation group: 1267/3980
    all_rdiff_tmp19 = OR var_nw_rf all_rdiff_tmp18
========================================================================


operation group: 1268/3980
    all_rdiff_tmp20 = OR var_nw_rf12 all_rdiff_tmp19
========================================================================


operation group: 1269/3980
    all_rdiff_form = OR var_nw_rf12od15 all_rdiff_tmp20
========================================================================


operation group: 1270/3980
    tndiff_r = SELECT -interact tndiff_all all_rdiff_form
========================================================================


operation group: 1271/3980
    VAR_noRF = SELECT -interact VAR RFDMY -not
========================================================================


operation group: 1272/3980
    vargt1 = AND gatenw VAR_noRF
========================================================================


operation group: 1273/3980
    var_exclude_layer = COPY PODE_GATE
========================================================================


operation group: 1274/3980
    vargt2 = NOT vargt1 var_exclude_layer
========================================================================


operation group: 1275/3980
    vargt_tmp01 = AND vargt2 OD
========================================================================


operation group: 1276/3980
    vargt_tmp02 = AND vargt_tmp01 NW
========================================================================


operation group: 1277/3980
    vargt_tmp03 = NOT vargt_tmp02 NT_N
========================================================================


operation group: 1278/3980
    vargt_12_tmp04 = AND vargt_tmp03 OD12
========================================================================


operation group: 1279/3980
    vargt_12_tmp05 = AND vargt_12_tmp04 PO
========================================================================


operation group: 1280/3980
    vargt_12_tmp06 = NOT vargt_12_tmp05 VTEL_Ni
========================================================================


operation group: 1281/3980
    vargt_12_tmp07 = NOT vargt_12_tmp06 VTEL_Pi
========================================================================


operation group: 1282/3980
    vargt_12_tmp08 = AND vargt_12_tmp07 VTUL_Ni
========================================================================


operation group: 1283/3980
    vargt_12_tmp09 = NOT vargt_12_tmp08 VTUL_Pi
========================================================================


operation group: 1284/3980
    vargt_12_tmp10 = NOT vargt_12_tmp09 VTL_Ni
========================================================================


operation group: 1285/3980
    vargt_12_tmp11 = NOT vargt_12_tmp10 VTL_Pi
========================================================================


operation group: 1286/3980
    vargt_12_tmp12 = NOT vargt_12_tmp11 VTS_Ni
========================================================================


operation group: 1287/3980
    vargt_12_tmp13 = NOT vargt_12_tmp12 VTS_Pi
========================================================================


operation group: 1288/3980
    vargt_12_tmp14 = NOT vargt_12_tmp13 VTULN_LL
========================================================================


operation group: 1289/3980
    vargt_12_tmp15 = NOT vargt_12_tmp14 VTULP_LL
========================================================================


operation group: 1290/3980
    vargt_12_tmp16 = NOT vargt_12_tmp15 VTLN_LL
========================================================================


operation group: 1291/3980
    vargt_12_tmp17 = NOT vargt_12_tmp16 VTLP_LL
========================================================================


operation group: 1292/3980
    vargt_12_tmp18 = AND vargt_12_tmp17 NPi
========================================================================


operation group: 1293/3980
    vargt_12_tmp19 = NOT vargt_12_tmp18 PPi
========================================================================


operation group: 1294/3980
    vargt_12od15_tmp20 = AND vargt_12_tmp19 OD12_15
========================================================================


operation group: 1295/3980
    vargt_12od15_tmp21 = AND vargt_12od15_tmp20 VAR
========================================================================


operation group: 1296/3980
    vargt_12od15_tmp22 = NOT vargt_12od15_tmp21 IBJTDMY
========================================================================


operation group: 1297/3980
    vargt_12od15_tmp23 = NOT vargt_12od15_tmp22 DIODMY
========================================================================


operation group: 1298/3980
    vargt_12od15_tmp24 = NOT vargt_12od15_tmp23 SR_ESD
========================================================================


operation group: 1299/3980
    vargt_12od15_tmp25 = NOT vargt_12od15_tmp24 SDI
========================================================================


operation group: 1300/3980
    vargt_12od15_tmp26 = NOT vargt_12od15_tmp25 HIA_DUMMY
========================================================================


operation group: 1301/3980
    vargt_12od15 = NOT vargt_12od15_tmp26 SDI_2
========================================================================


operation group: 1302/3980
    vargt_12_tmp20 = NOT vargt_12_tmp19 OD12_15
========================================================================


operation group: 1303/3980
    vargt_12_tmp21 = AND vargt_12_tmp20 VAR
========================================================================


operation group: 1304/3980
    vargt_12_tmp22 = NOT vargt_12_tmp21 IBJTDMY
========================================================================


operation group: 1305/3980
    vargt_12_tmp23 = NOT vargt_12_tmp22 DIODMY
========================================================================


operation group: 1306/3980
    vargt_12_tmp24 = NOT vargt_12_tmp23 SR_ESD
========================================================================


operation group: 1307/3980
    vargt_12_tmp25 = NOT vargt_12_tmp24 SDI
========================================================================


operation group: 1308/3980
    vargt_12_tmp26 = NOT vargt_12_tmp25 HIA_DUMMY
========================================================================


operation group: 1309/3980
    vargt_12 = NOT vargt_12_tmp26 SDI_2
========================================================================


operation group: 1310/3980
    vargt_tmp04 = NOT vargt_tmp03 OD12
========================================================================


operation group: 1311/3980
    vargt_tmp05 = AND vargt_tmp04 PO
========================================================================


operation group: 1312/3980
    vargt_tmp06 = NOT vargt_tmp05 VTEL_Ni
========================================================================


operation group: 1313/3980
    vargt_tmp07 = NOT vargt_tmp06 VTEL_Pi
========================================================================


operation group: 1314/3980
    vargt_tmp08 = AND vargt_tmp07 VTUL_Ni
========================================================================


operation group: 1315/3980
    vargt_tmp09 = NOT vargt_tmp08 VTUL_Pi
========================================================================


operation group: 1316/3980
    vargt_tmp10 = NOT vargt_tmp09 VTL_Ni
========================================================================


operation group: 1317/3980
    vargt_tmp11 = NOT vargt_tmp10 VTL_Pi
========================================================================


operation group: 1318/3980
    vargt_tmp12 = NOT vargt_tmp11 VTS_Ni
========================================================================


operation group: 1319/3980
    vargt_tmp13 = NOT vargt_tmp12 VTS_Pi
========================================================================


operation group: 1320/3980
    vargt_tmp14 = NOT vargt_tmp13 VTULN_LL
========================================================================


operation group: 1321/3980
    vargt_tmp15 = NOT vargt_tmp14 VTULP_LL
========================================================================


operation group: 1322/3980
    vargt_tmp16 = NOT vargt_tmp15 VTLN_LL
========================================================================


operation group: 1323/3980
    vargt_tmp17 = NOT vargt_tmp16 VTLP_LL
========================================================================


operation group: 1324/3980
    vargt_tmp18 = AND vargt_tmp17 NPi
========================================================================


operation group: 1325/3980
    vargt_tmp19 = NOT vargt_tmp18 PPi
========================================================================


operation group: 1326/3980
    vargt_tmp20 = NOT vargt_tmp19 OD12_15
========================================================================


operation group: 1327/3980
    vargt_tmp21 = AND vargt_tmp20 VAR
========================================================================


operation group: 1328/3980
    vargt_tmp22 = NOT vargt_tmp21 IBJTDMY
========================================================================


operation group: 1329/3980
    vargt_tmp23 = NOT vargt_tmp22 DIODMY
========================================================================


operation group: 1330/3980
    vargt_tmp24 = NOT vargt_tmp23 SR_ESD
========================================================================


operation group: 1331/3980
    vargt_tmp25 = NOT vargt_tmp24 SDI
========================================================================


operation group: 1332/3980
    vargt_tmp26 = NOT vargt_tmp25 HIA_DUMMY
========================================================================


operation group: 1333/3980
    vargt = NOT vargt_tmp26 SDI_2
========================================================================


operation group: 1334/3980
    PODE_4T = AND PODE_GATE Pre_Small_gate
========================================================================


operation group: 1335/3980
    pch_mpode_mac_gate1 = AND tpgate1 PODE_4T
========================================================================


operation group: 1336/3980
    pch_mpode12_mac_gate1 = AND pch_mpode_mac_gate1 OD12
========================================================================


operation group: 1337/3980
    pch_mpode12od15_mac_gate = AND pch_mpode12_mac_gate1 OD12_15
========================================================================


operation group: 1338/3980
    pch_mpode12_mac_gate = NOT pch_mpode12_mac_gate1 OD12_15
========================================================================


operation group: 1339/3980
    pch_mpode_mac_gate2 = NOT pch_mpode_mac_gate1 OD2
========================================================================


operation group: 1340/3980
    pch_mpodeulvtll_mac_gate1 = SELECT -interact pch_mpode_mac_gate2 VTUL_PLL
========================================================================


operation group: 1341/3980
    pch_mpodeulvtll_mac_gate3 = SELECT -interact pch_mpodeulvtll_mac_gate1 VTS_P -not
========================================================================


operation group: 1342/3980
    pch_mpodeulvtll_mac_gate4 = SELECT -interact pch_mpodeulvtll_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1343/3980
    pch_mpodeulvtll_mac_gate = SELECT -interact pch_mpodeulvtll_mac_gate4 VTL_P -not
========================================================================


operation group: 1344/3980
    pch_mpodelvtll_mac_gate1 = SELECT -interact pch_mpode_mac_gate2 VTL_PLL
========================================================================


operation group: 1345/3980
    pch_mpodelvtll_mac_gate = SELECT -interact pch_mpodelvtll_mac_gate1 VTS_P -not
========================================================================


operation group: 1346/3980
    pch_mpodeelvt_mac_gate1 = SELECT -interact pch_mpode_mac_gate2 VTEL_P
========================================================================


operation group: 1347/3980
    pch_mpodeelvt_mac_gate3 = SELECT -interact pch_mpodeelvt_mac_gate1 VTS_P -not
========================================================================


operation group: 1348/3980
    pch_mpodeelvt_mac_gate4 = SELECT -interact pch_mpodeelvt_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1349/3980
    pch_mpodeelvt_mac_gate5 = SELECT -interact pch_mpodeelvt_mac_gate4 VTL_P -not
========================================================================


operation group: 1350/3980
    pch_mpodeelvt_mac_gate6 = SELECT -interact pch_mpodeelvt_mac_gate5 VTUL_PLL -not
========================================================================


operation group: 1351/3980
    pch_mpodeelvt_mac_gate = SELECT -interact pch_mpodeelvt_mac_gate6 VTUL_P -not
========================================================================


operation group: 1352/3980
    pch_mpodeulvt_mac_gate1 = SELECT -interact pch_mpode_mac_gate2 VTUL_P
========================================================================


operation group: 1353/3980
    pch_mpodeulvt_mac_gate3 = SELECT -interact pch_mpodeulvt_mac_gate1 VTS_P -not
========================================================================


operation group: 1354/3980
    pch_mpodeulvt_mac_gate4 = SELECT -interact pch_mpodeulvt_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1355/3980
    pch_mpodeulvt_mac_gate5 = SELECT -interact pch_mpodeulvt_mac_gate4 VTL_P -not
========================================================================


operation group: 1356/3980
    pch_mpodeulvt_mac_gate = SELECT -interact pch_mpodeulvt_mac_gate5 VTUL_PLL -not
========================================================================


operation group: 1357/3980
    pch_mpodelvt_mac_gate1 = SELECT -interact pch_mpode_mac_gate2 VTL_P
========================================================================


operation group: 1358/3980
    pch_mpodelvt_mac_gate3 = SELECT -interact pch_mpodelvt_mac_gate1 VTS_P -not
========================================================================


operation group: 1359/3980
    pch_mpodelvt_mac_gate = SELECT -interact pch_mpodelvt_mac_gate3 VTL_PLL -not
========================================================================


operation group: 1360/3980
    pch_mpodesvt_mac_gate = SELECT -interact pch_mpode_mac_gate2 VTS_P
========================================================================


operation group: 1361/3980
    nch_mpode_mac_gate1 = AND tngate1 PODE_4T
========================================================================


operation group: 1362/3980
    nch_mpode12_mac_gate1 = AND nch_mpode_mac_gate1 OD12
========================================================================


operation group: 1363/3980
    nch_mpode12od15_mac_gate = AND nch_mpode12_mac_gate1 OD12_15
========================================================================


operation group: 1364/3980
    nch_mpode12_mac_gate = NOT nch_mpode12_mac_gate1 OD12_15
========================================================================


operation group: 1365/3980
    nch_mpode_mac_gate2 = NOT nch_mpode_mac_gate1 OD2
========================================================================


operation group: 1366/3980
    nch_mpodeulvtll_mac_gate1 = SELECT -interact nch_mpode_mac_gate2 VTUL_NLL
========================================================================


operation group: 1367/3980
    nch_mpodeulvtll_mac_gate3 = SELECT -interact nch_mpodeulvtll_mac_gate1 VTS_N -not
========================================================================


operation group: 1368/3980
    nch_mpodeulvtll_mac_gate4 = SELECT -interact nch_mpodeulvtll_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1369/3980
    nch_mpodeulvtll_mac_gate = SELECT -interact nch_mpodeulvtll_mac_gate4 VTL_N -not
========================================================================


operation group: 1370/3980
    nch_mpodelvtll_mac_gate1 = SELECT -interact nch_mpode_mac_gate2 VTL_NLL
========================================================================


operation group: 1371/3980
    nch_mpodelvtll_mac_gate = SELECT -interact nch_mpodelvtll_mac_gate1 VTS_N -not
========================================================================


operation group: 1372/3980
    nch_mpodeelvt_mac_gate1 = SELECT -interact nch_mpode_mac_gate2 VTEL_N
========================================================================


operation group: 1373/3980
    nch_mpodeelvt_mac_gate3 = SELECT -interact nch_mpodeelvt_mac_gate1 VTS_N -not
========================================================================


operation group: 1374/3980
    nch_mpodeelvt_mac_gate4 = SELECT -interact nch_mpodeelvt_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1375/3980
    nch_mpodeelvt_mac_gate5 = SELECT -interact nch_mpodeelvt_mac_gate4 VTL_N -not
========================================================================


operation group: 1376/3980
    nch_mpodeelvt_mac_gate6 = SELECT -interact nch_mpodeelvt_mac_gate5 VTUL_NLL -not
========================================================================


operation group: 1377/3980
    nch_mpodeelvt_mac_gate = SELECT -interact nch_mpodeelvt_mac_gate6 VTUL_N -not
========================================================================


operation group: 1378/3980
    nch_mpodeulvt_mac_gate1 = SELECT -interact nch_mpode_mac_gate2 VTUL_N
========================================================================


operation group: 1379/3980
    nch_mpodeulvt_mac_gate3 = SELECT -interact nch_mpodeulvt_mac_gate1 VTS_N -not
========================================================================


operation group: 1380/3980
    nch_mpodeulvt_mac_gate4 = SELECT -interact nch_mpodeulvt_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1381/3980
    nch_mpodeulvt_mac_gate5 = SELECT -interact nch_mpodeulvt_mac_gate4 VTL_N -not
========================================================================


operation group: 1382/3980
    nch_mpodeulvt_mac_gate = SELECT -interact nch_mpodeulvt_mac_gate5 VTUL_NLL -not
========================================================================


operation group: 1383/3980
    nch_mpodelvt_mac_gate1 = SELECT -interact nch_mpode_mac_gate2 VTL_N
========================================================================


operation group: 1384/3980
    nch_mpodelvt_mac_gate3 = SELECT -interact nch_mpodelvt_mac_gate1 VTS_N -not
========================================================================


operation group: 1385/3980
    nch_mpodelvt_mac_gate = SELECT -interact nch_mpodelvt_mac_gate3 VTL_NLL -not
========================================================================


operation group: 1386/3980
    nch_mpodesvt_mac_gate = SELECT -interact nch_mpode_mac_gate2 VTS_N
========================================================================


operation group: 1387/3980
    realpo_s = AND realpo SRM_all
========================================================================


operation group: 1388/3980
    ponnw_s = NOT realpo_s nxwell
========================================================================


operation group: 1389/3980
    nponnw_s = AND ponnw_s NP
========================================================================


operation group: 1390/3980
    ngate_s_normal1 = AND nponnw_s SRMDEV
========================================================================


operation group: 1391/3980
    ngate_s_normal3 = SELECT -interact ngate_s_normal1 gate1
========================================================================


operation group: 1392/3980
    ngate_s_normal = NOT ngate_s_normal3 RODMY_srm
========================================================================


operation group: 1393/3980
    ngate_pg_ulhdsr_mac_tmp01 = AND ngate_s_normal SRMDEVi
========================================================================


operation group: 1394/3980
    ngate_pg_ulhdsr_mac_tmp02 = AND ngate_pg_ulhdsr_mac_tmp01 SRM
========================================================================


operation group: 1395/3980
    ngate_pd_ulhdsr_mac_tmp03 = NOT ngate_pg_ulhdsr_mac_tmp02 SRM2010
========================================================================


operation group: 1396/3980
    ngate_pd_hdsr_mac_tmp04 = NOT ngate_pd_ulhdsr_mac_tmp03 SRM2012
========================================================================


operation group: 1397/3980
    ngate_pd_hdsr_mac_tmp05 = NOT ngate_pd_hdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1398/3980
    ngate_pd_hc8tsr_mac_tmp06 = NOT ngate_pd_hdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1399/3980
    ngate_pd_hc8tsr_mac_tmp07 = NOT ngate_pd_hc8tsr_mac_tmp06 SRM2015
========================================================================


operation group: 1400/3980
    ngate_pd_hc8tsr_mac_tmp08 = NOT ngate_pd_hc8tsr_mac_tmp07 SRM2017
========================================================================


operation group: 1401/3980
    ngate_pd_hc8tsr_mac_tmp09 = NOT ngate_pd_hc8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1402/3980
    ngate_pd_hc8trpsr_mac_tmp10 = NOT ngate_pd_hc8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1403/3980
    ngate_pd_tpsr_mac_tmp11 = NOT ngate_pd_hc8trpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1404/3980
    ngate_pd_tprpsr_mac_tmp12 = NOT ngate_pd_tpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1405/3980
    ngate_pd_dpfsr_mac_tmp13 = NOT ngate_pd_tprpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1406/3980
    ngate_pd_dpfsr_mac_tmp14 = NOT ngate_pd_dpfsr_mac_tmp13 SRM2025
========================================================================


operation group: 1407/3980
    ngate_pd_camcpsr_mac_tmp15 = AND ngate_pd_dpfsr_mac_tmp14 SRM2026
========================================================================


operation group: 1408/3980
    ngate_pd_camcpsr_mac_tmp16 = NOT ngate_pd_camcpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1409/3980
    ngate_pd_hdcamcpsr_mac_tmp17 = AND ngate_pd_camcpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1410/3980
    ngate_pd_hdcamcpsr_mac_tmp18 = NOT ngate_pd_hdcamcpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1411/3980
    ngate_pd_hdcamcpsr_mac_tmp19 = NOT ngate_pd_hdcamcpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1412/3980
    ngate_pd_hdcamcpsr_mac_tmp20 = NOT ngate_pd_hdcamcpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1413/3980
    ngate_pd_hdcamcpsr_mac_tmp21 = NOT ngate_pd_hdcamcpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1414/3980
    ngate_pd_hdcamcpsr_mac_tmp22 = NOT ngate_pd_hdcamcpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1415/3980
    ngate_pd_hdcamcpsr_mac_tmp23 = NOT ngate_pd_hdcamcpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1416/3980
    ngate_pd_hdcamcpsr_mac = NOT ngate_pd_hdcamcpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1417/3980
    ngate_pg_ulhdsr_mac_tmp03 = AND ngate_pg_ulhdsr_mac_tmp02 SRM2010
========================================================================


operation group: 1418/3980
    ngate_pg_hdsr_mac_tmp04 = NOT ngate_pg_ulhdsr_mac_tmp03 SRM2012
========================================================================


operation group: 1419/3980
    ngate_pg_hdsr_mac_tmp05 = NOT ngate_pg_hdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1420/3980
    ngate_pg_hc8tsr_mac_tmp06 = NOT ngate_pg_hdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1421/3980
    ngate_pg_hc8tsr_mac_tmp07 = NOT ngate_pg_hc8tsr_mac_tmp06 SRM2015
========================================================================


operation group: 1422/3980
    ngate_pg_hc8tsr_mac_tmp08 = NOT ngate_pg_hc8tsr_mac_tmp07 SRM2017
========================================================================


operation group: 1423/3980
    ngate_pg_hc8tsr_mac_tmp09 = NOT ngate_pg_hc8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1424/3980
    ngate_pg_hc8trpsr_mac_tmp10 = NOT ngate_pg_hc8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1425/3980
    ngate_pg_tpsr_mac_tmp11 = NOT ngate_pg_hc8trpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1426/3980
    ngate_pg_tprpsr_mac_tmp12 = NOT ngate_pg_tpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1427/3980
    ngate_pg_dpfsr_mac_tmp13 = NOT ngate_pg_tprpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1428/3980
    ngate_pg_dpfsr_mac_tmp14 = NOT ngate_pg_dpfsr_mac_tmp13 SRM2025
========================================================================


operation group: 1429/3980
    ngate_pg_camcpsr_mac_tmp15 = AND ngate_pg_dpfsr_mac_tmp14 SRM2026
========================================================================


operation group: 1430/3980
    ngate_pg_camcpsr_mac_tmp16 = NOT ngate_pg_camcpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1431/3980
    ngate_pg_hdcamcpsr_mac_tmp17 = AND ngate_pg_camcpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1432/3980
    ngate_pg_hdcamcpsr_mac_tmp18 = NOT ngate_pg_hdcamcpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1433/3980
    ngate_pg_hdcamcpsr_mac_tmp19 = NOT ngate_pg_hdcamcpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1434/3980
    ngate_pg_hdcamcpsr_mac_tmp20 = NOT ngate_pg_hdcamcpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1435/3980
    ngate_pg_hdcamcpsr_mac_tmp21 = NOT ngate_pg_hdcamcpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1436/3980
    ngate_pg_hdcamcpsr_mac_tmp22 = NOT ngate_pg_hdcamcpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1437/3980
    ngate_pg_hdcamcpsr_mac_tmp23 = NOT ngate_pg_hdcamcpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1438/3980
    ngate_pg_hdcamcpsr_mac = NOT ngate_pg_hdcamcpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1439/3980
    ponw_s = AND realpo_s nxwell
========================================================================


operation group: 1440/3980
    pponw_s = AND ponw_s PP
========================================================================


operation group: 1441/3980
    pgate_s_normal1 = AND pponw_s SRMDEV
========================================================================


operation group: 1442/3980
    pgate_s_normal3 = SELECT -interact pgate_s_normal1 gate1
========================================================================


operation group: 1443/3980
    pgate_s_normal = NOT pgate_s_normal3 RODMY_srm
========================================================================


operation group: 1444/3980
    pgate_pu_ulhdsr_mac_tmp01 = AND pgate_s_normal SRMDEVi
========================================================================


operation group: 1445/3980
    pgate_pu_ulhdsr_mac_tmp02 = AND pgate_pu_ulhdsr_mac_tmp01 SRM
========================================================================


operation group: 1446/3980
    pgate_pu_ulhdsr_mac_tmp03 = NOT pgate_pu_ulhdsr_mac_tmp02 SRM2010
========================================================================


operation group: 1447/3980
    pgate_pu_hdsr_mac_tmp04 = NOT pgate_pu_ulhdsr_mac_tmp03 SRM2012
========================================================================


operation group: 1448/3980
    pgate_pu_hdsr_mac_tmp05 = NOT pgate_pu_hdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1449/3980
    pgate_pu_hc8tsr_mac_tmp06 = NOT pgate_pu_hdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1450/3980
    pgate_pu_hc8tsr_mac_tmp07 = NOT pgate_pu_hc8tsr_mac_tmp06 SRM2015
========================================================================


operation group: 1451/3980
    pgate_pu_hc8tsr_mac_tmp08 = NOT pgate_pu_hc8tsr_mac_tmp07 SRM2017
========================================================================


operation group: 1452/3980
    pgate_pu_hc8tsr_mac_tmp09 = NOT pgate_pu_hc8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1453/3980
    pgate_pu_tpsr_mac_tmp10 = NOT pgate_pu_hc8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1454/3980
    pgate_pu_tpsr_mac_tmp11 = NOT pgate_pu_tpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1455/3980
    pgate_pu_dpfsr_mac_tmp12 = NOT pgate_pu_tpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1456/3980
    pgate_pu_dpfsr_mac_tmp13 = NOT pgate_pu_dpfsr_mac_tmp12 SRM2022
========================================================================


operation group: 1457/3980
    pgate_pu_camsr_mac_tmp14 = AND pgate_pu_dpfsr_mac_tmp13 SRM2025
========================================================================


operation group: 1458/3980
    pgate_pu_camsr_mac_tmp15 = AND pgate_pu_camsr_mac_tmp14 SRM2026
========================================================================


operation group: 1459/3980
    pgate_pu_camsr_mac_tmp16 = NOT pgate_pu_camsr_mac_tmp15 SRM2030
========================================================================


operation group: 1460/3980
    pgate_pu_hdcamsr_mac_tmp17 = AND pgate_pu_camsr_mac_tmp16 SRM2031
========================================================================


operation group: 1461/3980
    pgate_pu_hdcamsr_mac_tmp18 = NOT pgate_pu_hdcamsr_mac_tmp17 SRM2032
========================================================================


operation group: 1462/3980
    pgate_pu_hdcamsr_mac_tmp19 = NOT pgate_pu_hdcamsr_mac_tmp18 SRM2033
========================================================================


operation group: 1463/3980
    pgate_pu_hdcamsr_mac_tmp20 = NOT pgate_pu_hdcamsr_mac_tmp19 SRM2034
========================================================================


operation group: 1464/3980
    pgate_pu_hdcamsr_mac_tmp21 = NOT pgate_pu_hdcamsr_mac_tmp20 SRM2035
========================================================================


operation group: 1465/3980
    pgate_pu_hdcamsr_mac_tmp22 = NOT pgate_pu_hdcamsr_mac_tmp21 SRM2037
========================================================================


operation group: 1466/3980
    pgate_pu_hdcamsr_mac_tmp23 = NOT pgate_pu_hdcamsr_mac_tmp22 SRM2038
========================================================================


operation group: 1467/3980
    pgate_pu_hdcamsr_mac = NOT pgate_pu_hdcamsr_mac_tmp23 SRM2044
========================================================================


operation group: 1468/3980
    ngate_pd_camsr_mac_tmp14 = AND ngate_pd_dpfsr_mac_tmp13 SRM2025
========================================================================


operation group: 1469/3980
    ngate_pd_camsr_mac_tmp15 = AND ngate_pd_camsr_mac_tmp14 SRM2026
========================================================================


operation group: 1470/3980
    ngate_pd_camsr_mac_tmp16 = NOT ngate_pd_camsr_mac_tmp15 SRM2030
========================================================================


operation group: 1471/3980
    ngate_pd_hdcamsr_mac_tmp17 = AND ngate_pd_camsr_mac_tmp16 SRM2031
========================================================================


operation group: 1472/3980
    ngate_pd_hdcamsr_mac_tmp18 = NOT ngate_pd_hdcamsr_mac_tmp17 SRM2032
========================================================================


operation group: 1473/3980
    ngate_pd_hdcamsr_mac_tmp19 = NOT ngate_pd_hdcamsr_mac_tmp18 SRM2033
========================================================================


operation group: 1474/3980
    ngate_pd_hdcamsr_mac_tmp20 = NOT ngate_pd_hdcamsr_mac_tmp19 SRM2034
========================================================================


operation group: 1475/3980
    ngate_pd_hdcamsr_mac_tmp21 = NOT ngate_pd_hdcamsr_mac_tmp20 SRM2035
========================================================================


operation group: 1476/3980
    ngate_pd_hdcamsr_mac_tmp22 = NOT ngate_pd_hdcamsr_mac_tmp21 SRM2037
========================================================================


operation group: 1477/3980
    ngate_pd_hdcamsr_mac_tmp23 = NOT ngate_pd_hdcamsr_mac_tmp22 SRM2038
========================================================================


operation group: 1478/3980
    ngate_pd_hdcamsr_mac = NOT ngate_pd_hdcamsr_mac_tmp23 SRM2044
========================================================================


operation group: 1479/3980
    ngate_pg_camsr_mac_tmp14 = AND ngate_pg_dpfsr_mac_tmp13 SRM2025
========================================================================


operation group: 1480/3980
    ngate_pg_camsr_mac_tmp15 = AND ngate_pg_camsr_mac_tmp14 SRM2026
========================================================================


operation group: 1481/3980
    ngate_pg_camsr_mac_tmp16 = NOT ngate_pg_camsr_mac_tmp15 SRM2030
========================================================================


operation group: 1482/3980
    ngate_pg_hdcamsr_mac_tmp17 = AND ngate_pg_camsr_mac_tmp16 SRM2031
========================================================================


operation group: 1483/3980
    ngate_pg_hdcamsr_mac_tmp18 = NOT ngate_pg_hdcamsr_mac_tmp17 SRM2032
========================================================================


operation group: 1484/3980
    ngate_pg_hdcamsr_mac_tmp19 = NOT ngate_pg_hdcamsr_mac_tmp18 SRM2033
========================================================================


operation group: 1485/3980
    ngate_pg_hdcamsr_mac_tmp20 = NOT ngate_pg_hdcamsr_mac_tmp19 SRM2034
========================================================================


operation group: 1486/3980
    ngate_pg_hdcamsr_mac_tmp21 = NOT ngate_pg_hdcamsr_mac_tmp20 SRM2035
========================================================================


operation group: 1487/3980
    ngate_pg_hdcamsr_mac_tmp22 = NOT ngate_pg_hdcamsr_mac_tmp21 SRM2037
========================================================================


operation group: 1488/3980
    ngate_pg_hdcamsr_mac_tmp23 = NOT ngate_pg_hdcamsr_mac_tmp22 SRM2038
========================================================================


operation group: 1489/3980
    ngate_pg_hdcamsr_mac = NOT ngate_pg_hdcamsr_mac_tmp23 SRM2044
========================================================================


operation group: 1490/3980
    ngate_pd_camcpsr_mac_tmp17 = NOT ngate_pd_camcpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1491/3980
    ngate_pd_camcpsr_mac_tmp18 = NOT ngate_pd_camcpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1492/3980
    ngate_pd_camcpsr_mac_tmp19 = NOT ngate_pd_camcpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1493/3980
    ngate_pd_camcpsr_mac_tmp20 = NOT ngate_pd_camcpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1494/3980
    ngate_pd_camcpsr_mac_tmp21 = NOT ngate_pd_camcpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1495/3980
    ngate_pd_camcpsr_mac_tmp22 = NOT ngate_pd_camcpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1496/3980
    ngate_pd_camcpsr_mac_tmp23 = NOT ngate_pd_camcpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1497/3980
    ngate_pd_camcpsr_mac = NOT ngate_pd_camcpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1498/3980
    ngate_pg_camcpsr_mac_tmp17 = NOT ngate_pg_camcpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1499/3980
    ngate_pg_camcpsr_mac_tmp18 = NOT ngate_pg_camcpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1500/3980
    ngate_pg_camcpsr_mac_tmp19 = NOT ngate_pg_camcpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1501/3980
    ngate_pg_camcpsr_mac_tmp20 = NOT ngate_pg_camcpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1502/3980
    ngate_pg_camcpsr_mac_tmp21 = NOT ngate_pg_camcpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1503/3980
    ngate_pg_camcpsr_mac_tmp22 = NOT ngate_pg_camcpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1504/3980
    ngate_pg_camcpsr_mac_tmp23 = NOT ngate_pg_camcpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1505/3980
    ngate_pg_camcpsr_mac = NOT ngate_pg_camcpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1506/3980
    pgate_pu_camsr_mac_tmp17 = NOT pgate_pu_camsr_mac_tmp16 SRM2031
========================================================================


operation group: 1507/3980
    pgate_pu_camsr_mac_tmp18 = NOT pgate_pu_camsr_mac_tmp17 SRM2032
========================================================================


operation group: 1508/3980
    pgate_pu_camsr_mac_tmp19 = NOT pgate_pu_camsr_mac_tmp18 SRM2033
========================================================================


operation group: 1509/3980
    pgate_pu_camsr_mac_tmp20 = NOT pgate_pu_camsr_mac_tmp19 SRM2034
========================================================================


operation group: 1510/3980
    pgate_pu_camsr_mac_tmp21 = NOT pgate_pu_camsr_mac_tmp20 SRM2035
========================================================================


operation group: 1511/3980
    pgate_pu_camsr_mac_tmp22 = NOT pgate_pu_camsr_mac_tmp21 SRM2037
========================================================================


operation group: 1512/3980
    pgate_pu_camsr_mac_tmp23 = NOT pgate_pu_camsr_mac_tmp22 SRM2038
========================================================================


operation group: 1513/3980
    pgate_pu_camsr_mac = NOT pgate_pu_camsr_mac_tmp23 SRM2044
========================================================================


operation group: 1514/3980
    ngate_pd_camsr_mac_tmp17 = NOT ngate_pd_camsr_mac_tmp16 SRM2031
========================================================================


operation group: 1515/3980
    ngate_pd_camsr_mac_tmp18 = NOT ngate_pd_camsr_mac_tmp17 SRM2032
========================================================================


operation group: 1516/3980
    ngate_pd_camsr_mac_tmp19 = NOT ngate_pd_camsr_mac_tmp18 SRM2033
========================================================================


operation group: 1517/3980
    ngate_pd_camsr_mac_tmp20 = NOT ngate_pd_camsr_mac_tmp19 SRM2034
========================================================================


operation group: 1518/3980
    ngate_pd_camsr_mac_tmp21 = NOT ngate_pd_camsr_mac_tmp20 SRM2035
========================================================================


operation group: 1519/3980
    ngate_pd_camsr_mac_tmp22 = NOT ngate_pd_camsr_mac_tmp21 SRM2037
========================================================================


operation group: 1520/3980
    ngate_pd_camsr_mac_tmp23 = NOT ngate_pd_camsr_mac_tmp22 SRM2038
========================================================================


operation group: 1521/3980
    ngate_pd_camsr_mac = NOT ngate_pd_camsr_mac_tmp23 SRM2044
========================================================================


operation group: 1522/3980
    ngate_pg_camsr_mac_tmp17 = NOT ngate_pg_camsr_mac_tmp16 SRM2031
========================================================================


operation group: 1523/3980
    ngate_pg_camsr_mac_tmp18 = NOT ngate_pg_camsr_mac_tmp17 SRM2032
========================================================================


operation group: 1524/3980
    ngate_pg_camsr_mac_tmp19 = NOT ngate_pg_camsr_mac_tmp18 SRM2033
========================================================================


operation group: 1525/3980
    ngate_pg_camsr_mac_tmp20 = NOT ngate_pg_camsr_mac_tmp19 SRM2034
========================================================================


operation group: 1526/3980
    ngate_pg_camsr_mac_tmp21 = NOT ngate_pg_camsr_mac_tmp20 SRM2035
========================================================================


operation group: 1527/3980
    ngate_pg_camsr_mac_tmp22 = NOT ngate_pg_camsr_mac_tmp21 SRM2037
========================================================================


operation group: 1528/3980
    ngate_pg_camsr_mac_tmp23 = NOT ngate_pg_camsr_mac_tmp22 SRM2038
========================================================================


operation group: 1529/3980
    ngate_pg_camsr_mac = NOT ngate_pg_camsr_mac_tmp23 SRM2044
========================================================================


operation group: 1530/3980
    pgate_pu_dpfsr_mac_tmp14 = NOT pgate_pu_dpfsr_mac_tmp13 SRM2025
========================================================================


operation group: 1531/3980
    pgate_pu_dpfsr_mac_tmp15 = NOT pgate_pu_dpfsr_mac_tmp14 SRM2026
========================================================================


operation group: 1532/3980
    pgate_pu_dpfsr_mac_tmp16 = AND pgate_pu_dpfsr_mac_tmp15 SRM2030
========================================================================


operation group: 1533/3980
    pgate_pu_dpfsr_mac = NOT pgate_pu_dpfsr_mac_tmp16 SRM2044
========================================================================


operation group: 1534/3980
    ngate_pd_dpfsr_mac_tmp15 = NOT ngate_pd_dpfsr_mac_tmp14 SRM2026
========================================================================


operation group: 1535/3980
    ngate_pd_dpfsr_mac_tmp16 = AND ngate_pd_dpfsr_mac_tmp15 SRM2030
========================================================================


operation group: 1536/3980
    ngate_pd_dpfsr_mac = NOT ngate_pd_dpfsr_mac_tmp16 SRM2044
========================================================================


operation group: 1537/3980
    ngate_pg_dpfsr_mac_tmp15 = NOT ngate_pg_dpfsr_mac_tmp14 SRM2026
========================================================================


operation group: 1538/3980
    ngate_pg_dpfsr_mac_tmp16 = AND ngate_pg_dpfsr_mac_tmp15 SRM2030
========================================================================


operation group: 1539/3980
    ngate_pg_dpfsr_mac = NOT ngate_pg_dpfsr_mac_tmp16 SRM2044
========================================================================


operation group: 1540/3980
    ngate_pd_tprpsr_mac_tmp13 = AND ngate_pd_tprpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1541/3980
    ngate_pd_tprpsr_mac_tmp14 = NOT ngate_pd_tprpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1542/3980
    ngate_pd_tprpsr_mac_tmp15 = NOT ngate_pd_tprpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1543/3980
    ngate_pd_tprpsr_mac_tmp16 = NOT ngate_pd_tprpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1544/3980
    ngate_pd_tprpsr_mac_tmp17 = NOT ngate_pd_tprpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1545/3980
    ngate_pd_tprpsr_mac_tmp18 = NOT ngate_pd_tprpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1546/3980
    ngate_pd_tprpsr_mac_tmp19 = NOT ngate_pd_tprpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1547/3980
    ngate_pd_tprpsr_mac_tmp20 = NOT ngate_pd_tprpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1548/3980
    ngate_pd_tprpsr_mac_tmp21 = NOT ngate_pd_tprpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1549/3980
    ngate_pd_tprpsr_mac_tmp22 = NOT ngate_pd_tprpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1550/3980
    ngate_pd_tprpsr_mac_tmp23 = NOT ngate_pd_tprpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1551/3980
    ngate_pd_tprpsr_mac = NOT ngate_pd_tprpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1552/3980
    ngate_pg_tprpsr_mac_tmp13 = AND ngate_pg_tprpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1553/3980
    ngate_pg_tprpsr_mac_tmp14 = NOT ngate_pg_tprpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1554/3980
    ngate_pg_tprpsr_mac_tmp15 = NOT ngate_pg_tprpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1555/3980
    ngate_pg_tprpsr_mac_tmp16 = NOT ngate_pg_tprpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1556/3980
    ngate_pg_tprpsr_mac_tmp17 = NOT ngate_pg_tprpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1557/3980
    ngate_pg_tprpsr_mac_tmp18 = NOT ngate_pg_tprpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1558/3980
    ngate_pg_tprpsr_mac_tmp19 = NOT ngate_pg_tprpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1559/3980
    ngate_pg_tprpsr_mac_tmp20 = NOT ngate_pg_tprpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1560/3980
    ngate_pg_tprpsr_mac_tmp21 = NOT ngate_pg_tprpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1561/3980
    ngate_pg_tprpsr_mac_tmp22 = NOT ngate_pg_tprpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1562/3980
    ngate_pg_tprpsr_mac_tmp23 = NOT ngate_pg_tprpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1563/3980
    ngate_pg_tprpsr_mac = NOT ngate_pg_tprpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1564/3980
    pgate_pu_tpsr_mac_tmp12 = AND pgate_pu_tpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1565/3980
    pgate_pu_tpsr_mac_tmp13 = AND pgate_pu_tpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1566/3980
    pgate_pu_tpsr_mac_tmp14 = NOT pgate_pu_tpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1567/3980
    pgate_pu_tpsr_mac_tmp15 = NOT pgate_pu_tpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1568/3980
    pgate_pu_tpsr_mac_tmp16 = NOT pgate_pu_tpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1569/3980
    pgate_pu_tpsr_mac_tmp17 = NOT pgate_pu_tpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1570/3980
    pgate_pu_tpsr_mac_tmp18 = NOT pgate_pu_tpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1571/3980
    pgate_pu_tpsr_mac_tmp19 = NOT pgate_pu_tpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1572/3980
    pgate_pu_tpsr_mac_tmp20 = NOT pgate_pu_tpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1573/3980
    pgate_pu_tpsr_mac_tmp21 = NOT pgate_pu_tpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1574/3980
    pgate_pu_tpsr_mac_tmp22 = NOT pgate_pu_tpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1575/3980
    pgate_pu_tpsr_mac_tmp23 = NOT pgate_pu_tpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1576/3980
    pgate_pu_tpsr_mac = NOT pgate_pu_tpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1577/3980
    ngate_pd_tpsr_mac_tmp12 = AND ngate_pd_tpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1578/3980
    ngate_pd_tpsr_mac_tmp13 = AND ngate_pd_tpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1579/3980
    ngate_pd_tpsr_mac_tmp14 = NOT ngate_pd_tpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1580/3980
    ngate_pd_tpsr_mac_tmp15 = NOT ngate_pd_tpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1581/3980
    ngate_pd_tpsr_mac_tmp16 = NOT ngate_pd_tpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1582/3980
    ngate_pd_tpsr_mac_tmp17 = NOT ngate_pd_tpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1583/3980
    ngate_pd_tpsr_mac_tmp18 = NOT ngate_pd_tpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1584/3980
    ngate_pd_tpsr_mac_tmp19 = NOT ngate_pd_tpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1585/3980
    ngate_pd_tpsr_mac_tmp20 = NOT ngate_pd_tpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1586/3980
    ngate_pd_tpsr_mac_tmp21 = NOT ngate_pd_tpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1587/3980
    ngate_pd_tpsr_mac_tmp22 = NOT ngate_pd_tpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1588/3980
    ngate_pd_tpsr_mac_tmp23 = NOT ngate_pd_tpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1589/3980
    ngate_pd_tpsr_mac = NOT ngate_pd_tpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1590/3980
    ngate_pg_tpsr_mac_tmp12 = AND ngate_pg_tpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1591/3980
    ngate_pg_tpsr_mac_tmp13 = AND ngate_pg_tpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1592/3980
    ngate_pg_tpsr_mac_tmp14 = NOT ngate_pg_tpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1593/3980
    ngate_pg_tpsr_mac_tmp15 = NOT ngate_pg_tpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1594/3980
    ngate_pg_tpsr_mac_tmp16 = NOT ngate_pg_tpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1595/3980
    ngate_pg_tpsr_mac_tmp17 = NOT ngate_pg_tpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1596/3980
    ngate_pg_tpsr_mac_tmp18 = NOT ngate_pg_tpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1597/3980
    ngate_pg_tpsr_mac_tmp19 = NOT ngate_pg_tpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1598/3980
    ngate_pg_tpsr_mac_tmp20 = NOT ngate_pg_tpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1599/3980
    ngate_pg_tpsr_mac_tmp21 = NOT ngate_pg_tpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1600/3980
    ngate_pg_tpsr_mac_tmp22 = NOT ngate_pg_tpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1601/3980
    ngate_pg_tpsr_mac_tmp23 = NOT ngate_pg_tpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1602/3980
    ngate_pg_tpsr_mac = NOT ngate_pg_tpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1603/3980
    ngate_pd_8trpsr_mac_tmp09 = AND ngate_pd_hc8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1604/3980
    ngate_pd_8trpsr_mac_tmp10 = NOT ngate_pd_8trpsr_mac_tmp09 SRM2019
========================================================================


operation group: 1605/3980
    ngate_pd_8trpsr_mac_tmp11 = NOT ngate_pd_8trpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1606/3980
    ngate_pd_8trpsr_mac_tmp12 = NOT ngate_pd_8trpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1607/3980
    ngate_pd_8trpsr_mac_tmp13 = NOT ngate_pd_8trpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1608/3980
    ngate_pd_8trpsr_mac_tmp14 = NOT ngate_pd_8trpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1609/3980
    ngate_pd_8trpsr_mac_tmp15 = NOT ngate_pd_8trpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1610/3980
    ngate_pd_8trpsr_mac_tmp16 = NOT ngate_pd_8trpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1611/3980
    ngate_pd_8trpsr_mac_tmp17 = NOT ngate_pd_8trpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1612/3980
    ngate_pd_8trpsr_mac_tmp18 = NOT ngate_pd_8trpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1613/3980
    ngate_pd_8trpsr_mac_tmp19 = NOT ngate_pd_8trpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1614/3980
    ngate_pd_8trpsr_mac_tmp20 = NOT ngate_pd_8trpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1615/3980
    ngate_pd_8trpsr_mac_tmp21 = NOT ngate_pd_8trpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1616/3980
    ngate_pd_8trpsr_mac_tmp22 = NOT ngate_pd_8trpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1617/3980
    ngate_pd_8trpsr_mac_tmp23 = NOT ngate_pd_8trpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1618/3980
    ngate_pd_8trpsr_mac = NOT ngate_pd_8trpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1619/3980
    ngate_pg_8trpsr_mac_tmp09 = AND ngate_pg_hc8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1620/3980
    ngate_pg_8trpsr_mac_tmp10 = NOT ngate_pg_8trpsr_mac_tmp09 SRM2019
========================================================================


operation group: 1621/3980
    ngate_pg_8trpsr_mac_tmp11 = NOT ngate_pg_8trpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1622/3980
    ngate_pg_8trpsr_mac_tmp12 = NOT ngate_pg_8trpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1623/3980
    ngate_pg_8trpsr_mac_tmp13 = NOT ngate_pg_8trpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1624/3980
    ngate_pg_8trpsr_mac_tmp14 = NOT ngate_pg_8trpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1625/3980
    ngate_pg_8trpsr_mac_tmp15 = NOT ngate_pg_8trpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1626/3980
    ngate_pg_8trpsr_mac_tmp16 = NOT ngate_pg_8trpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1627/3980
    ngate_pg_8trpsr_mac_tmp17 = NOT ngate_pg_8trpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1628/3980
    ngate_pg_8trpsr_mac_tmp18 = NOT ngate_pg_8trpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1629/3980
    ngate_pg_8trpsr_mac_tmp19 = NOT ngate_pg_8trpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1630/3980
    ngate_pg_8trpsr_mac_tmp20 = NOT ngate_pg_8trpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1631/3980
    ngate_pg_8trpsr_mac_tmp21 = NOT ngate_pg_8trpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1632/3980
    ngate_pg_8trpsr_mac_tmp22 = NOT ngate_pg_8trpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1633/3980
    ngate_pg_8trpsr_mac_tmp23 = NOT ngate_pg_8trpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1634/3980
    ngate_pg_8trpsr_mac = NOT ngate_pg_8trpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1635/3980
    pgate_pu_8tsr_mac_tmp08 = AND pgate_pu_hc8tsr_mac_tmp07 SRM2017
========================================================================


operation group: 1636/3980
    pgate_pu_8tsr_mac_tmp09 = AND pgate_pu_8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1637/3980
    pgate_pu_8tsr_mac_tmp10 = NOT pgate_pu_8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1638/3980
    pgate_pu_8tsr_mac_tmp11 = NOT pgate_pu_8tsr_mac_tmp10 SRM2020
========================================================================


operation group: 1639/3980
    pgate_pu_8tsr_mac_tmp12 = NOT pgate_pu_8tsr_mac_tmp11 SRM2021
========================================================================


operation group: 1640/3980
    pgate_pu_8tsr_mac_tmp13 = NOT pgate_pu_8tsr_mac_tmp12 SRM2022
========================================================================


operation group: 1641/3980
    pgate_pu_8tsr_mac_tmp14 = NOT pgate_pu_8tsr_mac_tmp13 SRM2025
========================================================================


operation group: 1642/3980
    pgate_pu_8tsr_mac_tmp15 = NOT pgate_pu_8tsr_mac_tmp14 SRM2026
========================================================================


operation group: 1643/3980
    pgate_pu_8tsr_mac_tmp16 = NOT pgate_pu_8tsr_mac_tmp15 SRM2030
========================================================================


operation group: 1644/3980
    pgate_pu_8tsr_mac_tmp17 = NOT pgate_pu_8tsr_mac_tmp16 SRM2031
========================================================================


operation group: 1645/3980
    pgate_pu_8tsr_mac_tmp18 = NOT pgate_pu_8tsr_mac_tmp17 SRM2032
========================================================================


operation group: 1646/3980
    pgate_pu_8tsr_mac_tmp19 = NOT pgate_pu_8tsr_mac_tmp18 SRM2033
========================================================================


operation group: 1647/3980
    pgate_pu_8tsr_mac_tmp20 = NOT pgate_pu_8tsr_mac_tmp19 SRM2034
========================================================================


operation group: 1648/3980
    pgate_pu_8tsr_mac_tmp21 = NOT pgate_pu_8tsr_mac_tmp20 SRM2035
========================================================================


operation group: 1649/3980
    pgate_pu_8tsr_mac_tmp22 = NOT pgate_pu_8tsr_mac_tmp21 SRM2037
========================================================================


operation group: 1650/3980
    pgate_pu_8tsr_mac_tmp23 = NOT pgate_pu_8tsr_mac_tmp22 SRM2038
========================================================================


operation group: 1651/3980
    pgate_pu_8tsr_mac = NOT pgate_pu_8tsr_mac_tmp23 SRM2044
========================================================================


operation group: 1652/3980
    ngate_pd_8tsr_mac_tmp08 = AND ngate_pd_hc8tsr_mac_tmp07 SRM2017
========================================================================


operation group: 1653/3980
    ngate_pd_8tsr_mac_tmp09 = AND ngate_pd_8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1654/3980
    ngate_pd_8tsr_mac_tmp10 = NOT ngate_pd_8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1655/3980
    ngate_pd_8tsr_mac_tmp11 = NOT ngate_pd_8tsr_mac_tmp10 SRM2020
========================================================================


operation group: 1656/3980
    ngate_pd_8tsr_mac_tmp12 = NOT ngate_pd_8tsr_mac_tmp11 SRM2021
========================================================================


operation group: 1657/3980
    ngate_pd_8tsr_mac_tmp13 = NOT ngate_pd_8tsr_mac_tmp12 SRM2022
========================================================================


operation group: 1658/3980
    ngate_pd_8tsr_mac_tmp14 = NOT ngate_pd_8tsr_mac_tmp13 SRM2025
========================================================================


operation group: 1659/3980
    ngate_pd_8tsr_mac_tmp15 = NOT ngate_pd_8tsr_mac_tmp14 SRM2026
========================================================================


operation group: 1660/3980
    ngate_pd_8tsr_mac_tmp16 = NOT ngate_pd_8tsr_mac_tmp15 SRM2030
========================================================================


operation group: 1661/3980
    ngate_pd_8tsr_mac_tmp17 = NOT ngate_pd_8tsr_mac_tmp16 SRM2031
========================================================================


operation group: 1662/3980
    ngate_pd_8tsr_mac_tmp18 = NOT ngate_pd_8tsr_mac_tmp17 SRM2032
========================================================================


operation group: 1663/3980
    ngate_pd_8tsr_mac_tmp19 = NOT ngate_pd_8tsr_mac_tmp18 SRM2033
========================================================================


operation group: 1664/3980
    ngate_pd_8tsr_mac_tmp20 = NOT ngate_pd_8tsr_mac_tmp19 SRM2034
========================================================================


operation group: 1665/3980
    ngate_pd_8tsr_mac_tmp21 = NOT ngate_pd_8tsr_mac_tmp20 SRM2035
========================================================================


operation group: 1666/3980
    ngate_pd_8tsr_mac_tmp22 = NOT ngate_pd_8tsr_mac_tmp21 SRM2037
========================================================================


operation group: 1667/3980
    ngate_pd_8tsr_mac_tmp23 = NOT ngate_pd_8tsr_mac_tmp22 SRM2038
========================================================================


operation group: 1668/3980
    ngate_pd_8tsr_mac = NOT ngate_pd_8tsr_mac_tmp23 SRM2044
========================================================================


operation group: 1669/3980
    ngate_pg_8tsr_mac_tmp08 = AND ngate_pg_hc8tsr_mac_tmp07 SRM2017
========================================================================


operation group: 1670/3980
    ngate_pg_8tsr_mac_tmp09 = AND ngate_pg_8tsr_mac_tmp08 SRM2018
========================================================================


operation group: 1671/3980
    ngate_pg_8tsr_mac_tmp10 = NOT ngate_pg_8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1672/3980
    ngate_pg_8tsr_mac_tmp11 = NOT ngate_pg_8tsr_mac_tmp10 SRM2020
========================================================================


operation group: 1673/3980
    ngate_pg_8tsr_mac_tmp12 = NOT ngate_pg_8tsr_mac_tmp11 SRM2021
========================================================================


operation group: 1674/3980
    ngate_pg_8tsr_mac_tmp13 = NOT ngate_pg_8tsr_mac_tmp12 SRM2022
========================================================================


operation group: 1675/3980
    ngate_pg_8tsr_mac_tmp14 = NOT ngate_pg_8tsr_mac_tmp13 SRM2025
========================================================================


operation group: 1676/3980
    ngate_pg_8tsr_mac_tmp15 = NOT ngate_pg_8tsr_mac_tmp14 SRM2026
========================================================================


operation group: 1677/3980
    ngate_pg_8tsr_mac_tmp16 = NOT ngate_pg_8tsr_mac_tmp15 SRM2030
========================================================================


operation group: 1678/3980
    ngate_pg_8tsr_mac_tmp17 = NOT ngate_pg_8tsr_mac_tmp16 SRM2031
========================================================================


operation group: 1679/3980
    ngate_pg_8tsr_mac_tmp18 = NOT ngate_pg_8tsr_mac_tmp17 SRM2032
========================================================================


operation group: 1680/3980
    ngate_pg_8tsr_mac_tmp19 = NOT ngate_pg_8tsr_mac_tmp18 SRM2033
========================================================================


operation group: 1681/3980
    ngate_pg_8tsr_mac_tmp20 = NOT ngate_pg_8tsr_mac_tmp19 SRM2034
========================================================================


operation group: 1682/3980
    ngate_pg_8tsr_mac_tmp21 = NOT ngate_pg_8tsr_mac_tmp20 SRM2035
========================================================================


operation group: 1683/3980
    ngate_pg_8tsr_mac_tmp22 = NOT ngate_pg_8tsr_mac_tmp21 SRM2037
========================================================================


operation group: 1684/3980
    ngate_pg_8tsr_mac_tmp23 = NOT ngate_pg_8tsr_mac_tmp22 SRM2038
========================================================================


operation group: 1685/3980
    ngate_pg_8tsr_mac = NOT ngate_pg_8tsr_mac_tmp23 SRM2044
========================================================================


operation group: 1686/3980
    pgate_pu_hcsr_mac_tmp05 = AND pgate_pu_hdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1687/3980
    pgate_pu_hcsr_mac_tmp06 = NOT pgate_pu_hcsr_mac_tmp05 SRM2014
========================================================================


operation group: 1688/3980
    pgate_pu_hcsr_mac_tmp07 = NOT pgate_pu_hcsr_mac_tmp06 SRM2015
========================================================================


operation group: 1689/3980
    pgate_pu_hcsr_mac_tmp08 = NOT pgate_pu_hcsr_mac_tmp07 SRM2017
========================================================================


operation group: 1690/3980
    pgate_pu_hcsr_mac_tmp09 = NOT pgate_pu_hcsr_mac_tmp08 SRM2018
========================================================================


operation group: 1691/3980
    pgate_pu_hcsr_mac_tmp10 = NOT pgate_pu_hcsr_mac_tmp09 SRM2019
========================================================================


operation group: 1692/3980
    pgate_pu_hcsr_mac_tmp11 = NOT pgate_pu_hcsr_mac_tmp10 SRM2020
========================================================================


operation group: 1693/3980
    pgate_pu_hcsr_mac_tmp12 = NOT pgate_pu_hcsr_mac_tmp11 SRM2021
========================================================================


operation group: 1694/3980
    pgate_pu_hcsr_mac_tmp13 = NOT pgate_pu_hcsr_mac_tmp12 SRM2022
========================================================================


operation group: 1695/3980
    pgate_pu_hcsr_mac_tmp14 = NOT pgate_pu_hcsr_mac_tmp13 SRM2025
========================================================================


operation group: 1696/3980
    pgate_pu_hcsr_mac_tmp15 = NOT pgate_pu_hcsr_mac_tmp14 SRM2026
========================================================================


operation group: 1697/3980
    pgate_pu_hcsr_mac_tmp16 = NOT pgate_pu_hcsr_mac_tmp15 SRM2030
========================================================================


operation group: 1698/3980
    pgate_pu_hssr_mac_tmp17 = NOT pgate_pu_hcsr_mac_tmp16 SRM2031
========================================================================


operation group: 1699/3980
    pgate_pu_hssr_mac_tmp18 = NOT pgate_pu_hssr_mac_tmp17 SRM2032
========================================================================


operation group: 1700/3980
    pgate_pu_hssr_mac_tmp19 = AND pgate_pu_hssr_mac_tmp18 SRM2033
========================================================================


operation group: 1701/3980
    pgate_pu_hssr_mac_tmp20 = NOT pgate_pu_hssr_mac_tmp19 SRM2034
========================================================================


operation group: 1702/3980
    pgate_pu_hssr_mac_tmp21 = NOT pgate_pu_hssr_mac_tmp20 SRM2035
========================================================================


operation group: 1703/3980
    pgate_pu_hssr_mac_tmp22 = NOT pgate_pu_hssr_mac_tmp21 SRM2037
========================================================================


operation group: 1704/3980
    pgate_pu_hssr_mac_tmp23 = NOT pgate_pu_hssr_mac_tmp22 SRM2038
========================================================================


operation group: 1705/3980
    pgate_pu_hssr_mac = NOT pgate_pu_hssr_mac_tmp23 SRM2044
========================================================================


operation group: 1706/3980
    ngate_pd_hcsr_mac_tmp05 = AND ngate_pd_hdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1707/3980
    ngate_pd_hcsr_mac_tmp06 = NOT ngate_pd_hcsr_mac_tmp05 SRM2014
========================================================================


operation group: 1708/3980
    ngate_pd_hcsr_mac_tmp07 = NOT ngate_pd_hcsr_mac_tmp06 SRM2015
========================================================================


operation group: 1709/3980
    ngate_pd_hcsr_mac_tmp08 = NOT ngate_pd_hcsr_mac_tmp07 SRM2017
========================================================================


operation group: 1710/3980
    ngate_pd_hcsr_mac_tmp09 = NOT ngate_pd_hcsr_mac_tmp08 SRM2018
========================================================================


operation group: 1711/3980
    ngate_pd_hcsr_mac_tmp10 = NOT ngate_pd_hcsr_mac_tmp09 SRM2019
========================================================================


operation group: 1712/3980
    ngate_pd_hcsr_mac_tmp11 = NOT ngate_pd_hcsr_mac_tmp10 SRM2020
========================================================================


operation group: 1713/3980
    ngate_pd_hcsr_mac_tmp12 = NOT ngate_pd_hcsr_mac_tmp11 SRM2021
========================================================================


operation group: 1714/3980
    ngate_pd_hcsr_mac_tmp13 = NOT ngate_pd_hcsr_mac_tmp12 SRM2022
========================================================================


operation group: 1715/3980
    ngate_pd_hcsr_mac_tmp14 = NOT ngate_pd_hcsr_mac_tmp13 SRM2025
========================================================================


operation group: 1716/3980
    ngate_pd_hcsr_mac_tmp15 = NOT ngate_pd_hcsr_mac_tmp14 SRM2026
========================================================================


operation group: 1717/3980
    ngate_pd_hcsr_mac_tmp16 = NOT ngate_pd_hcsr_mac_tmp15 SRM2030
========================================================================


operation group: 1718/3980
    ngate_pd_hssr_mac_tmp17 = NOT ngate_pd_hcsr_mac_tmp16 SRM2031
========================================================================


operation group: 1719/3980
    ngate_pd_hssr_mac_tmp18 = NOT ngate_pd_hssr_mac_tmp17 SRM2032
========================================================================


operation group: 1720/3980
    ngate_pd_hssr_mac_tmp19 = AND ngate_pd_hssr_mac_tmp18 SRM2033
========================================================================


operation group: 1721/3980
    ngate_pd_hssr_mac_tmp20 = NOT ngate_pd_hssr_mac_tmp19 SRM2034
========================================================================


operation group: 1722/3980
    ngate_pd_hssr_mac_tmp21 = NOT ngate_pd_hssr_mac_tmp20 SRM2035
========================================================================


operation group: 1723/3980
    ngate_pd_hssr_mac_tmp22 = NOT ngate_pd_hssr_mac_tmp21 SRM2037
========================================================================


operation group: 1724/3980
    ngate_pd_hssr_mac_tmp23 = NOT ngate_pd_hssr_mac_tmp22 SRM2038
========================================================================


operation group: 1725/3980
    ngate_pd_hssr_mac = NOT ngate_pd_hssr_mac_tmp23 SRM2044
========================================================================


operation group: 1726/3980
    ngate_pg_hcsr_mac_tmp05 = AND ngate_pg_hdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1727/3980
    ngate_pg_hcsr_mac_tmp06 = NOT ngate_pg_hcsr_mac_tmp05 SRM2014
========================================================================


operation group: 1728/3980
    ngate_pg_hcsr_mac_tmp07 = NOT ngate_pg_hcsr_mac_tmp06 SRM2015
========================================================================


operation group: 1729/3980
    ngate_pg_hcsr_mac_tmp08 = NOT ngate_pg_hcsr_mac_tmp07 SRM2017
========================================================================


operation group: 1730/3980
    ngate_pg_hcsr_mac_tmp09 = NOT ngate_pg_hcsr_mac_tmp08 SRM2018
========================================================================


operation group: 1731/3980
    ngate_pg_hcsr_mac_tmp10 = NOT ngate_pg_hcsr_mac_tmp09 SRM2019
========================================================================


operation group: 1732/3980
    ngate_pg_hcsr_mac_tmp11 = NOT ngate_pg_hcsr_mac_tmp10 SRM2020
========================================================================


operation group: 1733/3980
    ngate_pg_hcsr_mac_tmp12 = NOT ngate_pg_hcsr_mac_tmp11 SRM2021
========================================================================


operation group: 1734/3980
    ngate_pg_hcsr_mac_tmp13 = NOT ngate_pg_hcsr_mac_tmp12 SRM2022
========================================================================


operation group: 1735/3980
    ngate_pg_hcsr_mac_tmp14 = NOT ngate_pg_hcsr_mac_tmp13 SRM2025
========================================================================


operation group: 1736/3980
    ngate_pg_hcsr_mac_tmp15 = NOT ngate_pg_hcsr_mac_tmp14 SRM2026
========================================================================


operation group: 1737/3980
    ngate_pg_hcsr_mac_tmp16 = NOT ngate_pg_hcsr_mac_tmp15 SRM2030
========================================================================


operation group: 1738/3980
    ngate_pg_hssr_mac_tmp17 = NOT ngate_pg_hcsr_mac_tmp16 SRM2031
========================================================================


operation group: 1739/3980
    ngate_pg_hssr_mac_tmp18 = NOT ngate_pg_hssr_mac_tmp17 SRM2032
========================================================================


operation group: 1740/3980
    ngate_pg_hssr_mac_tmp19 = AND ngate_pg_hssr_mac_tmp18 SRM2033
========================================================================


operation group: 1741/3980
    ngate_pg_hssr_mac_tmp20 = NOT ngate_pg_hssr_mac_tmp19 SRM2034
========================================================================


operation group: 1742/3980
    ngate_pg_hssr_mac_tmp21 = NOT ngate_pg_hssr_mac_tmp20 SRM2035
========================================================================


operation group: 1743/3980
    ngate_pg_hssr_mac_tmp22 = NOT ngate_pg_hssr_mac_tmp21 SRM2037
========================================================================


operation group: 1744/3980
    ngate_pg_hssr_mac_tmp23 = NOT ngate_pg_hssr_mac_tmp22 SRM2038
========================================================================


operation group: 1745/3980
    ngate_pg_hssr_mac = NOT ngate_pg_hssr_mac_tmp23 SRM2044
========================================================================


operation group: 1746/3980
    ngate_pd_hc8trpsr_mac_tmp11 = AND ngate_pd_hc8trpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1747/3980
    ngate_pd_hc8trpsr_mac_tmp12 = NOT ngate_pd_hc8trpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1748/3980
    ngate_pd_hc8trpsr_mac_tmp13 = NOT ngate_pd_hc8trpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1749/3980
    ngate_pd_hc8trpsr_mac_tmp14 = NOT ngate_pd_hc8trpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1750/3980
    ngate_pd_hc8trpsr_mac_tmp15 = NOT ngate_pd_hc8trpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1751/3980
    ngate_pd_hc8trpsr_mac_tmp16 = NOT ngate_pd_hc8trpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1752/3980
    ngate_pd_hc8trpsr_mac_tmp17 = NOT ngate_pd_hc8trpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1753/3980
    ngate_pd_hc8trpsr_mac_tmp18 = NOT ngate_pd_hc8trpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1754/3980
    ngate_pd_hc8trpsr_mac_tmp19 = NOT ngate_pd_hc8trpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1755/3980
    ngate_pd_hc8trpsr_mac_tmp20 = NOT ngate_pd_hc8trpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1756/3980
    ngate_pd_hc8trpsr_mac_tmp21 = NOT ngate_pd_hc8trpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1757/3980
    ngate_pd_hc8trpsr_mac_tmp22 = NOT ngate_pd_hc8trpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1758/3980
    ngate_pd_hc8trpsr_mac_tmp23 = NOT ngate_pd_hc8trpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1759/3980
    ngate_pd_hc8trpsr_mac_tmp24 = NOT ngate_pd_hc8trpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1760/3980
    ngate_pd_hc8trpsr_mac = NOT ngate_pd_hc8trpsr_mac_tmp24 SRM2054
========================================================================


operation group: 1761/3980
    ngate_pg_hc8trpsr_mac_tmp11 = AND ngate_pg_hc8trpsr_mac_tmp10 SRM2020
========================================================================


operation group: 1762/3980
    ngate_pg_hc8trpsr_mac_tmp12 = NOT ngate_pg_hc8trpsr_mac_tmp11 SRM2021
========================================================================


operation group: 1763/3980
    ngate_pg_hc8trpsr_mac_tmp13 = NOT ngate_pg_hc8trpsr_mac_tmp12 SRM2022
========================================================================


operation group: 1764/3980
    ngate_pg_hc8trpsr_mac_tmp14 = NOT ngate_pg_hc8trpsr_mac_tmp13 SRM2025
========================================================================


operation group: 1765/3980
    ngate_pg_hc8trpsr_mac_tmp15 = NOT ngate_pg_hc8trpsr_mac_tmp14 SRM2026
========================================================================


operation group: 1766/3980
    ngate_pg_hc8trpsr_mac_tmp16 = NOT ngate_pg_hc8trpsr_mac_tmp15 SRM2030
========================================================================


operation group: 1767/3980
    ngate_pg_hc8trpsr_mac_tmp17 = NOT ngate_pg_hc8trpsr_mac_tmp16 SRM2031
========================================================================


operation group: 1768/3980
    ngate_pg_hc8trpsr_mac_tmp18 = NOT ngate_pg_hc8trpsr_mac_tmp17 SRM2032
========================================================================


operation group: 1769/3980
    ngate_pg_hc8trpsr_mac_tmp19 = NOT ngate_pg_hc8trpsr_mac_tmp18 SRM2033
========================================================================


operation group: 1770/3980
    ngate_pg_hc8trpsr_mac_tmp20 = NOT ngate_pg_hc8trpsr_mac_tmp19 SRM2034
========================================================================


operation group: 1771/3980
    ngate_pg_hc8trpsr_mac_tmp21 = NOT ngate_pg_hc8trpsr_mac_tmp20 SRM2035
========================================================================


operation group: 1772/3980
    ngate_pg_hc8trpsr_mac_tmp22 = NOT ngate_pg_hc8trpsr_mac_tmp21 SRM2037
========================================================================


operation group: 1773/3980
    ngate_pg_hc8trpsr_mac_tmp23 = NOT ngate_pg_hc8trpsr_mac_tmp22 SRM2038
========================================================================


operation group: 1774/3980
    ngate_pg_hc8trpsr_mac_tmp24 = NOT ngate_pg_hc8trpsr_mac_tmp23 SRM2044
========================================================================


operation group: 1775/3980
    ngate_pg_hc8trpsr_mac = NOT ngate_pg_hc8trpsr_mac_tmp24 SRM2054
========================================================================


operation group: 1776/3980
    pgate_pu_hc8tsr_mac_tmp10 = AND pgate_pu_hc8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1777/3980
    pgate_pu_hc8tsr_mac_tmp11 = AND pgate_pu_hc8tsr_mac_tmp10 SRM2020
========================================================================


operation group: 1778/3980
    pgate_pu_hc8tsr_mac_tmp12 = NOT pgate_pu_hc8tsr_mac_tmp11 SRM2021
========================================================================


operation group: 1779/3980
    pgate_pu_hc8tsr_mac_tmp13 = NOT pgate_pu_hc8tsr_mac_tmp12 SRM2022
========================================================================


operation group: 1780/3980
    pgate_pu_hc8tsr_mac_tmp14 = NOT pgate_pu_hc8tsr_mac_tmp13 SRM2025
========================================================================


operation group: 1781/3980
    pgate_pu_hc8tsr_mac_tmp15 = NOT pgate_pu_hc8tsr_mac_tmp14 SRM2026
========================================================================


operation group: 1782/3980
    pgate_pu_hc8tsr_mac_tmp16 = NOT pgate_pu_hc8tsr_mac_tmp15 SRM2030
========================================================================


operation group: 1783/3980
    pgate_pu_hc8tsr_mac_tmp17 = NOT pgate_pu_hc8tsr_mac_tmp16 SRM2031
========================================================================


operation group: 1784/3980
    pgate_pu_hc8tsr_mac_tmp18 = NOT pgate_pu_hc8tsr_mac_tmp17 SRM2032
========================================================================


operation group: 1785/3980
    pgate_pu_hc8tsr_mac_tmp19 = NOT pgate_pu_hc8tsr_mac_tmp18 SRM2033
========================================================================


operation group: 1786/3980
    pgate_pu_hc8tsr_mac_tmp20 = NOT pgate_pu_hc8tsr_mac_tmp19 SRM2034
========================================================================


operation group: 1787/3980
    pgate_pu_hc8tsr_mac_tmp21 = NOT pgate_pu_hc8tsr_mac_tmp20 SRM2035
========================================================================


operation group: 1788/3980
    pgate_pu_hc8tsr_mac_tmp22 = NOT pgate_pu_hc8tsr_mac_tmp21 SRM2037
========================================================================


operation group: 1789/3980
    pgate_pu_hc8tsr_mac_tmp23 = NOT pgate_pu_hc8tsr_mac_tmp22 SRM2038
========================================================================


operation group: 1790/3980
    pgate_pu_hc8tsr_mac_tmp24 = NOT pgate_pu_hc8tsr_mac_tmp23 SRM2044
========================================================================


operation group: 1791/3980
    pgate_pu_hc8tsr_mac = NOT pgate_pu_hc8tsr_mac_tmp24 SRM2054
========================================================================


operation group: 1792/3980
    ngate_pd_hc8tsr_mac_tmp10 = AND ngate_pd_hc8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1793/3980
    ngate_pd_hc8tsr_mac_tmp11 = AND ngate_pd_hc8tsr_mac_tmp10 SRM2020
========================================================================


operation group: 1794/3980
    ngate_pd_hc8tsr_mac_tmp12 = NOT ngate_pd_hc8tsr_mac_tmp11 SRM2021
========================================================================


operation group: 1795/3980
    ngate_pd_hc8tsr_mac_tmp13 = NOT ngate_pd_hc8tsr_mac_tmp12 SRM2022
========================================================================


operation group: 1796/3980
    ngate_pd_hc8tsr_mac_tmp14 = NOT ngate_pd_hc8tsr_mac_tmp13 SRM2025
========================================================================


operation group: 1797/3980
    ngate_pd_hc8tsr_mac_tmp15 = NOT ngate_pd_hc8tsr_mac_tmp14 SRM2026
========================================================================


operation group: 1798/3980
    ngate_pd_hc8tsr_mac_tmp16 = NOT ngate_pd_hc8tsr_mac_tmp15 SRM2030
========================================================================


operation group: 1799/3980
    ngate_pd_hc8tsr_mac_tmp17 = NOT ngate_pd_hc8tsr_mac_tmp16 SRM2031
========================================================================


operation group: 1800/3980
    ngate_pd_hc8tsr_mac_tmp18 = NOT ngate_pd_hc8tsr_mac_tmp17 SRM2032
========================================================================


operation group: 1801/3980
    ngate_pd_hc8tsr_mac_tmp19 = NOT ngate_pd_hc8tsr_mac_tmp18 SRM2033
========================================================================


operation group: 1802/3980
    ngate_pd_hc8tsr_mac_tmp20 = NOT ngate_pd_hc8tsr_mac_tmp19 SRM2034
========================================================================


operation group: 1803/3980
    ngate_pd_hc8tsr_mac_tmp21 = NOT ngate_pd_hc8tsr_mac_tmp20 SRM2035
========================================================================


operation group: 1804/3980
    ngate_pd_hc8tsr_mac_tmp22 = NOT ngate_pd_hc8tsr_mac_tmp21 SRM2037
========================================================================


operation group: 1805/3980
    ngate_pd_hc8tsr_mac_tmp23 = NOT ngate_pd_hc8tsr_mac_tmp22 SRM2038
========================================================================


operation group: 1806/3980
    ngate_pd_hc8tsr_mac_tmp24 = NOT ngate_pd_hc8tsr_mac_tmp23 SRM2044
========================================================================


operation group: 1807/3980
    ngate_pd_hc8tsr_mac = NOT ngate_pd_hc8tsr_mac_tmp24 SRM2054
========================================================================


operation group: 1808/3980
    ngate_pg_hc8tsr_mac_tmp10 = AND ngate_pg_hc8tsr_mac_tmp09 SRM2019
========================================================================


operation group: 1809/3980
    ngate_pg_hc8tsr_mac_tmp11 = AND ngate_pg_hc8tsr_mac_tmp10 SRM2020
========================================================================


operation group: 1810/3980
    ngate_pg_hc8tsr_mac_tmp12 = NOT ngate_pg_hc8tsr_mac_tmp11 SRM2021
========================================================================


operation group: 1811/3980
    ngate_pg_hc8tsr_mac_tmp13 = NOT ngate_pg_hc8tsr_mac_tmp12 SRM2022
========================================================================


operation group: 1812/3980
    ngate_pg_hc8tsr_mac_tmp14 = NOT ngate_pg_hc8tsr_mac_tmp13 SRM2025
========================================================================


operation group: 1813/3980
    ngate_pg_hc8tsr_mac_tmp15 = NOT ngate_pg_hc8tsr_mac_tmp14 SRM2026
========================================================================


operation group: 1814/3980
    ngate_pg_hc8tsr_mac_tmp16 = NOT ngate_pg_hc8tsr_mac_tmp15 SRM2030
========================================================================


operation group: 1815/3980
    ngate_pg_hc8tsr_mac_tmp17 = NOT ngate_pg_hc8tsr_mac_tmp16 SRM2031
========================================================================


operation group: 1816/3980
    ngate_pg_hc8tsr_mac_tmp18 = NOT ngate_pg_hc8tsr_mac_tmp17 SRM2032
========================================================================


operation group: 1817/3980
    ngate_pg_hc8tsr_mac_tmp19 = NOT ngate_pg_hc8tsr_mac_tmp18 SRM2033
========================================================================


operation group: 1818/3980
    ngate_pg_hc8tsr_mac_tmp20 = NOT ngate_pg_hc8tsr_mac_tmp19 SRM2034
========================================================================


operation group: 1819/3980
    ngate_pg_hc8tsr_mac_tmp21 = NOT ngate_pg_hc8tsr_mac_tmp20 SRM2035
========================================================================


operation group: 1820/3980
    ngate_pg_hc8tsr_mac_tmp22 = NOT ngate_pg_hc8tsr_mac_tmp21 SRM2037
========================================================================


operation group: 1821/3980
    ngate_pg_hc8tsr_mac_tmp23 = NOT ngate_pg_hc8tsr_mac_tmp22 SRM2038
========================================================================


operation group: 1822/3980
    ngate_pg_hc8tsr_mac_tmp24 = NOT ngate_pg_hc8tsr_mac_tmp23 SRM2044
========================================================================


operation group: 1823/3980
    ngate_pg_hc8tsr_mac = NOT ngate_pg_hc8tsr_mac_tmp24 SRM2054
========================================================================


operation group: 1824/3980
    pgate_pu_hcsr_mac_tmp17 = NOT pgate_pu_hcsr_mac_tmp16 SRM2033
========================================================================


operation group: 1825/3980
    pgate_pu_hcsr_mac = NOT pgate_pu_hcsr_mac_tmp17 SRM2044
========================================================================


operation group: 1826/3980
    ngate_pd_hcsr_mac_tmp17 = NOT ngate_pd_hcsr_mac_tmp16 SRM2033
========================================================================


operation group: 1827/3980
    ngate_pd_hcsr_mac = NOT ngate_pd_hcsr_mac_tmp17 SRM2044
========================================================================


operation group: 1828/3980
    ngate_pg_hcsr_mac_tmp17 = NOT ngate_pg_hcsr_mac_tmp16 SRM2033
========================================================================


operation group: 1829/3980
    ngate_pg_hcsr_mac = NOT ngate_pg_hcsr_mac_tmp17 SRM2044
========================================================================


operation group: 1830/3980
    pgate_pu_hdsr_mac_tmp06 = AND pgate_pu_hdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1831/3980
    pgate_pu_hdsr_mac_tmp07 = NOT pgate_pu_hdsr_mac_tmp06 SRM2015
========================================================================


operation group: 1832/3980
    pgate_pu_hdsr_mac_tmp08 = NOT pgate_pu_hdsr_mac_tmp07 SRM2017
========================================================================


operation group: 1833/3980
    pgate_pu_hdsr_mac_tmp09 = NOT pgate_pu_hdsr_mac_tmp08 SRM2018
========================================================================


operation group: 1834/3980
    pgate_pu_hdsr_mac_tmp10 = NOT pgate_pu_hdsr_mac_tmp09 SRM2019
========================================================================


operation group: 1835/3980
    pgate_pu_hdsr_mac_tmp11 = NOT pgate_pu_hdsr_mac_tmp10 SRM2020
========================================================================


operation group: 1836/3980
    pgate_pu_hdsr_mac_tmp12 = NOT pgate_pu_hdsr_mac_tmp11 SRM2021
========================================================================


operation group: 1837/3980
    pgate_pu_hdsr_mac_tmp13 = NOT pgate_pu_hdsr_mac_tmp12 SRM2022
========================================================================


operation group: 1838/3980
    pgate_pu_hdsr_mac_tmp14 = NOT pgate_pu_hdsr_mac_tmp13 SRM2025
========================================================================


operation group: 1839/3980
    pgate_pu_hdsr_mac_tmp15 = NOT pgate_pu_hdsr_mac_tmp14 SRM2026
========================================================================


operation group: 1840/3980
    pgate_pu_hdsr_mac_tmp16 = NOT pgate_pu_hdsr_mac_tmp15 SRM2030
========================================================================


operation group: 1841/3980
    pgate_pu_hdsr_mac_tmp17 = NOT pgate_pu_hdsr_mac_tmp16 SRM2032
========================================================================


operation group: 1842/3980
    pgate_pu_hdsr_mac = NOT pgate_pu_hdsr_mac_tmp17 SRM2044
========================================================================


operation group: 1843/3980
    ngate_pd_hdsr_mac_tmp06 = AND ngate_pd_hdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1844/3980
    ngate_pd_hdsr_mac_tmp07 = NOT ngate_pd_hdsr_mac_tmp06 SRM2015
========================================================================


operation group: 1845/3980
    ngate_pd_hdsr_mac_tmp08 = NOT ngate_pd_hdsr_mac_tmp07 SRM2017
========================================================================


operation group: 1846/3980
    ngate_pd_hdsr_mac_tmp09 = NOT ngate_pd_hdsr_mac_tmp08 SRM2018
========================================================================


operation group: 1847/3980
    ngate_pd_hdsr_mac_tmp10 = NOT ngate_pd_hdsr_mac_tmp09 SRM2019
========================================================================


operation group: 1848/3980
    ngate_pd_hdsr_mac_tmp11 = NOT ngate_pd_hdsr_mac_tmp10 SRM2020
========================================================================


operation group: 1849/3980
    ngate_pd_hdsr_mac_tmp12 = NOT ngate_pd_hdsr_mac_tmp11 SRM2021
========================================================================


operation group: 1850/3980
    ngate_pd_hdsr_mac_tmp13 = NOT ngate_pd_hdsr_mac_tmp12 SRM2022
========================================================================


operation group: 1851/3980
    ngate_pd_hdsr_mac_tmp14 = NOT ngate_pd_hdsr_mac_tmp13 SRM2025
========================================================================


operation group: 1852/3980
    ngate_pd_hdsr_mac_tmp15 = NOT ngate_pd_hdsr_mac_tmp14 SRM2026
========================================================================


operation group: 1853/3980
    ngate_pd_hdsr_mac_tmp16 = NOT ngate_pd_hdsr_mac_tmp15 SRM2030
========================================================================


operation group: 1854/3980
    ngate_pd_hdsr_mac_tmp17 = NOT ngate_pd_hdsr_mac_tmp16 SRM2032
========================================================================


operation group: 1855/3980
    ngate_pd_hdsr_mac = NOT ngate_pd_hdsr_mac_tmp17 SRM2044
========================================================================


operation group: 1856/3980
    ngate_pg_hdsr_mac_tmp06 = AND ngate_pg_hdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1857/3980
    ngate_pg_hdsr_mac_tmp07 = NOT ngate_pg_hdsr_mac_tmp06 SRM2015
========================================================================


operation group: 1858/3980
    ngate_pg_hdsr_mac_tmp08 = NOT ngate_pg_hdsr_mac_tmp07 SRM2017
========================================================================


operation group: 1859/3980
    ngate_pg_hdsr_mac_tmp09 = NOT ngate_pg_hdsr_mac_tmp08 SRM2018
========================================================================


operation group: 1860/3980
    ngate_pg_hdsr_mac_tmp10 = NOT ngate_pg_hdsr_mac_tmp09 SRM2019
========================================================================


operation group: 1861/3980
    ngate_pg_hdsr_mac_tmp11 = NOT ngate_pg_hdsr_mac_tmp10 SRM2020
========================================================================


operation group: 1862/3980
    ngate_pg_hdsr_mac_tmp12 = NOT ngate_pg_hdsr_mac_tmp11 SRM2021
========================================================================


operation group: 1863/3980
    ngate_pg_hdsr_mac_tmp13 = NOT ngate_pg_hdsr_mac_tmp12 SRM2022
========================================================================


operation group: 1864/3980
    ngate_pg_hdsr_mac_tmp14 = NOT ngate_pg_hdsr_mac_tmp13 SRM2025
========================================================================


operation group: 1865/3980
    ngate_pg_hdsr_mac_tmp15 = NOT ngate_pg_hdsr_mac_tmp14 SRM2026
========================================================================


operation group: 1866/3980
    ngate_pg_hdsr_mac_tmp16 = NOT ngate_pg_hdsr_mac_tmp15 SRM2030
========================================================================


operation group: 1867/3980
    ngate_pg_hdsr_mac_tmp17 = NOT ngate_pg_hdsr_mac_tmp16 SRM2032
========================================================================


operation group: 1868/3980
    ngate_pg_hdsr_mac = NOT ngate_pg_hdsr_mac_tmp17 SRM2044
========================================================================


operation group: 1869/3980
    pgate_pu_ulhdsr_mac_tmp04 = AND pgate_pu_ulhdsr_mac_tmp03 SRM2012
========================================================================


operation group: 1870/3980
    pgate_pu_ulhdsr_mac_tmp05 = NOT pgate_pu_ulhdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1871/3980
    pgate_pu_ulhdsr_mac_tmp06 = AND pgate_pu_ulhdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1872/3980
    pgate_pu_ulhdsr_mac_tmp07 = NOT pgate_pu_ulhdsr_mac_tmp06 SRM2015
========================================================================


operation group: 1873/3980
    pgate_pu_ulhdsr_mac_tmp08 = NOT pgate_pu_ulhdsr_mac_tmp07 SRM2017
========================================================================


operation group: 1874/3980
    pgate_pu_ulhdsr_mac_tmp09 = NOT pgate_pu_ulhdsr_mac_tmp08 SRM2018
========================================================================


operation group: 1875/3980
    pgate_pu_ulhdsr_mac_tmp10 = NOT pgate_pu_ulhdsr_mac_tmp09 SRM2019
========================================================================


operation group: 1876/3980
    pgate_pu_ulhdsr_mac_tmp11 = NOT pgate_pu_ulhdsr_mac_tmp10 SRM2020
========================================================================


operation group: 1877/3980
    pgate_pu_ulhdsr_mac_tmp12 = NOT pgate_pu_ulhdsr_mac_tmp11 SRM2021
========================================================================


operation group: 1878/3980
    pgate_pu_ulhdsr_mac_tmp13 = NOT pgate_pu_ulhdsr_mac_tmp12 SRM2022
========================================================================


operation group: 1879/3980
    pgate_pu_ulhdsr_mac_tmp14 = NOT pgate_pu_ulhdsr_mac_tmp13 SRM2025
========================================================================


operation group: 1880/3980
    pgate_pu_ulhdsr_mac_tmp15 = NOT pgate_pu_ulhdsr_mac_tmp14 SRM2026
========================================================================


operation group: 1881/3980
    pgate_pu_ulhdsr_mac_tmp16 = NOT pgate_pu_ulhdsr_mac_tmp15 SRM2030
========================================================================


operation group: 1882/3980
    pgate_pu_ulhdsr_mac = NOT pgate_pu_ulhdsr_mac_tmp16 SRM2044
========================================================================


operation group: 1883/3980
    ngate_pd_ulhdsr_mac_tmp04 = AND ngate_pd_ulhdsr_mac_tmp03 SRM2012
========================================================================


operation group: 1884/3980
    ngate_pd_ulhdsr_mac_tmp05 = NOT ngate_pd_ulhdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1885/3980
    ngate_pd_ulhdsr_mac_tmp06 = AND ngate_pd_ulhdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1886/3980
    ngate_pd_ulhdsr_mac_tmp07 = NOT ngate_pd_ulhdsr_mac_tmp06 SRM2015
========================================================================


operation group: 1887/3980
    ngate_pd_ulhdsr_mac_tmp08 = NOT ngate_pd_ulhdsr_mac_tmp07 SRM2017
========================================================================


operation group: 1888/3980
    ngate_pd_ulhdsr_mac_tmp09 = NOT ngate_pd_ulhdsr_mac_tmp08 SRM2018
========================================================================


operation group: 1889/3980
    ngate_pd_ulhdsr_mac_tmp10 = NOT ngate_pd_ulhdsr_mac_tmp09 SRM2019
========================================================================


operation group: 1890/3980
    ngate_pd_ulhdsr_mac_tmp11 = NOT ngate_pd_ulhdsr_mac_tmp10 SRM2020
========================================================================


operation group: 1891/3980
    ngate_pd_ulhdsr_mac_tmp12 = NOT ngate_pd_ulhdsr_mac_tmp11 SRM2021
========================================================================


operation group: 1892/3980
    ngate_pd_ulhdsr_mac_tmp13 = NOT ngate_pd_ulhdsr_mac_tmp12 SRM2022
========================================================================


operation group: 1893/3980
    ngate_pd_ulhdsr_mac_tmp14 = NOT ngate_pd_ulhdsr_mac_tmp13 SRM2025
========================================================================


operation group: 1894/3980
    ngate_pd_ulhdsr_mac_tmp15 = NOT ngate_pd_ulhdsr_mac_tmp14 SRM2026
========================================================================


operation group: 1895/3980
    ngate_pd_ulhdsr_mac_tmp16 = NOT ngate_pd_ulhdsr_mac_tmp15 SRM2030
========================================================================


operation group: 1896/3980
    ngate_pd_ulhdsr_mac = NOT ngate_pd_ulhdsr_mac_tmp16 SRM2044
========================================================================


operation group: 1897/3980
    ngate_pg_ulhdsr_mac_tmp04 = AND ngate_pg_ulhdsr_mac_tmp03 SRM2012
========================================================================


operation group: 1898/3980
    ngate_pg_ulhdsr_mac_tmp05 = NOT ngate_pg_ulhdsr_mac_tmp04 SRM2013
========================================================================


operation group: 1899/3980
    ngate_pg_ulhdsr_mac_tmp06 = AND ngate_pg_ulhdsr_mac_tmp05 SRM2014
========================================================================


operation group: 1900/3980
    ngate_pg_ulhdsr_mac_tmp07 = NOT ngate_pg_ulhdsr_mac_tmp06 SRM2015
========================================================================


operation group: 1901/3980
    ngate_pg_ulhdsr_mac_tmp08 = NOT ngate_pg_ulhdsr_mac_tmp07 SRM2017
========================================================================


operation group: 1902/3980
    ngate_pg_ulhdsr_mac_tmp09 = NOT ngate_pg_ulhdsr_mac_tmp08 SRM2018
========================================================================


operation group: 1903/3980
    ngate_pg_ulhdsr_mac_tmp10 = NOT ngate_pg_ulhdsr_mac_tmp09 SRM2019
========================================================================


operation group: 1904/3980
    ngate_pg_ulhdsr_mac_tmp11 = NOT ngate_pg_ulhdsr_mac_tmp10 SRM2020
========================================================================


operation group: 1905/3980
    ngate_pg_ulhdsr_mac_tmp12 = NOT ngate_pg_ulhdsr_mac_tmp11 SRM2021
========================================================================


operation group: 1906/3980
    ngate_pg_ulhdsr_mac_tmp13 = NOT ngate_pg_ulhdsr_mac_tmp12 SRM2022
========================================================================


operation group: 1907/3980
    ngate_pg_ulhdsr_mac_tmp14 = NOT ngate_pg_ulhdsr_mac_tmp13 SRM2025
========================================================================


operation group: 1908/3980
    ngate_pg_ulhdsr_mac_tmp15 = NOT ngate_pg_ulhdsr_mac_tmp14 SRM2026
========================================================================


operation group: 1909/3980
    ngate_pg_ulhdsr_mac_tmp16 = NOT ngate_pg_ulhdsr_mac_tmp15 SRM2030
========================================================================


operation group: 1910/3980
    ngate_pg_ulhdsr_mac = NOT ngate_pg_ulhdsr_mac_tmp16 SRM2044
========================================================================


operation group: 1911/3980
    tpgate2 = NOT tpgate1 PODE_GATE
========================================================================


operation group: 1912/3980
    tpgate3a = NOT tpgate2 FILLER_MOS
========================================================================


operation group: 1913/3980
    pch_svt_mac_gate_tmp01 = AND tpgate3a OD
========================================================================


operation group: 1914/3980
    pch_svt_mac_gate_tmp02 = AND pch_svt_mac_gate_tmp01 NW
========================================================================


operation group: 1915/3980
    pch_svt_mac_gate_tmp03 = NOT pch_svt_mac_gate_tmp02 NT_N
========================================================================


operation group: 1916/3980
    pch_12_mac_gate_tmp04 = AND pch_svt_mac_gate_tmp03 OD12
========================================================================


operation group: 1917/3980
    pch_12_mac_gate_tmp05 = AND pch_12_mac_gate_tmp04 PO
========================================================================


operation group: 1918/3980
    pch_12_mac_gate_tmp06 = NOT pch_12_mac_gate_tmp05 VTELN
========================================================================


operation group: 1919/3980
    pch_12_mac_gate_tmp07 = NOT pch_12_mac_gate_tmp06 VTELP
========================================================================


operation group: 1920/3980
    pch_12_mac_gate_tmp08 = NOT pch_12_mac_gate_tmp07 VTULN
========================================================================


operation group: 1921/3980
    pch_12_mac_gate_tmp09 = NOT pch_12_mac_gate_tmp08 VTULP
========================================================================


operation group: 1922/3980
    pch_12_mac_gate_tmp10 = NOT pch_12_mac_gate_tmp09 VTLN
========================================================================


operation group: 1923/3980
    pch_12_mac_gate_tmp11 = NOT pch_12_mac_gate_tmp10 VTLP
========================================================================


operation group: 1924/3980
    pch_12_mac_gate_tmp12 = NOT pch_12_mac_gate_tmp11 VTSN
========================================================================


operation group: 1925/3980
    pch_12_mac_gate_tmp13 = NOT pch_12_mac_gate_tmp12 VTSP
========================================================================


operation group: 1926/3980
    pch_12_mac_gate_tmp14 = NOT pch_12_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 1927/3980
    pch_12_mac_gate_tmp15 = NOT pch_12_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 1928/3980
    pch_12_mac_gate_tmp16 = NOT pch_12_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 1929/3980
    pch_12_mac_gate_tmp17 = NOT pch_12_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 1930/3980
    pch_12_mac_gate_tmp18 = NOT pch_12_mac_gate_tmp17 NPi
========================================================================


operation group: 1931/3980
    pch_12_mac_gate_tmp19 = AND pch_12_mac_gate_tmp18 PPi
========================================================================


operation group: 1932/3980
    pch_12od15_mac_gate_tmp20 = AND pch_12_mac_gate_tmp19 OD12_15
========================================================================


operation group: 1933/3980
    pch_12od15_mac_gate_tmp21 = NOT pch_12od15_mac_gate_tmp20 VAR
========================================================================


operation group: 1934/3980
    pch_12od15_mac_gate_tmp22 = NOT pch_12od15_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 1935/3980
    pch_12od15_mac_gate_tmp23 = NOT pch_12od15_mac_gate_tmp22 DIODMY
========================================================================


operation group: 1936/3980
    pch_12od15_mac_gate_tmp24 = NOT pch_12od15_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 1937/3980
    pch_12od15_mac_gate_tmp25 = NOT pch_12od15_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 1938/3980
    pch_12od15_mac_gate = NOT pch_12od15_mac_gate_tmp25 SDI_2
========================================================================


operation group: 1939/3980
    pch_12_mac_gate_tmp20 = NOT pch_12_mac_gate_tmp19 OD12_15
========================================================================


operation group: 1940/3980
    pch_12_mac_gate_tmp21 = NOT pch_12_mac_gate_tmp20 VAR
========================================================================


operation group: 1941/3980
    pch_12_mac_gate_tmp22 = NOT pch_12_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 1942/3980
    pch_12_mac_gate_tmp23 = NOT pch_12_mac_gate_tmp22 DIODMY
========================================================================


operation group: 1943/3980
    pch_12_mac_gate_tmp24 = NOT pch_12_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 1944/3980
    pch_12_mac_gate_tmp25 = NOT pch_12_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 1945/3980
    pch_12_mac_gate = NOT pch_12_mac_gate_tmp25 SDI_2
========================================================================


operation group: 1946/3980
    pch_flrsvt_mac_gate_tmp01 = NOT tpgate2 FB1
========================================================================


operation group: 1947/3980
    pch_flrsvt_mac_gate_tmp02 = AND pch_flrsvt_mac_gate_tmp01 OD
========================================================================


operation group: 1948/3980
    pch_flrsvt_mac_gate_tmp03 = AND pch_flrsvt_mac_gate_tmp02 NW
========================================================================


operation group: 1949/3980
    pch_flrsvt_mac_gate_tmp04 = NOT pch_flrsvt_mac_gate_tmp03 NT_N
========================================================================


operation group: 1950/3980
    pch_flrsvt_mac_gate_tmp05 = NOT pch_flrsvt_mac_gate_tmp04 OD12
========================================================================


operation group: 1951/3980
    pch_flrsvt_mac_gate_tmp06 = AND pch_flrsvt_mac_gate_tmp05 PO
========================================================================


operation group: 1952/3980
    pch_flrsvt_mac_gate_tmp07 = NOT pch_flrsvt_mac_gate_tmp06 VTELN
========================================================================


operation group: 1953/3980
    pch_flrelvt_mac_gate_tmp08 = AND pch_flrsvt_mac_gate_tmp07 VTELP
========================================================================


operation group: 1954/3980
    pch_flrelvt_mac_gate_tmp09 = NOT pch_flrelvt_mac_gate_tmp08 VTULN
========================================================================


operation group: 1955/3980
    pch_flrelvt_mac_gate_tmp10 = NOT pch_flrelvt_mac_gate_tmp09 VTULP
========================================================================


operation group: 1956/3980
    pch_flrelvt_mac_gate_tmp11 = NOT pch_flrelvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 1957/3980
    pch_flrelvt_mac_gate_tmp12 = NOT pch_flrelvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 1958/3980
    pch_flrelvt_mac_gate_tmp13 = NOT pch_flrelvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 1959/3980
    pch_flrelvt_mac_gate_tmp14 = NOT pch_flrelvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 1960/3980
    pch_flrelvt_mac_gate_tmp15 = NOT pch_flrelvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 1961/3980
    pch_flrelvt_mac_gate_tmp16 = NOT pch_flrelvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 1962/3980
    pch_flrelvt_mac_gate_tmp17 = NOT pch_flrelvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 1963/3980
    pch_flrelvt_mac_gate_tmp18 = NOT pch_flrelvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 1964/3980
    pch_flrelvt_mac_gate_tmp19 = NOT pch_flrelvt_mac_gate_tmp18 NPi
========================================================================


operation group: 1965/3980
    pch_flrelvt_mac_gate_tmp20 = AND pch_flrelvt_mac_gate_tmp19 PPi
========================================================================


operation group: 1966/3980
    pch_flrelvt_mac_gate_tmp21 = NOT pch_flrelvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 1967/3980
    pch_flrelvt_mac_gate_tmp22 = NOT pch_flrelvt_mac_gate_tmp21 VAR
========================================================================


operation group: 1968/3980
    pch_flrelvt_mac_gate_tmp23 = NOT pch_flrelvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 1969/3980
    pch_flrelvt_mac_gate_tmp24 = NOT pch_flrelvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 1970/3980
    pch_flrelvt_mac_gate_tmp25 = NOT pch_flrelvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 1971/3980
    pch_flrelvt_mac_gate_tmp26 = NOT pch_flrelvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 1972/3980
    pch_flrelvt_mac_gate_tmp27 = NOT pch_flrelvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 1973/3980
    pch_flrelvt_mac_gate = AND pch_flrelvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 1974/3980
    pch_flrsvt_mac_gate_tmp08 = NOT pch_flrsvt_mac_gate_tmp07 VTELP
========================================================================


operation group: 1975/3980
    pch_flrsvt_mac_gate_tmp09 = NOT pch_flrsvt_mac_gate_tmp08 VTULN
========================================================================


operation group: 1976/3980
    pch_flrsvt_mac_gate_tmp10 = NOT pch_flrsvt_mac_gate_tmp09 VTULP
========================================================================


operation group: 1977/3980
    pch_flrsvt_mac_gate_tmp11 = NOT pch_flrsvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 1978/3980
    pch_flrsvt_mac_gate_tmp12 = NOT pch_flrsvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 1979/3980
    pch_flrsvt_mac_gate_tmp13 = NOT pch_flrsvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 1980/3980
    pch_flrlvtll_mac_gate_tmp14 = NOT pch_flrsvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 1981/3980
    pch_flrlvtll_mac_gate_tmp15 = NOT pch_flrlvtll_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 1982/3980
    pch_flrulvtll_mac_gate_tmp16 = AND pch_flrlvtll_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 1983/3980
    pch_flrulvtll_mac_gate_tmp17 = NOT pch_flrulvtll_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 1984/3980
    pch_flrulvtll_mac_gate_tmp18 = NOT pch_flrulvtll_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 1985/3980
    pch_flrulvtll_mac_gate_tmp19 = NOT pch_flrulvtll_mac_gate_tmp18 NPi
========================================================================


operation group: 1986/3980
    pch_flrulvtll_mac_gate_tmp20 = AND pch_flrulvtll_mac_gate_tmp19 PPi
========================================================================


operation group: 1987/3980
    pch_flrulvtll_mac_gate_tmp21 = NOT pch_flrulvtll_mac_gate_tmp20 OD12_15
========================================================================


operation group: 1988/3980
    pch_flrulvtll_mac_gate_tmp22 = NOT pch_flrulvtll_mac_gate_tmp21 VAR
========================================================================


operation group: 1989/3980
    pch_flrulvtll_mac_gate_tmp23 = NOT pch_flrulvtll_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 1990/3980
    pch_flrulvtll_mac_gate_tmp24 = NOT pch_flrulvtll_mac_gate_tmp23 DIODMY
========================================================================


operation group: 1991/3980
    pch_flrulvtll_mac_gate_tmp25 = NOT pch_flrulvtll_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 1992/3980
    pch_flrulvtll_mac_gate_tmp26 = NOT pch_flrulvtll_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 1993/3980
    pch_flrulvtll_mac_gate_tmp27 = NOT pch_flrulvtll_mac_gate_tmp26 SDI_2
========================================================================


operation group: 1994/3980
    pch_flrulvtll_mac_gate = AND pch_flrulvtll_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 1995/3980
    pch_flrulvt_mac_gate_tmp10 = AND pch_flrsvt_mac_gate_tmp09 VTULP
========================================================================


operation group: 1996/3980
    pch_flrulvt_mac_gate_tmp11 = NOT pch_flrulvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 1997/3980
    pch_flrulvt_mac_gate_tmp12 = NOT pch_flrulvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 1998/3980
    pch_flrulvt_mac_gate_tmp13 = NOT pch_flrulvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 1999/3980
    pch_flrulvt_mac_gate_tmp14 = NOT pch_flrulvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2000/3980
    pch_flrulvt_mac_gate_tmp15 = NOT pch_flrulvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2001/3980
    pch_flrulvt_mac_gate_tmp16 = NOT pch_flrulvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2002/3980
    pch_flrulvt_mac_gate_tmp17 = NOT pch_flrulvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2003/3980
    pch_flrulvt_mac_gate_tmp18 = NOT pch_flrulvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2004/3980
    pch_flrulvt_mac_gate_tmp19 = NOT pch_flrulvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2005/3980
    pch_flrulvt_mac_gate_tmp20 = AND pch_flrulvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2006/3980
    pch_flrulvt_mac_gate_tmp21 = NOT pch_flrulvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2007/3980
    pch_flrulvt_mac_gate_tmp22 = NOT pch_flrulvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2008/3980
    pch_flrulvt_mac_gate_tmp23 = NOT pch_flrulvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2009/3980
    pch_flrulvt_mac_gate_tmp24 = NOT pch_flrulvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2010/3980
    pch_flrulvt_mac_gate_tmp25 = NOT pch_flrulvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2011/3980
    pch_flrulvt_mac_gate_tmp26 = NOT pch_flrulvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2012/3980
    pch_flrulvt_mac_gate_tmp27 = NOT pch_flrulvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2013/3980
    pch_flrulvt_mac_gate = AND pch_flrulvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2014/3980
    pch_flrlvtll_mac_gate_tmp16 = NOT pch_flrlvtll_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2015/3980
    pch_flrlvtll_mac_gate_tmp17 = NOT pch_flrlvtll_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2016/3980
    pch_flrlvtll_mac_gate_tmp18 = AND pch_flrlvtll_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2017/3980
    pch_flrlvtll_mac_gate_tmp19 = NOT pch_flrlvtll_mac_gate_tmp18 NPi
========================================================================


operation group: 2018/3980
    pch_flrlvtll_mac_gate_tmp20 = AND pch_flrlvtll_mac_gate_tmp19 PPi
========================================================================


operation group: 2019/3980
    pch_flrlvtll_mac_gate_tmp21 = NOT pch_flrlvtll_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2020/3980
    pch_flrlvtll_mac_gate_tmp22 = NOT pch_flrlvtll_mac_gate_tmp21 VAR
========================================================================


operation group: 2021/3980
    pch_flrlvtll_mac_gate_tmp23 = NOT pch_flrlvtll_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2022/3980
    pch_flrlvtll_mac_gate_tmp24 = NOT pch_flrlvtll_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2023/3980
    pch_flrlvtll_mac_gate_tmp25 = NOT pch_flrlvtll_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2024/3980
    pch_flrlvtll_mac_gate_tmp26 = NOT pch_flrlvtll_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2025/3980
    pch_flrlvtll_mac_gate_tmp27 = NOT pch_flrlvtll_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2026/3980
    pch_flrlvtll_mac_gate = AND pch_flrlvtll_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2027/3980
    pch_flrlvt_mac_gate_tmp12 = AND pch_flrsvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 2028/3980
    pch_flrlvt_mac_gate_tmp13 = NOT pch_flrlvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 2029/3980
    pch_flrlvt_mac_gate_tmp14 = NOT pch_flrlvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2030/3980
    pch_flrlvt_mac_gate_tmp15 = NOT pch_flrlvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2031/3980
    pch_flrlvt_mac_gate_tmp16 = NOT pch_flrlvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2032/3980
    pch_flrlvt_mac_gate_tmp17 = NOT pch_flrlvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2033/3980
    pch_flrlvt_mac_gate_tmp18 = NOT pch_flrlvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2034/3980
    pch_flrlvt_mac_gate_tmp19 = NOT pch_flrlvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2035/3980
    pch_flrlvt_mac_gate_tmp20 = AND pch_flrlvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2036/3980
    pch_flrlvt_mac_gate_tmp21 = NOT pch_flrlvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2037/3980
    pch_flrlvt_mac_gate_tmp22 = NOT pch_flrlvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2038/3980
    pch_flrlvt_mac_gate_tmp23 = NOT pch_flrlvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2039/3980
    pch_flrlvt_mac_gate_tmp24 = NOT pch_flrlvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2040/3980
    pch_flrlvt_mac_gate_tmp25 = NOT pch_flrlvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2041/3980
    pch_flrlvt_mac_gate_tmp26 = NOT pch_flrlvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2042/3980
    pch_flrlvt_mac_gate_tmp27 = NOT pch_flrlvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2043/3980
    pch_flrlvt_mac_gate = AND pch_flrlvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2044/3980
    pch_flrsvt_mac_gate_tmp14 = AND pch_flrsvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2045/3980
    pch_flrsvt_mac_gate_tmp15 = NOT pch_flrsvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2046/3980
    pch_flrsvt_mac_gate_tmp16 = NOT pch_flrsvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2047/3980
    pch_flrsvt_mac_gate_tmp17 = NOT pch_flrsvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2048/3980
    pch_flrsvt_mac_gate_tmp18 = NOT pch_flrsvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2049/3980
    pch_flrsvt_mac_gate_tmp19 = NOT pch_flrsvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2050/3980
    pch_flrsvt_mac_gate_tmp20 = AND pch_flrsvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2051/3980
    pch_flrsvt_mac_gate_tmp21 = NOT pch_flrsvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2052/3980
    pch_flrsvt_mac_gate_tmp22 = NOT pch_flrsvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2053/3980
    pch_flrsvt_mac_gate_tmp23 = NOT pch_flrsvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2054/3980
    pch_flrsvt_mac_gate_tmp24 = NOT pch_flrsvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2055/3980
    pch_flrsvt_mac_gate_tmp25 = NOT pch_flrsvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2056/3980
    pch_flrsvt_mac_gate_tmp26 = NOT pch_flrsvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2057/3980
    pch_flrsvt_mac_gate_tmp27 = NOT pch_flrsvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2058/3980
    pch_flrsvt_mac_gate = AND pch_flrsvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2059/3980
    pch_svt_mac_gate_tmp04 = NOT pch_svt_mac_gate_tmp03 OD12
========================================================================


operation group: 2060/3980
    pch_svt_mac_gate_tmp05 = AND pch_svt_mac_gate_tmp04 PO
========================================================================


operation group: 2061/3980
    pch_svt_mac_gate_tmp06 = NOT pch_svt_mac_gate_tmp05 VTELN
========================================================================


operation group: 2062/3980
    pch_elvt_mac_gate_tmp07 = AND pch_svt_mac_gate_tmp06 VTELP
========================================================================


operation group: 2063/3980
    pch_elvt_mac_gate_tmp08 = NOT pch_elvt_mac_gate_tmp07 VTULN
========================================================================


operation group: 2064/3980
    pch_elvt_mac_gate_tmp09 = NOT pch_elvt_mac_gate_tmp08 VTULP
========================================================================


operation group: 2065/3980
    pch_elvt_mac_gate_tmp10 = NOT pch_elvt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2066/3980
    pch_elvt_mac_gate_tmp11 = NOT pch_elvt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2067/3980
    pch_elvt_mac_gate_tmp12 = NOT pch_elvt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2068/3980
    pch_elvt_mac_gate_tmp13 = NOT pch_elvt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2069/3980
    pch_elvt_mac_gate_tmp14 = NOT pch_elvt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2070/3980
    pch_elvt_mac_gate_tmp15 = NOT pch_elvt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2071/3980
    pch_elvt_mac_gate_tmp16 = NOT pch_elvt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2072/3980
    pch_elvt_mac_gate_tmp17 = NOT pch_elvt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2073/3980
    pch_elvt_mac_gate_tmp18 = NOT pch_elvt_mac_gate_tmp17 NPi
========================================================================


operation group: 2074/3980
    pch_elvt_mac_gate_tmp19 = AND pch_elvt_mac_gate_tmp18 PPi
========================================================================


operation group: 2075/3980
    pch_elvt_mac_gate_tmp20 = NOT pch_elvt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2076/3980
    pch_elvt_mac_gate_tmp21 = NOT pch_elvt_mac_gate_tmp20 VAR
========================================================================


operation group: 2077/3980
    pch_elvt_mac_gate_tmp22 = NOT pch_elvt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2078/3980
    pch_elvt_mac_gate_tmp23 = NOT pch_elvt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2079/3980
    pch_elvt_mac_gate_tmp24 = NOT pch_elvt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2080/3980
    pch_elvt_mac_gate_tmp25 = NOT pch_elvt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2081/3980
    pch_elvt_mac_gate = NOT pch_elvt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2082/3980
    pch_svt_mac_gate_tmp07 = NOT pch_svt_mac_gate_tmp06 VTELP
========================================================================


operation group: 2083/3980
    pch_svt_mac_gate_tmp08 = NOT pch_svt_mac_gate_tmp07 VTULN
========================================================================


operation group: 2084/3980
    pch_svt_mac_gate_tmp09 = NOT pch_svt_mac_gate_tmp08 VTULP
========================================================================


operation group: 2085/3980
    pch_svt_mac_gate_tmp10 = NOT pch_svt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2086/3980
    pch_svt_mac_gate_tmp11 = NOT pch_svt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2087/3980
    pch_svt_mac_gate_tmp12 = NOT pch_svt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2088/3980
    pch_lvtll_mac_gate_tmp13 = NOT pch_svt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2089/3980
    pch_lvtll_mac_gate_tmp14 = NOT pch_lvtll_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2090/3980
    pch_ulvtll_mac_gate_tmp15 = AND pch_lvtll_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2091/3980
    pch_ulvtll_mac_gate_tmp16 = NOT pch_ulvtll_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2092/3980
    pch_ulvtll_mac_gate_tmp17 = NOT pch_ulvtll_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2093/3980
    pch_ulvtll_mac_gate_tmp18 = NOT pch_ulvtll_mac_gate_tmp17 NPi
========================================================================


operation group: 2094/3980
    pch_ulvtll_mac_gate_tmp19 = AND pch_ulvtll_mac_gate_tmp18 PPi
========================================================================


operation group: 2095/3980
    pch_ulvtll_mac_gate_tmp20 = NOT pch_ulvtll_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2096/3980
    pch_ulvtll_mac_gate_tmp21 = NOT pch_ulvtll_mac_gate_tmp20 VAR
========================================================================


operation group: 2097/3980
    pch_ulvtll_mac_gate_tmp22 = NOT pch_ulvtll_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2098/3980
    pch_ulvtll_mac_gate_tmp23 = NOT pch_ulvtll_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2099/3980
    pch_ulvtll_mac_gate_tmp24 = NOT pch_ulvtll_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2100/3980
    pch_ulvtll_mac_gate_tmp25 = NOT pch_ulvtll_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2101/3980
    pch_ulvtll_mac_gate = NOT pch_ulvtll_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2102/3980
    pch_ulvt_mac_gate_tmp09 = AND pch_svt_mac_gate_tmp08 VTULP
========================================================================


operation group: 2103/3980
    pch_ulvt_mac_gate_tmp10 = NOT pch_ulvt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2104/3980
    pch_ulvt_mac_gate_tmp11 = NOT pch_ulvt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2105/3980
    pch_ulvt_mac_gate_tmp12 = NOT pch_ulvt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2106/3980
    pch_ulvt_mac_gate_tmp13 = NOT pch_ulvt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2107/3980
    pch_ulvt_mac_gate_tmp14 = NOT pch_ulvt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2108/3980
    pch_ulvt_mac_gate_tmp15 = NOT pch_ulvt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2109/3980
    pch_ulvt_mac_gate_tmp16 = NOT pch_ulvt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2110/3980
    pch_ulvt_mac_gate_tmp17 = NOT pch_ulvt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2111/3980
    pch_ulvt_mac_gate_tmp18 = NOT pch_ulvt_mac_gate_tmp17 NPi
========================================================================


operation group: 2112/3980
    pch_ulvt_mac_gate_tmp19 = AND pch_ulvt_mac_gate_tmp18 PPi
========================================================================


operation group: 2113/3980
    pch_ulvt_mac_gate_tmp20 = NOT pch_ulvt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2114/3980
    pch_ulvt_mac_gate_tmp21 = NOT pch_ulvt_mac_gate_tmp20 VAR
========================================================================


operation group: 2115/3980
    pch_ulvt_mac_gate_tmp22 = NOT pch_ulvt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2116/3980
    pch_ulvt_mac_gate_tmp23 = NOT pch_ulvt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2117/3980
    pch_ulvt_mac_gate_tmp24 = NOT pch_ulvt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2118/3980
    pch_ulvt_mac_gate_tmp25 = NOT pch_ulvt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2119/3980
    pch_ulvt_mac_gate = NOT pch_ulvt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2120/3980
    pch_lvtll_mac_gate_tmp15 = NOT pch_lvtll_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2121/3980
    pch_lvtll_mac_gate_tmp16 = NOT pch_lvtll_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2122/3980
    pch_lvtll_mac_gate_tmp17 = AND pch_lvtll_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2123/3980
    pch_lvtll_mac_gate_tmp18 = NOT pch_lvtll_mac_gate_tmp17 NPi
========================================================================


operation group: 2124/3980
    pch_lvtll_mac_gate_tmp19 = AND pch_lvtll_mac_gate_tmp18 PPi
========================================================================


operation group: 2125/3980
    pch_lvtll_mac_gate_tmp20 = NOT pch_lvtll_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2126/3980
    pch_lvtll_mac_gate_tmp21 = NOT pch_lvtll_mac_gate_tmp20 VAR
========================================================================


operation group: 2127/3980
    pch_lvtll_mac_gate_tmp22 = NOT pch_lvtll_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2128/3980
    pch_lvtll_mac_gate_tmp23 = NOT pch_lvtll_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2129/3980
    pch_lvtll_mac_gate_tmp24 = NOT pch_lvtll_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2130/3980
    pch_lvtll_mac_gate_tmp25 = NOT pch_lvtll_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2131/3980
    pch_lvtll_mac_gate = NOT pch_lvtll_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2132/3980
    pch_lvt_mac_gate_tmp11 = AND pch_svt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2133/3980
    pch_lvt_mac_gate_tmp12 = NOT pch_lvt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2134/3980
    pch_lvt_mac_gate_tmp13 = NOT pch_lvt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2135/3980
    pch_lvt_mac_gate_tmp14 = NOT pch_lvt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2136/3980
    pch_lvt_mac_gate_tmp15 = NOT pch_lvt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2137/3980
    pch_lvt_mac_gate_tmp16 = NOT pch_lvt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2138/3980
    pch_lvt_mac_gate_tmp17 = NOT pch_lvt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2139/3980
    pch_lvt_mac_gate_tmp18 = NOT pch_lvt_mac_gate_tmp17 NPi
========================================================================


operation group: 2140/3980
    pch_lvt_mac_gate_tmp19 = AND pch_lvt_mac_gate_tmp18 PPi
========================================================================


operation group: 2141/3980
    pch_lvt_mac_gate_tmp20 = NOT pch_lvt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2142/3980
    pch_lvt_mac_gate_tmp21 = NOT pch_lvt_mac_gate_tmp20 VAR
========================================================================


operation group: 2143/3980
    pch_lvt_mac_gate_tmp22 = NOT pch_lvt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2144/3980
    pch_lvt_mac_gate_tmp23 = NOT pch_lvt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2145/3980
    pch_lvt_mac_gate_tmp24 = NOT pch_lvt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2146/3980
    pch_lvt_mac_gate_tmp25 = NOT pch_lvt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2147/3980
    pch_lvt_mac_gate = NOT pch_lvt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2148/3980
    pch_svt_mac_gate_tmp13 = AND pch_svt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2149/3980
    pch_svt_mac_gate_tmp14 = NOT pch_svt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2150/3980
    pch_svt_mac_gate_tmp15 = NOT pch_svt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2151/3980
    pch_svt_mac_gate_tmp16 = NOT pch_svt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2152/3980
    pch_svt_mac_gate_tmp17 = NOT pch_svt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2153/3980
    pch_svt_mac_gate_tmp18 = NOT pch_svt_mac_gate_tmp17 NPi
========================================================================


operation group: 2154/3980
    pch_svt_mac_gate_tmp19 = AND pch_svt_mac_gate_tmp18 PPi
========================================================================


operation group: 2155/3980
    pch_svt_mac_gate_tmp20 = NOT pch_svt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2156/3980
    pch_svt_mac_gate_tmp21 = NOT pch_svt_mac_gate_tmp20 VAR
========================================================================


operation group: 2157/3980
    pch_svt_mac_gate_tmp22 = NOT pch_svt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2158/3980
    pch_svt_mac_gate_tmp23 = NOT pch_svt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2159/3980
    pch_svt_mac_gate_tmp24 = NOT pch_svt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2160/3980
    pch_svt_mac_gate_tmp25 = NOT pch_svt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2161/3980
    pch_svt_mac_gate = NOT pch_svt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2162/3980
    tngate3b = NOT tngate3a FILLER_MOS
========================================================================


operation group: 2163/3980
    nch_svt_mac_gate_tmp01 = AND tngate3b OD
========================================================================


operation group: 2164/3980
    nch_svt_mac_gate_tmp02 = NOT nch_svt_mac_gate_tmp01 NW
========================================================================


operation group: 2165/3980
    nch_svt_mac_gate_tmp03 = NOT nch_svt_mac_gate_tmp02 NT_N
========================================================================


operation group: 2166/3980
    nch_12_mac_gate_tmp04 = AND nch_svt_mac_gate_tmp03 OD12
========================================================================


operation group: 2167/3980
    nch_12_mac_gate_tmp05 = AND nch_12_mac_gate_tmp04 PO
========================================================================


operation group: 2168/3980
    nch_12_mac_gate_tmp06 = NOT nch_12_mac_gate_tmp05 VTELN
========================================================================


operation group: 2169/3980
    nch_12_mac_gate_tmp07 = NOT nch_12_mac_gate_tmp06 VTELP
========================================================================


operation group: 2170/3980
    nch_12_mac_gate_tmp08 = NOT nch_12_mac_gate_tmp07 VTULN
========================================================================


operation group: 2171/3980
    nch_12_mac_gate_tmp09 = NOT nch_12_mac_gate_tmp08 VTULP
========================================================================


operation group: 2172/3980
    nch_12_mac_gate_tmp10 = NOT nch_12_mac_gate_tmp09 VTLN
========================================================================


operation group: 2173/3980
    nch_12_mac_gate_tmp11 = NOT nch_12_mac_gate_tmp10 VTLP
========================================================================


operation group: 2174/3980
    nch_12_mac_gate_tmp12 = NOT nch_12_mac_gate_tmp11 VTSN
========================================================================


operation group: 2175/3980
    nch_12_mac_gate_tmp13 = NOT nch_12_mac_gate_tmp12 VTSP
========================================================================


operation group: 2176/3980
    nch_12_mac_gate_tmp14 = NOT nch_12_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2177/3980
    nch_12_mac_gate_tmp15 = NOT nch_12_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2178/3980
    nch_12_mac_gate_tmp16 = NOT nch_12_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2179/3980
    nch_12_mac_gate_tmp17 = NOT nch_12_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2180/3980
    nch_12_mac_gate_tmp18 = AND nch_12_mac_gate_tmp17 NPi
========================================================================


operation group: 2181/3980
    nch_12_mac_gate_tmp19 = NOT nch_12_mac_gate_tmp18 PPi
========================================================================


operation group: 2182/3980
    nch_12od15_mac_gate_tmp20 = AND nch_12_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2183/3980
    nch_12od15_mac_gate_tmp21 = NOT nch_12od15_mac_gate_tmp20 VAR
========================================================================


operation group: 2184/3980
    nch_12od15_mac_gate_tmp22 = NOT nch_12od15_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2185/3980
    nch_12od15_mac_gate_tmp23 = NOT nch_12od15_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2186/3980
    nch_12od15_mac_gate_tmp24 = NOT nch_12od15_mac_gate_tmp23 HIA_DUMMY
========================================================================


operation group: 2187/3980
    nch_12od15_mac_gate_tmp25 = NOT nch_12od15_mac_gate_tmp24 SDI_2
========================================================================


operation group: 2188/3980
    dnwdmy = AND DNW LVSDMY4
========================================================================


operation group: 2189/3980
    nch_12od15_mac_gate_dnw = AND nch_12od15_mac_gate_tmp25 dnwdmy
========================================================================


operation group: 2190/3980
    nch_12od15_mac_gate = NOT nch_12od15_mac_gate_tmp25 dnwdmy
========================================================================


operation group: 2191/3980
    nch_12_mac_gate_tmp20 = NOT nch_12_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2192/3980
    nch_12_mac_gate_tmp21 = NOT nch_12_mac_gate_tmp20 VAR
========================================================================


operation group: 2193/3980
    nch_12_mac_gate_tmp22 = NOT nch_12_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2194/3980
    nch_12_mac_gate_tmp23 = NOT nch_12_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2195/3980
    nch_12_mac_gate_tmp24 = NOT nch_12_mac_gate_tmp23 HIA_DUMMY
========================================================================


operation group: 2196/3980
    nch_12_mac_gate_tmp25 = NOT nch_12_mac_gate_tmp24 SDI_2
========================================================================


operation group: 2197/3980
    nch_12_mac_gate_dnw = AND nch_12_mac_gate_tmp25 dnwdmy
========================================================================


operation group: 2198/3980
    nch_12_mac_gate = NOT nch_12_mac_gate_tmp25 dnwdmy
========================================================================


operation group: 2199/3980
    nch_flrsvt_mac_gate_tmp01 = NOT tngate3a FB1
========================================================================


operation group: 2200/3980
    nch_flrsvt_mac_gate_tmp02 = AND nch_flrsvt_mac_gate_tmp01 OD
========================================================================


operation group: 2201/3980
    nch_flrsvt_mac_gate_tmp03 = NOT nch_flrsvt_mac_gate_tmp02 NW
========================================================================


operation group: 2202/3980
    nch_flrsvt_mac_gate_tmp04 = NOT nch_flrsvt_mac_gate_tmp03 NT_N
========================================================================


operation group: 2203/3980
    nch_flrsvt_mac_gate_tmp05 = NOT nch_flrsvt_mac_gate_tmp04 OD12
========================================================================


operation group: 2204/3980
    nch_flrsvt_mac_gate_tmp06 = AND nch_flrsvt_mac_gate_tmp05 PO
========================================================================


operation group: 2205/3980
    nch_flrelvt_mac_gate_tmp07 = AND nch_flrsvt_mac_gate_tmp06 VTELN
========================================================================


operation group: 2206/3980
    nch_flrelvt_mac_gate_tmp08 = NOT nch_flrelvt_mac_gate_tmp07 VTELP
========================================================================


operation group: 2207/3980
    nch_flrelvt_mac_gate_tmp09 = NOT nch_flrelvt_mac_gate_tmp08 VTULN
========================================================================


operation group: 2208/3980
    nch_flrelvt_mac_gate_tmp10 = NOT nch_flrelvt_mac_gate_tmp09 VTULP
========================================================================


operation group: 2209/3980
    nch_flrelvt_mac_gate_tmp11 = NOT nch_flrelvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 2210/3980
    nch_flrelvt_mac_gate_tmp12 = NOT nch_flrelvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 2211/3980
    nch_flrelvt_mac_gate_tmp13 = NOT nch_flrelvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 2212/3980
    nch_flrelvt_mac_gate_tmp14 = NOT nch_flrelvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2213/3980
    nch_flrelvt_mac_gate_tmp15 = NOT nch_flrelvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2214/3980
    nch_flrelvt_mac_gate_tmp16 = NOT nch_flrelvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2215/3980
    nch_flrelvt_mac_gate_tmp17 = NOT nch_flrelvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2216/3980
    nch_flrelvt_mac_gate_tmp18 = NOT nch_flrelvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2217/3980
    nch_flrelvt_mac_gate_tmp19 = AND nch_flrelvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2218/3980
    nch_flrelvt_mac_gate_tmp20 = NOT nch_flrelvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2219/3980
    nch_flrelvt_mac_gate_tmp21 = NOT nch_flrelvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2220/3980
    nch_flrelvt_mac_gate_tmp22 = NOT nch_flrelvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2221/3980
    nch_flrelvt_mac_gate_tmp23 = NOT nch_flrelvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2222/3980
    nch_flrelvt_mac_gate_tmp24 = NOT nch_flrelvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2223/3980
    nch_flrelvt_mac_gate_tmp25 = NOT nch_flrelvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2224/3980
    nch_flrelvt_mac_gate_tmp26 = NOT nch_flrelvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2225/3980
    nch_flrelvt_mac_gate_tmp27 = NOT nch_flrelvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2226/3980
    nch_flrelvt_mac_gate = AND nch_flrelvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2227/3980
    nch_flrsvt_mac_gate_tmp07 = NOT nch_flrsvt_mac_gate_tmp06 VTELN
========================================================================


operation group: 2228/3980
    nch_flrsvt_mac_gate_tmp08 = NOT nch_flrsvt_mac_gate_tmp07 VTELP
========================================================================


operation group: 2229/3980
    nch_flrsvt_mac_gate_tmp09 = NOT nch_flrsvt_mac_gate_tmp08 VTULN
========================================================================


operation group: 2230/3980
    nch_flrsvt_mac_gate_tmp10 = NOT nch_flrsvt_mac_gate_tmp09 VTULP
========================================================================


operation group: 2231/3980
    nch_flrsvt_mac_gate_tmp11 = NOT nch_flrsvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 2232/3980
    nch_flrsvt_mac_gate_tmp12 = NOT nch_flrsvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 2233/3980
    nch_flrlvtll_mac_gate_tmp13 = NOT nch_flrsvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 2234/3980
    nch_flrlvtll_mac_gate_tmp14 = NOT nch_flrlvtll_mac_gate_tmp13 VTSP
========================================================================


operation group: 2235/3980
    nch_flrulvtll_mac_gate_tmp15 = AND nch_flrlvtll_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2236/3980
    nch_flrulvtll_mac_gate_tmp16 = NOT nch_flrulvtll_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2237/3980
    nch_flrulvtll_mac_gate_tmp17 = NOT nch_flrulvtll_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2238/3980
    nch_flrulvtll_mac_gate_tmp18 = NOT nch_flrulvtll_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2239/3980
    nch_flrulvtll_mac_gate_tmp19 = AND nch_flrulvtll_mac_gate_tmp18 NPi
========================================================================


operation group: 2240/3980
    nch_flrulvtll_mac_gate_tmp20 = NOT nch_flrulvtll_mac_gate_tmp19 PPi
========================================================================


operation group: 2241/3980
    nch_flrulvtll_mac_gate_tmp21 = NOT nch_flrulvtll_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2242/3980
    nch_flrulvtll_mac_gate_tmp22 = NOT nch_flrulvtll_mac_gate_tmp21 VAR
========================================================================


operation group: 2243/3980
    nch_flrulvtll_mac_gate_tmp23 = NOT nch_flrulvtll_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2244/3980
    nch_flrulvtll_mac_gate_tmp24 = NOT nch_flrulvtll_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2245/3980
    nch_flrulvtll_mac_gate_tmp25 = NOT nch_flrulvtll_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2246/3980
    nch_flrulvtll_mac_gate_tmp26 = NOT nch_flrulvtll_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2247/3980
    nch_flrulvtll_mac_gate_tmp27 = NOT nch_flrulvtll_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2248/3980
    nch_flrulvtll_mac_gate = AND nch_flrulvtll_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2249/3980
    nch_flrulvt_mac_gate_tmp09 = AND nch_flrsvt_mac_gate_tmp08 VTULN
========================================================================


operation group: 2250/3980
    nch_flrulvt_mac_gate_tmp10 = NOT nch_flrulvt_mac_gate_tmp09 VTULP
========================================================================


operation group: 2251/3980
    nch_flrulvt_mac_gate_tmp11 = NOT nch_flrulvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 2252/3980
    nch_flrulvt_mac_gate_tmp12 = NOT nch_flrulvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 2253/3980
    nch_flrulvt_mac_gate_tmp13 = NOT nch_flrulvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 2254/3980
    nch_flrulvt_mac_gate_tmp14 = NOT nch_flrulvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2255/3980
    nch_flrulvt_mac_gate_tmp15 = NOT nch_flrulvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2256/3980
    nch_flrulvt_mac_gate_tmp16 = NOT nch_flrulvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2257/3980
    nch_flrulvt_mac_gate_tmp17 = NOT nch_flrulvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2258/3980
    nch_flrulvt_mac_gate_tmp18 = NOT nch_flrulvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2259/3980
    nch_flrulvt_mac_gate_tmp19 = AND nch_flrulvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2260/3980
    nch_flrulvt_mac_gate_tmp20 = NOT nch_flrulvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2261/3980
    nch_flrulvt_mac_gate_tmp21 = NOT nch_flrulvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2262/3980
    nch_flrulvt_mac_gate_tmp22 = NOT nch_flrulvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2263/3980
    nch_flrulvt_mac_gate_tmp23 = NOT nch_flrulvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2264/3980
    nch_flrulvt_mac_gate_tmp24 = NOT nch_flrulvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2265/3980
    nch_flrulvt_mac_gate_tmp25 = NOT nch_flrulvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2266/3980
    nch_flrulvt_mac_gate_tmp26 = NOT nch_flrulvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2267/3980
    nch_flrulvt_mac_gate_tmp27 = NOT nch_flrulvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2268/3980
    nch_flrulvt_mac_gate = AND nch_flrulvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2269/3980
    nch_flrlvtll_mac_gate_tmp15 = NOT nch_flrlvtll_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2270/3980
    nch_flrlvtll_mac_gate_tmp16 = NOT nch_flrlvtll_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2271/3980
    nch_flrlvtll_mac_gate_tmp17 = AND nch_flrlvtll_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2272/3980
    nch_flrlvtll_mac_gate_tmp18 = NOT nch_flrlvtll_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2273/3980
    nch_flrlvtll_mac_gate_tmp19 = AND nch_flrlvtll_mac_gate_tmp18 NPi
========================================================================


operation group: 2274/3980
    nch_flrlvtll_mac_gate_tmp20 = NOT nch_flrlvtll_mac_gate_tmp19 PPi
========================================================================


operation group: 2275/3980
    nch_flrlvtll_mac_gate_tmp21 = NOT nch_flrlvtll_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2276/3980
    nch_flrlvtll_mac_gate_tmp22 = NOT nch_flrlvtll_mac_gate_tmp21 VAR
========================================================================


operation group: 2277/3980
    nch_flrlvtll_mac_gate_tmp23 = NOT nch_flrlvtll_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2278/3980
    nch_flrlvtll_mac_gate_tmp24 = NOT nch_flrlvtll_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2279/3980
    nch_flrlvtll_mac_gate_tmp25 = NOT nch_flrlvtll_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2280/3980
    nch_flrlvtll_mac_gate_tmp26 = NOT nch_flrlvtll_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2281/3980
    nch_flrlvtll_mac_gate_tmp27 = NOT nch_flrlvtll_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2282/3980
    nch_flrlvtll_mac_gate = AND nch_flrlvtll_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2283/3980
    nch_flrlvt_mac_gate_tmp11 = AND nch_flrsvt_mac_gate_tmp10 VTLN
========================================================================


operation group: 2284/3980
    nch_flrlvt_mac_gate_tmp12 = NOT nch_flrlvt_mac_gate_tmp11 VTLP
========================================================================


operation group: 2285/3980
    nch_flrlvt_mac_gate_tmp13 = NOT nch_flrlvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 2286/3980
    nch_flrlvt_mac_gate_tmp14 = NOT nch_flrlvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2287/3980
    nch_flrlvt_mac_gate_tmp15 = NOT nch_flrlvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2288/3980
    nch_flrlvt_mac_gate_tmp16 = NOT nch_flrlvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2289/3980
    nch_flrlvt_mac_gate_tmp17 = NOT nch_flrlvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2290/3980
    nch_flrlvt_mac_gate_tmp18 = NOT nch_flrlvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2291/3980
    nch_flrlvt_mac_gate_tmp19 = AND nch_flrlvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2292/3980
    nch_flrlvt_mac_gate_tmp20 = NOT nch_flrlvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2293/3980
    nch_flrlvt_mac_gate_tmp21 = NOT nch_flrlvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2294/3980
    nch_flrlvt_mac_gate_tmp22 = NOT nch_flrlvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2295/3980
    nch_flrlvt_mac_gate_tmp23 = NOT nch_flrlvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2296/3980
    nch_flrlvt_mac_gate_tmp24 = NOT nch_flrlvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2297/3980
    nch_flrlvt_mac_gate_tmp25 = NOT nch_flrlvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2298/3980
    nch_flrlvt_mac_gate_tmp26 = NOT nch_flrlvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2299/3980
    nch_flrlvt_mac_gate_tmp27 = NOT nch_flrlvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2300/3980
    nch_flrlvt_mac_gate = AND nch_flrlvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2301/3980
    nch_flrsvt_mac_gate_tmp13 = AND nch_flrsvt_mac_gate_tmp12 VTSN
========================================================================


operation group: 2302/3980
    nch_flrsvt_mac_gate_tmp14 = NOT nch_flrsvt_mac_gate_tmp13 VTSP
========================================================================


operation group: 2303/3980
    nch_flrsvt_mac_gate_tmp15 = NOT nch_flrsvt_mac_gate_tmp14 VTULNLL
========================================================================


operation group: 2304/3980
    nch_flrsvt_mac_gate_tmp16 = NOT nch_flrsvt_mac_gate_tmp15 VTULPLL
========================================================================


operation group: 2305/3980
    nch_flrsvt_mac_gate_tmp17 = NOT nch_flrsvt_mac_gate_tmp16 VTLNLL
========================================================================


operation group: 2306/3980
    nch_flrsvt_mac_gate_tmp18 = NOT nch_flrsvt_mac_gate_tmp17 VTLPLL
========================================================================


operation group: 2307/3980
    nch_flrsvt_mac_gate_tmp19 = AND nch_flrsvt_mac_gate_tmp18 NPi
========================================================================


operation group: 2308/3980
    nch_flrsvt_mac_gate_tmp20 = NOT nch_flrsvt_mac_gate_tmp19 PPi
========================================================================


operation group: 2309/3980
    nch_flrsvt_mac_gate_tmp21 = NOT nch_flrsvt_mac_gate_tmp20 OD12_15
========================================================================


operation group: 2310/3980
    nch_flrsvt_mac_gate_tmp22 = NOT nch_flrsvt_mac_gate_tmp21 VAR
========================================================================


operation group: 2311/3980
    nch_flrsvt_mac_gate_tmp23 = NOT nch_flrsvt_mac_gate_tmp22 IBJTDMY
========================================================================


operation group: 2312/3980
    nch_flrsvt_mac_gate_tmp24 = NOT nch_flrsvt_mac_gate_tmp23 DIODMY
========================================================================


operation group: 2313/3980
    nch_flrsvt_mac_gate_tmp25 = NOT nch_flrsvt_mac_gate_tmp24 SR_ESD
========================================================================


operation group: 2314/3980
    nch_flrsvt_mac_gate_tmp26 = NOT nch_flrsvt_mac_gate_tmp25 HIA_DUMMY
========================================================================


operation group: 2315/3980
    nch_flrsvt_mac_gate_tmp27 = NOT nch_flrsvt_mac_gate_tmp26 SDI_2
========================================================================


operation group: 2316/3980
    nch_flrsvt_mac_gate = AND nch_flrsvt_mac_gate_tmp27 FILLER_MOS
========================================================================


operation group: 2317/3980
    nch_svt_mac_gate_tmp04 = NOT nch_svt_mac_gate_tmp03 OD12
========================================================================


operation group: 2318/3980
    nch_svt_mac_gate_tmp05 = AND nch_svt_mac_gate_tmp04 PO
========================================================================


operation group: 2319/3980
    nch_elvt_mac_gate_tmp06 = AND nch_svt_mac_gate_tmp05 VTELN
========================================================================


operation group: 2320/3980
    nch_elvt_mac_gate_tmp07 = NOT nch_elvt_mac_gate_tmp06 VTELP
========================================================================


operation group: 2321/3980
    nch_elvt_mac_gate_tmp08 = NOT nch_elvt_mac_gate_tmp07 VTULN
========================================================================


operation group: 2322/3980
    nch_elvt_mac_gate_tmp09 = NOT nch_elvt_mac_gate_tmp08 VTULP
========================================================================


operation group: 2323/3980
    nch_elvt_mac_gate_tmp10 = NOT nch_elvt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2324/3980
    nch_elvt_mac_gate_tmp11 = NOT nch_elvt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2325/3980
    nch_elvt_mac_gate_tmp12 = NOT nch_elvt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2326/3980
    nch_elvt_mac_gate_tmp13 = NOT nch_elvt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2327/3980
    nch_elvt_mac_gate_tmp14 = NOT nch_elvt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2328/3980
    nch_elvt_mac_gate_tmp15 = NOT nch_elvt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2329/3980
    nch_elvt_mac_gate_tmp16 = NOT nch_elvt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2330/3980
    nch_elvt_mac_gate_tmp17 = NOT nch_elvt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2331/3980
    nch_elvt_mac_gate_tmp18 = AND nch_elvt_mac_gate_tmp17 NPi
========================================================================


operation group: 2332/3980
    nch_elvt_mac_gate_tmp19 = NOT nch_elvt_mac_gate_tmp18 PPi
========================================================================


operation group: 2333/3980
    nch_elvt_mac_gate_tmp20 = NOT nch_elvt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2334/3980
    nch_elvt_mac_gate_tmp21 = NOT nch_elvt_mac_gate_tmp20 VAR
========================================================================


operation group: 2335/3980
    nch_elvt_mac_gate_tmp22 = NOT nch_elvt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2336/3980
    nch_elvt_mac_gate_tmp23 = NOT nch_elvt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2337/3980
    nch_elvt_mac_gate_tmp24 = NOT nch_elvt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2338/3980
    nch_elvt_mac_gate_tmp25 = NOT nch_elvt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2339/3980
    nch_elvt_mac_gate_tmp26 = NOT nch_elvt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2340/3980
    nch_elvt_mac_gate_dnw = AND nch_elvt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2341/3980
    nch_elvt_mac_gate = NOT nch_elvt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2342/3980
    nch_svt_mac_gate_tmp06 = NOT nch_svt_mac_gate_tmp05 VTELN
========================================================================


operation group: 2343/3980
    nch_svt_mac_gate_tmp07 = NOT nch_svt_mac_gate_tmp06 VTELP
========================================================================


operation group: 2344/3980
    nch_svt_mac_gate_tmp08 = NOT nch_svt_mac_gate_tmp07 VTULN
========================================================================


operation group: 2345/3980
    nch_svt_mac_gate_tmp09 = NOT nch_svt_mac_gate_tmp08 VTULP
========================================================================


operation group: 2346/3980
    nch_svt_mac_gate_tmp10 = NOT nch_svt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2347/3980
    nch_svt_mac_gate_tmp11 = NOT nch_svt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2348/3980
    nch_lvtll_mac_gate_tmp12 = NOT nch_svt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2349/3980
    nch_lvtll_mac_gate_tmp13 = NOT nch_lvtll_mac_gate_tmp12 VTSP
========================================================================


operation group: 2350/3980
    nch_ulvtll_mac_gate_tmp14 = AND nch_lvtll_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2351/3980
    nch_ulvtll_mac_gate_tmp15 = NOT nch_ulvtll_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2352/3980
    nch_ulvtll_mac_gate_tmp16 = NOT nch_ulvtll_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2353/3980
    nch_ulvtll_mac_gate_tmp17 = NOT nch_ulvtll_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2354/3980
    nch_ulvtll_mac_gate_tmp18 = AND nch_ulvtll_mac_gate_tmp17 NPi
========================================================================


operation group: 2355/3980
    nch_ulvtll_mac_gate_tmp19 = NOT nch_ulvtll_mac_gate_tmp18 PPi
========================================================================


operation group: 2356/3980
    nch_ulvtll_mac_gate_tmp20 = NOT nch_ulvtll_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2357/3980
    nch_ulvtll_mac_gate_tmp21 = NOT nch_ulvtll_mac_gate_tmp20 VAR
========================================================================


operation group: 2358/3980
    nch_ulvtll_mac_gate_tmp22 = NOT nch_ulvtll_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2359/3980
    nch_ulvtll_mac_gate_tmp23 = NOT nch_ulvtll_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2360/3980
    nch_ulvtll_mac_gate_tmp24 = NOT nch_ulvtll_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2361/3980
    nch_ulvtll_mac_gate_tmp25 = NOT nch_ulvtll_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2362/3980
    nch_ulvtll_mac_gate_tmp26 = NOT nch_ulvtll_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2363/3980
    nch_ulvtll_mac_gate_dnw = AND nch_ulvtll_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2364/3980
    nch_ulvt_mac_gate_tmp08 = AND nch_svt_mac_gate_tmp07 VTULN
========================================================================


operation group: 2365/3980
    nch_ulvt_mac_gate_tmp09 = NOT nch_ulvt_mac_gate_tmp08 VTULP
========================================================================


operation group: 2366/3980
    nch_ulvt_mac_gate_tmp10 = NOT nch_ulvt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2367/3980
    nch_ulvt_mac_gate_tmp11 = NOT nch_ulvt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2368/3980
    nch_ulvt_mac_gate_tmp12 = NOT nch_ulvt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2369/3980
    nch_ulvt_mac_gate_tmp13 = NOT nch_ulvt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2370/3980
    nch_ulvt_mac_gate_tmp14 = NOT nch_ulvt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2371/3980
    nch_ulvt_mac_gate_tmp15 = NOT nch_ulvt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2372/3980
    nch_ulvt_mac_gate_tmp16 = NOT nch_ulvt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2373/3980
    nch_ulvt_mac_gate_tmp17 = NOT nch_ulvt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2374/3980
    nch_ulvt_mac_gate_tmp18 = AND nch_ulvt_mac_gate_tmp17 NPi
========================================================================


operation group: 2375/3980
    nch_ulvt_mac_gate_tmp19 = NOT nch_ulvt_mac_gate_tmp18 PPi
========================================================================


operation group: 2376/3980
    nch_ulvt_mac_gate_tmp20 = NOT nch_ulvt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2377/3980
    nch_ulvt_mac_gate_tmp21 = NOT nch_ulvt_mac_gate_tmp20 VAR
========================================================================


operation group: 2378/3980
    nch_ulvt_mac_gate_tmp22 = NOT nch_ulvt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2379/3980
    nch_ulvt_mac_gate_tmp23 = NOT nch_ulvt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2380/3980
    nch_ulvt_mac_gate_tmp24 = NOT nch_ulvt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2381/3980
    nch_ulvt_mac_gate_tmp25 = NOT nch_ulvt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2382/3980
    nch_ulvt_mac_gate_tmp26 = NOT nch_ulvt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2383/3980
    nch_ulvt_mac_gate_dnw = AND nch_ulvt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2384/3980
    nch_ulvtll_mac_gate = NOT nch_ulvtll_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2385/3980
    nch_ulvt_mac_gate = NOT nch_ulvt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2386/3980
    nch_lvtll_mac_gate_tmp14 = NOT nch_lvtll_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2387/3980
    nch_lvtll_mac_gate_tmp15 = NOT nch_lvtll_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2388/3980
    nch_lvtll_mac_gate_tmp16 = AND nch_lvtll_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2389/3980
    nch_lvtll_mac_gate_tmp17 = NOT nch_lvtll_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2390/3980
    nch_lvtll_mac_gate_tmp18 = AND nch_lvtll_mac_gate_tmp17 NPi
========================================================================


operation group: 2391/3980
    nch_lvtll_mac_gate_tmp19 = NOT nch_lvtll_mac_gate_tmp18 PPi
========================================================================


operation group: 2392/3980
    nch_lvtll_mac_gate_tmp20 = NOT nch_lvtll_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2393/3980
    nch_lvtll_mac_gate_tmp21 = NOT nch_lvtll_mac_gate_tmp20 VAR
========================================================================


operation group: 2394/3980
    nch_lvtll_mac_gate_tmp22 = NOT nch_lvtll_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2395/3980
    nch_lvtll_mac_gate_tmp23 = NOT nch_lvtll_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2396/3980
    nch_lvtll_mac_gate_tmp24 = NOT nch_lvtll_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2397/3980
    nch_lvtll_mac_gate_tmp25 = NOT nch_lvtll_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2398/3980
    nch_lvtll_mac_gate_tmp26 = NOT nch_lvtll_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2399/3980
    nch_lvtll_mac_gate_dnw = AND nch_lvtll_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2400/3980
    nch_lvt_mac_gate_tmp10 = AND nch_svt_mac_gate_tmp09 VTLN
========================================================================


operation group: 2401/3980
    nch_lvt_mac_gate_tmp11 = NOT nch_lvt_mac_gate_tmp10 VTLP
========================================================================


operation group: 2402/3980
    nch_lvt_mac_gate_tmp12 = NOT nch_lvt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2403/3980
    nch_lvt_mac_gate_tmp13 = NOT nch_lvt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2404/3980
    nch_lvt_mac_gate_tmp14 = NOT nch_lvt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2405/3980
    nch_lvt_mac_gate_tmp15 = NOT nch_lvt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2406/3980
    nch_lvt_mac_gate_tmp16 = NOT nch_lvt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2407/3980
    nch_lvt_mac_gate_tmp17 = NOT nch_lvt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2408/3980
    nch_lvt_mac_gate_tmp18 = AND nch_lvt_mac_gate_tmp17 NPi
========================================================================


operation group: 2409/3980
    nch_lvt_mac_gate_tmp19 = NOT nch_lvt_mac_gate_tmp18 PPi
========================================================================


operation group: 2410/3980
    nch_lvt_mac_gate_tmp20 = NOT nch_lvt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2411/3980
    nch_lvt_mac_gate_tmp21 = NOT nch_lvt_mac_gate_tmp20 VAR
========================================================================


operation group: 2412/3980
    nch_lvt_mac_gate_tmp22 = NOT nch_lvt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2413/3980
    nch_lvt_mac_gate_tmp23 = NOT nch_lvt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2414/3980
    nch_lvt_mac_gate_tmp24 = NOT nch_lvt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2415/3980
    nch_lvt_mac_gate_tmp25 = NOT nch_lvt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2416/3980
    nch_lvt_mac_gate_tmp26 = NOT nch_lvt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2417/3980
    nch_lvt_mac_gate_dnw = AND nch_lvt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2418/3980
    nch_lvtll_mac_gate = NOT nch_lvtll_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2419/3980
    nch_lvt_mac_gate = NOT nch_lvt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2420/3980
    nch_svt_mac_gate_tmp12 = AND nch_svt_mac_gate_tmp11 VTSN
========================================================================


operation group: 2421/3980
    nch_svt_mac_gate_tmp13 = NOT nch_svt_mac_gate_tmp12 VTSP
========================================================================


operation group: 2422/3980
    nch_svt_mac_gate_tmp14 = NOT nch_svt_mac_gate_tmp13 VTULNLL
========================================================================


operation group: 2423/3980
    nch_svt_mac_gate_tmp15 = NOT nch_svt_mac_gate_tmp14 VTULPLL
========================================================================


operation group: 2424/3980
    nch_svt_mac_gate_tmp16 = NOT nch_svt_mac_gate_tmp15 VTLNLL
========================================================================


operation group: 2425/3980
    nch_svt_mac_gate_tmp17 = NOT nch_svt_mac_gate_tmp16 VTLPLL
========================================================================


operation group: 2426/3980
    nch_svt_mac_gate_tmp18 = AND nch_svt_mac_gate_tmp17 NPi
========================================================================


operation group: 2427/3980
    nch_svt_mac_gate_tmp19 = NOT nch_svt_mac_gate_tmp18 PPi
========================================================================


operation group: 2428/3980
    nch_svt_mac_gate_tmp20 = NOT nch_svt_mac_gate_tmp19 OD12_15
========================================================================


operation group: 2429/3980
    nch_svt_mac_gate_tmp21 = NOT nch_svt_mac_gate_tmp20 VAR
========================================================================


operation group: 2430/3980
    nch_svt_mac_gate_tmp22 = NOT nch_svt_mac_gate_tmp21 IBJTDMY
========================================================================


operation group: 2431/3980
    nch_svt_mac_gate_tmp23 = NOT nch_svt_mac_gate_tmp22 DIODMY
========================================================================


operation group: 2432/3980
    nch_svt_mac_gate_tmp24 = NOT nch_svt_mac_gate_tmp23 SR_ESD
========================================================================


operation group: 2433/3980
    nch_svt_mac_gate_tmp25 = NOT nch_svt_mac_gate_tmp24 HIA_DUMMY
========================================================================


operation group: 2434/3980
    nch_svt_mac_gate_tmp26 = NOT nch_svt_mac_gate_tmp25 SDI_2
========================================================================


operation group: 2435/3980
    nch_svt_mac_gate = NOT nch_svt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2436/3980
    nch_svt_mac_gate_dnw = AND nch_svt_mac_gate_tmp26 dnwdmy
========================================================================


operation group: 2437/3980
    mos_gate_all_tmp1 = OR nch_svt_mac_gate nch_svt_mac_gate_dnw
========================================================================


operation group: 2438/3980
    mos_gate_all_tmp2 = OR nch_lvt_mac_gate mos_gate_all_tmp1
========================================================================


operation group: 2439/3980
    mos_gate_all_tmp3 = OR nch_lvtll_mac_gate mos_gate_all_tmp2
========================================================================


operation group: 2440/3980
    mos_gate_all_tmp4 = OR nch_lvt_mac_gate_dnw mos_gate_all_tmp3
========================================================================


operation group: 2441/3980
    mos_gate_all_tmp5 = OR nch_lvtll_mac_gate_dnw mos_gate_all_tmp4
========================================================================


operation group: 2442/3980
    mos_gate_all_tmp6 = OR nch_ulvt_mac_gate mos_gate_all_tmp5
========================================================================


operation group: 2443/3980
    mos_gate_all_tmp7 = OR nch_ulvtll_mac_gate mos_gate_all_tmp6
========================================================================


operation group: 2444/3980
    mos_gate_all_tmp8 = OR nch_ulvt_mac_gate_dnw mos_gate_all_tmp7
========================================================================


operation group: 2445/3980
    mos_gate_all_tmp9 = OR nch_ulvtll_mac_gate_dnw mos_gate_all_tmp8
========================================================================


operation group: 2446/3980
    mos_gate_all_tmp10 = OR nch_elvt_mac_gate mos_gate_all_tmp9
========================================================================


operation group: 2447/3980
    mos_gate_all_tmp11 = OR nch_elvt_mac_gate_dnw mos_gate_all_tmp10
========================================================================


operation group: 2448/3980
    mos_gate_all_tmp12 = OR nch_flrsvt_mac_gate mos_gate_all_tmp11
========================================================================


operation group: 2449/3980
    mos_gate_all_tmp13 = OR nch_flrlvt_mac_gate mos_gate_all_tmp12
========================================================================


operation group: 2450/3980
    mos_gate_all_tmp14 = OR nch_flrlvtll_mac_gate mos_gate_all_tmp13
========================================================================


operation group: 2451/3980
    mos_gate_all_tmp15 = OR nch_flrulvt_mac_gate mos_gate_all_tmp14
========================================================================


operation group: 2452/3980
    mos_gate_all_tmp16 = OR nch_flrulvtll_mac_gate mos_gate_all_tmp15
========================================================================


operation group: 2453/3980
    mos_gate_all_tmp17 = OR nch_flrelvt_mac_gate mos_gate_all_tmp16
========================================================================


operation group: 2454/3980
    mos_gate_all_tmp18 = OR nch_12_mac_gate mos_gate_all_tmp17
========================================================================


operation group: 2455/3980
    mos_gate_all_tmp19 = OR nch_12_mac_gate_dnw mos_gate_all_tmp18
========================================================================


operation group: 2456/3980
    mos_gate_all_tmp20 = OR nch_12od15_mac_gate mos_gate_all_tmp19
========================================================================


operation group: 2457/3980
    mos_gate_all_tmp21 = OR nch_12od15_mac_gate_dnw mos_gate_all_tmp20
========================================================================


operation group: 2458/3980
    mos_gate_all_tmp22 = OR ngate_hia12_mac mos_gate_all_tmp21
========================================================================


operation group: 2459/3980
    mos_gate_all_tmp23 = OR pch_svt_mac_gate mos_gate_all_tmp22
========================================================================


operation group: 2460/3980
    mos_gate_all_tmp24 = OR pch_lvt_mac_gate mos_gate_all_tmp23
========================================================================


operation group: 2461/3980
    mos_gate_all_tmp25 = OR pch_lvtll_mac_gate mos_gate_all_tmp24
========================================================================


operation group: 2462/3980
    mos_gate_all_tmp26 = OR pch_ulvt_mac_gate mos_gate_all_tmp25
========================================================================


operation group: 2463/3980
    mos_gate_all_tmp27 = OR pch_ulvtll_mac_gate mos_gate_all_tmp26
========================================================================


operation group: 2464/3980
    mos_gate_all_tmp28 = OR pch_elvt_mac_gate mos_gate_all_tmp27
========================================================================


operation group: 2465/3980
    mos_gate_all_tmp29 = OR pch_flrsvt_mac_gate mos_gate_all_tmp28
========================================================================


operation group: 2466/3980
    mos_gate_all_tmp30 = OR pch_flrlvt_mac_gate mos_gate_all_tmp29
========================================================================


operation group: 2467/3980
    mos_gate_all_tmp31 = OR pch_flrlvtll_mac_gate mos_gate_all_tmp30
========================================================================


operation group: 2468/3980
    mos_gate_all_tmp32 = OR pch_flrulvt_mac_gate mos_gate_all_tmp31
========================================================================


operation group: 2469/3980
    mos_gate_all_tmp33 = OR pch_flrulvtll_mac_gate mos_gate_all_tmp32
========================================================================


operation group: 2470/3980
    mos_gate_all_tmp34 = OR pch_flrelvt_mac_gate mos_gate_all_tmp33
========================================================================


operation group: 2471/3980
    mos_gate_all_tmp35 = OR pch_12_mac_gate mos_gate_all_tmp34
========================================================================


operation group: 2472/3980
    mos_gate_all_tmp36 = OR pch_12od15_mac_gate mos_gate_all_tmp35
========================================================================


operation group: 2473/3980
    mos_gate_all_tmp37 = OR ngate_pg_ulhdsr_mac mos_gate_all_tmp36
========================================================================


operation group: 2474/3980
    mos_gate_all_tmp38 = OR ngate_pd_ulhdsr_mac mos_gate_all_tmp37
========================================================================


operation group: 2475/3980
    mos_gate_all_tmp39 = OR pgate_pu_ulhdsr_mac mos_gate_all_tmp38
========================================================================


operation group: 2476/3980
    mos_gate_all_tmp40 = OR ngate_pg_hdsr_mac mos_gate_all_tmp39
========================================================================


operation group: 2477/3980
    mos_gate_all_tmp41 = OR ngate_pd_hdsr_mac mos_gate_all_tmp40
========================================================================


operation group: 2478/3980
    mos_gate_all_tmp42 = OR pgate_pu_hdsr_mac mos_gate_all_tmp41
========================================================================


operation group: 2479/3980
    mos_gate_all_tmp43 = OR ngate_pg_hcsr_mac mos_gate_all_tmp42
========================================================================


operation group: 2480/3980
    mos_gate_all_tmp44 = OR ngate_pd_hcsr_mac mos_gate_all_tmp43
========================================================================


operation group: 2481/3980
    mos_gate_all_tmp45 = OR pgate_pu_hcsr_mac mos_gate_all_tmp44
========================================================================


operation group: 2482/3980
    mos_gate_all_tmp46 = OR ngate_pg_hc8tsr_mac mos_gate_all_tmp45
========================================================================


operation group: 2483/3980
    mos_gate_all_tmp47 = OR ngate_pd_hc8tsr_mac mos_gate_all_tmp46
========================================================================


operation group: 2484/3980
    mos_gate_all_tmp48 = OR pgate_pu_hc8tsr_mac mos_gate_all_tmp47
========================================================================


operation group: 2485/3980
    mos_gate_all_tmp49 = OR ngate_pg_hc8trpsr_mac mos_gate_all_tmp48
========================================================================


operation group: 2486/3980
    mos_gate_all_tmp50 = OR ngate_pd_hc8trpsr_mac mos_gate_all_tmp49
========================================================================


operation group: 2487/3980
    mos_gate_all_tmp51 = OR ngate_pg_hssr_mac mos_gate_all_tmp50
========================================================================


operation group: 2488/3980
    mos_gate_all_tmp52 = OR ngate_pd_hssr_mac mos_gate_all_tmp51
========================================================================


operation group: 2489/3980
    mos_gate_all_tmp53 = OR pgate_pu_hssr_mac mos_gate_all_tmp52
========================================================================


operation group: 2490/3980
    mos_gate_all_tmp54 = OR ngate_pg_8tsr_mac mos_gate_all_tmp53
========================================================================


operation group: 2491/3980
    mos_gate_all_tmp55 = OR ngate_pd_8tsr_mac mos_gate_all_tmp54
========================================================================


operation group: 2492/3980
    mos_gate_all_tmp56 = OR pgate_pu_8tsr_mac mos_gate_all_tmp55
========================================================================


operation group: 2493/3980
    mos_gate_all_tmp57 = OR ngate_pg_8trpsr_mac mos_gate_all_tmp56
========================================================================


operation group: 2494/3980
    mos_gate_all_tmp58 = OR ngate_pd_8trpsr_mac mos_gate_all_tmp57
========================================================================


operation group: 2495/3980
    mos_gate_all_tmp59 = OR ngate_pg_tpsr_mac mos_gate_all_tmp58
========================================================================


operation group: 2496/3980
    mos_gate_all_tmp60 = OR ngate_pd_tpsr_mac mos_gate_all_tmp59
========================================================================


operation group: 2497/3980
    mos_gate_all_tmp61 = OR pgate_pu_tpsr_mac mos_gate_all_tmp60
========================================================================


operation group: 2498/3980
    mos_gate_all_tmp62 = OR ngate_pg_tprpsr_mac mos_gate_all_tmp61
========================================================================


operation group: 2499/3980
    mos_gate_all_tmp63 = OR ngate_pd_tprpsr_mac mos_gate_all_tmp62
========================================================================


operation group: 2500/3980
    mos_gate_all_tmp64 = OR ngate_pg_dpfsr_mac mos_gate_all_tmp63
========================================================================


operation group: 2501/3980
    mos_gate_all_tmp65 = OR ngate_pd_dpfsr_mac mos_gate_all_tmp64
========================================================================


operation group: 2502/3980
    mos_gate_all_tmp66 = OR pgate_pu_dpfsr_mac mos_gate_all_tmp65
========================================================================


operation group: 2503/3980
    mos_gate_all_tmp67 = OR ngate_pg_camsr_mac mos_gate_all_tmp66
========================================================================


operation group: 2504/3980
    mos_gate_all_tmp68 = OR ngate_pd_camsr_mac mos_gate_all_tmp67
========================================================================


operation group: 2505/3980
    mos_gate_all_tmp69 = OR pgate_pu_camsr_mac mos_gate_all_tmp68
========================================================================


operation group: 2506/3980
    mos_gate_all_tmp70 = OR ngate_pg_camcpsr_mac mos_gate_all_tmp69
========================================================================


operation group: 2507/3980
    mos_gate_all_tmp71 = OR ngate_pd_camcpsr_mac mos_gate_all_tmp70
========================================================================


operation group: 2508/3980
    mos_gate_all_tmp72 = OR ngate_pg_hdcamsr_mac mos_gate_all_tmp71
========================================================================


operation group: 2509/3980
    mos_gate_all_tmp73 = OR ngate_pd_hdcamsr_mac mos_gate_all_tmp72
========================================================================


operation group: 2510/3980
    mos_gate_all_tmp74 = OR pgate_pu_hdcamsr_mac mos_gate_all_tmp73
========================================================================


operation group: 2511/3980
    mos_gate_all_tmp75 = OR ngate_pg_hdcamcpsr_mac mos_gate_all_tmp74
========================================================================


operation group: 2512/3980
    mos_gate_all_tmp76 = OR ngate_pd_hdcamcpsr_mac mos_gate_all_tmp75
========================================================================


operation group: 2513/3980
    mos_gate_all_tmp77 = OR nch_mpodesvt_mac_gate mos_gate_all_tmp76
========================================================================


operation group: 2514/3980
    mos_gate_all_tmp78 = OR nch_mpodelvt_mac_gate mos_gate_all_tmp77
========================================================================


operation group: 2515/3980
    mos_gate_all_tmp79 = OR nch_mpodeulvt_mac_gate mos_gate_all_tmp78
========================================================================


operation group: 2516/3980
    mos_gate_all_tmp80 = OR nch_mpodeelvt_mac_gate mos_gate_all_tmp79
========================================================================


operation group: 2517/3980
    mos_gate_all_tmp81 = OR nch_mpodelvtll_mac_gate mos_gate_all_tmp80
========================================================================


operation group: 2518/3980
    mos_gate_all_tmp82 = OR nch_mpodeulvtll_mac_gate mos_gate_all_tmp81
========================================================================


operation group: 2519/3980
    mos_gate_all_tmp83 = OR nch_mpode12_mac_gate mos_gate_all_tmp82
========================================================================


operation group: 2520/3980
    mos_gate_all_tmp84 = OR nch_mpode12od15_mac_gate mos_gate_all_tmp83
========================================================================


operation group: 2521/3980
    mos_gate_all_tmp85 = OR pch_mpodesvt_mac_gate mos_gate_all_tmp84
========================================================================


operation group: 2522/3980
    mos_gate_all_tmp86 = OR pch_mpodelvt_mac_gate mos_gate_all_tmp85
========================================================================


operation group: 2523/3980
    mos_gate_all_tmp87 = OR pch_mpodeulvt_mac_gate mos_gate_all_tmp86
========================================================================


operation group: 2524/3980
    mos_gate_all_tmp88 = OR pch_mpodeelvt_mac_gate mos_gate_all_tmp87
========================================================================


operation group: 2525/3980
    mos_gate_all_tmp89 = OR pch_mpodelvtll_mac_gate mos_gate_all_tmp88
========================================================================


operation group: 2526/3980
    mos_gate_all_tmp90 = OR pch_mpodeulvtll_mac_gate mos_gate_all_tmp89
========================================================================


operation group: 2527/3980
    mos_gate_all_tmp91 = OR pch_mpode12_mac_gate mos_gate_all_tmp90
========================================================================


operation group: 2528/3980
    mos_gate_all_tmp92 = OR pch_mpode12od15_mac_gate mos_gate_all_tmp91
========================================================================


operation group: 2529/3980
    mos_gate_all_tmp93 = OR npode_svt_mac_gate mos_gate_all_tmp92
========================================================================


operation group: 2530/3980
    mos_gate_all_tmp94 = OR npode_lvt_mac_gate mos_gate_all_tmp93
========================================================================


operation group: 2531/3980
    mos_gate_all_tmp95 = OR npode_ulvt_mac_gate mos_gate_all_tmp94
========================================================================


operation group: 2532/3980
    mos_gate_all_tmp96 = OR npode_elvt_mac_gate mos_gate_all_tmp95
========================================================================


operation group: 2533/3980
    mos_gate_all_tmp97 = OR npode_lvtll_mac_gate mos_gate_all_tmp96
========================================================================


operation group: 2534/3980
    mos_gate_all_tmp98 = OR npode_ulvtll_mac_gate mos_gate_all_tmp97
========================================================================


operation group: 2535/3980
    mos_gate_all_tmp99 = OR npode_12_mac_gate mos_gate_all_tmp98
========================================================================


operation group: 2536/3980
    mos_gate_all_tmp100 = OR npode_12od15_mac_gate mos_gate_all_tmp99
========================================================================


operation group: 2537/3980
    mos_gate_all_tmp101 = OR ppode_svt_mac_gate mos_gate_all_tmp100
========================================================================


operation group: 2538/3980
    mos_gate_all_tmp102 = OR ppode_lvt_mac_gate mos_gate_all_tmp101
========================================================================


operation group: 2539/3980
    mos_gate_all_tmp103 = OR ppode_ulvt_mac_gate mos_gate_all_tmp102
========================================================================


operation group: 2540/3980
    mos_gate_all_tmp104 = OR ppode_elvt_mac_gate mos_gate_all_tmp103
========================================================================


operation group: 2541/3980
    mos_gate_all_tmp105 = OR ppode_lvtll_mac_gate mos_gate_all_tmp104
========================================================================


operation group: 2542/3980
    mos_gate_all_tmp106 = OR ppode_ulvtll_mac_gate mos_gate_all_tmp105
========================================================================


operation group: 2543/3980
    mos_gate_all_tmp107 = OR ppode_12_mac_gate mos_gate_all_tmp106
========================================================================


operation group: 2544/3980
    mos_gate_all_tmp108 = OR ppode_12od15_mac_gate mos_gate_all_tmp107
========================================================================


operation group: 2545/3980
    mos_gate_all_tmp109 = OR vargt mos_gate_all_tmp108
========================================================================


operation group: 2546/3980
    mos_gate_all_tmp110 = OR vargt_12 mos_gate_all_tmp109
========================================================================


operation group: 2547/3980
    all_mos_gates = OR vargt_12od15 mos_gate_all_tmp110
========================================================================


operation group: 2548/3980
    tndiff_gates = SELECT -interact tndiff_all all_mos_gates
========================================================================


operation group: 2549/3980
    DIONW1 = SELECT -outside DIODMY tpdiff_ori
========================================================================


operation group: 2550/3980
    DIONW3 = SELECT -interact DIONW1 PO
========================================================================


operation group: 2551/3980
    DIONW = SELECT -interact DIONW3 VTUL_Ni
========================================================================


operation group: 2552/3980
    nwdio_r_tmp01 = NOT DIONW DNW
========================================================================


operation group: 2553/3980
    nwdio_r_tmp02 = AND nwdio_r_tmp01 NW
========================================================================


operation group: 2554/3980
    nwdio_r_tmp03 = NOT nwdio_r_tmp02 NT_N
========================================================================


operation group: 2555/3980
    nwdio_r_tmp04 = NOT nwdio_r_tmp03 OD12
========================================================================


operation group: 2556/3980
    nwdio_r_tmp05 = NOT nwdio_r_tmp04 VTEL_Ni
========================================================================


operation group: 2557/3980
    nwdio_r_tmp06 = NOT nwdio_r_tmp05 VTEL_Pi
========================================================================


operation group: 2558/3980
    nwdio_r_tmp07 = NOT nwdio_r_tmp06 VTUL_Pi
========================================================================


operation group: 2559/3980
    nwdio_r_tmp08 = NOT nwdio_r_tmp07 VTL_Ni
========================================================================


operation group: 2560/3980
    nwdio_r_tmp09 = NOT nwdio_r_tmp08 VTL_Pi
========================================================================


operation group: 2561/3980
    nwdio_r_tmp10 = NOT nwdio_r_tmp09 VTS_Ni
========================================================================


operation group: 2562/3980
    nwdio_r_tmp11 = NOT nwdio_r_tmp10 VTS_Pi
========================================================================


operation group: 2563/3980
    nwdio_r_tmp12 = NOT nwdio_r_tmp11 VTULN_LL
========================================================================


operation group: 2564/3980
    nwdio_r_tmp13 = NOT nwdio_r_tmp12 VTULP_LL
========================================================================


operation group: 2565/3980
    nwdio_r_tmp14 = NOT nwdio_r_tmp13 VTLN_LL
========================================================================


operation group: 2566/3980
    nwdio_r_tmp15 = NOT nwdio_r_tmp14 VTLP_LL
========================================================================


operation group: 2567/3980
    nwdio_r_tmp16 = NOT nwdio_r_tmp15 PPi
========================================================================


operation group: 2568/3980
    nwdio_r_tmp17 = NOT nwdio_r_tmp16 VAR
========================================================================


operation group: 2569/3980
    nwdio_r_tmp18 = NOT nwdio_r_tmp17 IBJTDMY
========================================================================


operation group: 2570/3980
    nwdio_r_tmp19 = NOT nwdio_r_tmp18 SR_ESD
========================================================================


operation group: 2571/3980
    nwdio_r_tmp20 = NOT nwdio_r_tmp19 SDI
========================================================================


operation group: 2572/3980
    nwdio_r_tmp21 = NOT nwdio_r_tmp20 HIA_DUMMY
========================================================================


operation group: 2573/3980
    nwdio_r = NOT nwdio_r_tmp21 SDI_2
========================================================================


operation group: 2574/3980
    all_diode_form = COPY nwdio_r
========================================================================


operation group: 2575/3980
    tndiff_diode = SELECT -interact tndiff_all all_diode_form
========================================================================


operation group: 2576/3980
    all_tndiff_remove_tmp1 = OR tndiff_gates tndiff_diode
========================================================================


operation group: 2577/3980
    all_tndiff_remove_tmp2 = OR tndiff_r all_tndiff_remove_tmp1
========================================================================


operation group: 2578/3980
    tndiff_RC = NOT tndiff_all all_tndiff_remove_tmp2
========================================================================


operation group: 2579/3980
    tndiff = NOT tndiff_all tndiff_RC
========================================================================


operation group: 2580/3980
    odtap = AND MD_ODa OD
========================================================================


operation group: 2581/3980
    n_odtap1 = NOT odtap tpdiff_ori
========================================================================


operation group: 2582/3980
    n_odtap2 = NOT n_odtap1 SRM_all
========================================================================


operation group: 2583/3980
    n_odtap = NOT n_odtap2 tndiff_bjt
========================================================================


operation group: 2584/3980
    n_odtap_bjt = AND n_odtap2 tndiff_bjt
========================================================================


operation group: 2585/3980
    n_odtap_srm = AND n_odtap1 SRM_all
========================================================================


operation group: 2586/3980
    tpdiff_dio1 = SELECT -interact tpdiff_ori all_diode_rec
========================================================================


operation group: 2587/3980
    tpdiff_dio = AND tpdiff_dio1 diff
========================================================================


operation group: 2588/3980
    tpdiff1 = NOT tpdiff_ori tpdiff_dio
========================================================================


operation group: 2589/3980
    tpdiff_bjt = SELECT -interact tpdiff_ori BJTDMY
========================================================================


operation group: 2590/3980
    tpdiff_all = NOT tpdiff1 tpdiff_bjt
========================================================================


operation group: 2591/3980
    tpdiff_r = SELECT -interact tpdiff_all all_rdiff_form
========================================================================


operation group: 2592/3980
    tpdiff_gates = SELECT -interact tpdiff_all all_mos_gates
========================================================================


operation group: 2593/3980
    tpdiff_diode = SELECT -interact tpdiff_all all_diode_form
========================================================================


operation group: 2594/3980
    all_tpdiff_remove_tmp1 = OR tpdiff_gates tpdiff_diode
========================================================================


operation group: 2595/3980
    all_tpdiff_remove_tmp2 = OR tpdiff_r all_tpdiff_remove_tmp1
========================================================================


operation group: 2596/3980
    tpdiff_RC = NOT tpdiff_all all_tpdiff_remove_tmp2
========================================================================


operation group: 2597/3980
    tpdiff = NOT tpdiff_all tpdiff_RC
========================================================================


operation group: 2598/3980
    p_odtap1 = AND odtap tpdiff_ori
========================================================================


operation group: 2599/3980
    p_odtap2 = NOT p_odtap1 SRM_all
========================================================================


operation group: 2600/3980
    p_odtap = NOT p_odtap2 tpdiff_bjt
========================================================================


operation group: 2601/3980
    p_odtap_bjt = AND p_odtap2 tpdiff_bjt
========================================================================


operation group: 2602/3980
    p_odtap_srm = AND p_odtap1 SRM_all
========================================================================


operation group: 2603/3980
    VDR_MD_TAP = AND VDR MDx
========================================================================


operation group: 2604/3980
    nbase1k = SELECT -interact nxwell DNW -not
    psub_term_a1 = SELECT -interact nxwell DNW
========================================================================


operation group: 2605/3980
    nbase1l = AND nbase1k BJTDMY
========================================================================


operation group: 2606/3980
    nbase1 = SELECT -interact nbase1k nbase1l
========================================================================


operation group: 2607/3980
    cnbase1 = COPY nbase1
========================================================================


operation group: 2608/3980
    nplug1 = AND tndiff_ori nxwell
========================================================================


operation group: 2609/3980
    plug_sel1 = OR tndiff_ori tpdiff_ori
========================================================================


operation group: 2610/3980
    tiod1 = NOT diff tpdiff_ori
========================================================================


operation group: 2611/3980
    tiod2 = NOT tiod1 tndiff_ori
========================================================================


operation group: 2612/3980
    tiod3 = NOT tiod2 POx
========================================================================


operation group: 2613/3980
    tiod = NOT tiod3 NWDMY
========================================================================


operation group: 2614/3980
    plug_sel2 = OR plug_sel1 tiod
========================================================================


operation group: 2615/3980
    plug_valid = SELECT -interact MD_ODa MD_valid
========================================================================


operation group: 2616/3980
    plug_sel3 = SELECT -interact plug_sel2 plug_valid
========================================================================


operation group: 2617/3980
    nplug2 = AND nplug1 plug_sel3
========================================================================


operation group: 2618/3980
    tpdiffco = SELECT -interact tpdiff_ori MD_valid
========================================================================


operation group: 2619/3980
    nplug3 = SELECT -interact nplug1 tpdiffco
========================================================================


operation group: 2620/3980
    nplug = OR nplug2 nplug3
========================================================================


operation group: 2621/3980
    sram_n = AND SRM_all NP
========================================================================


operation group: 2622/3980
    sram_p = AND SRM_all PP
========================================================================


operation group: 2623/3980
    sram_np = OR sram_n sram_p
========================================================================


operation group: 2624/3980
    npoly_co_el1 = NOT VTELN sram_np
========================================================================


operation group: 2625/3980
    poly_od2 = COPY OD2
========================================================================


operation group: 2626/3980
    npoly_co_el2 = NOT npoly_co_el1 poly_od2
========================================================================


operation group: 2627/3980
    npoly_co_ela = AND poly_rc npoly_co_el2
========================================================================


operation group: 2628/3980
    n_fpoly_elvt = NOT npoly_co_ela OD
========================================================================


operation group: 2629/3980
    VG = NOT VGi VG_VDR
========================================================================


operation group: 2630/3980
    npoly_co_srm = AND poly_rc sram_n
========================================================================


operation group: 2631/3980
    n_fpoly_srm = NOT npoly_co_srm OD
========================================================================


operation group: 2632/3980
    npoly_co_el = NOT npoly_co_ela PODE_3T
========================================================================


operation group: 2633/3980
    n_gpoly_elvt_all = NOT npoly_co_el n_fpoly_elvt
========================================================================


operation group: 2634/3980
    n_gpoly_elvt = NOT n_gpoly_elvt_all all_mos_gates
========================================================================


operation group: 2635/3980
    npode_co_el = AND npoly_co_ela PODE_3T
========================================================================


operation group: 2636/3980
    n_pode_elvt = NOT npode_co_el all_mos_gates
========================================================================


operation group: 2637/3980
    ppoly_co_el1 = NOT VTELP sram_np
========================================================================


operation group: 2638/3980
    ppoly_co_el2 = NOT ppoly_co_el1 poly_od2
========================================================================


operation group: 2639/3980
    ppoly_co_ela = AND poly_rc ppoly_co_el2
========================================================================


operation group: 2640/3980
    ppoly_co_el = NOT ppoly_co_ela PODE_3T
========================================================================


operation group: 2641/3980
    p_fpoly_elvt = NOT ppoly_co_el OD
========================================================================


operation group: 2642/3980
    ppoly_co_l1 = NOT VTLP sram_np
========================================================================


operation group: 2643/3980
    ppoly_co_l2 = NOT ppoly_co_l1 poly_od2
========================================================================


operation group: 2644/3980
    ppoly_co_la = AND poly_rc ppoly_co_l2
========================================================================


operation group: 2645/3980
    ppoly_co_l = NOT ppoly_co_la PODE_3T
========================================================================


operation group: 2646/3980
    p_fpoly_lvt = NOT ppoly_co_l OD
========================================================================


operation group: 2647/3980
    ppoly_co_lll1 = NOT VTLPLL sram_np
========================================================================


operation group: 2648/3980
    ppoly_co_lll2 = NOT ppoly_co_lll1 poly_od2
========================================================================


operation group: 2649/3980
    ppoly_co_llla = AND poly_rc ppoly_co_lll2
========================================================================


operation group: 2650/3980
    ppoly_co_lll = NOT ppoly_co_llla PODE_3T
========================================================================


operation group: 2651/3980
    p_fpoly_lvtll = NOT ppoly_co_lll OD
========================================================================


operation group: 2652/3980
    ppoly_co_srm = AND poly_rc sram_p
========================================================================


operation group: 2653/3980
    p_fpoly_srm = NOT ppoly_co_srm OD
========================================================================


operation group: 2654/3980
    ppoly_co_s1 = NOT VTSP sram_np
========================================================================


operation group: 2655/3980
    ppoly_co_s2 = NOT ppoly_co_s1 poly_od2
========================================================================


operation group: 2656/3980
    ppoly_co_sa = AND poly_rc ppoly_co_s2
========================================================================


operation group: 2657/3980
    ppoly_co_s = NOT ppoly_co_sa PODE_3T
========================================================================


operation group: 2658/3980
    p_fpoly_svt = NOT ppoly_co_s OD
========================================================================


operation group: 2659/3980
    ppoly_co_ul1 = NOT VTULP sram_np
========================================================================


operation group: 2660/3980
    ppoly_co_ul2 = NOT ppoly_co_ul1 poly_od2
========================================================================


operation group: 2661/3980
    ppoly_co_ula = AND poly_rc ppoly_co_ul2
========================================================================


operation group: 2662/3980
    ppoly_co_ul = NOT ppoly_co_ula PODE_3T
========================================================================


operation group: 2663/3980
    p_fpoly_ulvt = NOT ppoly_co_ul OD
========================================================================


operation group: 2664/3980
    ppoly_co_ulll1 = NOT VTULPLL sram_np
========================================================================


operation group: 2665/3980
    ppoly_co_ulll2 = NOT ppoly_co_ulll1 poly_od2
========================================================================


operation group: 2666/3980
    ppoly_co_ullla = AND poly_rc ppoly_co_ulll2
========================================================================


operation group: 2667/3980
    ppoly_co_ulll = NOT ppoly_co_ullla PODE_3T
========================================================================


operation group: 2668/3980
    p_fpoly_ulvtll = NOT ppoly_co_ulll OD
========================================================================


operation group: 2669/3980
    poly_io1 = AND poly_rc poly_od2
========================================================================


operation group: 2670/3980
    poly_io = NOT poly_io1 sram_np
========================================================================


operation group: 2671/3980
    npoly_ioa = AND poly_io NP
========================================================================


operation group: 2672/3980
    var_ioa = AND VAR VTUL_Ni
========================================================================


operation group: 2673/3980
    var_io = AND var_ioa poly_io
========================================================================


operation group: 2674/3980
    npoly_ioa_ulvt = AND npoly_ioa var_io
========================================================================


operation group: 2675/3980
    npoly_ioa_final = NOT npoly_ioa npoly_ioa_ulvt
========================================================================


operation group: 2676/3980
    n_fpoly_io = NOT npoly_ioa_final OD
========================================================================


operation group: 2677/3980
    n_fpoly_io_ulvt = NOT npoly_ioa_ulvt OD
========================================================================


operation group: 2678/3980
    npoly_io = NOT npoly_ioa_final PODE_3T
========================================================================


operation group: 2679/3980
    n_gpoly_io_all = NOT npoly_io n_fpoly_io
========================================================================


operation group: 2680/3980
    n_gpoly_io1 = NOT n_gpoly_io_all all_mos_gates
========================================================================


operation group: 2681/3980
    nocg_dmy_io = OR HIA_DUMMY DIODMY
========================================================================


operation group: 2682/3980
    n_gpoly_nocg_io = AND n_gpoly_io1 nocg_dmy_io
========================================================================


operation group: 2683/3980
    n_gpoly_io = NOT n_gpoly_io1 n_gpoly_nocg_io
========================================================================


operation group: 2684/3980
    npode_io = AND npoly_ioa_final PODE_3T
========================================================================


operation group: 2685/3980
    n_pode_io = NOT npode_io all_mos_gates
========================================================================


operation group: 2686/3980
    ppoly_ioa = NOT poly_io npoly_ioa
========================================================================


operation group: 2687/3980
    ppoly_io = NOT ppoly_ioa PODE_3T
========================================================================


operation group: 2688/3980
    p_fpoly_io = NOT ppoly_io OD
========================================================================


operation group: 2689/3980
    npoly_io_ulvt = NOT npoly_ioa_ulvt PODE_3T
========================================================================


operation group: 2690/3980
    n_gpoly_io_ulvt_all = NOT npoly_io_ulvt n_fpoly_io_ulvt
========================================================================


operation group: 2691/3980
    n_gpoly_io_ulvt = NOT n_gpoly_io_ulvt_all all_mos_gates
========================================================================


operation group: 2692/3980
    npode_io_ulvt = AND npoly_ioa_ulvt PODE_3T
========================================================================


operation group: 2693/3980
    n_pode_io_ulvt = NOT npode_io_ulvt all_mos_gates
========================================================================


operation group: 2694/3980
    npoly_co_l1 = NOT VTLN sram_np
========================================================================


operation group: 2695/3980
    npoly_co_l2 = NOT npoly_co_l1 poly_od2
========================================================================


operation group: 2696/3980
    npoly_co_la = AND poly_rc npoly_co_l2
========================================================================


operation group: 2697/3980
    n_fpoly_lvt = NOT npoly_co_la OD
========================================================================


operation group: 2698/3980
    npoly_co_ul1 = NOT VTULN sram_np
========================================================================


operation group: 2699/3980
    npoly_co_ul2 = NOT npoly_co_ul1 poly_od2
========================================================================


operation group: 2700/3980
    npoly_co_ula = AND poly_rc npoly_co_ul2
========================================================================


operation group: 2701/3980
    n_fpoly_ulvt = NOT npoly_co_ula OD
========================================================================


operation group: 2702/3980
    npoly_co_ulll1 = NOT VTULNLL sram_np
========================================================================


operation group: 2703/3980
    npoly_co_ulll2 = NOT npoly_co_ulll1 poly_od2
========================================================================


operation group: 2704/3980
    npoly_co_ullla = AND poly_rc npoly_co_ulll2
========================================================================


operation group: 2705/3980
    n_fpoly_ulvtll = NOT npoly_co_ullla OD
========================================================================


operation group: 2706/3980
    npoly_co_l = NOT npoly_co_la PODE_3T
========================================================================


operation group: 2707/3980
    n_gpoly_lvt_all = NOT npoly_co_l n_fpoly_lvt
========================================================================


operation group: 2708/3980
    n_gpoly_lvt = NOT n_gpoly_lvt_all all_mos_gates
========================================================================


operation group: 2709/3980
    npode_co_l = AND npoly_co_la PODE_3T
========================================================================


operation group: 2710/3980
    n_pode_lvt = NOT npode_co_l all_mos_gates
========================================================================


operation group: 2711/3980
    npoly_co_lll1 = NOT VTLNLL sram_np
========================================================================


operation group: 2712/3980
    npoly_co_lll2 = NOT npoly_co_lll1 poly_od2
========================================================================


operation group: 2713/3980
    npoly_co_llla = AND poly_rc npoly_co_lll2
========================================================================


operation group: 2714/3980
    n_fpoly_lvtll = NOT npoly_co_llla OD
========================================================================


operation group: 2715/3980
    npoly_co_lll = NOT npoly_co_llla PODE_3T
========================================================================


operation group: 2716/3980
    n_gpoly_lvtll_all = NOT npoly_co_lll n_fpoly_lvtll
========================================================================


operation group: 2717/3980
    n_gpoly_lvtll = NOT n_gpoly_lvtll_all all_mos_gates
========================================================================


operation group: 2718/3980
    npode_co_lll = AND npoly_co_llla PODE_3T
========================================================================


operation group: 2719/3980
    n_pode_lvtll = NOT npode_co_lll all_mos_gates
========================================================================


operation group: 2720/3980
    n_gpoly_srm_all = NOT npoly_co_srm n_fpoly_srm
========================================================================


operation group: 2721/3980
    n_gpoly_srm = NOT n_gpoly_srm_all all_mos_gates
========================================================================


operation group: 2722/3980
    poly_set2 = OR npoly_co_llla npoly_co_la
========================================================================


operation group: 2723/3980
    poly_set3 = OR poly_set2 npoly_co_ullla
========================================================================


operation group: 2724/3980
    poly_set4 = OR poly_set3 npoly_co_ula
========================================================================


operation group: 2725/3980
    poly_set5 = OR poly_set4 npoly_co_ela
========================================================================


operation group: 2726/3980
    poly_set8 = OR poly_set5 ppoly_co_sa
========================================================================


operation group: 2727/3980
    poly_set9 = OR poly_set8 ppoly_co_llla
========================================================================


operation group: 2728/3980
    poly_set10 = OR poly_set9 ppoly_co_la
========================================================================


operation group: 2729/3980
    poly_set11 = OR poly_set10 ppoly_co_ula
========================================================================


operation group: 2730/3980
    poly_set12 = OR poly_set11 ppoly_co_ullla
========================================================================


operation group: 2731/3980
    poly_set13 = OR poly_set12 ppoly_co_ela
========================================================================


operation group: 2732/3980
    poly_set15 = OR poly_set13 npoly_ioa
========================================================================


operation group: 2733/3980
    poly_set16 = OR poly_set15 ppoly_ioa
========================================================================


operation group: 2734/3980
    poly_set17 = OR poly_set16 npoly_co_srm
========================================================================


operation group: 2735/3980
    poly_set = OR poly_set17 ppoly_co_srm
========================================================================


operation group: 2736/3980
    npoly_co_sa = NOT poly_rc poly_set
========================================================================


operation group: 2737/3980
    n_fpoly_svt = NOT npoly_co_sa OD
========================================================================


operation group: 2738/3980
    npoly_co_s = NOT npoly_co_sa PODE_3T
========================================================================


operation group: 2739/3980
    n_gpoly_svt_all = NOT npoly_co_s n_fpoly_svt
========================================================================


operation group: 2740/3980
    n_gpoly_svt = NOT n_gpoly_svt_all all_mos_gates
========================================================================


operation group: 2741/3980
    npode_co_s = AND npoly_co_sa PODE_3T
========================================================================


operation group: 2742/3980
    n_pode_svt = NOT npode_co_s all_mos_gates
========================================================================


operation group: 2743/3980
    npoly_co_ul = NOT npoly_co_ula PODE_3T
========================================================================


operation group: 2744/3980
    n_gpoly_ulvt_all = NOT npoly_co_ul n_fpoly_ulvt
========================================================================


operation group: 2745/3980
    n_gpoly_ulvt1 = NOT n_gpoly_ulvt_all all_mos_gates
========================================================================


operation group: 2746/3980
    nocg_dmy = COPY DIODMY
========================================================================


operation group: 2747/3980
    n_gpoly_nocg_ulvt = AND n_gpoly_ulvt1 nocg_dmy
========================================================================


operation group: 2748/3980
    n_gpoly_ulvt = NOT n_gpoly_ulvt1 n_gpoly_nocg_ulvt
========================================================================


operation group: 2749/3980
    npode_co_ul = AND npoly_co_ula PODE_3T
========================================================================


operation group: 2750/3980
    n_pode_ulvt = NOT npode_co_ul all_mos_gates
========================================================================


operation group: 2751/3980
    npoly_co_ulll = NOT npoly_co_ullla PODE_3T
========================================================================


operation group: 2752/3980
    n_gpoly_ulvtll_all = NOT npoly_co_ulll n_fpoly_ulvtll
========================================================================


operation group: 2753/3980
    n_gpoly_ulvtll = NOT n_gpoly_ulvtll_all all_mos_gates
========================================================================


operation group: 2754/3980
    npode_co_ulll = AND npoly_co_ullla PODE_3T
========================================================================


operation group: 2755/3980
    n_pode_ulvtll = NOT npode_co_ulll all_mos_gates
========================================================================


operation group: 2756/3980
    p_gpoly_elvt_all = NOT ppoly_co_el p_fpoly_elvt
========================================================================


operation group: 2757/3980
    p_gpoly_elvt = NOT p_gpoly_elvt_all all_mos_gates
========================================================================


operation group: 2758/3980
    ppode_co_el = AND ppoly_co_ela PODE_3T
========================================================================


operation group: 2759/3980
    p_pode_elvt = NOT ppode_co_el all_mos_gates
========================================================================


operation group: 2760/3980
    p_gpoly_io_all = NOT ppoly_io p_fpoly_io
========================================================================


operation group: 2761/3980
    p_gpoly_io1 = NOT p_gpoly_io_all all_mos_gates
========================================================================


operation group: 2762/3980
    p_gpoly_nocg_io = AND p_gpoly_io1 nocg_dmy_io
========================================================================


operation group: 2763/3980
    p_gpoly_io = NOT p_gpoly_io1 p_gpoly_nocg_io
========================================================================


operation group: 2764/3980
    ppode_io = AND ppoly_ioa PODE_3T
========================================================================


operation group: 2765/3980
    p_pode_io = NOT ppode_io all_mos_gates
========================================================================


operation group: 2766/3980
    p_gpoly_lvt_all = NOT ppoly_co_l p_fpoly_lvt
========================================================================


operation group: 2767/3980
    p_gpoly_lvt = NOT p_gpoly_lvt_all all_mos_gates
========================================================================


operation group: 2768/3980
    ppode_co_l = AND ppoly_co_la PODE_3T
========================================================================


operation group: 2769/3980
    p_pode_lvt = NOT ppode_co_l all_mos_gates
========================================================================


operation group: 2770/3980
    p_gpoly_lvtll_all = NOT ppoly_co_lll p_fpoly_lvtll
========================================================================


operation group: 2771/3980
    p_gpoly_lvtll = NOT p_gpoly_lvtll_all all_mos_gates
========================================================================


operation group: 2772/3980
    ppode_co_lll = AND ppoly_co_llla PODE_3T
========================================================================


operation group: 2773/3980
    p_pode_lvtll = NOT ppode_co_lll all_mos_gates
========================================================================


operation group: 2774/3980
    p_gpoly_srm_all = NOT ppoly_co_srm p_fpoly_srm
========================================================================


operation group: 2775/3980
    p_gpoly_srm = NOT p_gpoly_srm_all all_mos_gates
========================================================================


operation group: 2776/3980
    p_gpoly_svt_all = NOT ppoly_co_s p_fpoly_svt
========================================================================


operation group: 2777/3980
    p_gpoly_svt = NOT p_gpoly_svt_all all_mos_gates
========================================================================


operation group: 2778/3980
    ppode_co_s = AND ppoly_co_sa PODE_3T
========================================================================


operation group: 2779/3980
    p_pode_svt = NOT ppode_co_s all_mos_gates
========================================================================


operation group: 2780/3980
    p_gpoly_ulvt_all = NOT ppoly_co_ul p_fpoly_ulvt
========================================================================


operation group: 2781/3980
    p_gpoly_ulvt1 = NOT p_gpoly_ulvt_all all_mos_gates
========================================================================


operation group: 2782/3980
    p_gpoly_nocg_ulvt = AND p_gpoly_ulvt1 nocg_dmy
========================================================================


operation group: 2783/3980
    p_gpoly_ulvt = NOT p_gpoly_ulvt1 p_gpoly_nocg_ulvt
========================================================================


operation group: 2784/3980
    ppode_co_ul = AND ppoly_co_ula PODE_3T
========================================================================


operation group: 2785/3980
    p_pode_ulvt = NOT ppode_co_ul all_mos_gates
========================================================================


operation group: 2786/3980
    p_gpoly_ulvtll_all = NOT ppoly_co_ulll p_fpoly_ulvtll
========================================================================


operation group: 2787/3980
    p_gpoly_ulvtll = NOT p_gpoly_ulvtll_all all_mos_gates
========================================================================


operation group: 2788/3980
    ppode_co_ulll = AND ppoly_co_ullla PODE_3T
========================================================================


operation group: 2789/3980
    p_pode_ulvtll = NOT ppode_co_ulll all_mos_gates
========================================================================


operation group: 2790/3980
    xwell = SELECT -outside NW NWDMY
========================================================================


operation group: 2791/3980
    ntapx = AND tndiff_ori xwell
========================================================================


operation group: 2792/3980
    ntap1 = NOT ntapx BJTDMY
========================================================================


operation group: 2793/3980
    ntap2 = SELECT -interact ntap1 plug_valid
========================================================================


operation group: 2794/3980
    ntap3 = SELECT -interact ntap1 tpdiffco
========================================================================


operation group: 2795/3980
    ntap = OR ntap2 ntap3
========================================================================


operation group: 2796/3980
    BULK = SIZE DRC:1 -by 0.005
========================================================================


operation group: 2797/3980
    ppsub = NOT BULK NW
========================================================================


operation group: 2798/3980
    sr_dod_s = SIZE SR_DOD -by 0.002
========================================================================


operation group: 2799/3980
    psub2_ring_1 = SIZE PSUB2 -by 0.001
========================================================================


operation group: 2800/3980
    psub2_ring = NOT psub2_ring_1 PSUB2
========================================================================


operation group: 2801/3980
    psub2_exl = SELECT -interact sr_dod_s psub2_ring
========================================================================


operation group: 2802/3980
    PSUB2_final = NOT PSUB2 psub2_exl
========================================================================


operation group: 2803/3980
    psub2s = SIZE PSUB2_final -by 0.001
========================================================================


operation group: 2804/3980
    psubband = NOT psub2s PSUB2_final
========================================================================


operation group: 2805/3980
    psub = NOT ppsub psubband
========================================================================


operation group: 2806/3980
    pplug1 = AND tpdiff_ori psub
========================================================================


operation group: 2807/3980
    pplug2 = AND pplug1 plug_sel3
========================================================================


operation group: 2808/3980
    tndiffco = SELECT -interact tndiff_ori MD_valid
========================================================================


operation group: 2809/3980
    pplug3 = SELECT -interact pplug1 tndiffco
========================================================================


operation group: 2810/3980
    pplug = OR pplug2 pplug3
========================================================================


operation group: 2811/3980
    ptap = NOT pplug TCDOVL
========================================================================


operation group: 2812/3980
    core_nmos_gates = NOT tngate1 OD2
========================================================================


operation group: 2813/3980
    core_pmos_gates = NOT tpgate1 OD2
========================================================================


operation group: 2814/3980
    gate1_not_IO2a = COPY gate1
========================================================================


operation group: 2815/3980
    gate1_not_IO2b = NOT gate1_not_IO2a PODE_GATE
========================================================================


operation group: 2816/3980
    gate1_not_IO2_not_IO1 = NOT gate1_not_IO2b OD2
========================================================================


operation group: 2817/3980
    pode_r_92_exclude_layer1 = OR DIODMYi IBJTDMY
========================================================================


operation group: 2818/3980
    pode_r_92_exclude_layer2 = OR pode_r_92_exclude_layer1 HIA_DUMMY
========================================================================


operation group: 2819/3980
    pode_r_92_exclude_layer = OR pode_r_92_exclude_layer2 SEALRING_ALL
========================================================================


operation group: 2820/3980
    all_npode_gate1 = NOT tngate0 pode_r_92_exclude_layer
========================================================================


operation group: 2821/3980
    all_npode_gate = AND all_npode_gate1 PODE_GATE
========================================================================


operation group: 2822/3980
    all_abut_npode_gate = SELECT -interact all_npode_gate tndiff_ori -eq 2
========================================================================


operation group: 2823/3980
    all_ppode_gate1 = NOT tpgate0 pode_r_92_exclude_layer
========================================================================


operation group: 2824/3980
    all_ppode_gate = AND all_ppode_gate1 PODE_GATE
========================================================================


operation group: 2825/3980
    all_abut_ppode_gate = SELECT -interact all_ppode_gate tpdiff_ori -eq 2
========================================================================


operation group: 2826/3980
    dnwc1 = AND DNW nxwell
========================================================================


operation group: 2827/3980
    dnwc = NOT dnwc1 TCDOVL
========================================================================


operation group: 2828/3980
    n_psub = NOT BULK psubband
========================================================================


operation group: 2829/3980
    n_pplug1 = AND tpdiff_ori plug_sel3
========================================================================


operation group: 2830/3980
    n_pplug2 = NOT n_pplug1 nxwell
========================================================================


operation group: 2831/3980
    rwel = SELECT -inside psub DNW
========================================================================


operation group: 2832/3980
    n_pplug3 = NOT n_pplug2 rwel
========================================================================


operation group: 2833/3980
    n_pplug4 = AND n_pplug3 n_psub
========================================================================


operation group: 2834/3980
    n_pplug = NOT n_pplug4 TCDOVL
========================================================================


operation group: 2835/3980
    collsur = SELECT -touch psub nbase1
========================================================================


operation group: 2836/3980
    coll1a = OR collsur nbase1
========================================================================


operation group: 2837/3980
    npnrg = AND DNW BJTDMY
========================================================================


operation group: 2838/3980
    nndiff = AND tndiff_ori npnrg
========================================================================


operation group: 2839/3980
    pbase1 = AND psub npnrg
========================================================================


operation group: 2840/3980
    cnemit1 = AND nndiff pbase1
========================================================================


operation group: 2841/3980
    collsura = SELECT -touch collsur cnemit1
========================================================================


operation group: 2842/3980
    coll1b = NOT coll1a collsura
========================================================================


operation group: 2843/3980
    emit = SELECT -interact BJTEDMY mdiff
========================================================================


operation group: 2844/3980
    emit_reg = SELECT -interact emit POi
========================================================================


operation group: 2845/3980
    coll1 = NOT coll1b emit_reg
========================================================================


operation group: 2846/3980
    psub_term_d = SELECT -interact DNW nxwell -not
========================================================================


operation group: 2847/3980
    psub_term_a = BBOX psub_term_a1
========================================================================


operation group: 2848/3980
    psub_term_b = SELECT -interact psub_term_a DNW
========================================================================


operation group: 2849/3980
    psub_term_c = NOT psub_term_b psubband
========================================================================


operation group: 2850/3980
    psub_term_e = SIZE psub_term_c -by 0.001
========================================================================


operation group: 2851/3980
    psub_term = OR psub_term_d psub_term_e
========================================================================


operation group: 2852/3980
    psub_term_plug1 = NOT psub_term psub_term_b
========================================================================


operation group: 2853/3980
    psub_term_plug = AND psub_term_plug1 psub
========================================================================


operation group: 2854/3980
    nxwell_float1 = SELECT -interact nxwell VAR -not
========================================================================


operation group: 2855/3980
    nxwell_float3 = NOT nxwell_float1 TCDOVL
========================================================================


operation group: 2856/3980
    nxwell_dc3a = AND nxwell DC3
========================================================================


operation group: 2857/3980
    nxwell_dc3 = SELECT -interact nxwell_dc3a diff -not
========================================================================


operation group: 2858/3980
    nxwell_float4 = NOT nxwell_float3 nxwell_dc3
========================================================================


operation group: 2859/3980
    nxwell_dc2_ioa = AND nxwell DC2_IO_FB2
========================================================================


operation group: 2860/3980
    nxwell_dc2_io = SELECT -interact nxwell_dc2_ioa diff -not
========================================================================


operation group: 2861/3980
    nxwell_float5 = NOT nxwell_float4 nxwell_dc2_io
========================================================================


operation group: 2862/3980
    nxwell_sealring1 = AND nxwell SEALRING_ALL
========================================================================


operation group: 2863/3980
    nxwell_sealring = SELECT -interact nxwell_sealring1 diff -not
========================================================================


operation group: 2864/3980
    nxwell_float = NOT nxwell_float5 nxwell_sealring
========================================================================


operation group: 2865/3980
    CONNECT AP BPC -by RV_BPC_RDL
    CONNECT AP M16 -by RV
    CONNECT AP M16_A -by RV
    CONNECT AP M16_B -by RV
    CONNECT AP MPC -by RV_MPC_RDL
    CONNECT AP TPC -by RV_TPC_RDL
    CONNECT BPC M16 -by RV_MTOP_BPC
    CONNECT M0_A MD_OD_N -by VD
    CONNECT M0_A MD_OD_N_CPP85 -by VD
    CONNECT M0_A MD_OD_N_IO -by VD
    CONNECT M0_A MD_OD_N_SRM -by VD
    CONNECT M0_A MD_OD_P -by VD
    CONNECT M0_A MD_OD_P_CPP85 -by VD
    CONNECT M0_A MD_OD_P_IO -by VD
    CONNECT M0_A MD_OD_P_SRM -by VD
    CONNECT M0_A MD_STI -by VD
    CONNECT M0_A MD_STI_CPP85 -by VD
    CONNECT M0_A MD_STI_IO -by VD
    CONNECT M0_A MD_STI_SRM -by VD
    CONNECT M0_A VDR -by M0_VDR_TAP
    CONNECT M0_A mom0m1_a
    CONNECT M0_A mom0m2_a
    CONNECT M0_A mom0minus_a
    CONNECT M0_A mom0p1_a
    CONNECT M0_A mom0p2_a
    CONNECT M0_B MD_OD_N -by VD
    CONNECT M0_B MD_OD_N_CPP85 -by VD
    CONNECT M0_B MD_OD_N_IO -by VD
    CONNECT M0_B MD_OD_N_SRM -by VD
    CONNECT M0_B MD_OD_P -by VD
    CONNECT M0_B MD_OD_P_CPP85 -by VD
    CONNECT M0_B MD_OD_P_IO -by VD
    CONNECT M0_B MD_OD_P_SRM -by VD
    CONNECT M0_B MD_STI -by VD
    CONNECT M0_B MD_STI_CPP85 -by VD
    CONNECT M0_B MD_STI_IO -by VD
    CONNECT M0_B MD_STI_SRM -by VD
    CONNECT M0_B VDR -by M0_VDR_TAP
    CONNECT M0_B mom0m1_b
    CONNECT M0_B mom0m2_b
    CONNECT M0_B mom0p1_b
    CONNECT M0_B mom0p2_b
    CONNECT M0_B mom0plus_b
    CONNECT M10 M9 -by VIA9
    CONNECT M10 M9_A -by VIA9
    CONNECT M10 M9_B -by VIA9
    CONNECT M10 RH_TN_10 -by VTIN_9
    CONNECT M10_A M9 -by VIA9
    CONNECT M10_A M9_A -by VIA9
    CONNECT M10_A M9_B -by VIA9
    CONNECT M10_B M9 -by VIA9
    CONNECT M10_B M9_A -by VIA9
    CONNECT M10_B M9_B -by VIA9
    CONNECT M11 M10 -by VIA10
    CONNECT M11 M10_A -by VIA10
    CONNECT M11 M10_B -by VIA10
    CONNECT M11 RH_TN_11 -by VTIN_10
    CONNECT M11_A M10 -by VIA10
    CONNECT M11_A M10_A -by VIA10
    CONNECT M11_A M10_B -by VIA10
    CONNECT M11_B M10 -by VIA10
    CONNECT M11_B M10_A -by VIA10
    CONNECT M11_B M10_B -by VIA10
    CONNECT M12 M11 -by VIA11
    CONNECT M12 M11_A -by VIA11
    CONNECT M12 M11_B -by VIA11
    CONNECT M12 RH_TN_12 -by VTIN_11
    CONNECT M12_A M11 -by VIA11
    CONNECT M12_A M11_A -by VIA11
    CONNECT M12_A M11_B -by VIA11
    CONNECT M12_B M11 -by VIA11
    CONNECT M12_B M11_A -by VIA11
    CONNECT M12_B M11_B -by VIA11
    CONNECT M13 M12 -by VIA12
    CONNECT M13 M12_A -by VIA12
    CONNECT M13 M12_B -by VIA12
    CONNECT M13 RH_TN_13 -by VTIN_12
    CONNECT M13_A M12 -by VIA12
    CONNECT M13_A M12_A -by VIA12
    CONNECT M13_A M12_B -by VIA12
    CONNECT M13_B M12 -by VIA12
    CONNECT M13_B M12_A -by VIA12
    CONNECT M13_B M12_B -by VIA12
    CONNECT M14 M13 -by VIA13
    CONNECT M14 M13_A -by VIA13
    CONNECT M14 M13_B -by VIA13
    CONNECT M14 RH_TN_14 -by VTIN_13
    CONNECT M14_A M13 -by VIA13
    CONNECT M14_A M13_A -by VIA13
    CONNECT M14_A M13_B -by VIA13
    CONNECT M14_B M13 -by VIA13
    CONNECT M14_B M13_A -by VIA13
    CONNECT M14_B M13_B -by VIA13
    CONNECT M15 M14 -by VIA14
    CONNECT M15 M14_A -by VIA14
    CONNECT M15 M14_B -by VIA14
    CONNECT M15 RH_TN_15 -by VTIN_14
    CONNECT M15_A M14 -by VIA14
    CONNECT M15_A M14_A -by VIA14
    CONNECT M15_A M14_B -by VIA14
    CONNECT M15_B M14 -by VIA14
    CONNECT M15_B M14_A -by VIA14
    CONNECT M15_B M14_B -by VIA14
    CONNECT M16 M15 -by VIA15
    CONNECT M16 M15_A -by VIA15
    CONNECT M16 M15_B -by VIA15
    CONNECT M16 RH_TN_16 -by VTIN_15
    CONNECT M16_A M15 -by VIA15
    CONNECT M16_A M15_A -by VIA15
    CONNECT M16_A M15_B -by VIA15
    CONNECT M16_B M15 -by VIA15
    CONNECT M16_B M15_A -by VIA15
    CONNECT M16_B M15_B -by VIA15
    CONNECT M1_A M0_A -by VIA0
    CONNECT M1_A M0_B -by VIA0
    CONNECT M1_A mom1m1_a
    CONNECT M1_A mom1m2_a
    CONNECT M1_A mom1minus_a
    CONNECT M1_A mom1p1_a
    CONNECT M1_A mom1p2_a
    CONNECT M1_B M0_A -by VIA0
    CONNECT M1_B M0_B -by VIA0
    CONNECT M1_B mom1m1_b
    CONNECT M1_B mom1m2_b
    CONNECT M1_B mom1p1_b
    CONNECT M1_B mom1p2_b
    CONNECT M1_B mom1plus_b
    CONNECT M2 M1_A -by VIA1
    CONNECT M2 M1_B -by VIA1
    CONNECT M2 mom2m1
    CONNECT M2 mom2m2
    CONNECT M2 mom2minus
    CONNECT M2 mom2p1
    CONNECT M2 mom2p2
    CONNECT M2 mom2plus
    CONNECT M2_A M1_A -by VIA1
    CONNECT M2_A M1_B -by VIA1
    CONNECT M2_A mom2m1_a
    CONNECT M2_A mom2m2_a
    CONNECT M2_A mom2minus_a
    CONNECT M2_A mom2p1_a
    CONNECT M2_A mom2p2_a
    CONNECT M2_B M1_A -by VIA1
    CONNECT M2_B M1_B -by VIA1
    CONNECT M2_B mom2m1_b
    CONNECT M2_B mom2m2_b
    CONNECT M2_B mom2p1_b
    CONNECT M2_B mom2p2_b
    CONNECT M2_B mom2plus_b
    CONNECT M3 M2 -by VIA2
    CONNECT M3 M2_A -by VIA2
    CONNECT M3 M2_B -by VIA2
    CONNECT M3 RH_TN_3 -by VTIN_2
    CONNECT M3 mom3m1
    CONNECT M3 mom3m2
    CONNECT M3 mom3minus
    CONNECT M3 mom3p1
    CONNECT M3 mom3p2
    CONNECT M3 mom3plus
    CONNECT M3_A M2 -by VIA2
    CONNECT M3_A M2_A -by VIA2
    CONNECT M3_A M2_B -by VIA2
    CONNECT M3_A mom3m1_a
    CONNECT M3_A mom3m2_a
    CONNECT M3_A mom3minus_a
    CONNECT M3_A mom3p1_a
    CONNECT M3_A mom3p2_a
    CONNECT M3_B M2 -by VIA2
    CONNECT M3_B M2_A -by VIA2
    CONNECT M3_B M2_B -by VIA2
    CONNECT M3_B mom3m1_b
    CONNECT M3_B mom3m2_b
    CONNECT M3_B mom3p1_b
    CONNECT M3_B mom3p2_b
    CONNECT M3_B mom3plus_b
    CONNECT M4 M3 -by VIA3
    CONNECT M4 M3_A -by VIA3
    CONNECT M4 M3_B -by VIA3
    CONNECT M4 RH_TN_4 -by VTIN_3
    CONNECT M4 mom4m1
    CONNECT M4 mom4m2
    CONNECT M4 mom4minus
    CONNECT M4 mom4p1
    CONNECT M4 mom4p2
    CONNECT M4 mom4plus
    CONNECT M4_A M3 -by VIA3
    CONNECT M4_A M3_A -by VIA3
    CONNECT M4_A M3_B -by VIA3
    CONNECT M4_A mom4m1_a
    CONNECT M4_A mom4m2_a
    CONNECT M4_A mom4minus_a
    CONNECT M4_A mom4p1_a
    CONNECT M4_A mom4p2_a
    CONNECT M4_B M3 -by VIA3
    CONNECT M4_B M3_A -by VIA3
    CONNECT M4_B M3_B -by VIA3
    CONNECT M4_B mom4m1_b
    CONNECT M4_B mom4m2_b
    CONNECT M4_B mom4p1_b
    CONNECT M4_B mom4p2_b
    CONNECT M4_B mom4plus_b
    CONNECT M5 M4 -by VIA4
    CONNECT M5 M4_A -by VIA4
    CONNECT M5 M4_B -by VIA4
    CONNECT M5 RH_TN_5 -by VTIN_4
    CONNECT M5 mom5m1
    CONNECT M5 mom5m2
    CONNECT M5 mom5minus
    CONNECT M5 mom5p1
    CONNECT M5 mom5p2
    CONNECT M5 mom5plus
    CONNECT M5_A M4 -by VIA4
    CONNECT M5_A M4_A -by VIA4
    CONNECT M5_A M4_B -by VIA4
    CONNECT M5_A mom5m1_a
    CONNECT M5_A mom5m2_a
    CONNECT M5_A mom5minus_a
    CONNECT M5_A mom5p1_a
    CONNECT M5_A mom5p2_a
    CONNECT M5_B M4 -by VIA4
    CONNECT M5_B M4_A -by VIA4
    CONNECT M5_B M4_B -by VIA4
    CONNECT M5_B mom5m1_b
    CONNECT M5_B mom5m2_b
    CONNECT M5_B mom5p1_b
    CONNECT M5_B mom5p2_b
    CONNECT M5_B mom5plus_b
    CONNECT M6 M5 -by VIA5
    CONNECT M6 M5_A -by VIA5
    CONNECT M6 M5_B -by VIA5
    CONNECT M6 RH_TN_6 -by VTIN_5
    CONNECT M6 mom6m1
    CONNECT M6 mom6m2
    CONNECT M6 mom6minus
    CONNECT M6 mom6p1
    CONNECT M6 mom6p2
    CONNECT M6 mom6plus
    CONNECT M6_A M5 -by VIA5
    CONNECT M6_A M5_A -by VIA5
    CONNECT M6_A M5_B -by VIA5
    CONNECT M6_A mom6m1_a
    CONNECT M6_A mom6m2_a
    CONNECT M6_A mom6minus_a
    CONNECT M6_A mom6p1_a
    CONNECT M6_A mom6p2_a
    CONNECT M6_B M5 -by VIA5
    CONNECT M6_B M5_A -by VIA5
    CONNECT M6_B M5_B -by VIA5
    CONNECT M6_B mom6m1_b
    CONNECT M6_B mom6m2_b
    CONNECT M6_B mom6p1_b
    CONNECT M6_B mom6p2_b
    CONNECT M6_B mom6plus_b
    CONNECT M7 M6 -by VIA6
    CONNECT M7 M6_A -by VIA6
    CONNECT M7 M6_B -by VIA6
    CONNECT M7 RH_TN_7 -by VTIN_6
    CONNECT M7 mom7m1
    CONNECT M7 mom7m2
    CONNECT M7 mom7minus
    CONNECT M7 mom7p1
    CONNECT M7 mom7p2
    CONNECT M7 mom7plus
    CONNECT M7_A M6 -by VIA6
    CONNECT M7_A M6_A -by VIA6
    CONNECT M7_A M6_B -by VIA6
    CONNECT M7_A mom7m1_a
    CONNECT M7_A mom7m2_a
    CONNECT M7_A mom7minus_a
    CONNECT M7_A mom7p1_a
    CONNECT M7_A mom7p2_a
    CONNECT M7_B M6 -by VIA6
    CONNECT M7_B M6_A -by VIA6
    CONNECT M7_B M6_B -by VIA6
    CONNECT M7_B mom7m1_b
    CONNECT M7_B mom7m2_b
    CONNECT M7_B mom7p1_b
    CONNECT M7_B mom7p2_b
    CONNECT M7_B mom7plus_b
    CONNECT M8 M7 -by VIA7
    CONNECT M8 M7_A -by VIA7
    CONNECT M8 M7_B -by VIA7
    CONNECT M8 RH_TN_8 -by VTIN_7
    CONNECT M8 mom8m1
    CONNECT M8 mom8m2
    CONNECT M8 mom8minus
    CONNECT M8 mom8p1
    CONNECT M8 mom8p2
    CONNECT M8 mom8plus
    CONNECT M8_A M7 -by VIA7
    CONNECT M8_A M7_A -by VIA7
    CONNECT M8_A M7_B -by VIA7
    CONNECT M8_A mom8m1_a
    CONNECT M8_A mom8m2_a
    CONNECT M8_A mom8minus_a
    CONNECT M8_A mom8p1_a
    CONNECT M8_A mom8p2_a
    CONNECT M8_B M7 -by VIA7
    CONNECT M8_B M7_A -by VIA7
    CONNECT M8_B M7_B -by VIA7
    CONNECT M8_B mom8m1_b
    CONNECT M8_B mom8m2_b
    CONNECT M8_B mom8p1_b
    CONNECT M8_B mom8p2_b
    CONNECT M8_B mom8plus_b
    CONNECT M9 M8 -by VIA8
    CONNECT M9 M8_A -by VIA8
    CONNECT M9 M8_B -by VIA8
    CONNECT M9 RH_TN_9 -by VTIN_8
    CONNECT M9 mom9m1
    CONNECT M9 mom9m2
    CONNECT M9 mom9minus
    CONNECT M9 mom9p1
    CONNECT M9 mom9p2
    CONNECT M9 mom9plus
    CONNECT M9_A M8 -by VIA8
    CONNECT M9_A M8_A -by VIA8
    CONNECT M9_A M8_B -by VIA8
    CONNECT M9_A mom9m1_a
    CONNECT M9_A mom9m2_a
    CONNECT M9_A mom9minus_a
    CONNECT M9_A mom9p1_a
    CONNECT M9_A mom9p2_a
    CONNECT M9_B M8 -by VIA8
    CONNECT M9_B M8_A -by VIA8
    CONNECT M9_B M8_B -by VIA8
    CONNECT M9_B mom9m1_b
    CONNECT M9_B mom9m2_b
    CONNECT M9_B mom9p1_b
    CONNECT M9_B mom9p2_b
    CONNECT M9_B mom9plus_b
    CONNECT MD_OD_N MD_OD_N_IO
    CONNECT MD_OD_N MD_OD_N_SRM
    CONNECT MD_OD_N MD_OD_P
    CONNECT MD_OD_N MD_OD_P_IO
    CONNECT MD_OD_N MD_OD_P_SRM
    CONNECT MD_OD_N MD_STI_IO
    CONNECT MD_OD_N MD_STI_SRM
    CONNECT MD_OD_N tndiff -by n_odtap
    CONNECT MD_OD_N tndiff_bjt -by n_odtap_bjt
    CONNECT MD_OD_N tndiff_dio -by n_odtap
    CONNECT MD_OD_N tndiff_sdi -by n_odtap
    CONNECT MD_OD_N_CPP85 MD_OD_N
    CONNECT MD_OD_N_CPP85 MD_OD_N_IO
    CONNECT MD_OD_N_CPP85 MD_OD_N_SRM
    CONNECT MD_OD_N_CPP85 MD_OD_P
    CONNECT MD_OD_N_CPP85 MD_OD_P_CPP85
    CONNECT MD_OD_N_CPP85 MD_OD_P_IO
    CONNECT MD_OD_N_CPP85 MD_OD_P_SRM
    CONNECT MD_OD_N_CPP85 MD_STI
    CONNECT MD_OD_N_CPP85 MD_STI_IO
    CONNECT MD_OD_N_CPP85 MD_STI_SRM
    CONNECT MD_OD_N_CPP85 tndiff -by n_odtap
    CONNECT MD_OD_N_CPP85 tndiff_bjt -by n_odtap_bjt
    CONNECT MD_OD_N_CPP85 tndiff_dio -by n_odtap
    CONNECT MD_OD_N_CPP85 tndiff_sdi -by n_odtap
    CONNECT MD_OD_N_IO MD_OD_P_IO
    CONNECT MD_OD_N_IO MD_STI_IO
    CONNECT MD_OD_N_IO tndiff -by n_odtap
    CONNECT MD_OD_N_IO tndiff_bjt -by n_odtap_bjt
    CONNECT MD_OD_N_IO tndiff_dio -by n_odtap
    CONNECT MD_OD_N_IO tndiff_sdi -by n_odtap
    CONNECT MD_OD_N_SRM MD_OD_N_IO
    CONNECT MD_OD_N_SRM MD_OD_P_IO
    CONNECT MD_OD_N_SRM MD_STI_IO
    CONNECT MD_OD_N_SRM MD_STI_SRM
    CONNECT MD_OD_N_SRM tndiff -by n_odtap_srm
    CONNECT MD_OD_N_SRM tndiff_bjt -by n_odtap_srm
    CONNECT MD_OD_N_SRM tndiff_dio -by n_odtap_srm
    CONNECT MD_OD_P MD_OD_N_IO
    CONNECT MD_OD_P MD_OD_N_SRM
    CONNECT MD_OD_P MD_OD_P_IO
    CONNECT MD_OD_P MD_OD_P_SRM
    CONNECT MD_OD_P MD_STI_IO
    CONNECT MD_OD_P MD_STI_SRM
    CONNECT MD_OD_P tpdiff -by p_odtap
    CONNECT MD_OD_P tpdiff_bjt -by p_odtap_bjt
    CONNECT MD_OD_P tpdiff_dio -by p_odtap
    CONNECT MD_OD_P_CPP85 MD_OD_N
    CONNECT MD_OD_P_CPP85 MD_OD_N_IO
    CONNECT MD_OD_P_CPP85 MD_OD_N_SRM
    CONNECT MD_OD_P_CPP85 MD_OD_P
    CONNECT MD_OD_P_CPP85 MD_OD_P_IO
    CONNECT MD_OD_P_CPP85 MD_OD_P_SRM
    CONNECT MD_OD_P_CPP85 MD_STI
    CONNECT MD_OD_P_CPP85 MD_STI_IO
    CONNECT MD_OD_P_CPP85 MD_STI_SRM
    CONNECT MD_OD_P_CPP85 tpdiff -by p_odtap
    CONNECT MD_OD_P_CPP85 tpdiff_bjt -by p_odtap_bjt
    CONNECT MD_OD_P_CPP85 tpdiff_dio -by p_odtap
    CONNECT MD_OD_P_IO MD_STI_IO
    CONNECT MD_OD_P_IO tpdiff -by p_odtap
    CONNECT MD_OD_P_IO tpdiff_bjt -by p_odtap_bjt
    CONNECT MD_OD_P_IO tpdiff_dio -by p_odtap
    CONNECT MD_OD_P_SRM MD_OD_N_IO
    CONNECT MD_OD_P_SRM MD_OD_N_SRM
    CONNECT MD_OD_P_SRM MD_OD_P_IO
    CONNECT MD_OD_P_SRM MD_STI_IO
    CONNECT MD_OD_P_SRM MD_STI_SRM
    CONNECT MD_OD_P_SRM tpdiff -by p_odtap_srm
    CONNECT MD_OD_P_SRM tpdiff_bjt -by p_odtap_srm
    CONNECT MD_OD_P_SRM tpdiff_dio -by p_odtap_srm
    CONNECT MD_STI MD_OD_N
    CONNECT MD_STI MD_OD_N_IO
    CONNECT MD_STI MD_OD_N_SRM
    CONNECT MD_STI MD_OD_P
    CONNECT MD_STI MD_OD_P_IO
    CONNECT MD_STI MD_OD_P_SRM
    CONNECT MD_STI MD_STI_IO
    CONNECT MD_STI MD_STI_SRM
    CONNECT MD_STI_CPP85 MD_OD_N
    CONNECT MD_STI_CPP85 MD_OD_N_CPP85
    CONNECT MD_STI_CPP85 MD_OD_N_IO
    CONNECT MD_STI_CPP85 MD_OD_N_SRM
    CONNECT MD_STI_CPP85 MD_OD_P
    CONNECT MD_STI_CPP85 MD_OD_P_CPP85
    CONNECT MD_STI_CPP85 MD_OD_P_IO
    CONNECT MD_STI_CPP85 MD_OD_P_SRM
    CONNECT MD_STI_CPP85 MD_STI
    CONNECT MD_STI_CPP85 MD_STI_IO
    CONNECT MD_STI_CPP85 MD_STI_SRM
    CONNECT MD_STI_SRM MD_OD_N_IO
    CONNECT MD_STI_SRM MD_OD_P_IO
    CONNECT MD_STI_SRM MD_STI_IO
    CONNECT MPC M16 -by RV_MTOP_MPC
    CONNECT TPC BPC -by RV_BPC_TPC
    CONNECT VDR MD_OD_N -by VDR_MD_TAP
    CONNECT VDR MD_OD_N_CPP85 -by VDR_MD_TAP
    CONNECT VDR MD_OD_N_IO -by VDR_MD_TAP
    CONNECT VDR MD_OD_N_SRM -by VDR_MD_TAP
    CONNECT VDR MD_OD_P -by VDR_MD_TAP
    CONNECT VDR MD_OD_P_CPP85 -by VDR_MD_TAP
    CONNECT VDR MD_OD_P_IO -by VDR_MD_TAP
    CONNECT VDR MD_OD_P_SRM -by VDR_MD_TAP
    CONNECT VDR MD_STI -by VDR_MD_TAP
    CONNECT VDR MD_STI_CPP85 -by VDR_MD_TAP
    CONNECT VDR MD_STI_IO -by VDR_MD_TAP
    CONNECT VDR MD_STI_SRM -by VDR_MD_TAP
    CONNECT cnbase1 tndiff -by nplug
    CONNECT cnbase1 tndiff_bjt -by nplug
    CONNECT n_fpoly_elvt M0_A -by VG
    CONNECT n_fpoly_elvt M0_B -by VG
    CONNECT n_fpoly_elvt VDR -by VG_VDR
    CONNECT n_fpoly_elvt n_fpoly_srm
    CONNECT n_fpoly_elvt n_gpoly_elvt
    CONNECT n_fpoly_elvt n_pode_elvt
    CONNECT n_fpoly_elvt p_fpoly_elvt
    CONNECT n_fpoly_elvt p_fpoly_lvt
    CONNECT n_fpoly_elvt p_fpoly_lvtll
    CONNECT n_fpoly_elvt p_fpoly_srm
    CONNECT n_fpoly_elvt p_fpoly_svt
    CONNECT n_fpoly_elvt p_fpoly_ulvt
    CONNECT n_fpoly_elvt p_fpoly_ulvtll
    CONNECT n_fpoly_io M0_A -by VG
    CONNECT n_fpoly_io M0_B -by VG
    CONNECT n_fpoly_io VDR -by VG_VDR
    CONNECT n_fpoly_io n_fpoly_io_ulvt
    CONNECT n_fpoly_io n_gpoly_io
    CONNECT n_fpoly_io n_gpoly_nocg_io
    CONNECT n_fpoly_io n_pode_io
    CONNECT n_fpoly_io p_fpoly_io
    CONNECT n_fpoly_io_ulvt M0_A -by VG
    CONNECT n_fpoly_io_ulvt M0_B -by VG
    CONNECT n_fpoly_io_ulvt VDR -by VG_VDR
    CONNECT n_fpoly_io_ulvt n_gpoly_io_ulvt
    CONNECT n_fpoly_io_ulvt n_pode_io_ulvt
    CONNECT n_fpoly_io_ulvt p_fpoly_io
    CONNECT n_fpoly_lvt M0_A -by VG
    CONNECT n_fpoly_lvt M0_B -by VG
    CONNECT n_fpoly_lvt VDR -by VG_VDR
    CONNECT n_fpoly_lvt n_fpoly_elvt
    CONNECT n_fpoly_lvt n_fpoly_srm
    CONNECT n_fpoly_lvt n_fpoly_ulvt
    CONNECT n_fpoly_lvt n_fpoly_ulvtll
    CONNECT n_fpoly_lvt n_gpoly_lvt
    CONNECT n_fpoly_lvt n_pode_lvt
    CONNECT n_fpoly_lvt p_fpoly_elvt
    CONNECT n_fpoly_lvt p_fpoly_lvt
    CONNECT n_fpoly_lvt p_fpoly_lvtll
    CONNECT n_fpoly_lvt p_fpoly_srm
    CONNECT n_fpoly_lvt p_fpoly_svt
    CONNECT n_fpoly_lvt p_fpoly_ulvt
    CONNECT n_fpoly_lvt p_fpoly_ulvtll
    CONNECT n_fpoly_lvtll M0_A -by VG
    CONNECT n_fpoly_lvtll M0_B -by VG
    CONNECT n_fpoly_lvtll VDR -by VG_VDR
    CONNECT n_fpoly_lvtll n_fpoly_elvt
    CONNECT n_fpoly_lvtll n_fpoly_lvt
    CONNECT n_fpoly_lvtll n_fpoly_srm
    CONNECT n_fpoly_lvtll n_fpoly_ulvt
    CONNECT n_fpoly_lvtll n_fpoly_ulvtll
    CONNECT n_fpoly_lvtll n_gpoly_lvtll
    CONNECT n_fpoly_lvtll n_pode_lvtll
    CONNECT n_fpoly_lvtll p_fpoly_elvt
    CONNECT n_fpoly_lvtll p_fpoly_lvt
    CONNECT n_fpoly_lvtll p_fpoly_lvtll
    CONNECT n_fpoly_lvtll p_fpoly_srm
    CONNECT n_fpoly_lvtll p_fpoly_svt
    CONNECT n_fpoly_lvtll p_fpoly_ulvt
    CONNECT n_fpoly_lvtll p_fpoly_ulvtll
    CONNECT n_fpoly_srm M0_A -by VG
    CONNECT n_fpoly_srm M0_B -by VG
    CONNECT n_fpoly_srm VDR -by VG_VDR
    CONNECT n_fpoly_srm n_gpoly_srm
    CONNECT n_fpoly_srm p_fpoly_srm
    CONNECT n_fpoly_svt M0_A -by VG
    CONNECT n_fpoly_svt M0_B -by VG
    CONNECT n_fpoly_svt VDR -by VG_VDR
    CONNECT n_fpoly_svt n_fpoly_elvt
    CONNECT n_fpoly_svt n_fpoly_lvt
    CONNECT n_fpoly_svt n_fpoly_lvtll
    CONNECT n_fpoly_svt n_fpoly_srm
    CONNECT n_fpoly_svt n_fpoly_ulvt
    CONNECT n_fpoly_svt n_fpoly_ulvtll
    CONNECT n_fpoly_svt n_gpoly_svt
    CONNECT n_fpoly_svt n_pode_svt
    CONNECT n_fpoly_svt p_fpoly_elvt
    CONNECT n_fpoly_svt p_fpoly_lvt
    CONNECT n_fpoly_svt p_fpoly_lvtll
    CONNECT n_fpoly_svt p_fpoly_srm
    CONNECT n_fpoly_svt p_fpoly_svt
    CONNECT n_fpoly_svt p_fpoly_ulvt
    CONNECT n_fpoly_svt p_fpoly_ulvtll
    CONNECT n_fpoly_ulvt M0_A -by VG
    CONNECT n_fpoly_ulvt M0_B -by VG
    CONNECT n_fpoly_ulvt VDR -by VG_VDR
    CONNECT n_fpoly_ulvt n_fpoly_elvt
    CONNECT n_fpoly_ulvt n_fpoly_srm
    CONNECT n_fpoly_ulvt n_gpoly_nocg_ulvt
    CONNECT n_fpoly_ulvt n_gpoly_ulvt
    CONNECT n_fpoly_ulvt n_pode_ulvt
    CONNECT n_fpoly_ulvt p_fpoly_elvt
    CONNECT n_fpoly_ulvt p_fpoly_lvt
    CONNECT n_fpoly_ulvt p_fpoly_lvtll
    CONNECT n_fpoly_ulvt p_fpoly_srm
    CONNECT n_fpoly_ulvt p_fpoly_svt
    CONNECT n_fpoly_ulvt p_fpoly_ulvt
    CONNECT n_fpoly_ulvt p_fpoly_ulvtll
    CONNECT n_fpoly_ulvtll M0_A -by VG
    CONNECT n_fpoly_ulvtll M0_B -by VG
    CONNECT n_fpoly_ulvtll VDR -by VG_VDR
    CONNECT n_fpoly_ulvtll n_fpoly_elvt
    CONNECT n_fpoly_ulvtll n_fpoly_srm
    CONNECT n_fpoly_ulvtll n_fpoly_ulvt
    CONNECT n_fpoly_ulvtll n_gpoly_ulvtll
    CONNECT n_fpoly_ulvtll n_pode_ulvtll
    CONNECT n_fpoly_ulvtll p_fpoly_elvt
    CONNECT n_fpoly_ulvtll p_fpoly_lvt
    CONNECT n_fpoly_ulvtll p_fpoly_lvtll
    CONNECT n_fpoly_ulvtll p_fpoly_srm
    CONNECT n_fpoly_ulvtll p_fpoly_svt
    CONNECT n_fpoly_ulvtll p_fpoly_ulvt
    CONNECT n_fpoly_ulvtll p_fpoly_ulvtll
    CONNECT n_gpoly_elvt M0_A -by VG
    CONNECT n_gpoly_elvt M0_B -by VG
    CONNECT n_gpoly_elvt VDR -by VG_VDR
    CONNECT n_gpoly_elvt n_pode_elvt
    CONNECT n_gpoly_io M0_A -by VG
    CONNECT n_gpoly_io M0_B -by VG
    CONNECT n_gpoly_io VDR -by VG_VDR
    CONNECT n_gpoly_io n_pode_io
    CONNECT n_gpoly_io_ulvt M0_A -by VG
    CONNECT n_gpoly_io_ulvt M0_B -by VG
    CONNECT n_gpoly_io_ulvt VDR -by VG_VDR
    CONNECT n_gpoly_io_ulvt n_pode_io_ulvt
    CONNECT n_gpoly_lvt M0_A -by VG
    CONNECT n_gpoly_lvt M0_B -by VG
    CONNECT n_gpoly_lvt VDR -by VG_VDR
    CONNECT n_gpoly_lvt n_pode_lvt
    CONNECT n_gpoly_lvtll M0_A -by VG
    CONNECT n_gpoly_lvtll M0_B -by VG
    CONNECT n_gpoly_lvtll VDR -by VG_VDR
    CONNECT n_gpoly_lvtll n_pode_lvtll
    CONNECT n_gpoly_nocg_io M0_A -by VG
    CONNECT n_gpoly_nocg_io M0_B -by VG
    CONNECT n_gpoly_nocg_io VDR -by VG_VDR
    CONNECT n_gpoly_nocg_io n_pode_io
    CONNECT n_gpoly_nocg_ulvt M0_A -by VG
    CONNECT n_gpoly_nocg_ulvt M0_B -by VG
    CONNECT n_gpoly_nocg_ulvt VDR -by VG_VDR
    CONNECT n_gpoly_nocg_ulvt n_pode_ulvt
    CONNECT n_gpoly_srm M0_A -by VG
    CONNECT n_gpoly_srm M0_B -by VG
    CONNECT n_gpoly_srm VDR -by VG_VDR
    CONNECT n_gpoly_svt M0_A -by VG
    CONNECT n_gpoly_svt M0_B -by VG
    CONNECT n_gpoly_svt VDR -by VG_VDR
    CONNECT n_gpoly_svt n_pode_svt
    CONNECT n_gpoly_ulvt M0_A -by VG
    CONNECT n_gpoly_ulvt M0_B -by VG
    CONNECT n_gpoly_ulvt VDR -by VG_VDR
    CONNECT n_gpoly_ulvt n_pode_ulvt
    CONNECT n_gpoly_ulvtll M0_A -by VG
    CONNECT n_gpoly_ulvtll M0_B -by VG
    CONNECT n_gpoly_ulvtll VDR -by VG_VDR
    CONNECT n_gpoly_ulvtll n_pode_ulvtll
    CONNECT n_pode_elvt M0_A -by VG
    CONNECT n_pode_elvt M0_B -by VG
    CONNECT n_pode_elvt VDR -by VG_VDR
    CONNECT n_pode_io M0_A -by VG
    CONNECT n_pode_io M0_B -by VG
    CONNECT n_pode_io VDR -by VG_VDR
    CONNECT n_pode_io_ulvt M0_A -by VG
    CONNECT n_pode_io_ulvt M0_B -by VG
    CONNECT n_pode_io_ulvt VDR -by VG_VDR
    CONNECT n_pode_lvt M0_A -by VG
    CONNECT n_pode_lvt M0_B -by VG
    CONNECT n_pode_lvt VDR -by VG_VDR
    CONNECT n_pode_lvtll M0_A -by VG
    CONNECT n_pode_lvtll M0_B -by VG
    CONNECT n_pode_lvtll VDR -by VG_VDR
    CONNECT n_pode_svt M0_A -by VG
    CONNECT n_pode_svt M0_B -by VG
    CONNECT n_pode_svt VDR -by VG_VDR
    CONNECT n_pode_ulvt M0_A -by VG
    CONNECT n_pode_ulvt M0_B -by VG
    CONNECT n_pode_ulvt VDR -by VG_VDR
    CONNECT n_pode_ulvtll M0_A -by VG
    CONNECT n_pode_ulvtll M0_B -by VG
    CONNECT n_pode_ulvtll VDR -by VG_VDR
    CONNECT nch_12_mac_gate M0_A -by VG
    CONNECT nch_12_mac_gate M0_B -by VG
    CONNECT nch_12_mac_gate VDR -by VG_VDR
    CONNECT nch_12_mac_gate_dnw M0_A -by VG
    CONNECT nch_12_mac_gate_dnw M0_B -by VG
    CONNECT nch_12_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_12od15_mac_gate M0_A -by VG
    CONNECT nch_12od15_mac_gate M0_B -by VG
    CONNECT nch_12od15_mac_gate VDR -by VG_VDR
    CONNECT nch_12od15_mac_gate_dnw M0_A -by VG
    CONNECT nch_12od15_mac_gate_dnw M0_B -by VG
    CONNECT nch_12od15_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_elvt_mac_gate M0_A -by VG
    CONNECT nch_elvt_mac_gate M0_B -by VG
    CONNECT nch_elvt_mac_gate VDR -by VG_VDR
    CONNECT nch_elvt_mac_gate_dnw M0_A -by VG
    CONNECT nch_elvt_mac_gate_dnw M0_B -by VG
    CONNECT nch_elvt_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_flrelvt_mac_gate M0_A -by VG
    CONNECT nch_flrelvt_mac_gate M0_B -by VG
    CONNECT nch_flrelvt_mac_gate VDR -by VG_VDR
    CONNECT nch_flrlvt_mac_gate M0_A -by VG
    CONNECT nch_flrlvt_mac_gate M0_B -by VG
    CONNECT nch_flrlvt_mac_gate VDR -by VG_VDR
    CONNECT nch_flrlvtll_mac_gate M0_A -by VG
    CONNECT nch_flrlvtll_mac_gate M0_B -by VG
    CONNECT nch_flrlvtll_mac_gate VDR -by VG_VDR
    CONNECT nch_flrsvt_mac_gate M0_A -by VG
    CONNECT nch_flrsvt_mac_gate M0_B -by VG
    CONNECT nch_flrsvt_mac_gate VDR -by VG_VDR
    CONNECT nch_flrulvt_mac_gate M0_A -by VG
    CONNECT nch_flrulvt_mac_gate M0_B -by VG
    CONNECT nch_flrulvt_mac_gate VDR -by VG_VDR
    CONNECT nch_flrulvtll_mac_gate M0_A -by VG
    CONNECT nch_flrulvtll_mac_gate M0_B -by VG
    CONNECT nch_flrulvtll_mac_gate VDR -by VG_VDR
    CONNECT nch_lvt_mac_gate M0_A -by VG
    CONNECT nch_lvt_mac_gate M0_B -by VG
    CONNECT nch_lvt_mac_gate VDR -by VG_VDR
    CONNECT nch_lvt_mac_gate_dnw M0_A -by VG
    CONNECT nch_lvt_mac_gate_dnw M0_B -by VG
    CONNECT nch_lvt_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_lvtll_mac_gate M0_A -by VG
    CONNECT nch_lvtll_mac_gate M0_B -by VG
    CONNECT nch_lvtll_mac_gate VDR -by VG_VDR
    CONNECT nch_lvtll_mac_gate_dnw M0_A -by VG
    CONNECT nch_lvtll_mac_gate_dnw M0_B -by VG
    CONNECT nch_lvtll_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_mpode12_mac_gate M0_A -by VG
    CONNECT nch_mpode12_mac_gate M0_B -by VG
    CONNECT nch_mpode12_mac_gate VDR -by VG_VDR
    CONNECT nch_mpode12od15_mac_gate M0_A -by VG
    CONNECT nch_mpode12od15_mac_gate M0_B -by VG
    CONNECT nch_mpode12od15_mac_gate VDR -by VG_VDR
    CONNECT nch_mpodeelvt_mac_gate M0_A -by VG
    CONNECT nch_mpodeelvt_mac_gate M0_B -by VG
    CONNECT nch_mpodeelvt_mac_gate VDR -by VG_VDR
    CONNECT nch_mpodelvt_mac_gate M0_A -by VG
    CONNECT nch_mpodelvt_mac_gate M0_B -by VG
    CONNECT nch_mpodelvt_mac_gate VDR -by VG_VDR
    CONNECT nch_mpodelvtll_mac_gate M0_A -by VG
    CONNECT nch_mpodelvtll_mac_gate M0_B -by VG
    CONNECT nch_mpodelvtll_mac_gate VDR -by VG_VDR
    CONNECT nch_mpodesvt_mac_gate M0_A -by VG
    CONNECT nch_mpodesvt_mac_gate M0_B -by VG
    CONNECT nch_mpodesvt_mac_gate VDR -by VG_VDR
    CONNECT nch_mpodeulvt_mac_gate M0_A -by VG
    CONNECT nch_mpodeulvt_mac_gate M0_B -by VG
    CONNECT nch_mpodeulvt_mac_gate VDR -by VG_VDR
    CONNECT nch_mpodeulvtll_mac_gate M0_A -by VG
    CONNECT nch_mpodeulvtll_mac_gate M0_B -by VG
    CONNECT nch_mpodeulvtll_mac_gate VDR -by VG_VDR
    CONNECT nch_svt_mac_gate M0_A -by VG
    CONNECT nch_svt_mac_gate M0_B -by VG
    CONNECT nch_svt_mac_gate VDR -by VG_VDR
    CONNECT nch_svt_mac_gate_dnw M0_A -by VG
    CONNECT nch_svt_mac_gate_dnw M0_B -by VG
    CONNECT nch_svt_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_ulvt_mac_gate M0_A -by VG
    CONNECT nch_ulvt_mac_gate M0_B -by VG
    CONNECT nch_ulvt_mac_gate VDR -by VG_VDR
    CONNECT nch_ulvt_mac_gate_dnw M0_A -by VG
    CONNECT nch_ulvt_mac_gate_dnw M0_B -by VG
    CONNECT nch_ulvt_mac_gate_dnw VDR -by VG_VDR
    CONNECT nch_ulvtll_mac_gate M0_A -by VG
    CONNECT nch_ulvtll_mac_gate M0_B -by VG
    CONNECT nch_ulvtll_mac_gate VDR -by VG_VDR
    CONNECT nch_ulvtll_mac_gate_dnw M0_A -by VG
    CONNECT nch_ulvtll_mac_gate_dnw M0_B -by VG
    CONNECT nch_ulvtll_mac_gate_dnw VDR -by VG_VDR
    CONNECT ngate_hia12_mac M0_A -by VG
    CONNECT ngate_hia12_mac M0_B -by VG
    CONNECT ngate_hia12_mac VDR -by VG_VDR
    CONNECT ngate_pd_8trpsr_mac M0_A -by VG
    CONNECT ngate_pd_8trpsr_mac M0_B -by VG
    CONNECT ngate_pd_8trpsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_8tsr_mac M0_A -by VG
    CONNECT ngate_pd_8tsr_mac M0_B -by VG
    CONNECT ngate_pd_8tsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_camcpsr_mac M0_A -by VG
    CONNECT ngate_pd_camcpsr_mac M0_B -by VG
    CONNECT ngate_pd_camcpsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_camsr_mac M0_A -by VG
    CONNECT ngate_pd_camsr_mac M0_B -by VG
    CONNECT ngate_pd_camsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_dpfsr_mac M0_A -by VG
    CONNECT ngate_pd_dpfsr_mac M0_B -by VG
    CONNECT ngate_pd_dpfsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hc8trpsr_mac M0_A -by VG
    CONNECT ngate_pd_hc8trpsr_mac M0_B -by VG
    CONNECT ngate_pd_hc8trpsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hc8tsr_mac M0_A -by VG
    CONNECT ngate_pd_hc8tsr_mac M0_B -by VG
    CONNECT ngate_pd_hc8tsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hcsr_mac M0_A -by VG
    CONNECT ngate_pd_hcsr_mac M0_B -by VG
    CONNECT ngate_pd_hcsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hdcamcpsr_mac M0_A -by VG
    CONNECT ngate_pd_hdcamcpsr_mac M0_B -by VG
    CONNECT ngate_pd_hdcamcpsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hdcamsr_mac M0_A -by VG
    CONNECT ngate_pd_hdcamsr_mac M0_B -by VG
    CONNECT ngate_pd_hdcamsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hdsr_mac M0_A -by VG
    CONNECT ngate_pd_hdsr_mac M0_B -by VG
    CONNECT ngate_pd_hdsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_hssr_mac M0_A -by VG
    CONNECT ngate_pd_hssr_mac M0_B -by VG
    CONNECT ngate_pd_hssr_mac VDR -by VG_VDR
    CONNECT ngate_pd_tprpsr_mac M0_A -by VG
    CONNECT ngate_pd_tprpsr_mac M0_B -by VG
    CONNECT ngate_pd_tprpsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_tpsr_mac M0_A -by VG
    CONNECT ngate_pd_tpsr_mac M0_B -by VG
    CONNECT ngate_pd_tpsr_mac VDR -by VG_VDR
    CONNECT ngate_pd_ulhdsr_mac M0_A -by VG
    CONNECT ngate_pd_ulhdsr_mac M0_B -by VG
    CONNECT ngate_pd_ulhdsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_8trpsr_mac M0_A -by VG
    CONNECT ngate_pg_8trpsr_mac M0_B -by VG
    CONNECT ngate_pg_8trpsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_8tsr_mac M0_A -by VG
    CONNECT ngate_pg_8tsr_mac M0_B -by VG
    CONNECT ngate_pg_8tsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_camcpsr_mac M0_A -by VG
    CONNECT ngate_pg_camcpsr_mac M0_B -by VG
    CONNECT ngate_pg_camcpsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_camsr_mac M0_A -by VG
    CONNECT ngate_pg_camsr_mac M0_B -by VG
    CONNECT ngate_pg_camsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_dpfsr_mac M0_A -by VG
    CONNECT ngate_pg_dpfsr_mac M0_B -by VG
    CONNECT ngate_pg_dpfsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hc8trpsr_mac M0_A -by VG
    CONNECT ngate_pg_hc8trpsr_mac M0_B -by VG
    CONNECT ngate_pg_hc8trpsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hc8tsr_mac M0_A -by VG
    CONNECT ngate_pg_hc8tsr_mac M0_B -by VG
    CONNECT ngate_pg_hc8tsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hcsr_mac M0_A -by VG
    CONNECT ngate_pg_hcsr_mac M0_B -by VG
    CONNECT ngate_pg_hcsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hdcamcpsr_mac M0_A -by VG
    CONNECT ngate_pg_hdcamcpsr_mac M0_B -by VG
    CONNECT ngate_pg_hdcamcpsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hdcamsr_mac M0_A -by VG
    CONNECT ngate_pg_hdcamsr_mac M0_B -by VG
    CONNECT ngate_pg_hdcamsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hdsr_mac M0_A -by VG
    CONNECT ngate_pg_hdsr_mac M0_B -by VG
    CONNECT ngate_pg_hdsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_hssr_mac M0_A -by VG
    CONNECT ngate_pg_hssr_mac M0_B -by VG
    CONNECT ngate_pg_hssr_mac VDR -by VG_VDR
    CONNECT ngate_pg_tprpsr_mac M0_A -by VG
    CONNECT ngate_pg_tprpsr_mac M0_B -by VG
    CONNECT ngate_pg_tprpsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_tpsr_mac M0_A -by VG
    CONNECT ngate_pg_tpsr_mac M0_B -by VG
    CONNECT ngate_pg_tpsr_mac VDR -by VG_VDR
    CONNECT ngate_pg_ulhdsr_mac M0_A -by VG
    CONNECT ngate_pg_ulhdsr_mac M0_B -by VG
    CONNECT ngate_pg_ulhdsr_mac VDR -by VG_VDR
    CONNECT npode_12_mac_gate M0_A -by VG
    CONNECT npode_12_mac_gate M0_B -by VG
    CONNECT npode_12_mac_gate VDR -by VG_VDR
    CONNECT npode_12_mac_gate nch_12_mac_gate
    CONNECT npode_12_mac_gate nch_12_mac_gate_dnw
    CONNECT npode_12_mac_gate nch_mpode12_mac_gate
    CONNECT npode_12od15_mac_gate M0_A -by VG
    CONNECT npode_12od15_mac_gate M0_B -by VG
    CONNECT npode_12od15_mac_gate VDR -by VG_VDR
    CONNECT npode_elvt_mac_gate M0_A -by VG
    CONNECT npode_elvt_mac_gate M0_B -by VG
    CONNECT npode_elvt_mac_gate VDR -by VG_VDR
    CONNECT npode_elvt_mac_gate nch_elvt_mac_gate
    CONNECT npode_elvt_mac_gate nch_elvt_mac_gate_dnw
    CONNECT npode_elvt_mac_gate nch_mpodeelvt_mac_gate
    CONNECT npode_lvt_mac_gate M0_A -by VG
    CONNECT npode_lvt_mac_gate M0_B -by VG
    CONNECT npode_lvt_mac_gate VDR -by VG_VDR
    CONNECT npode_lvt_mac_gate nch_lvt_mac_gate
    CONNECT npode_lvt_mac_gate nch_lvt_mac_gate_dnw
    CONNECT npode_lvt_mac_gate nch_mpodelvt_mac_gate
    CONNECT npode_lvtll_mac_gate M0_A -by VG
    CONNECT npode_lvtll_mac_gate M0_B -by VG
    CONNECT npode_lvtll_mac_gate VDR -by VG_VDR
    CONNECT npode_lvtll_mac_gate nch_lvtll_mac_gate
    CONNECT npode_lvtll_mac_gate nch_lvtll_mac_gate_dnw
    CONNECT npode_lvtll_mac_gate nch_mpodelvtll_mac_gate
    CONNECT npode_svt_mac_gate M0_A -by VG
    CONNECT npode_svt_mac_gate M0_B -by VG
    CONNECT npode_svt_mac_gate VDR -by VG_VDR
    CONNECT npode_svt_mac_gate nch_mpodesvt_mac_gate
    CONNECT npode_svt_mac_gate nch_svt_mac_gate
    CONNECT npode_svt_mac_gate nch_svt_mac_gate_dnw
    CONNECT npode_ulvt_mac_gate M0_A -by VG
    CONNECT npode_ulvt_mac_gate M0_B -by VG
    CONNECT npode_ulvt_mac_gate VDR -by VG_VDR
    CONNECT npode_ulvt_mac_gate nch_mpodeulvt_mac_gate
    CONNECT npode_ulvt_mac_gate nch_ulvt_mac_gate
    CONNECT npode_ulvt_mac_gate nch_ulvt_mac_gate_dnw
    CONNECT npode_ulvtll_mac_gate M0_A -by VG
    CONNECT npode_ulvtll_mac_gate M0_B -by VG
    CONNECT npode_ulvtll_mac_gate VDR -by VG_VDR
    CONNECT npode_ulvtll_mac_gate nch_mpodeulvtll_mac_gate
    CONNECT npode_ulvtll_mac_gate nch_ulvtll_mac_gate
    CONNECT npode_ulvtll_mac_gate nch_ulvtll_mac_gate_dnw
    CONNECT p_fpoly_elvt M0_A -by VG
    CONNECT p_fpoly_elvt M0_B -by VG
    CONNECT p_fpoly_elvt VDR -by VG_VDR
    CONNECT p_fpoly_elvt n_fpoly_srm
    CONNECT p_fpoly_elvt p_fpoly_srm
    CONNECT p_fpoly_elvt p_gpoly_elvt
    CONNECT p_fpoly_elvt p_pode_elvt
    CONNECT p_fpoly_io M0_A -by VG
    CONNECT p_fpoly_io M0_B -by VG
    CONNECT p_fpoly_io VDR -by VG_VDR
    CONNECT p_fpoly_io p_gpoly_io
    CONNECT p_fpoly_io p_gpoly_nocg_io
    CONNECT p_fpoly_io p_pode_io
    CONNECT p_fpoly_lvt M0_A -by VG
    CONNECT p_fpoly_lvt M0_B -by VG
    CONNECT p_fpoly_lvt VDR -by VG_VDR
    CONNECT p_fpoly_lvt n_fpoly_srm
    CONNECT p_fpoly_lvt p_fpoly_elvt
    CONNECT p_fpoly_lvt p_fpoly_srm
    CONNECT p_fpoly_lvt p_fpoly_ulvt
    CONNECT p_fpoly_lvt p_fpoly_ulvtll
    CONNECT p_fpoly_lvt p_gpoly_lvt
    CONNECT p_fpoly_lvt p_pode_lvt
    CONNECT p_fpoly_lvtll M0_A -by VG
    CONNECT p_fpoly_lvtll M0_B -by VG
    CONNECT p_fpoly_lvtll VDR -by VG_VDR
    CONNECT p_fpoly_lvtll n_fpoly_srm
    CONNECT p_fpoly_lvtll p_fpoly_elvt
    CONNECT p_fpoly_lvtll p_fpoly_lvt
    CONNECT p_fpoly_lvtll p_fpoly_srm
    CONNECT p_fpoly_lvtll p_fpoly_ulvt
    CONNECT p_fpoly_lvtll p_fpoly_ulvtll
    CONNECT p_fpoly_lvtll p_gpoly_lvtll
    CONNECT p_fpoly_lvtll p_pode_lvtll
    CONNECT p_fpoly_srm M0_A -by VG
    CONNECT p_fpoly_srm M0_B -by VG
    CONNECT p_fpoly_srm VDR -by VG_VDR
    CONNECT p_fpoly_srm p_gpoly_srm
    CONNECT p_fpoly_svt M0_A -by VG
    CONNECT p_fpoly_svt M0_B -by VG
    CONNECT p_fpoly_svt VDR -by VG_VDR
    CONNECT p_fpoly_svt n_fpoly_srm
    CONNECT p_fpoly_svt p_fpoly_elvt
    CONNECT p_fpoly_svt p_fpoly_lvt
    CONNECT p_fpoly_svt p_fpoly_lvtll
    CONNECT p_fpoly_svt p_fpoly_srm
    CONNECT p_fpoly_svt p_fpoly_ulvt
    CONNECT p_fpoly_svt p_fpoly_ulvtll
    CONNECT p_fpoly_svt p_gpoly_svt
    CONNECT p_fpoly_svt p_pode_svt
    CONNECT p_fpoly_ulvt M0_A -by VG
    CONNECT p_fpoly_ulvt M0_B -by VG
    CONNECT p_fpoly_ulvt VDR -by VG_VDR
    CONNECT p_fpoly_ulvt n_fpoly_srm
    CONNECT p_fpoly_ulvt p_fpoly_elvt
    CONNECT p_fpoly_ulvt p_fpoly_srm
    CONNECT p_fpoly_ulvt p_gpoly_nocg_ulvt
    CONNECT p_fpoly_ulvt p_gpoly_ulvt
    CONNECT p_fpoly_ulvt p_pode_ulvt
    CONNECT p_fpoly_ulvtll M0_A -by VG
    CONNECT p_fpoly_ulvtll M0_B -by VG
    CONNECT p_fpoly_ulvtll VDR -by VG_VDR
    CONNECT p_fpoly_ulvtll n_fpoly_srm
    CONNECT p_fpoly_ulvtll p_fpoly_elvt
    CONNECT p_fpoly_ulvtll p_fpoly_srm
    CONNECT p_fpoly_ulvtll p_fpoly_ulvt
    CONNECT p_fpoly_ulvtll p_gpoly_ulvtll
    CONNECT p_fpoly_ulvtll p_pode_ulvtll
    CONNECT p_gpoly_elvt M0_A -by VG
    CONNECT p_gpoly_elvt M0_B -by VG
    CONNECT p_gpoly_elvt VDR -by VG_VDR
    CONNECT p_gpoly_elvt p_pode_elvt
    CONNECT p_gpoly_io M0_A -by VG
    CONNECT p_gpoly_io M0_B -by VG
    CONNECT p_gpoly_io VDR -by VG_VDR
    CONNECT p_gpoly_io p_pode_io
    CONNECT p_gpoly_lvt M0_A -by VG
    CONNECT p_gpoly_lvt M0_B -by VG
    CONNECT p_gpoly_lvt VDR -by VG_VDR
    CONNECT p_gpoly_lvt p_pode_lvt
    CONNECT p_gpoly_lvtll M0_A -by VG
    CONNECT p_gpoly_lvtll M0_B -by VG
    CONNECT p_gpoly_lvtll VDR -by VG_VDR
    CONNECT p_gpoly_lvtll p_pode_lvtll
    CONNECT p_gpoly_nocg_io M0_A -by VG
    CONNECT p_gpoly_nocg_io M0_B -by VG
    CONNECT p_gpoly_nocg_io VDR -by VG_VDR
    CONNECT p_gpoly_nocg_io p_pode_io
    CONNECT p_gpoly_nocg_ulvt M0_A -by VG
    CONNECT p_gpoly_nocg_ulvt M0_B -by VG
    CONNECT p_gpoly_nocg_ulvt VDR -by VG_VDR
    CONNECT p_gpoly_nocg_ulvt p_pode_ulvt
    CONNECT p_gpoly_srm M0_A -by VG
    CONNECT p_gpoly_srm M0_B -by VG
    CONNECT p_gpoly_srm VDR -by VG_VDR
    CONNECT p_gpoly_svt M0_A -by VG
    CONNECT p_gpoly_svt M0_B -by VG
    CONNECT p_gpoly_svt VDR -by VG_VDR
    CONNECT p_gpoly_svt p_pode_svt
    CONNECT p_gpoly_ulvt M0_A -by VG
    CONNECT p_gpoly_ulvt M0_B -by VG
    CONNECT p_gpoly_ulvt VDR -by VG_VDR
    CONNECT p_gpoly_ulvt p_pode_ulvt
    CONNECT p_gpoly_ulvtll M0_A -by VG
    CONNECT p_gpoly_ulvtll M0_B -by VG
    CONNECT p_gpoly_ulvtll VDR -by VG_VDR
    CONNECT p_gpoly_ulvtll p_pode_ulvtll
    CONNECT p_pode_elvt M0_A -by VG
    CONNECT p_pode_elvt M0_B -by VG
    CONNECT p_pode_elvt VDR -by VG_VDR
    CONNECT p_pode_io M0_A -by VG
    CONNECT p_pode_io M0_B -by VG
    CONNECT p_pode_io VDR -by VG_VDR
    CONNECT p_pode_lvt M0_A -by VG
    CONNECT p_pode_lvt M0_B -by VG
    CONNECT p_pode_lvt VDR -by VG_VDR
    CONNECT p_pode_lvtll M0_A -by VG
    CONNECT p_pode_lvtll M0_B -by VG
    CONNECT p_pode_lvtll VDR -by VG_VDR
    CONNECT p_pode_svt M0_A -by VG
    CONNECT p_pode_svt M0_B -by VG
    CONNECT p_pode_svt VDR -by VG_VDR
    CONNECT p_pode_ulvt M0_A -by VG
    CONNECT p_pode_ulvt M0_B -by VG
    CONNECT p_pode_ulvt VDR -by VG_VDR
    CONNECT p_pode_ulvtll M0_A -by VG
    CONNECT p_pode_ulvtll M0_B -by VG
    CONNECT p_pode_ulvtll VDR -by VG_VDR
    CONNECT pch_12_mac_gate M0_A -by VG
    CONNECT pch_12_mac_gate M0_B -by VG
    CONNECT pch_12_mac_gate VDR -by VG_VDR
    CONNECT pch_12od15_mac_gate M0_A -by VG
    CONNECT pch_12od15_mac_gate M0_B -by VG
    CONNECT pch_12od15_mac_gate VDR -by VG_VDR
    CONNECT pch_elvt_mac_gate M0_A -by VG
    CONNECT pch_elvt_mac_gate M0_B -by VG
    CONNECT pch_elvt_mac_gate VDR -by VG_VDR
    CONNECT pch_flrelvt_mac_gate M0_A -by VG
    CONNECT pch_flrelvt_mac_gate M0_B -by VG
    CONNECT pch_flrelvt_mac_gate VDR -by VG_VDR
    CONNECT pch_flrlvt_mac_gate M0_A -by VG
    CONNECT pch_flrlvt_mac_gate M0_B -by VG
    CONNECT pch_flrlvt_mac_gate VDR -by VG_VDR
    CONNECT pch_flrlvtll_mac_gate M0_A -by VG
    CONNECT pch_flrlvtll_mac_gate M0_B -by VG
    CONNECT pch_flrlvtll_mac_gate VDR -by VG_VDR
    CONNECT pch_flrsvt_mac_gate M0_A -by VG
    CONNECT pch_flrsvt_mac_gate M0_B -by VG
    CONNECT pch_flrsvt_mac_gate VDR -by VG_VDR
    CONNECT pch_flrulvt_mac_gate M0_A -by VG
    CONNECT pch_flrulvt_mac_gate M0_B -by VG
    CONNECT pch_flrulvt_mac_gate VDR -by VG_VDR
    CONNECT pch_flrulvtll_mac_gate M0_A -by VG
    CONNECT pch_flrulvtll_mac_gate M0_B -by VG
    CONNECT pch_flrulvtll_mac_gate VDR -by VG_VDR
    CONNECT pch_lvt_mac_gate M0_A -by VG
    CONNECT pch_lvt_mac_gate M0_B -by VG
    CONNECT pch_lvt_mac_gate VDR -by VG_VDR
    CONNECT pch_lvtll_mac_gate M0_A -by VG
    CONNECT pch_lvtll_mac_gate M0_B -by VG
    CONNECT pch_lvtll_mac_gate VDR -by VG_VDR
    CONNECT pch_mpode12_mac_gate M0_A -by VG
    CONNECT pch_mpode12_mac_gate M0_B -by VG
    CONNECT pch_mpode12_mac_gate VDR -by VG_VDR
    CONNECT pch_mpode12od15_mac_gate M0_A -by VG
    CONNECT pch_mpode12od15_mac_gate M0_B -by VG
    CONNECT pch_mpode12od15_mac_gate VDR -by VG_VDR
    CONNECT pch_mpodeelvt_mac_gate M0_A -by VG
    CONNECT pch_mpodeelvt_mac_gate M0_B -by VG
    CONNECT pch_mpodeelvt_mac_gate VDR -by VG_VDR
    CONNECT pch_mpodelvt_mac_gate M0_A -by VG
    CONNECT pch_mpodelvt_mac_gate M0_B -by VG
    CONNECT pch_mpodelvt_mac_gate VDR -by VG_VDR
    CONNECT pch_mpodelvtll_mac_gate M0_A -by VG
    CONNECT pch_mpodelvtll_mac_gate M0_B -by VG
    CONNECT pch_mpodelvtll_mac_gate VDR -by VG_VDR
    CONNECT pch_mpodesvt_mac_gate M0_A -by VG
    CONNECT pch_mpodesvt_mac_gate M0_B -by VG
    CONNECT pch_mpodesvt_mac_gate VDR -by VG_VDR
    CONNECT pch_mpodeulvt_mac_gate M0_A -by VG
    CONNECT pch_mpodeulvt_mac_gate M0_B -by VG
    CONNECT pch_mpodeulvt_mac_gate VDR -by VG_VDR
    CONNECT pch_mpodeulvtll_mac_gate M0_A -by VG
    CONNECT pch_mpodeulvtll_mac_gate M0_B -by VG
    CONNECT pch_mpodeulvtll_mac_gate VDR -by VG_VDR
    CONNECT pch_svt_mac_gate M0_A -by VG
    CONNECT pch_svt_mac_gate M0_B -by VG
    CONNECT pch_svt_mac_gate VDR -by VG_VDR
    CONNECT pch_ulvt_mac_gate M0_A -by VG
    CONNECT pch_ulvt_mac_gate M0_B -by VG
    CONNECT pch_ulvt_mac_gate VDR -by VG_VDR
    CONNECT pch_ulvtll_mac_gate M0_A -by VG
    CONNECT pch_ulvtll_mac_gate M0_B -by VG
    CONNECT pch_ulvtll_mac_gate VDR -by VG_VDR
    CONNECT pgate_pu_8tsr_mac M0_A -by VG
    CONNECT pgate_pu_8tsr_mac M0_B -by VG
    CONNECT pgate_pu_8tsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_camsr_mac M0_A -by VG
    CONNECT pgate_pu_camsr_mac M0_B -by VG
    CONNECT pgate_pu_camsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_dpfsr_mac M0_A -by VG
    CONNECT pgate_pu_dpfsr_mac M0_B -by VG
    CONNECT pgate_pu_dpfsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_hc8tsr_mac M0_A -by VG
    CONNECT pgate_pu_hc8tsr_mac M0_B -by VG
    CONNECT pgate_pu_hc8tsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_hcsr_mac M0_A -by VG
    CONNECT pgate_pu_hcsr_mac M0_B -by VG
    CONNECT pgate_pu_hcsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_hdcamsr_mac M0_A -by VG
    CONNECT pgate_pu_hdcamsr_mac M0_B -by VG
    CONNECT pgate_pu_hdcamsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_hdsr_mac M0_A -by VG
    CONNECT pgate_pu_hdsr_mac M0_B -by VG
    CONNECT pgate_pu_hdsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_hssr_mac M0_A -by VG
    CONNECT pgate_pu_hssr_mac M0_B -by VG
    CONNECT pgate_pu_hssr_mac VDR -by VG_VDR
    CONNECT pgate_pu_tpsr_mac M0_A -by VG
    CONNECT pgate_pu_tpsr_mac M0_B -by VG
    CONNECT pgate_pu_tpsr_mac VDR -by VG_VDR
    CONNECT pgate_pu_ulhdsr_mac M0_A -by VG
    CONNECT pgate_pu_ulhdsr_mac M0_B -by VG
    CONNECT pgate_pu_ulhdsr_mac VDR -by VG_VDR
    CONNECT ppode_12_mac_gate M0_A -by VG
    CONNECT ppode_12_mac_gate M0_B -by VG
    CONNECT ppode_12_mac_gate VDR -by VG_VDR
    CONNECT ppode_12_mac_gate pch_12_mac_gate
    CONNECT ppode_12_mac_gate pch_mpode12_mac_gate
    CONNECT ppode_12od15_mac_gate M0_A -by VG
    CONNECT ppode_12od15_mac_gate M0_B -by VG
    CONNECT ppode_12od15_mac_gate VDR -by VG_VDR
    CONNECT ppode_elvt_mac_gate M0_A -by VG
    CONNECT ppode_elvt_mac_gate M0_B -by VG
    CONNECT ppode_elvt_mac_gate VDR -by VG_VDR
    CONNECT ppode_elvt_mac_gate pch_elvt_mac_gate
    CONNECT ppode_elvt_mac_gate pch_mpodeelvt_mac_gate
    CONNECT ppode_lvt_mac_gate M0_A -by VG
    CONNECT ppode_lvt_mac_gate M0_B -by VG
    CONNECT ppode_lvt_mac_gate VDR -by VG_VDR
    CONNECT ppode_lvt_mac_gate pch_lvt_mac_gate
    CONNECT ppode_lvt_mac_gate pch_mpodelvt_mac_gate
    CONNECT ppode_lvtll_mac_gate M0_A -by VG
    CONNECT ppode_lvtll_mac_gate M0_B -by VG
    CONNECT ppode_lvtll_mac_gate VDR -by VG_VDR
    CONNECT ppode_lvtll_mac_gate pch_lvtll_mac_gate
    CONNECT ppode_lvtll_mac_gate pch_mpodelvtll_mac_gate
    CONNECT ppode_svt_mac_gate M0_A -by VG
    CONNECT ppode_svt_mac_gate M0_B -by VG
    CONNECT ppode_svt_mac_gate VDR -by VG_VDR
    CONNECT ppode_svt_mac_gate pch_mpodesvt_mac_gate
    CONNECT ppode_svt_mac_gate pch_svt_mac_gate
    CONNECT ppode_ulvt_mac_gate M0_A -by VG
    CONNECT ppode_ulvt_mac_gate M0_B -by VG
    CONNECT ppode_ulvt_mac_gate VDR -by VG_VDR
    CONNECT ppode_ulvt_mac_gate pch_mpodeulvt_mac_gate
    CONNECT ppode_ulvt_mac_gate pch_ulvt_mac_gate
    CONNECT ppode_ulvtll_mac_gate M0_A -by VG
    CONNECT ppode_ulvtll_mac_gate M0_B -by VG
    CONNECT ppode_ulvtll_mac_gate VDR -by VG_VDR
    CONNECT ppode_ulvtll_mac_gate pch_mpodeulvtll_mac_gate
    CONNECT ppode_ulvtll_mac_gate pch_ulvtll_mac_gate
    CONNECT tndiff tiod
    CONNECT tndiff tndiff_bjt
    CONNECT tndiff tndiff_dio
    CONNECT tndiff tndiff_sdi
    CONNECT tndiff tpdiff
    CONNECT tndiff_bjt tndiff
    CONNECT tndiff_sdi tiod
    CONNECT tndiff_sdi tndiff
    CONNECT tpdiff tiod
    CONNECT tpdiff tpdiff_bjt
    CONNECT tpdiff tpdiff_dio
    CONNECT tpdiff_bjt tpdiff
    CONNECT vargt M0_A -by VG
    CONNECT vargt M0_B -by VG
    CONNECT vargt VDR -by VG_VDR
    CONNECT vargt_12 M0_A -by VG
    CONNECT vargt_12 M0_B -by VG
    CONNECT vargt_12 VDR -by VG_VDR
    CONNECT vargt_12od15 M0_A -by VG
    CONNECT vargt_12od15 M0_B -by VG
    CONNECT vargt_12od15 VDR -by VG_VDR
    CONNECT ntap tndiff
    CONNECT ntap tndiff_RC
    CONNECT ntap tndiff_bjt
    CONNECT ntap tndiff_dio
    CONNECT ntap tndiff_sdi
    CONNECT ptap tpdiff
    CONNECT ptap tpdiff_RC
    CONNECT ptap tpdiff_bjt
    CONNECT ptap tpdiff_dio
    CONNECT tndiff tndiff_RC
    CONNECT MD_OD_N tndiff_RC -by n_odtap
    CONNECT MD_OD_N_CPP85 tndiff_RC -by n_odtap
    CONNECT MD_OD_N_IO tndiff_RC -by n_odtap
    CONNECT MD_OD_N_SRM tndiff_RC -by n_odtap_srm
    CONNECT cnbase1 tndiff_RC -by nplug
    CONNECT tndiff_RC tiod
    CONNECT tndiff_RC tndiff_bjt
    CONNECT tndiff_RC tndiff_dio
    CONNECT tndiff_RC tndiff_sdi
    CONNECT tndiff_RC tpdiff
    CONNECT tndiff_bjt tndiff_RC
    CONNECT tndiff_sdi tndiff_RC
    CONNECT tpdiff tpdiff_RC
    CONNECT tpdiff_RC tndiff_RC
    CONNECT MD_OD_P tpdiff_RC -by p_odtap
    CONNECT MD_OD_P_CPP85 tpdiff_RC -by p_odtap
    CONNECT MD_OD_P_IO tpdiff_RC -by p_odtap
    CONNECT MD_OD_P_SRM tpdiff_RC -by p_odtap_srm
    CONNECT tndiff tpdiff_RC
    CONNECT tpdiff_RC tiod
    CONNECT tpdiff_RC tpdiff_bjt
    CONNECT tpdiff_RC tpdiff_dio
    CONNECT tpdiff_bjt tpdiff_RC
    CONNECT n_fpoly_io nch_12_mac_gate_dnw
    CONNECT n_fpoly_io nch_12_mac_gate
    CONNECT n_fpoly_io nch_12od15_mac_gate_dnw
    CONNECT n_fpoly_io nch_12od15_mac_gate
    CONNECT n_fpoly_elvt nch_elvt_mac_gate_dnw
    CONNECT n_fpoly_elvt nch_elvt_mac_gate
    CONNECT n_fpoly_elvt nch_flrelvt_mac_gate
    CONNECT n_fpoly_lvt nch_flrlvt_mac_gate
    CONNECT n_fpoly_lvtll nch_flrlvtll_mac_gate
    CONNECT n_fpoly_svt nch_flrsvt_mac_gate
    CONNECT n_fpoly_ulvt nch_flrulvt_mac_gate
    CONNECT n_fpoly_ulvtll nch_flrulvtll_mac_gate
    CONNECT n_fpoly_lvt nch_lvt_mac_gate_dnw
    CONNECT n_fpoly_lvt nch_lvt_mac_gate
    CONNECT n_fpoly_lvtll nch_lvtll_mac_gate_dnw
    CONNECT n_fpoly_lvtll nch_lvtll_mac_gate
    CONNECT n_fpoly_io nch_mpode12_mac_gate
    CONNECT n_fpoly_io nch_mpode12od15_mac_gate
    CONNECT n_fpoly_elvt nch_mpodeelvt_mac_gate
    CONNECT n_fpoly_lvt nch_mpodelvt_mac_gate
    CONNECT n_fpoly_lvtll nch_mpodelvtll_mac_gate
    CONNECT n_fpoly_svt nch_mpodesvt_mac_gate
    CONNECT n_fpoly_ulvt nch_mpodeulvt_mac_gate
    CONNECT n_fpoly_ulvtll nch_mpodeulvtll_mac_gate
    CONNECT n_fpoly_svt nch_svt_mac_gate_dnw
    CONNECT n_fpoly_svt nch_svt_mac_gate
    CONNECT n_fpoly_ulvt nch_ulvt_mac_gate_dnw
    CONNECT n_fpoly_ulvt nch_ulvt_mac_gate
    CONNECT n_fpoly_ulvtll nch_ulvtll_mac_gate_dnw
    CONNECT n_fpoly_ulvtll nch_ulvtll_mac_gate
    CONNECT n_fpoly_srm ngate_pd_8trpsr_mac
    CONNECT n_fpoly_srm ngate_pd_8tsr_mac
    CONNECT n_fpoly_srm ngate_pd_camcpsr_mac
    CONNECT n_fpoly_srm ngate_pd_camsr_mac
    CONNECT n_fpoly_srm ngate_pd_dpfsr_mac
    CONNECT n_fpoly_srm ngate_pd_hc8trpsr_mac
    CONNECT n_fpoly_srm ngate_pd_hc8tsr_mac
    CONNECT n_fpoly_srm ngate_pd_hcsr_mac
    CONNECT n_fpoly_srm ngate_pd_hdcamcpsr_mac
    CONNECT n_fpoly_srm ngate_pd_hdcamsr_mac
    CONNECT n_fpoly_srm ngate_pd_hdsr_mac
    CONNECT n_fpoly_srm ngate_pd_hssr_mac
    CONNECT n_fpoly_srm ngate_pd_tprpsr_mac
    CONNECT n_fpoly_srm ngate_pd_tpsr_mac
    CONNECT n_fpoly_srm ngate_pd_ulhdsr_mac
    CONNECT n_fpoly_srm ngate_pg_8trpsr_mac
    CONNECT n_fpoly_srm ngate_pg_8tsr_mac
    CONNECT n_fpoly_srm ngate_pg_camcpsr_mac
    CONNECT n_fpoly_srm ngate_pg_camsr_mac
    CONNECT n_fpoly_srm ngate_pg_dpfsr_mac
    CONNECT n_fpoly_srm ngate_pg_hc8trpsr_mac
    CONNECT n_fpoly_srm ngate_pg_hc8tsr_mac
    CONNECT n_fpoly_srm ngate_pg_hcsr_mac
    CONNECT n_fpoly_srm ngate_pg_hdcamcpsr_mac
    CONNECT n_fpoly_srm ngate_pg_hdcamsr_mac
    CONNECT n_fpoly_srm ngate_pg_hdsr_mac
    CONNECT n_fpoly_srm ngate_pg_hssr_mac
    CONNECT n_fpoly_srm ngate_pg_tprpsr_mac
    CONNECT n_fpoly_srm ngate_pg_tpsr_mac
    CONNECT n_fpoly_srm ngate_pg_ulhdsr_mac
    CONNECT p_fpoly_io pch_12_mac_gate
    CONNECT p_fpoly_io pch_12od15_mac_gate
    CONNECT p_fpoly_elvt pch_elvt_mac_gate
    CONNECT p_fpoly_elvt pch_flrelvt_mac_gate
    CONNECT p_fpoly_lvt pch_flrlvt_mac_gate
    CONNECT p_fpoly_lvtll pch_flrlvtll_mac_gate
    CONNECT p_fpoly_svt pch_flrsvt_mac_gate
    CONNECT p_fpoly_ulvt pch_flrulvt_mac_gate
    CONNECT p_fpoly_ulvtll pch_flrulvtll_mac_gate
    CONNECT p_fpoly_lvt pch_lvt_mac_gate
    CONNECT p_fpoly_lvtll pch_lvtll_mac_gate
    CONNECT p_fpoly_io pch_mpode12_mac_gate
    CONNECT p_fpoly_io pch_mpode12od15_mac_gate
    CONNECT p_fpoly_elvt pch_mpodeelvt_mac_gate
    CONNECT p_fpoly_lvt pch_mpodelvt_mac_gate
    CONNECT p_fpoly_lvtll pch_mpodelvtll_mac_gate
    CONNECT p_fpoly_svt pch_mpodesvt_mac_gate
    CONNECT p_fpoly_ulvt pch_mpodeulvt_mac_gate
    CONNECT p_fpoly_ulvtll pch_mpodeulvtll_mac_gate
    CONNECT p_fpoly_svt pch_svt_mac_gate
    CONNECT p_fpoly_ulvt pch_ulvt_mac_gate
    CONNECT p_fpoly_ulvtll pch_ulvtll_mac_gate
    CONNECT p_fpoly_srm pgate_pu_8tsr_mac
    CONNECT p_fpoly_srm pgate_pu_camsr_mac
    CONNECT p_fpoly_srm pgate_pu_dpfsr_mac
    CONNECT p_fpoly_srm pgate_pu_hc8tsr_mac
    CONNECT p_fpoly_srm pgate_pu_hcsr_mac
    CONNECT p_fpoly_srm pgate_pu_hdcamsr_mac
    CONNECT p_fpoly_srm pgate_pu_hdsr_mac
    CONNECT p_fpoly_srm pgate_pu_hssr_mac
    CONNECT p_fpoly_srm pgate_pu_tpsr_mac
    CONNECT p_fpoly_srm pgate_pu_ulhdsr_mac
    CONNECT n_fpoly_io ngate_hia12_mac
    CONNECT vargt n_fpoly_ulvt
    CONNECT vargt_12 n_fpoly_io_ulvt
    CONNECT vargt_12od15 n_fpoly_io_ulvt
    CONNECT n_fpoly_io npode_12_mac_gate
    CONNECT n_fpoly_io npode_12od15_mac_gate
    CONNECT n_fpoly_elvt npode_elvt_mac_gate
    CONNECT n_fpoly_lvt npode_lvt_mac_gate
    CONNECT n_fpoly_lvtll npode_lvtll_mac_gate
    CONNECT n_fpoly_svt npode_svt_mac_gate
    CONNECT n_fpoly_ulvt npode_ulvt_mac_gate
    CONNECT n_fpoly_ulvtll npode_ulvtll_mac_gate
    CONNECT p_fpoly_io ppode_12_mac_gate
    CONNECT p_fpoly_io ppode_12od15_mac_gate
    CONNECT p_fpoly_elvt ppode_elvt_mac_gate
    CONNECT p_fpoly_lvt ppode_lvt_mac_gate
    CONNECT p_fpoly_lvtll ppode_lvtll_mac_gate
    CONNECT p_fpoly_svt ppode_svt_mac_gate
    CONNECT p_fpoly_ulvt ppode_ulvt_mac_gate
    CONNECT p_fpoly_ulvtll ppode_ulvtll_mac_gate
    CONNECT core_nmos_gates n_fpoly_svt
    CONNECT core_nmos_gates n_fpoly_lvtll
    CONNECT core_nmos_gates n_fpoly_lvt
    CONNECT core_nmos_gates n_fpoly_ulvtll
    CONNECT core_nmos_gates n_fpoly_ulvt
    CONNECT core_nmos_gates n_fpoly_elvt
    CONNECT core_nmos_gates n_fpoly_io
    CONNECT core_nmos_gates n_fpoly_io_ulvt
    CONNECT core_nmos_gates n_fpoly_srm
    CONNECT core_pmos_gates p_fpoly_svt
    CONNECT core_pmos_gates p_fpoly_lvtll
    CONNECT core_pmos_gates p_fpoly_lvt
    CONNECT core_pmos_gates p_fpoly_ulvtll
    CONNECT core_pmos_gates p_fpoly_ulvt
    CONNECT core_pmos_gates p_fpoly_elvt
    CONNECT core_pmos_gates p_fpoly_io
    CONNECT core_pmos_gates p_fpoly_srm
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_elvt
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_io
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_io_ulvt
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_lvt
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_lvtll
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_srm
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_svt
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_ulvt
    CONNECT gate1_not_IO2_not_IO1 n_fpoly_ulvtll
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_elvt
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_io
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_lvt
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_lvtll
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_srm
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_svt
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_ulvt
    CONNECT gate1_not_IO2_not_IO1 p_fpoly_ulvtll
    CONNECT all_abut_npode_gate n_fpoly_svt
    CONNECT all_abut_npode_gate n_fpoly_lvtll
    CONNECT all_abut_npode_gate n_fpoly_lvt
    CONNECT all_abut_npode_gate n_fpoly_ulvtll
    CONNECT all_abut_npode_gate n_fpoly_ulvt
    CONNECT all_abut_npode_gate n_fpoly_elvt
    CONNECT all_abut_npode_gate n_fpoly_io
    CONNECT all_abut_npode_gate n_fpoly_io_ulvt
    CONNECT all_abut_npode_gate n_fpoly_srm
    CONNECT all_abut_ppode_gate p_fpoly_svt
    CONNECT all_abut_ppode_gate p_fpoly_lvtll
    CONNECT all_abut_ppode_gate p_fpoly_lvt
    CONNECT all_abut_ppode_gate p_fpoly_ulvtll
    CONNECT all_abut_ppode_gate p_fpoly_ulvt
    CONNECT all_abut_ppode_gate p_fpoly_elvt
    CONNECT all_abut_ppode_gate p_fpoly_io
    CONNECT all_abut_ppode_gate p_fpoly_srm
    SCONNECT tndiff_sdi nxwell -by nplug
    SCONNECT nxwell DNW -by dnwc
    SCONNECT tpdiff_dio n_psub -by n_pplug
    SCONNECT tpdiff_dio psub -by pplug
    SCONNECT tpdiff_bjt n_psub -by n_pplug
    SCONNECT tpdiff_bjt psub -by pplug
    SCONNECT tpdiff_bjt coll1 -by pplug
    SCONNECT tpdiff n_psub -by n_pplug
    SCONNECT tpdiff_RC n_psub -by n_pplug
    SCONNECT tpdiff psub -by pplug
    SCONNECT tpdiff coll1 -by pplug
    SCONNECT tndiff_dio nxwell -by nplug
    SCONNECT tpdiff_RC psub -by pplug
    SCONNECT psub psub_term -by psub_term_plug
    SCONNECT tndiff_bjt nxwell -by nplug
    SCONNECT tndiff nxwell -by nplug
    SCONNECT tndiff_RC nxwell -by nplug
    SCONNECT tpdiff_RC coll1 -by pplug
    SCONNECT tndiff nxwell_float -by nplug
    SCONNECT tndiff_RC nxwell_float -by nplug
    SCONNECT tndiff_dio nxwell_float -by nplug
    SCONNECT tndiff_bjt nxwell_float -by nplug
========================================================================


operation group: 2866/3980
    cemit_io_reg_tmp01 = NOT emit_reg DNW
========================================================================


operation group: 2867/3980
    cemit_io_reg_tmp02 = AND cemit_io_reg_tmp01 OD
========================================================================


operation group: 2868/3980
    cemit_io_reg_tmp03 = AND cemit_io_reg_tmp02 NW
========================================================================


operation group: 2869/3980
    cemit_io_reg_tmp04 = NOT cemit_io_reg_tmp03 NT_N
========================================================================


operation group: 2870/3980
    cemit_io_reg_tmp05 = AND cemit_io_reg_tmp04 OD12
========================================================================


operation group: 2871/3980
    cemit_io_reg_tmp06 = NOT cemit_io_reg_tmp05 VTEL_Ni
========================================================================


operation group: 2872/3980
    cemit_io_reg_tmp07 = NOT cemit_io_reg_tmp06 VTEL_Pi
========================================================================


operation group: 2873/3980
    cemit_io_reg_tmp08 = NOT cemit_io_reg_tmp07 VTUL_Ni
========================================================================


operation group: 2874/3980
    cemit_io_reg_tmp09 = NOT cemit_io_reg_tmp08 VTUL_Pi
========================================================================


operation group: 2875/3980
    cemit_io_reg_tmp10 = NOT cemit_io_reg_tmp09 VTL_Ni
========================================================================


operation group: 2876/3980
    cemit_io_reg_tmp11 = NOT cemit_io_reg_tmp10 VTL_Pi
========================================================================


operation group: 2877/3980
    cemit_io_reg_tmp12 = NOT cemit_io_reg_tmp11 VTS_Ni
========================================================================


operation group: 2878/3980
    cemit_io_reg_tmp13 = NOT cemit_io_reg_tmp12 VTS_Pi
========================================================================


operation group: 2879/3980
    cemit_io_reg_tmp14 = NOT cemit_io_reg_tmp13 VTULN_LL
========================================================================


operation group: 2880/3980
    cemit_io_reg_tmp15 = NOT cemit_io_reg_tmp14 VTULP_LL
========================================================================


operation group: 2881/3980
    cemit_io_reg_tmp16 = NOT cemit_io_reg_tmp15 VTLN_LL
========================================================================


operation group: 2882/3980
    cemit_io_reg_tmp17 = NOT cemit_io_reg_tmp16 VTLP_LL
========================================================================


operation group: 2883/3980
    cemit_io_reg_tmp18 = NOT cemit_io_reg_tmp17 NPi
========================================================================


operation group: 2884/3980
    cemit_io_reg_tmp19 = AND cemit_io_reg_tmp18 PPi
========================================================================


operation group: 2885/3980
    cemit_io_reg_tmp20 = NOT cemit_io_reg_tmp19 VAR
========================================================================


operation group: 2886/3980
    cemit_io_reg_tmp21 = AND cemit_io_reg_tmp20 IBJTDMY
========================================================================


operation group: 2887/3980
    cemit_io_reg_tmp22 = NOT cemit_io_reg_tmp21 DIODMY
========================================================================


operation group: 2888/3980
    cemit_io_reg_tmp23 = NOT cemit_io_reg_tmp22 SR_ESD
========================================================================


operation group: 2889/3980
    cemit_io_reg_tmp24 = NOT cemit_io_reg_tmp23 SDI
========================================================================


operation group: 2890/3980
    cemit_io_reg_tmp25 = NOT cemit_io_reg_tmp24 HIA_DUMMY
========================================================================


operation group: 2891/3980
    cemit_io_reg = NOT cemit_io_reg_tmp25 SDI_2
========================================================================


operation group: 2892/3980
    cemit_io_mac = SELECT -interact BJTEDMY cemit_io_reg
========================================================================


operation group: 2893/3980
    cemit_io_i1_mac = AREA cemit_io_mac -ltgt 1.449515 1.449517
========================================================================


operation group: 2894/3980
    cemit_io_i2_mac = AREA cemit_io_mac -ltgt 4.712747 4.712749
========================================================================


operation group: 2895/3980
    emit_p_reg = SELECT -interact emit_reg NW
========================================================================


operation group: 2896/3980
    cemit_io_p_reg_tmp01 = AND emit_p_reg DNW
========================================================================


operation group: 2897/3980
    cemit_io_p_reg_tmp02 = AND cemit_io_p_reg_tmp01 OD
========================================================================


operation group: 2898/3980
    cemit_io_p_reg_tmp03 = NOT cemit_io_p_reg_tmp02 NT_N
========================================================================


operation group: 2899/3980
    cemit_io_p_reg_tmp04 = AND cemit_io_p_reg_tmp03 OD12
========================================================================


operation group: 2900/3980
    cemit_io_p_reg_tmp05 = NOT cemit_io_p_reg_tmp04 VTEL_Ni
========================================================================


operation group: 2901/3980
    cemit_io_p_reg_tmp06 = NOT cemit_io_p_reg_tmp05 VTEL_Pi
========================================================================


operation group: 2902/3980
    cemit_io_p_reg_tmp07 = NOT cemit_io_p_reg_tmp06 VTUL_Ni
========================================================================


operation group: 2903/3980
    cemit_io_p_reg_tmp08 = NOT cemit_io_p_reg_tmp07 VTUL_Pi
========================================================================


operation group: 2904/3980
    cemit_io_p_reg_tmp09 = NOT cemit_io_p_reg_tmp08 VTL_Ni
========================================================================


operation group: 2905/3980
    cemit_io_p_reg_tmp10 = NOT cemit_io_p_reg_tmp09 VTL_Pi
========================================================================


operation group: 2906/3980
    cemit_io_p_reg_tmp11 = NOT cemit_io_p_reg_tmp10 VTS_Ni
========================================================================


operation group: 2907/3980
    cemit_io_p_reg_tmp12 = NOT cemit_io_p_reg_tmp11 VTS_Pi
========================================================================


operation group: 2908/3980
    cemit_io_p_reg_tmp13 = NOT cemit_io_p_reg_tmp12 VTULN_LL
========================================================================


operation group: 2909/3980
    cemit_io_p_reg_tmp14 = NOT cemit_io_p_reg_tmp13 VTULP_LL
========================================================================


operation group: 2910/3980
    cemit_io_p_reg_tmp15 = NOT cemit_io_p_reg_tmp14 VTLN_LL
========================================================================


operation group: 2911/3980
    cemit_io_p_reg_tmp16 = NOT cemit_io_p_reg_tmp15 VTLP_LL
========================================================================


operation group: 2912/3980
    cemit_io_p_reg_tmp17 = NOT cemit_io_p_reg_tmp16 NPi
========================================================================


operation group: 2913/3980
    cemit_io_p_reg_tmp18 = AND cemit_io_p_reg_tmp17 PPi
========================================================================


operation group: 2914/3980
    cemit_io_p_reg_tmp19 = NOT cemit_io_p_reg_tmp18 VAR
========================================================================


operation group: 2915/3980
    cemit_io_p_reg_tmp20 = AND cemit_io_p_reg_tmp19 IBJTDMY
========================================================================


operation group: 2916/3980
    cemit_io_p_reg_tmp21 = NOT cemit_io_p_reg_tmp20 DIODMY
========================================================================


operation group: 2917/3980
    cemit_io_p_reg_tmp22 = NOT cemit_io_p_reg_tmp21 SR_ESD
========================================================================


operation group: 2918/3980
    cemit_io_p_reg_tmp23 = NOT cemit_io_p_reg_tmp22 SDI
========================================================================


operation group: 2919/3980
    cemit_io_p_reg_tmp24 = NOT cemit_io_p_reg_tmp23 HIA_DUMMY
========================================================================


operation group: 2920/3980
    cemit_io_p_reg = NOT cemit_io_p_reg_tmp24 SDI_2
========================================================================


operation group: 2921/3980
    cemit_io_p_mac = SELECT -interact BJTEDMY cemit_io_p_reg
========================================================================


operation group: 2922/3980
    cemit_io_p1_mac = AREA cemit_io_p_mac -ltgt 2.495791 2.495793
========================================================================


operation group: 2923/3980
    mt0res_a = SELECT -interact mt0res1d M0_Ai2
========================================================================


operation group: 2924/3980
    mt0res_b = SELECT -interact mt0res1d M0_Bi2
========================================================================


operation group: 2925/3980
    mt1res_a = SELECT -interact mt1res1b M1_Ai
========================================================================


operation group: 2926/3980
    mt1res_b = SELECT -interact mt1res1b M1_Bi
========================================================================


operation group: 2927/3980
    mt2res_a = SELECT -interact mt2res1b M2_Ai
========================================================================


operation group: 2928/3980
    mt2res_b = SELECT -interact mt2res1b M2_Bi
========================================================================


operation group: 2929/3980
    mt2res_noab = SELECT -interact mt2res1b M2i
========================================================================


operation group: 2930/3980
    mt3res_a = SELECT -interact mt3res1b M3_Ai
========================================================================


operation group: 2931/3980
    mt3res_b = SELECT -interact mt3res1b M3_Bi
========================================================================


operation group: 2932/3980
    mt3res_noab = SELECT -interact mt3res1b M3i
========================================================================


operation group: 2933/3980
    mt4res_a = SELECT -interact mt4res1b M4_Ai
========================================================================


operation group: 2934/3980
    mt4res_b = SELECT -interact mt4res1b M4_Bi
========================================================================


operation group: 2935/3980
    mt4res_noab = SELECT -interact mt4res1b M4i
========================================================================


operation group: 2936/3980
    mt5res_a = SELECT -interact mt5res1b M5_Ai
========================================================================


operation group: 2937/3980
    mt5res_b = SELECT -interact mt5res1b M5_Bi
========================================================================


operation group: 2938/3980
    mt5res_noab = SELECT -interact mt5res1b M5i
========================================================================


operation group: 2939/3980
    mt6res_a = SELECT -interact mt6res1b M6_Ai
========================================================================


operation group: 2940/3980
    mt6res_b = SELECT -interact mt6res1b M6_Bi
========================================================================


operation group: 2941/3980
    mt6res_noab = SELECT -interact mt6res1b M6i
========================================================================


operation group: 2942/3980
    mt7res_a = SELECT -interact mt7res1b M7_Ai
========================================================================


operation group: 2943/3980
    mt7res_b = SELECT -interact mt7res1b M7_Bi
========================================================================


operation group: 2944/3980
    mt7res_noab = SELECT -interact mt7res1b M7i
========================================================================


operation group: 2945/3980
    mt8res_a = SELECT -interact mt8res1b M8_Ai
========================================================================


operation group: 2946/3980
    mt8res_b = SELECT -interact mt8res1b M8_Bi
========================================================================


operation group: 2947/3980
    mt8res_noab = SELECT -interact mt8res1b M8i
========================================================================


operation group: 2948/3980
    mt9res_a = SELECT -interact mt9res1b M9_Ai
========================================================================


operation group: 2949/3980
    mt9res_b = SELECT -interact mt9res1b M9_Bi
========================================================================


operation group: 2950/3980
    mt9res_noab = SELECT -interact mt9res1b M9i
========================================================================


operation group: 2951/3980
    mt10res_a = SELECT -interact mt10res1b M10_Ai
========================================================================


operation group: 2952/3980
    mt10res_b = SELECT -interact mt10res1b M10_Bi
========================================================================


operation group: 2953/3980
    mt10res_noab = SELECT -interact mt10res1b M10i
========================================================================


operation group: 2954/3980
    mt11res_a = SELECT -interact mt11res1b M11_Ai
========================================================================


operation group: 2955/3980
    mt11res_b = SELECT -interact mt11res1b M11_Bi
========================================================================


operation group: 2956/3980
    mt11res_noab = SELECT -interact mt11res1b M11i
========================================================================


operation group: 2957/3980
    mt12res_a = SELECT -interact mt12res1b M12_Ai
========================================================================


operation group: 2958/3980
    mt12res_b = SELECT -interact mt12res1b M12_Bi
========================================================================


operation group: 2959/3980
    mt12res_noab = SELECT -interact mt12res1b M12i
========================================================================


operation group: 2960/3980
    mt13res_a = SELECT -interact mt13res1b M13_Ai
========================================================================


operation group: 2961/3980
    mt13res_b = SELECT -interact mt13res1b M13_Bi
========================================================================


operation group: 2962/3980
    mt13res_noab = SELECT -interact mt13res1b M13i
========================================================================


operation group: 2963/3980
    mt14res_a = SELECT -interact mt14res1b M14_Ai
========================================================================


operation group: 2964/3980
    mt14res_b = SELECT -interact mt14res1b M14_Bi
========================================================================


operation group: 2965/3980
    mt14res_noab = SELECT -interact mt14res1b M14i
========================================================================


operation group: 2966/3980
    mt15res_a = SELECT -interact mt15res1b M15_Ai
========================================================================


operation group: 2967/3980
    mt15res_b = SELECT -interact mt15res1b M15_Bi
========================================================================


operation group: 2968/3980
    mt15res_noab = SELECT -interact mt15res1b M15i
========================================================================


operation group: 2969/3980
    mt16res_a = SELECT -interact mt16res1b M16_Ai
========================================================================


operation group: 2970/3980
    mt16res_b = SELECT -interact mt16res1b M16_Bi
========================================================================


operation group: 2971/3980
    mt16res_noab = SELECT -interact mt16res1b M16i
========================================================================


operation group: 2972/3980
    shdmim_reg1 = AND TPCDMY_AP BPCi
========================================================================


operation group: 2973/3980
    shdmim_reg2 = SELECT -interact shdmim_reg1 MPCi
========================================================================


operation group: 2974/3980
    shdmim_reg3 = SELECT -interact shdmim_reg2 TPCi
========================================================================


operation group: 2975/3980
    shdmim_reg4 = SELECT -interact shdmim_reg3 BPC_O
========================================================================


operation group: 2976/3980
    shdmim_reg5 = SELECT -interact shdmim_reg4 MPC_O
========================================================================


operation group: 2977/3980
    shdmim_reg6 = SELECT -interact shdmim_reg5 TPC_O
========================================================================


operation group: 2978/3980
    shdmim_reg = SELECT -interact shdmim_reg6 TPCDMY_AP2 -not
========================================================================


operation group: 2979/3980
    fhdmim_reg1 = AND TPCDMY_AP TPCDMY_AP2
========================================================================


operation group: 2980/3980
    fhdmim_reg2 = AND fhdmim_reg1 BPCi
========================================================================


operation group: 2981/3980
    fhdmim_reg3 = SELECT -interact fhdmim_reg2 MPCi
========================================================================


operation group: 2982/3980
    fhdmim_reg4 = SELECT -interact fhdmim_reg3 BPC_O
========================================================================


operation group: 2983/3980
    fhdmim_reg5 = SELECT -interact fhdmim_reg4 MPC_O
========================================================================


operation group: 2984/3980
    fhdmim_reg6 = SELECT -interact fhdmim_reg5 TPCi -not
========================================================================


operation group: 2985/3980
    fhdmim_reg = SELECT -interact fhdmim_reg6 TPC_O -not
========================================================================


operation group: 2986/3980
    cmom0_reg0 = SELECT -interact MOMDMY0 RTMOMDMY
========================================================================


operation group: 2987/3980
    cmom0_reg1 = SELECT -interact cmom0_reg0 MOMDMY_MX -not
========================================================================


operation group: 2988/3980
    cmom0_reg2 = SELECT -interact cmom0_reg1 RFDMY -not
========================================================================


operation group: 2989/3980
    cmom0_reg = SELECT -interact cmom0_reg2 MOMDMY_2T -not
========================================================================


operation group: 2990/3980
    MOMDMY_NW = OR MOMDMY_NWi MOMDMY_NW2i
========================================================================


operation group: 2991/3980
    cmom0_reg_psub = SELECT -interact cmom0_reg MOMDMY_NW -not
    cmom0_reg_nw = SELECT -interact cmom0_reg MOMDMY_NW
========================================================================


operation group: 2992/3980
    cmom0_reg_2t = SELECT -interact cmom0_reg1 MOMDMY_2T
========================================================================


operation group: 2993/3980
    cmom0_mx_reg0 = SELECT -interact MOMDMY_MX RTMOMDMY
========================================================================


operation group: 2994/3980
    cmom0_mx_reg1 = SELECT -interact cmom0_mx_reg0 MOMDMY0
========================================================================


operation group: 2995/3980
    cmom0_mx_reg_4t = SELECT -interact cmom0_mx_reg1 MOMDMY_2T
    cmom0_mx_reg3 = SELECT -interact cmom0_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 2996/3980
    cmom0_mx_reg_4t_a = SELECT -interact cmom0_mx_reg_4t mom0p1_a
========================================================================


operation group: 2997/3980
    cmom0_mx_reg_4t_b = SELECT -interact cmom0_mx_reg_4t mom0p1_b
========================================================================


operation group: 2998/3980
    cmom0_mx_reg_nw = SELECT -interact cmom0_mx_reg3 MOMDMY_NW
    cmom0_mx_reg_psub = SELECT -interact cmom0_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 2999/3980
    cmom0_mx_reg_nw_a = SELECT -interact cmom0_mx_reg_nw mom0p1_a
========================================================================


operation group: 3000/3980
    cmom0_mx_reg_nw_b = SELECT -interact cmom0_mx_reg_nw mom0p1_b
========================================================================


operation group: 3001/3980
    cmom0_mx_reg_psub_a = SELECT -interact cmom0_mx_reg_psub mom0p1_a
========================================================================


operation group: 3002/3980
    cmom0_mx_reg_psub_b = SELECT -interact cmom0_mx_reg_psub mom0p1_b
========================================================================


operation group: 3003/3980
    cmom0_rf_reg1 = SELECT -interact MOMDMY0 RFDMY
========================================================================


operation group: 3004/3980
    cmom0_rf_reg3 = SELECT -interact cmom0_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3005/3980
    cmom0_rf_reg4 = SELECT -interact cmom0_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3006/3980
    cmom0_rf_reg_psub = SELECT -interact cmom0_rf_reg4 MOMDMY_NW -not
    cmom0_rf_reg_nw = SELECT -interact cmom0_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3007/3980
    MOM_field0 = AND metal0i MOMDMY0
========================================================================


operation group: 3008/3980
    MOMDMY_start1_tmp0 = SELECT -interact MOMDMY1 MOM_field0 -not
========================================================================


operation group: 3009/3980
    cmom1_reg0 = SELECT -interact MOMDMY_start1_tmp0 RTMOMDMY
========================================================================


operation group: 3010/3980
    cmom1_reg1 = SELECT -interact cmom1_reg0 MOMDMY_MX -not
========================================================================


operation group: 3011/3980
    cmom1_reg2 = SELECT -interact cmom1_reg1 RFDMY -not
========================================================================


operation group: 3012/3980
    cmom1_reg = SELECT -interact cmom1_reg2 MOMDMY_2T -not
========================================================================


operation group: 3013/3980
    cmom1_reg_psub = SELECT -interact cmom1_reg MOMDMY_NW -not
    cmom1_reg_nw = SELECT -interact cmom1_reg MOMDMY_NW
========================================================================


operation group: 3014/3980
    cmom1_reg_2t = SELECT -interact cmom1_reg1 MOMDMY_2T
========================================================================


operation group: 3015/3980
    cmom1_mx_reg1 = SELECT -interact cmom0_mx_reg0 MOMDMY_start1_tmp0
========================================================================


operation group: 3016/3980
    cmom1_mx_reg_4t = SELECT -interact cmom1_mx_reg1 MOMDMY_2T
    cmom1_mx_reg3 = SELECT -interact cmom1_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3017/3980
    cmom1_mx_reg_4t_a = SELECT -interact cmom1_mx_reg_4t mom1p1_a
========================================================================


operation group: 3018/3980
    cmom1_mx_reg_4t_b = SELECT -interact cmom1_mx_reg_4t mom1p1_b
========================================================================


operation group: 3019/3980
    cmom1_mx_reg_nw = SELECT -interact cmom1_mx_reg3 MOMDMY_NW
    cmom1_mx_reg_psub = SELECT -interact cmom1_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3020/3980
    cmom1_mx_reg_nw_a = SELECT -interact cmom1_mx_reg_nw mom1p1_a
========================================================================


operation group: 3021/3980
    cmom1_mx_reg_nw_b = SELECT -interact cmom1_mx_reg_nw mom1p1_b
========================================================================


operation group: 3022/3980
    cmom1_mx_reg_psub_a = SELECT -interact cmom1_mx_reg_psub mom1p1_a
========================================================================


operation group: 3023/3980
    cmom1_mx_reg_psub_b = SELECT -interact cmom1_mx_reg_psub mom1p1_b
========================================================================


operation group: 3024/3980
    cmom1_rf_reg1 = SELECT -interact MOMDMY_start1_tmp0 RFDMY
========================================================================


operation group: 3025/3980
    cmom1_rf_reg3 = SELECT -interact cmom1_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3026/3980
    cmom1_rf_reg4 = SELECT -interact cmom1_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3027/3980
    cmom1_rf_reg_psub = SELECT -interact cmom1_rf_reg4 MOMDMY_NW -not
    cmom1_rf_reg_nw = SELECT -interact cmom1_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3028/3980
    mom2_0 = SELECT -interact MOMDMY2 MOM_field0 -not
========================================================================


operation group: 3029/3980
    MOM_field1 = AND metal1i MOMDMY1
========================================================================


operation group: 3030/3980
    mom2_1 = SELECT -interact mom2_0 MOM_field1 -not
========================================================================


operation group: 3031/3980
    cmom2_reg0 = SELECT -interact mom2_1 RTMOMDMY
========================================================================


operation group: 3032/3980
    cmom2_reg1 = SELECT -interact cmom2_reg0 MOMDMY_MX -not
========================================================================


operation group: 3033/3980
    cmom2_reg2 = SELECT -interact cmom2_reg1 RFDMY -not
========================================================================


operation group: 3034/3980
    cmom2_reg = SELECT -interact cmom2_reg2 MOMDMY_2T -not
========================================================================


operation group: 3035/3980
    cmom2_reg_psub1 = SELECT -interact cmom2_reg MOMDMY_NW -not
    cmom2_reg_nw1 = SELECT -interact cmom2_reg MOMDMY_NW
========================================================================


operation group: 3036/3980
    cmom2_reg_psub_non = SELECT -interact cmom2_reg_psub1 M2
========================================================================


operation group: 3037/3980
    cmom2_reg_psub = NOT cmom2_reg_psub1 cmom2_reg_psub_non
========================================================================


operation group: 3038/3980
    cmom2_reg_nw_non = SELECT -interact cmom2_reg_nw1 M2
========================================================================


operation group: 3039/3980
    cmom2_reg_nw = NOT cmom2_reg_nw1 cmom2_reg_nw_non
========================================================================


operation group: 3040/3980
    cmom2_reg3 = SELECT -interact cmom2_reg1 MOMDMY_2T
========================================================================


operation group: 3041/3980
    cmom2_reg_2t_non = SELECT -interact cmom2_reg3 M2
========================================================================


operation group: 3042/3980
    cmom2_reg_2t = NOT cmom2_reg3 cmom2_reg_2t_non
========================================================================


operation group: 3043/3980
    cmom2_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom2_1
========================================================================


operation group: 3044/3980
    cmom2_mx_reg_4t = SELECT -interact cmom2_mx_reg1 MOMDMY_2T
    cmom2_mx_reg3 = SELECT -interact cmom2_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3045/3980
    cmom2_mx_reg_4t_non = SELECT -interact cmom2_mx_reg_4t mom2p1
========================================================================


operation group: 3046/3980
    cmom2_mx_reg_4t_a = SELECT -interact cmom2_mx_reg_4t mom2p1_a
========================================================================


operation group: 3047/3980
    cmom2_mx_reg_4t_b = SELECT -interact cmom2_mx_reg_4t mom2p1_b
========================================================================


operation group: 3048/3980
    cmom2_mx_reg_nw = SELECT -interact cmom2_mx_reg3 MOMDMY_NW
    cmom2_mx_reg_psub = SELECT -interact cmom2_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3049/3980
    cmom2_mx_reg_nw_a = SELECT -interact cmom2_mx_reg_nw mom2p1_a
========================================================================


operation group: 3050/3980
    cmom2_mx_reg_nw_b = SELECT -interact cmom2_mx_reg_nw mom2p1_b
========================================================================


operation group: 3051/3980
    cmom2_mx_reg_nw_non = SELECT -interact cmom2_mx_reg_nw mom2p1
========================================================================


operation group: 3052/3980
    cmom2_mx_reg_psub_a = SELECT -interact cmom2_mx_reg_psub mom2p1_a
========================================================================


operation group: 3053/3980
    cmom2_mx_reg_psub_b = SELECT -interact cmom2_mx_reg_psub mom2p1_b
========================================================================


operation group: 3054/3980
    cmom2_mx_reg_psub_non = SELECT -interact cmom2_mx_reg_psub mom2p1
========================================================================


operation group: 3055/3980
    cmom2_rf_reg1 = SELECT -interact mom2_1 RFDMY
========================================================================


operation group: 3056/3980
    cmom2_rf_reg3 = SELECT -interact cmom2_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3057/3980
    cmom2_rf_reg4 = SELECT -interact cmom2_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3058/3980
    cmom2_rf_reg_psub1 = SELECT -interact cmom2_rf_reg4 MOMDMY_NW -not
    cmom2_rf_reg_nw1 = SELECT -interact cmom2_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3059/3980
    cmom2_rf_reg_psub_non = SELECT -interact cmom2_rf_reg_psub1 M2
========================================================================


operation group: 3060/3980
    cmom2_rf_reg_psub = NOT cmom2_rf_reg_psub1 cmom2_rf_reg_psub_non
========================================================================


operation group: 3061/3980
    cmom2_rf_reg_nw_non = SELECT -interact cmom2_rf_reg_nw1 M2
========================================================================


operation group: 3062/3980
    cmom2_rf_reg_nw = NOT cmom2_rf_reg_nw1 cmom2_rf_reg_nw_non
========================================================================


operation group: 3063/3980
    mom3_0 = SELECT -interact MOMDMY3 MOM_field0 -not
========================================================================


operation group: 3064/3980
    mom3_1 = SELECT -interact mom3_0 MOM_field1 -not
========================================================================


operation group: 3065/3980
    MOM_field2 = AND metal2i MOMDMY2
========================================================================


operation group: 3066/3980
    mom3_2 = SELECT -interact mom3_1 MOM_field2 -not
========================================================================


operation group: 3067/3980
    cmom3_reg0 = SELECT -interact mom3_2 RTMOMDMY
========================================================================


operation group: 3068/3980
    cmom3_reg1 = SELECT -interact cmom3_reg0 MOMDMY_MX -not
========================================================================


operation group: 3069/3980
    cmom3_reg2 = SELECT -interact cmom3_reg1 RFDMY -not
========================================================================


operation group: 3070/3980
    cmom3_reg = SELECT -interact cmom3_reg2 MOMDMY_2T -not
========================================================================


operation group: 3071/3980
    cmom3_reg_psub1 = SELECT -interact cmom3_reg MOMDMY_NW -not
    cmom3_reg_nw1 = SELECT -interact cmom3_reg MOMDMY_NW
========================================================================


operation group: 3072/3980
    cmom3_reg_psub_non = SELECT -interact cmom3_reg_psub1 M3
========================================================================


operation group: 3073/3980
    cmom3_reg_psub = NOT cmom3_reg_psub1 cmom3_reg_psub_non
========================================================================


operation group: 3074/3980
    cmom3_reg_nw_non = SELECT -interact cmom3_reg_nw1 M3
========================================================================


operation group: 3075/3980
    cmom3_reg_nw = NOT cmom3_reg_nw1 cmom3_reg_nw_non
========================================================================


operation group: 3076/3980
    cmom3_reg3 = SELECT -interact cmom3_reg1 MOMDMY_2T
========================================================================


operation group: 3077/3980
    cmom3_reg_2t_non = SELECT -interact cmom3_reg3 M3
========================================================================


operation group: 3078/3980
    cmom3_reg_2t = NOT cmom3_reg3 cmom3_reg_2t_non
========================================================================


operation group: 3079/3980
    cmom3_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom3_2
========================================================================


operation group: 3080/3980
    cmom3_mx_reg_4t = SELECT -interact cmom3_mx_reg1 MOMDMY_2T
    cmom3_mx_reg3 = SELECT -interact cmom3_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3081/3980
    cmom3_mx_reg_4t_non = SELECT -interact cmom3_mx_reg_4t mom3p1
========================================================================


operation group: 3082/3980
    cmom3_mx_reg_4t_a = SELECT -interact cmom3_mx_reg_4t mom3p1_a
========================================================================


operation group: 3083/3980
    cmom3_mx_reg_4t_b = SELECT -interact cmom3_mx_reg_4t mom3p1_b
========================================================================


operation group: 3084/3980
    cmom3_mx_reg_nw = SELECT -interact cmom3_mx_reg3 MOMDMY_NW
    cmom3_mx_reg_psub = SELECT -interact cmom3_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3085/3980
    cmom3_mx_reg_nw_a = SELECT -interact cmom3_mx_reg_nw mom3p1_a
========================================================================


operation group: 3086/3980
    cmom3_mx_reg_nw_b = SELECT -interact cmom3_mx_reg_nw mom3p1_b
========================================================================


operation group: 3087/3980
    cmom3_mx_reg_nw_non = SELECT -interact cmom3_mx_reg_nw mom3p1
========================================================================


operation group: 3088/3980
    cmom3_mx_reg_psub_a = SELECT -interact cmom3_mx_reg_psub mom3p1_a
========================================================================


operation group: 3089/3980
    cmom3_mx_reg_psub_b = SELECT -interact cmom3_mx_reg_psub mom3p1_b
========================================================================


operation group: 3090/3980
    cmom3_mx_reg_psub_non = SELECT -interact cmom3_mx_reg_psub mom3p1
========================================================================


operation group: 3091/3980
    cmom3_rf_reg1 = SELECT -interact mom3_2 RFDMY
========================================================================


operation group: 3092/3980
    cmom3_rf_reg3 = SELECT -interact cmom3_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3093/3980
    cmom3_rf_reg4 = SELECT -interact cmom3_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3094/3980
    cmom3_rf_reg_psub1 = SELECT -interact cmom3_rf_reg4 MOMDMY_NW -not
    cmom3_rf_reg_nw1 = SELECT -interact cmom3_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3095/3980
    cmom3_rf_reg_psub_non = SELECT -interact cmom3_rf_reg_psub1 M3
========================================================================


operation group: 3096/3980
    cmom3_rf_reg_psub = NOT cmom3_rf_reg_psub1 cmom3_rf_reg_psub_non
========================================================================


operation group: 3097/3980
    cmom3_rf_reg_nw_non = SELECT -interact cmom3_rf_reg_nw1 M3
========================================================================


operation group: 3098/3980
    cmom3_rf_reg_nw = NOT cmom3_rf_reg_nw1 cmom3_rf_reg_nw_non
========================================================================


operation group: 3099/3980
    mom4_0 = SELECT -interact MOMDMY4 MOM_field0 -not
========================================================================


operation group: 3100/3980
    mom4_1 = SELECT -interact mom4_0 MOM_field1 -not
========================================================================


operation group: 3101/3980
    mom4_2 = SELECT -interact mom4_1 MOM_field2 -not
========================================================================


operation group: 3102/3980
    MOM_field3 = AND metal3i MOMDMY3
========================================================================


operation group: 3103/3980
    mom4_3 = SELECT -interact mom4_2 MOM_field3 -not
========================================================================


operation group: 3104/3980
    cmom4_reg0 = SELECT -interact mom4_3 RTMOMDMY
========================================================================


operation group: 3105/3980
    cmom4_reg1 = SELECT -interact cmom4_reg0 MOMDMY_MX -not
========================================================================


operation group: 3106/3980
    cmom4_reg2 = SELECT -interact cmom4_reg1 RFDMY -not
========================================================================


operation group: 3107/3980
    cmom4_reg = SELECT -interact cmom4_reg2 MOMDMY_2T -not
========================================================================


operation group: 3108/3980
    cmom4_reg_psub1 = SELECT -interact cmom4_reg MOMDMY_NW -not
    cmom4_reg_nw1 = SELECT -interact cmom4_reg MOMDMY_NW
========================================================================


operation group: 3109/3980
    cmom4_reg_psub_non = SELECT -interact cmom4_reg_psub1 M4
========================================================================


operation group: 3110/3980
    cmom4_reg_psub = NOT cmom4_reg_psub1 cmom4_reg_psub_non
========================================================================


operation group: 3111/3980
    cmom4_reg_nw_non = SELECT -interact cmom4_reg_nw1 M4
========================================================================


operation group: 3112/3980
    cmom4_reg_nw = NOT cmom4_reg_nw1 cmom4_reg_nw_non
========================================================================


operation group: 3113/3980
    cmom4_reg3 = SELECT -interact cmom4_reg1 MOMDMY_2T
========================================================================


operation group: 3114/3980
    cmom4_reg_2t_non = SELECT -interact cmom4_reg3 M4
========================================================================


operation group: 3115/3980
    cmom4_reg_2t = NOT cmom4_reg3 cmom4_reg_2t_non
========================================================================


operation group: 3116/3980
    cmom4_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom4_3
========================================================================


operation group: 3117/3980
    cmom4_mx_reg_4t = SELECT -interact cmom4_mx_reg1 MOMDMY_2T
    cmom4_mx_reg3 = SELECT -interact cmom4_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3118/3980
    cmom4_mx_reg_4t_non = SELECT -interact cmom4_mx_reg_4t mom4p1
========================================================================


operation group: 3119/3980
    cmom4_mx_reg_4t_a = SELECT -interact cmom4_mx_reg_4t mom4p1_a
========================================================================


operation group: 3120/3980
    cmom4_mx_reg_4t_b = SELECT -interact cmom4_mx_reg_4t mom4p1_b
========================================================================


operation group: 3121/3980
    cmom4_mx_reg_nw = SELECT -interact cmom4_mx_reg3 MOMDMY_NW
    cmom4_mx_reg_psub = SELECT -interact cmom4_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3122/3980
    cmom4_mx_reg_nw_a = SELECT -interact cmom4_mx_reg_nw mom4p1_a
========================================================================


operation group: 3123/3980
    cmom4_mx_reg_nw_b = SELECT -interact cmom4_mx_reg_nw mom4p1_b
========================================================================


operation group: 3124/3980
    cmom4_mx_reg_nw_non = SELECT -interact cmom4_mx_reg_nw mom4p1
========================================================================


operation group: 3125/3980
    cmom4_mx_reg_psub_a = SELECT -interact cmom4_mx_reg_psub mom4p1_a
========================================================================


operation group: 3126/3980
    cmom4_mx_reg_psub_b = SELECT -interact cmom4_mx_reg_psub mom4p1_b
========================================================================


operation group: 3127/3980
    cmom4_mx_reg_psub_non = SELECT -interact cmom4_mx_reg_psub mom4p1
========================================================================


operation group: 3128/3980
    cmom4_rf_reg1 = SELECT -interact mom4_3 RFDMY
========================================================================


operation group: 3129/3980
    cmom4_rf_reg3 = SELECT -interact cmom4_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3130/3980
    cmom4_rf_reg4 = SELECT -interact cmom4_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3131/3980
    cmom4_rf_reg_psub1 = SELECT -interact cmom4_rf_reg4 MOMDMY_NW -not
    cmom4_rf_reg_nw1 = SELECT -interact cmom4_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3132/3980
    cmom4_rf_reg_psub_non = SELECT -interact cmom4_rf_reg_psub1 M4
========================================================================


operation group: 3133/3980
    cmom4_rf_reg_psub = NOT cmom4_rf_reg_psub1 cmom4_rf_reg_psub_non
========================================================================


operation group: 3134/3980
    cmom4_rf_reg_nw_non = SELECT -interact cmom4_rf_reg_nw1 M4
========================================================================


operation group: 3135/3980
    cmom4_rf_reg_nw = NOT cmom4_rf_reg_nw1 cmom4_rf_reg_nw_non
========================================================================


operation group: 3136/3980
    mom5_0 = SELECT -interact MOMDMY5 MOM_field0 -not
========================================================================


operation group: 3137/3980
    mom5_1 = SELECT -interact mom5_0 MOM_field1 -not
========================================================================


operation group: 3138/3980
    mom5_2 = SELECT -interact mom5_1 MOM_field2 -not
========================================================================


operation group: 3139/3980
    mom5_3 = SELECT -interact mom5_2 MOM_field3 -not
========================================================================


operation group: 3140/3980
    MOM_field4 = AND metal4i MOMDMY4
========================================================================


operation group: 3141/3980
    mom5_4 = SELECT -interact mom5_3 MOM_field4 -not
========================================================================


operation group: 3142/3980
    cmom5_reg0 = SELECT -interact mom5_4 RTMOMDMY
========================================================================


operation group: 3143/3980
    cmom5_reg1 = SELECT -interact cmom5_reg0 MOMDMY_MX -not
========================================================================


operation group: 3144/3980
    cmom5_reg2 = SELECT -interact cmom5_reg1 RFDMY -not
========================================================================


operation group: 3145/3980
    cmom5_reg = SELECT -interact cmom5_reg2 MOMDMY_2T -not
========================================================================


operation group: 3146/3980
    cmom5_reg_psub1 = SELECT -interact cmom5_reg MOMDMY_NW -not
    cmom5_reg_nw1 = SELECT -interact cmom5_reg MOMDMY_NW
========================================================================


operation group: 3147/3980
    cmom5_reg_psub_non = SELECT -interact cmom5_reg_psub1 M5
========================================================================


operation group: 3148/3980
    cmom5_reg_psub = NOT cmom5_reg_psub1 cmom5_reg_psub_non
========================================================================


operation group: 3149/3980
    cmom5_reg_nw_non = SELECT -interact cmom5_reg_nw1 M5
========================================================================


operation group: 3150/3980
    cmom5_reg_nw = NOT cmom5_reg_nw1 cmom5_reg_nw_non
========================================================================


operation group: 3151/3980
    cmom5_reg3 = SELECT -interact cmom5_reg1 MOMDMY_2T
========================================================================


operation group: 3152/3980
    cmom5_reg_2t_non = SELECT -interact cmom5_reg3 M5
========================================================================


operation group: 3153/3980
    cmom5_reg_2t = NOT cmom5_reg3 cmom5_reg_2t_non
========================================================================


operation group: 3154/3980
    cmom5_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom5_4
========================================================================


operation group: 3155/3980
    cmom5_mx_reg_4t = SELECT -interact cmom5_mx_reg1 MOMDMY_2T
    cmom5_mx_reg3 = SELECT -interact cmom5_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3156/3980
    cmom5_mx_reg_4t_non = SELECT -interact cmom5_mx_reg_4t mom5p1
========================================================================


operation group: 3157/3980
    cmom5_mx_reg_4t_a = SELECT -interact cmom5_mx_reg_4t mom5p1_a
========================================================================


operation group: 3158/3980
    cmom5_mx_reg_4t_b = SELECT -interact cmom5_mx_reg_4t mom5p1_b
========================================================================


operation group: 3159/3980
    cmom5_mx_reg_nw = SELECT -interact cmom5_mx_reg3 MOMDMY_NW
    cmom5_mx_reg_psub = SELECT -interact cmom5_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3160/3980
    cmom5_mx_reg_nw_a = SELECT -interact cmom5_mx_reg_nw mom5p1_a
========================================================================


operation group: 3161/3980
    cmom5_mx_reg_nw_b = SELECT -interact cmom5_mx_reg_nw mom5p1_b
========================================================================


operation group: 3162/3980
    cmom5_mx_reg_nw_non = SELECT -interact cmom5_mx_reg_nw mom5p1
========================================================================


operation group: 3163/3980
    cmom5_mx_reg_psub_a = SELECT -interact cmom5_mx_reg_psub mom5p1_a
========================================================================


operation group: 3164/3980
    cmom5_mx_reg_psub_b = SELECT -interact cmom5_mx_reg_psub mom5p1_b
========================================================================


operation group: 3165/3980
    cmom5_mx_reg_psub_non = SELECT -interact cmom5_mx_reg_psub mom5p1
========================================================================


operation group: 3166/3980
    cmom5_rf_reg1 = SELECT -interact mom5_4 RFDMY
========================================================================


operation group: 3167/3980
    cmom5_rf_reg3 = SELECT -interact cmom5_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3168/3980
    cmom5_rf_reg4 = SELECT -interact cmom5_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3169/3980
    cmom5_rf_reg_psub1 = SELECT -interact cmom5_rf_reg4 MOMDMY_NW -not
    cmom5_rf_reg_nw1 = SELECT -interact cmom5_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3170/3980
    cmom5_rf_reg_psub_non = SELECT -interact cmom5_rf_reg_psub1 M5
========================================================================


operation group: 3171/3980
    cmom5_rf_reg_psub = NOT cmom5_rf_reg_psub1 cmom5_rf_reg_psub_non
========================================================================


operation group: 3172/3980
    cmom5_rf_reg_nw_non = SELECT -interact cmom5_rf_reg_nw1 M5
========================================================================


operation group: 3173/3980
    cmom5_rf_reg_nw = NOT cmom5_rf_reg_nw1 cmom5_rf_reg_nw_non
========================================================================


operation group: 3174/3980
    mom6_0 = SELECT -interact MOMDMY6 MOM_field0 -not
========================================================================


operation group: 3175/3980
    mom6_1 = SELECT -interact mom6_0 MOM_field1 -not
========================================================================


operation group: 3176/3980
    mom6_2 = SELECT -interact mom6_1 MOM_field2 -not
========================================================================


operation group: 3177/3980
    mom6_3 = SELECT -interact mom6_2 MOM_field3 -not
========================================================================


operation group: 3178/3980
    mom6_4 = SELECT -interact mom6_3 MOM_field4 -not
========================================================================


operation group: 3179/3980
    MOM_field5 = AND metal5i MOMDMY5
========================================================================


operation group: 3180/3980
    mom6_5 = SELECT -interact mom6_4 MOM_field5 -not
========================================================================


operation group: 3181/3980
    cmom6_reg0 = SELECT -interact mom6_5 RTMOMDMY
========================================================================


operation group: 3182/3980
    cmom6_reg1 = SELECT -interact cmom6_reg0 MOMDMY_MX -not
========================================================================


operation group: 3183/3980
    cmom6_reg2 = SELECT -interact cmom6_reg1 RFDMY -not
========================================================================


operation group: 3184/3980
    cmom6_reg = SELECT -interact cmom6_reg2 MOMDMY_2T -not
========================================================================


operation group: 3185/3980
    cmom6_reg_psub1 = SELECT -interact cmom6_reg MOMDMY_NW -not
    cmom6_reg_nw1 = SELECT -interact cmom6_reg MOMDMY_NW
========================================================================


operation group: 3186/3980
    cmom6_reg_psub_non = SELECT -interact cmom6_reg_psub1 M6
========================================================================


operation group: 3187/3980
    cmom6_reg_psub = NOT cmom6_reg_psub1 cmom6_reg_psub_non
========================================================================


operation group: 3188/3980
    cmom6_reg_nw_non = SELECT -interact cmom6_reg_nw1 M6
========================================================================


operation group: 3189/3980
    cmom6_reg_nw = NOT cmom6_reg_nw1 cmom6_reg_nw_non
========================================================================


operation group: 3190/3980
    cmom6_reg3 = SELECT -interact cmom6_reg1 MOMDMY_2T
========================================================================


operation group: 3191/3980
    cmom6_reg_2t_non = SELECT -interact cmom6_reg3 M6
========================================================================


operation group: 3192/3980
    cmom6_reg_2t = NOT cmom6_reg3 cmom6_reg_2t_non
========================================================================


operation group: 3193/3980
    cmom6_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom6_5
========================================================================


operation group: 3194/3980
    cmom6_mx_reg_4t = SELECT -interact cmom6_mx_reg1 MOMDMY_2T
    cmom6_mx_reg3 = SELECT -interact cmom6_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3195/3980
    cmom6_mx_reg_4t_non = SELECT -interact cmom6_mx_reg_4t mom6p1
========================================================================


operation group: 3196/3980
    cmom6_mx_reg_4t_a = SELECT -interact cmom6_mx_reg_4t mom6p1_a
========================================================================


operation group: 3197/3980
    cmom6_mx_reg_4t_b = SELECT -interact cmom6_mx_reg_4t mom6p1_b
========================================================================


operation group: 3198/3980
    cmom6_mx_reg_nw = SELECT -interact cmom6_mx_reg3 MOMDMY_NW
    cmom6_mx_reg_psub = SELECT -interact cmom6_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3199/3980
    cmom6_mx_reg_nw_a = SELECT -interact cmom6_mx_reg_nw mom6p1_a
========================================================================


operation group: 3200/3980
    cmom6_mx_reg_nw_b = SELECT -interact cmom6_mx_reg_nw mom6p1_b
========================================================================


operation group: 3201/3980
    cmom6_mx_reg_nw_non = SELECT -interact cmom6_mx_reg_nw mom6p1
========================================================================


operation group: 3202/3980
    cmom6_mx_reg_psub_a = SELECT -interact cmom6_mx_reg_psub mom6p1_a
========================================================================


operation group: 3203/3980
    cmom6_mx_reg_psub_b = SELECT -interact cmom6_mx_reg_psub mom6p1_b
========================================================================


operation group: 3204/3980
    cmom6_mx_reg_psub_non = SELECT -interact cmom6_mx_reg_psub mom6p1
========================================================================


operation group: 3205/3980
    cmom6_rf_reg1 = SELECT -interact mom6_5 RFDMY
========================================================================


operation group: 3206/3980
    cmom6_rf_reg3 = SELECT -interact cmom6_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3207/3980
    cmom6_rf_reg4 = SELECT -interact cmom6_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3208/3980
    cmom6_rf_reg_psub1 = SELECT -interact cmom6_rf_reg4 MOMDMY_NW -not
    cmom6_rf_reg_nw1 = SELECT -interact cmom6_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3209/3980
    cmom6_rf_reg_psub_non = SELECT -interact cmom6_rf_reg_psub1 M6
========================================================================


operation group: 3210/3980
    cmom6_rf_reg_psub = NOT cmom6_rf_reg_psub1 cmom6_rf_reg_psub_non
========================================================================


operation group: 3211/3980
    cmom6_rf_reg_nw_non = SELECT -interact cmom6_rf_reg_nw1 M6
========================================================================


operation group: 3212/3980
    cmom6_rf_reg_nw = NOT cmom6_rf_reg_nw1 cmom6_rf_reg_nw_non
========================================================================


operation group: 3213/3980
    mom7_0 = SELECT -interact MOMDMY7 MOM_field0 -not
========================================================================


operation group: 3214/3980
    mom7_1 = SELECT -interact mom7_0 MOM_field1 -not
========================================================================


operation group: 3215/3980
    mom7_2 = SELECT -interact mom7_1 MOM_field2 -not
========================================================================


operation group: 3216/3980
    mom7_3 = SELECT -interact mom7_2 MOM_field3 -not
========================================================================


operation group: 3217/3980
    mom7_4 = SELECT -interact mom7_3 MOM_field4 -not
========================================================================


operation group: 3218/3980
    mom7_5 = SELECT -interact mom7_4 MOM_field5 -not
========================================================================


operation group: 3219/3980
    MOM_field6 = AND metal6i MOMDMY6
========================================================================


operation group: 3220/3980
    mom7_6 = SELECT -interact mom7_5 MOM_field6 -not
========================================================================


operation group: 3221/3980
    cmom7_reg0 = SELECT -interact mom7_6 RTMOMDMY
========================================================================


operation group: 3222/3980
    cmom7_reg1 = SELECT -interact cmom7_reg0 MOMDMY_MX -not
========================================================================


operation group: 3223/3980
    cmom7_reg2 = SELECT -interact cmom7_reg1 RFDMY -not
========================================================================


operation group: 3224/3980
    cmom7_reg = SELECT -interact cmom7_reg2 MOMDMY_2T -not
========================================================================


operation group: 3225/3980
    cmom7_reg_psub1 = SELECT -interact cmom7_reg MOMDMY_NW -not
    cmom7_reg_nw1 = SELECT -interact cmom7_reg MOMDMY_NW
========================================================================


operation group: 3226/3980
    cmom7_reg_psub_non = SELECT -interact cmom7_reg_psub1 M7
========================================================================


operation group: 3227/3980
    cmom7_reg_psub = NOT cmom7_reg_psub1 cmom7_reg_psub_non
========================================================================


operation group: 3228/3980
    cmom7_reg_nw_non = SELECT -interact cmom7_reg_nw1 M7
========================================================================


operation group: 3229/3980
    cmom7_reg_nw = NOT cmom7_reg_nw1 cmom7_reg_nw_non
========================================================================


operation group: 3230/3980
    cmom7_reg3 = SELECT -interact cmom7_reg1 MOMDMY_2T
========================================================================


operation group: 3231/3980
    cmom7_reg_2t_non = SELECT -interact cmom7_reg3 M7
========================================================================


operation group: 3232/3980
    cmom7_reg_2t = NOT cmom7_reg3 cmom7_reg_2t_non
========================================================================


operation group: 3233/3980
    cmom7_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom7_6
========================================================================


operation group: 3234/3980
    cmom7_mx_reg_4t = SELECT -interact cmom7_mx_reg1 MOMDMY_2T
    cmom7_mx_reg3 = SELECT -interact cmom7_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3235/3980
    cmom7_mx_reg_4t_non = SELECT -interact cmom7_mx_reg_4t mom7p1
========================================================================


operation group: 3236/3980
    cmom7_mx_reg_4t_a = SELECT -interact cmom7_mx_reg_4t mom7p1_a
========================================================================


operation group: 3237/3980
    cmom7_mx_reg_4t_b = SELECT -interact cmom7_mx_reg_4t mom7p1_b
========================================================================


operation group: 3238/3980
    cmom7_mx_reg_nw = SELECT -interact cmom7_mx_reg3 MOMDMY_NW
    cmom7_mx_reg_psub = SELECT -interact cmom7_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3239/3980
    cmom7_mx_reg_nw_a = SELECT -interact cmom7_mx_reg_nw mom7p1_a
========================================================================


operation group: 3240/3980
    cmom7_mx_reg_nw_b = SELECT -interact cmom7_mx_reg_nw mom7p1_b
========================================================================


operation group: 3241/3980
    cmom7_mx_reg_nw_non = SELECT -interact cmom7_mx_reg_nw mom7p1
========================================================================


operation group: 3242/3980
    cmom7_mx_reg_psub_a = SELECT -interact cmom7_mx_reg_psub mom7p1_a
========================================================================


operation group: 3243/3980
    cmom7_mx_reg_psub_b = SELECT -interact cmom7_mx_reg_psub mom7p1_b
========================================================================


operation group: 3244/3980
    cmom7_mx_reg_psub_non = SELECT -interact cmom7_mx_reg_psub mom7p1
========================================================================


operation group: 3245/3980
    cmom7_rf_reg1 = SELECT -interact mom7_6 RFDMY
========================================================================


operation group: 3246/3980
    cmom7_rf_reg3 = SELECT -interact cmom7_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3247/3980
    cmom7_rf_reg4 = SELECT -interact cmom7_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3248/3980
    cmom7_rf_reg_psub1 = SELECT -interact cmom7_rf_reg4 MOMDMY_NW -not
    cmom7_rf_reg_nw1 = SELECT -interact cmom7_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3249/3980
    cmom7_rf_reg_psub_non = SELECT -interact cmom7_rf_reg_psub1 M7
========================================================================


operation group: 3250/3980
    cmom7_rf_reg_psub = NOT cmom7_rf_reg_psub1 cmom7_rf_reg_psub_non
========================================================================


operation group: 3251/3980
    cmom7_rf_reg_nw_non = SELECT -interact cmom7_rf_reg_nw1 M7
========================================================================


operation group: 3252/3980
    cmom7_rf_reg_nw = NOT cmom7_rf_reg_nw1 cmom7_rf_reg_nw_non
========================================================================


operation group: 3253/3980
    mom8_0 = SELECT -interact MOMDMY8 MOM_field0 -not
========================================================================


operation group: 3254/3980
    mom8_1 = SELECT -interact mom8_0 MOM_field1 -not
========================================================================


operation group: 3255/3980
    mom8_2 = SELECT -interact mom8_1 MOM_field2 -not
========================================================================


operation group: 3256/3980
    mom8_3 = SELECT -interact mom8_2 MOM_field3 -not
========================================================================


operation group: 3257/3980
    mom8_4 = SELECT -interact mom8_3 MOM_field4 -not
========================================================================


operation group: 3258/3980
    mom8_5 = SELECT -interact mom8_4 MOM_field5 -not
========================================================================


operation group: 3259/3980
    mom8_6 = SELECT -interact mom8_5 MOM_field6 -not
========================================================================


operation group: 3260/3980
    MOM_field7 = AND metal7i MOMDMY7
========================================================================


operation group: 3261/3980
    mom8_7 = SELECT -interact mom8_6 MOM_field7 -not
========================================================================


operation group: 3262/3980
    cmom8_reg0 = SELECT -interact mom8_7 RTMOMDMY
========================================================================


operation group: 3263/3980
    cmom8_reg1 = SELECT -interact cmom8_reg0 MOMDMY_MX -not
========================================================================


operation group: 3264/3980
    cmom8_reg2 = SELECT -interact cmom8_reg1 RFDMY -not
========================================================================


operation group: 3265/3980
    cmom8_reg = SELECT -interact cmom8_reg2 MOMDMY_2T -not
========================================================================


operation group: 3266/3980
    cmom8_reg_psub1 = SELECT -interact cmom8_reg MOMDMY_NW -not
    cmom8_reg_nw1 = SELECT -interact cmom8_reg MOMDMY_NW
========================================================================


operation group: 3267/3980
    cmom8_reg_psub_non = SELECT -interact cmom8_reg_psub1 M8
========================================================================


operation group: 3268/3980
    cmom8_reg_psub = NOT cmom8_reg_psub1 cmom8_reg_psub_non
========================================================================


operation group: 3269/3980
    cmom8_reg_nw_non = SELECT -interact cmom8_reg_nw1 M8
========================================================================


operation group: 3270/3980
    cmom8_reg_nw = NOT cmom8_reg_nw1 cmom8_reg_nw_non
========================================================================


operation group: 3271/3980
    cmom8_reg3 = SELECT -interact cmom8_reg1 MOMDMY_2T
========================================================================


operation group: 3272/3980
    cmom8_reg_2t_non = SELECT -interact cmom8_reg3 M8
========================================================================


operation group: 3273/3980
    cmom8_reg_2t = NOT cmom8_reg3 cmom8_reg_2t_non
========================================================================


operation group: 3274/3980
    cmom8_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom8_7
========================================================================


operation group: 3275/3980
    cmom8_mx_reg_4t = SELECT -interact cmom8_mx_reg1 MOMDMY_2T
    cmom8_mx_reg3 = SELECT -interact cmom8_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3276/3980
    cmom8_mx_reg_4t_non = SELECT -interact cmom8_mx_reg_4t mom8p1
========================================================================


operation group: 3277/3980
    cmom8_mx_reg_4t_a = SELECT -interact cmom8_mx_reg_4t mom8p1_a
========================================================================


operation group: 3278/3980
    cmom8_mx_reg_4t_b = SELECT -interact cmom8_mx_reg_4t mom8p1_b
========================================================================


operation group: 3279/3980
    cmom8_mx_reg_nw = SELECT -interact cmom8_mx_reg3 MOMDMY_NW
    cmom8_mx_reg_psub = SELECT -interact cmom8_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3280/3980
    cmom8_mx_reg_nw_a = SELECT -interact cmom8_mx_reg_nw mom8p1_a
========================================================================


operation group: 3281/3980
    cmom8_mx_reg_nw_b = SELECT -interact cmom8_mx_reg_nw mom8p1_b
========================================================================


operation group: 3282/3980
    cmom8_mx_reg_nw_non = SELECT -interact cmom8_mx_reg_nw mom8p1
========================================================================


operation group: 3283/3980
    cmom8_mx_reg_psub_a = SELECT -interact cmom8_mx_reg_psub mom8p1_a
========================================================================


operation group: 3284/3980
    cmom8_mx_reg_psub_b = SELECT -interact cmom8_mx_reg_psub mom8p1_b
========================================================================


operation group: 3285/3980
    cmom8_mx_reg_psub_non = SELECT -interact cmom8_mx_reg_psub mom8p1
========================================================================


operation group: 3286/3980
    cmom8_rf_reg1 = SELECT -interact mom8_7 RFDMY
========================================================================


operation group: 3287/3980
    cmom8_rf_reg3 = SELECT -interact cmom8_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3288/3980
    cmom8_rf_reg4 = SELECT -interact cmom8_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3289/3980
    cmom8_rf_reg_psub1 = SELECT -interact cmom8_rf_reg4 MOMDMY_NW -not
    cmom8_rf_reg_nw1 = SELECT -interact cmom8_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3290/3980
    cmom8_rf_reg_psub_non = SELECT -interact cmom8_rf_reg_psub1 M8
========================================================================


operation group: 3291/3980
    cmom8_rf_reg_psub = NOT cmom8_rf_reg_psub1 cmom8_rf_reg_psub_non
========================================================================


operation group: 3292/3980
    cmom8_rf_reg_nw_non = SELECT -interact cmom8_rf_reg_nw1 M8
========================================================================


operation group: 3293/3980
    cmom8_rf_reg_nw = NOT cmom8_rf_reg_nw1 cmom8_rf_reg_nw_non
========================================================================


operation group: 3294/3980
    mom9_0 = SELECT -interact MOMDMY9 MOM_field0 -not
========================================================================


operation group: 3295/3980
    mom9_1 = SELECT -interact mom9_0 MOM_field1 -not
========================================================================


operation group: 3296/3980
    mom9_2 = SELECT -interact mom9_1 MOM_field2 -not
========================================================================


operation group: 3297/3980
    mom9_3 = SELECT -interact mom9_2 MOM_field3 -not
========================================================================


operation group: 3298/3980
    mom9_4 = SELECT -interact mom9_3 MOM_field4 -not
========================================================================


operation group: 3299/3980
    mom9_5 = SELECT -interact mom9_4 MOM_field5 -not
========================================================================


operation group: 3300/3980
    mom9_6 = SELECT -interact mom9_5 MOM_field6 -not
========================================================================


operation group: 3301/3980
    mom9_7 = SELECT -interact mom9_6 MOM_field7 -not
========================================================================


operation group: 3302/3980
    MOM_field8 = AND metal8i MOMDMY8
========================================================================


operation group: 3303/3980
    mom9_8 = SELECT -interact mom9_7 MOM_field8 -not
========================================================================


operation group: 3304/3980
    cmom9_reg0 = SELECT -interact mom9_8 RTMOMDMY
========================================================================


operation group: 3305/3980
    cmom9_reg1 = SELECT -interact cmom9_reg0 MOMDMY_MX -not
========================================================================


operation group: 3306/3980
    cmom9_reg2 = SELECT -interact cmom9_reg1 RFDMY -not
========================================================================


operation group: 3307/3980
    cmom9_reg = SELECT -interact cmom9_reg2 MOMDMY_2T -not
========================================================================


operation group: 3308/3980
    cmom9_reg_psub1 = SELECT -interact cmom9_reg MOMDMY_NW -not
    cmom9_reg_nw1 = SELECT -interact cmom9_reg MOMDMY_NW
========================================================================


operation group: 3309/3980
    cmom9_reg_psub_non = SELECT -interact cmom9_reg_psub1 M9
========================================================================


operation group: 3310/3980
    cmom9_reg_psub = NOT cmom9_reg_psub1 cmom9_reg_psub_non
========================================================================


operation group: 3311/3980
    cmom9_reg_nw_non = SELECT -interact cmom9_reg_nw1 M9
========================================================================


operation group: 3312/3980
    cmom9_reg_nw = NOT cmom9_reg_nw1 cmom9_reg_nw_non
========================================================================


operation group: 3313/3980
    cmom9_reg3 = SELECT -interact cmom9_reg1 MOMDMY_2T
========================================================================


operation group: 3314/3980
    cmom9_reg_2t_non = SELECT -interact cmom9_reg3 M9
========================================================================


operation group: 3315/3980
    cmom9_reg_2t = NOT cmom9_reg3 cmom9_reg_2t_non
========================================================================


operation group: 3316/3980
    cmom9_mx_reg1 = SELECT -interact cmom0_mx_reg0 mom9_8
========================================================================


operation group: 3317/3980
    cmom9_mx_reg_4t = SELECT -interact cmom9_mx_reg1 MOMDMY_2T
    cmom9_mx_reg3 = SELECT -interact cmom9_mx_reg1 MOMDMY_2T -not
========================================================================


operation group: 3318/3980
    cmom9_mx_reg_4t_non = SELECT -interact cmom9_mx_reg_4t mom9p1
========================================================================


operation group: 3319/3980
    cmom9_mx_reg_4t_a = SELECT -interact cmom9_mx_reg_4t mom9p1_a
========================================================================


operation group: 3320/3980
    cmom9_mx_reg_4t_b = SELECT -interact cmom9_mx_reg_4t mom9p1_b
========================================================================


operation group: 3321/3980
    cmom9_mx_reg_nw = SELECT -interact cmom9_mx_reg3 MOMDMY_NW
    cmom9_mx_reg_psub = SELECT -interact cmom9_mx_reg3 MOMDMY_NW -not
========================================================================


operation group: 3322/3980
    cmom9_mx_reg_nw_a = SELECT -interact cmom9_mx_reg_nw mom9p1_a
========================================================================


operation group: 3323/3980
    cmom9_mx_reg_nw_b = SELECT -interact cmom9_mx_reg_nw mom9p1_b
========================================================================


operation group: 3324/3980
    cmom9_mx_reg_nw_non = SELECT -interact cmom9_mx_reg_nw mom9p1
========================================================================


operation group: 3325/3980
    cmom9_mx_reg_psub_a = SELECT -interact cmom9_mx_reg_psub mom9p1_a
========================================================================


operation group: 3326/3980
    cmom9_mx_reg_psub_b = SELECT -interact cmom9_mx_reg_psub mom9p1_b
========================================================================


operation group: 3327/3980
    cmom9_mx_reg_psub_non = SELECT -interact cmom9_mx_reg_psub mom9p1
========================================================================


operation group: 3328/3980
    cmom9_rf_reg1 = SELECT -interact mom9_8 RFDMY
========================================================================


operation group: 3329/3980
    cmom9_rf_reg3 = SELECT -interact cmom9_rf_reg1 MOMDMY_MX -not
========================================================================


operation group: 3330/3980
    cmom9_rf_reg4 = SELECT -interact cmom9_rf_reg3 MOMDMY_2T -not
========================================================================


operation group: 3331/3980
    cmom9_rf_reg_psub1 = SELECT -interact cmom9_rf_reg4 MOMDMY_NW -not
    cmom9_rf_reg_nw1 = SELECT -interact cmom9_rf_reg4 MOMDMY_NW
========================================================================


operation group: 3332/3980
    cmom9_rf_reg_psub_non = SELECT -interact cmom9_rf_reg_psub1 M9
========================================================================


operation group: 3333/3980
    cmom9_rf_reg_psub = NOT cmom9_rf_reg_psub1 cmom9_rf_reg_psub_non
========================================================================


operation group: 3334/3980
    cmom9_rf_reg_nw_non = SELECT -interact cmom9_rf_reg_nw1 M9
========================================================================


operation group: 3335/3980
    cmom9_rf_reg_nw = NOT cmom9_rf_reg_nw1 cmom9_rf_reg_nw_non
========================================================================


operation group: 3336/3980
    match_gate = NOT gate PODE_3T
========================================================================


operation group: 3337/3980
    gate_and_fb9 = AND match_gate FINFET_boundary9
========================================================================


operation group: 3338/3980
    gate_and_fb10 = AND match_gate FINFET_boundary10
========================================================================


operation group: 3339/3980
    gate_fb9_fb10 = OR gate_and_fb9 gate_and_fb10
========================================================================


operation group: 3340/3980
    gate_and_fb1 = NOT match_gate gate_fb9_fb10
========================================================================


operation group: 3341/3980
    fbound_aux_fb1 = RECT_GEN -width 0.0001 -length 0.0002 -spacing 10000 -inside_of layer gate_and_fb1
========================================================================


operation group: 3342/3980
    fbound_aux_fb9 = RECT_GEN -width 0.0001 -length 0.001 -spacing 10000 -inside_of layer gate_and_fb9
========================================================================


operation group: 3343/3980
    fbound_aux1 = OR fbound_aux_fb1 fbound_aux_fb9
========================================================================


operation group: 3344/3980
    fbound_aux_fb10 = RECT_GEN -width 0.0001 -length 0.0011 -spacing 10000 -inside_of layer gate_and_fb10
========================================================================


operation group: 3345/3980
    fbound_aux = OR fbound_aux1 fbound_aux_fb10
========================================================================


operation group: 3346/3980
    gate_core_4t = NOT match_gate OD2
========================================================================


operation group: 3347/3980
    gate_and_p57 = AND gate_core_4t CPP57
========================================================================


operation group: 3348/3980
    gate_not_p57 = NOT gate_core_4t gate_and_p57
========================================================================


operation group: 3349/3980
    gate_and_p85 = AND gate_core_4t CPP85
========================================================================


operation group: 3350/3980
    gate_and_p51 = NOT gate_not_p57 gate_and_p85
========================================================================


operation group: 3351/3980
    ppitch_aux_p51 = RECT_GEN -width 0.0001 -length 0.0001 -spacing 10000 -inside_of layer gate_and_p51
========================================================================


operation group: 3352/3980
    ppitch_aux_p57 = RECT_GEN -width 0.0001 -length 0.0002 -spacing 10000 -inside_of layer gate_and_p57
========================================================================


operation group: 3353/3980
    ppitch_aux2 = OR ppitch_aux_p51 ppitch_aux_p57
========================================================================


operation group: 3354/3980
    ppitch_aux_p85 = RECT_GEN -width 0.0001 -length 0.0003 -spacing 10000 -inside_of layer gate_and_p85
========================================================================


operation group: 3355/3980
    ppitch_aux = OR ppitch_aux2 ppitch_aux_p85
========================================================================


operation group: 3356/3980
    ODs = AND ODi gate1
========================================================================


operation group: 3357/3980
    SHDMIM_BOT = AND MPC_FINAL BPC_FINAL
========================================================================


operation group: 3358/3980
    SHDMIM_TOP = AND TPC_FINAL MPC_FINAL
========================================================================


operation group: 3359/3980
    MOMDMY_start_tmp0 = SELECT -interact MOMDMY9 MOM_field8 -not
========================================================================


operation group: 3360/3980
    MOMDMY_start8_tmp0 = SELECT -interact MOMDMY8 MOM_field7 -not
========================================================================


operation group: 3361/3980
    MOMDMY_start7_tmp0 = SELECT -interact MOMDMY7 MOM_field6 -not
========================================================================


operation group: 3362/3980
    MOMDMY_start6_tmp0 = SELECT -interact MOMDMY6 MOM_field5 -not
========================================================================


operation group: 3363/3980
    MOMDMY_start5_tmp0 = SELECT -interact MOMDMY5 MOM_field4 -not
========================================================================


operation group: 3364/3980
    MOMDMY_start4_tmp0 = SELECT -interact MOMDMY4 MOM_field3 -not
========================================================================


operation group: 3365/3980
    MOMDMY_start3_tmp0 = SELECT -interact MOMDMY3 MOM_field2 -not
========================================================================


operation group: 3366/3980
    MOMDMY_start2_tmp0 = SELECT -interact MOMDMY2 MOM_field1 -not
========================================================================


operation group: 3367/3980
    MOMDMY_start0 = COPY MOMDMY0
========================================================================


operation group: 3368/3980
    MOMDMY_start1 = OR MOMDMY_start1_tmp0 MOMDMY_start0
========================================================================


operation group: 3369/3980
    MOMDMY_start2 = OR MOMDMY_start2_tmp0 MOMDMY_start1
========================================================================


operation group: 3370/3980
    MOMDMY_start3 = OR MOMDMY_start3_tmp0 MOMDMY_start2
========================================================================


operation group: 3371/3980
    MOMDMY_start4 = OR MOMDMY_start4_tmp0 MOMDMY_start3
========================================================================


operation group: 3372/3980
    MOMDMY_start5 = OR MOMDMY_start5_tmp0 MOMDMY_start4
========================================================================


operation group: 3373/3980
    MOMDMY_start6 = OR MOMDMY_start6_tmp0 MOMDMY_start5
========================================================================


operation group: 3374/3980
    MOMDMY_start7 = OR MOMDMY_start7_tmp0 MOMDMY_start6
========================================================================


operation group: 3375/3980
    MOMDMY_start8 = OR MOMDMY_start8_tmp0 MOMDMY_start7
========================================================================


operation group: 3376/3980
    MOMDMY_start = OR MOMDMY_start_tmp0 MOMDMY_start8
========================================================================


operation group: 3377/3980
    MOMDMY_stop1 = SELECT -interact MOMDMY1 MOM_field2 -not
========================================================================


operation group: 3378/3980
    MOMDMY1_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop1
========================================================================


operation group: 3379/3980
    MOMDMY1_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop1
========================================================================


operation group: 3380/3980
    MOMDMY1_REC_tmp2 = OR MOMDMY1_REC_tmp0 MOMDMY1_REC_tmp1
========================================================================


operation group: 3381/3980
    MOMDMY1_REC = RECT_GEN -width 0.0001 -length 0.0001 -spacing 10000 -inside_of layer MOMDMY1_REC_tmp2
========================================================================


operation group: 3382/3980
    MOMDMY_stop2 = SELECT -interact MOMDMY2 MOM_field3 -not
========================================================================


operation group: 3383/3980
    MOMDMY2_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop2
========================================================================


operation group: 3384/3980
    MOMDMY2_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop2
========================================================================


operation group: 3385/3980
    MOMDMY2_REC_tmp2 = OR MOMDMY2_REC_tmp0 MOMDMY2_REC_tmp1
========================================================================


operation group: 3386/3980
    MOMDMY2_REC = RECT_GEN -width 0.0001 -length 0.0002 -spacing 10000 -inside_of layer MOMDMY2_REC_tmp2
========================================================================


operation group: 3387/3980
    MOM_LAYER_1 = OR MOMDMY1_REC MOMDMY2_REC
========================================================================


operation group: 3388/3980
    MOM_LAYER_2 = OR MOM_LAYER_1 MOMDMY2_REC
========================================================================


operation group: 3389/3980
    MOMDMY_stop3 = SELECT -interact MOMDMY3 MOM_field4 -not
========================================================================


operation group: 3390/3980
    MOMDMY3_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop3
========================================================================


operation group: 3391/3980
    MOMDMY3_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop3
========================================================================


operation group: 3392/3980
    MOMDMY3_REC_tmp2 = OR MOMDMY3_REC_tmp0 MOMDMY3_REC_tmp1
========================================================================


operation group: 3393/3980
    MOMDMY3_REC = RECT_GEN -width 0.0001 -length 0.0003 -spacing 10000 -inside_of layer MOMDMY3_REC_tmp2
========================================================================


operation group: 3394/3980
    MOM_LAYER_3 = OR MOM_LAYER_2 MOMDMY3_REC
========================================================================


operation group: 3395/3980
    MOMDMY_stop4 = SELECT -interact MOMDMY4 MOM_field5 -not
========================================================================


operation group: 3396/3980
    MOMDMY4_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop4
========================================================================


operation group: 3397/3980
    MOMDMY4_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop4
========================================================================


operation group: 3398/3980
    MOMDMY4_REC_tmp2 = OR MOMDMY4_REC_tmp0 MOMDMY4_REC_tmp1
========================================================================


operation group: 3399/3980
    MOMDMY4_REC = RECT_GEN -width 0.0001 -length 0.0004 -spacing 10000 -inside_of layer MOMDMY4_REC_tmp2
========================================================================


operation group: 3400/3980
    MOM_LAYER_4 = OR MOM_LAYER_3 MOMDMY4_REC
========================================================================


operation group: 3401/3980
    MOMDMY_stop5 = SELECT -interact MOMDMY5 MOM_field6 -not
========================================================================


operation group: 3402/3980
    MOMDMY5_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop5
========================================================================


operation group: 3403/3980
    MOMDMY5_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop5
========================================================================


operation group: 3404/3980
    MOMDMY5_REC_tmp2 = OR MOMDMY5_REC_tmp0 MOMDMY5_REC_tmp1
========================================================================


operation group: 3405/3980
    MOMDMY5_REC = RECT_GEN -width 0.0001 -length 0.0005 -spacing 10000 -inside_of layer MOMDMY5_REC_tmp2
========================================================================


operation group: 3406/3980
    MOM_LAYER_5 = OR MOM_LAYER_4 MOMDMY5_REC
========================================================================


operation group: 3407/3980
    MOMDMY_stop6 = SELECT -interact MOMDMY6 MOM_field7 -not
========================================================================


operation group: 3408/3980
    MOMDMY6_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop6
========================================================================


operation group: 3409/3980
    MOMDMY6_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop6
========================================================================


operation group: 3410/3980
    MOMDMY6_REC_tmp2 = OR MOMDMY6_REC_tmp0 MOMDMY6_REC_tmp1
========================================================================


operation group: 3411/3980
    MOMDMY6_REC = RECT_GEN -width 0.0001 -length 0.0006 -spacing 10000 -inside_of layer MOMDMY6_REC_tmp2
========================================================================


operation group: 3412/3980
    MOM_LAYER_6 = OR MOM_LAYER_5 MOMDMY6_REC
========================================================================


operation group: 3413/3980
    MOMDMY_stop7 = SELECT -interact MOMDMY7 MOM_field8 -not
========================================================================


operation group: 3414/3980
    MOMDMY7_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop7
========================================================================


operation group: 3415/3980
    MOMDMY7_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop7
========================================================================


operation group: 3416/3980
    MOMDMY7_REC_tmp2 = OR MOMDMY7_REC_tmp0 MOMDMY7_REC_tmp1
========================================================================


operation group: 3417/3980
    MOMDMY7_REC = RECT_GEN -width 0.0001 -length 0.0007 -spacing 10000 -inside_of layer MOMDMY7_REC_tmp2
========================================================================


operation group: 3418/3980
    MOM_LAYER_7 = OR MOM_LAYER_6 MOMDMY7_REC
========================================================================


operation group: 3419/3980
    MOM_field9 = AND metal9i MOMDMY9
========================================================================


operation group: 3420/3980
    MOMDMY_stop8 = SELECT -interact MOMDMY8 MOM_field9 -not
========================================================================


operation group: 3421/3980
    MOMDMY8_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop8
========================================================================


operation group: 3422/3980
    MOMDMY8_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop8
========================================================================


operation group: 3423/3980
    MOMDMY8_REC_tmp2 = OR MOMDMY8_REC_tmp0 MOMDMY8_REC_tmp1
========================================================================


operation group: 3424/3980
    MOMDMY8_REC = RECT_GEN -width 0.0001 -length 0.0008 -spacing 10000 -inside_of layer MOMDMY8_REC_tmp2
========================================================================


operation group: 3425/3980
    MOM_LAYER_8 = OR MOM_LAYER_7 MOMDMY8_REC
========================================================================


operation group: 3426/3980
    MOM_field10 = AND metal10i MOMDMY10
========================================================================


operation group: 3427/3980
    MOMDMY_stop9 = SELECT -interact MOMDMY9 MOM_field10 -not
========================================================================


operation group: 3428/3980
    MOMDMY9_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop9
========================================================================


operation group: 3429/3980
    MOMDMY9_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop9
========================================================================


operation group: 3430/3980
    MOMDMY9_REC_tmp2 = OR MOMDMY9_REC_tmp0 MOMDMY9_REC_tmp1
========================================================================


operation group: 3431/3980
    MOMDMY9_REC = RECT_GEN -width 0.0001 -length 0.0009 -spacing 10000 -inside_of layer MOMDMY9_REC_tmp2
========================================================================


operation group: 3432/3980
    MOM_LAYER_9 = OR MOM_LAYER_8 MOMDMY9_REC
========================================================================


operation group: 3433/3980
    MOM_field11 = AND metal11i MOMDMY11
========================================================================


operation group: 3434/3980
    MOMDMY_stop10 = SELECT -interact MOMDMY10 MOM_field11 -not
========================================================================


operation group: 3435/3980
    MOMDMY10_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop10
========================================================================


operation group: 3436/3980
    MOMDMY10_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop10
========================================================================


operation group: 3437/3980
    MOMDMY10_REC_tmp2 = OR MOMDMY10_REC_tmp0 MOMDMY10_REC_tmp1
========================================================================


operation group: 3438/3980
    MOMDMY10_REC = RECT_GEN -width 0.0001 -length 0.001 -spacing 10000 -inside_of layer MOMDMY10_REC_tmp2
========================================================================


operation group: 3439/3980
    MOM_LAYER_10 = OR MOM_LAYER_9 MOMDMY10_REC
========================================================================


operation group: 3440/3980
    MOM_field12 = AND metal12i MOMDMY12
========================================================================


operation group: 3441/3980
    MOMDMY_stop11 = SELECT -interact MOMDMY11 MOM_field12 -not
========================================================================


operation group: 3442/3980
    MOMDMY11_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop11
========================================================================


operation group: 3443/3980
    MOMDMY11_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop11
========================================================================


operation group: 3444/3980
    MOMDMY11_REC_tmp2 = OR MOMDMY11_REC_tmp0 MOMDMY11_REC_tmp1
========================================================================


operation group: 3445/3980
    MOMDMY11_REC = RECT_GEN -width 0.0001 -length 0.0011 -spacing 10000 -inside_of layer MOMDMY11_REC_tmp2
========================================================================


operation group: 3446/3980
    MOM_LAYER_11 = OR MOM_LAYER_10 MOMDMY11_REC
========================================================================


operation group: 3447/3980
    MOM_field13 = AND metal13i MOMDMY13
========================================================================


operation group: 3448/3980
    MOMDMY_stop12 = SELECT -interact MOMDMY12 MOM_field13 -not
========================================================================


operation group: 3449/3980
    MOMDMY12_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop12
========================================================================


operation group: 3450/3980
    MOMDMY12_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop12
========================================================================


operation group: 3451/3980
    MOMDMY12_REC_tmp2 = OR MOMDMY12_REC_tmp0 MOMDMY12_REC_tmp1
========================================================================


operation group: 3452/3980
    MOMDMY12_REC = RECT_GEN -width 0.0001 -length 0.0012 -spacing 10000 -inside_of layer MOMDMY12_REC_tmp2
========================================================================


operation group: 3453/3980
    MOM_LAYER_12 = OR MOM_LAYER_11 MOMDMY12_REC
========================================================================


operation group: 3454/3980
    MOM_field14 = AND metal14i MOMDMY14
========================================================================


operation group: 3455/3980
    MOMDMY_stop13 = SELECT -interact MOMDMY13 MOM_field14 -not
========================================================================


operation group: 3456/3980
    MOMDMY13_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop13
========================================================================


operation group: 3457/3980
    MOMDMY13_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop13
========================================================================


operation group: 3458/3980
    MOMDMY13_REC_tmp2 = OR MOMDMY13_REC_tmp0 MOMDMY13_REC_tmp1
========================================================================


operation group: 3459/3980
    MOMDMY13_REC = RECT_GEN -width 0.0001 -length 0.0013 -spacing 10000 -inside_of layer MOMDMY13_REC_tmp2
========================================================================


operation group: 3460/3980
    MOM_LAYER_13 = OR MOM_LAYER_12 MOMDMY13_REC
========================================================================


operation group: 3461/3980
    MOM_field15 = AND metal15i MOMDMY15
========================================================================


operation group: 3462/3980
    MOMDMY_stop14 = SELECT -interact MOMDMY14 MOM_field15 -not
========================================================================


operation group: 3463/3980
    MOMDMY14_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop14
========================================================================


operation group: 3464/3980
    MOMDMY14_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop14
========================================================================


operation group: 3465/3980
    MOMDMY14_REC_tmp2 = OR MOMDMY14_REC_tmp0 MOMDMY14_REC_tmp1
========================================================================


operation group: 3466/3980
    MOMDMY14_REC = RECT_GEN -width 0.0001 -length 0.0014 -spacing 10000 -inside_of layer MOMDMY14_REC_tmp2
========================================================================


operation group: 3467/3980
    MOM_LAYER_14 = OR MOM_LAYER_13 MOMDMY14_REC
========================================================================


operation group: 3468/3980
    MOM_field16 = AND metal16i MOMDMY16
========================================================================


operation group: 3469/3980
    MOMDMY_stop15 = SELECT -interact MOMDMY15 MOM_field16 -not
========================================================================


operation group: 3470/3980
    MOMDMY15_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop15
========================================================================


operation group: 3471/3980
    MOMDMY15_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop15
========================================================================


operation group: 3472/3980
    MOMDMY15_REC_tmp2 = OR MOMDMY15_REC_tmp0 MOMDMY15_REC_tmp1
========================================================================


operation group: 3473/3980
    MOMDMY15_REC = RECT_GEN -width 0.0001 -length 0.0015 -spacing 10000 -inside_of layer MOMDMY15_REC_tmp2
========================================================================


operation group: 3474/3980
    MOM_LAYER_15 = OR MOM_LAYER_14 MOMDMY15_REC
========================================================================


operation group: 3475/3980
    MOMDMY_stop16 = COPY MOMDMY16
========================================================================


operation group: 3476/3980
    MOMDMY16_REC_tmp0 = SELECT -interact MOMDMY_start MOMDMY_stop16
========================================================================


operation group: 3477/3980
    MOMDMY16_REC_tmp1 = SELECT -interact MOMDMY_MX MOMDMY_stop16
========================================================================


operation group: 3478/3980
    MOMDMY16_REC_tmp2 = OR MOMDMY16_REC_tmp0 MOMDMY16_REC_tmp1
========================================================================


operation group: 3479/3980
    MOMDMY16_REC = RECT_GEN -width 0.0001 -length 0.0016 -spacing 10000 -inside_of layer MOMDMY16_REC_tmp2
========================================================================


operation group: 3480/3980
    MOM_LAYER_16 = OR MOM_LAYER_15 MOMDMY16_REC
========================================================================


operation group: 3481/3980
    MOMDMY_PW_SHIELD_tmp0 = SELECT -interact MOMDMY_start MOMDMY_PWi
========================================================================


operation group: 3482/3980
    MOMDMY_PW_SHIELD_tmp1 = OR MOMDMY_MX MOMDMY_PW_SHIELD_tmp0
========================================================================


operation group: 3483/3980
    MOMDMY_PW_SHIELD_tmp2 = SELECT -interact MOMDMY_PW_SHIELD_tmp1 MOMDMY_NW -not
========================================================================


operation group: 3484/3980
    MOMDMY_NTN = OR MOMDMY_NTNi MOMDMY_NTN2i
========================================================================


operation group: 3485/3980
    MOMDMY_PW_SHIELD_tmp3 = SELECT -interact MOMDMY_PW_SHIELD_tmp2 MOMDMY_NTN -not
========================================================================


operation group: 3486/3980
    MOMDMY_PW_SHIELD = SELECT -interact MOMDMY_PW_SHIELD_tmp3 MOMDMY_PW2i -not
========================================================================


operation group: 3487/3980
    PW_SHIELD_REC = RECT_GEN -width 0.0001 -length 0.0002 -spacing 10000 -inside_of layer MOMDMY_PW_SHIELD
========================================================================


operation group: 3488/3980
    MOMDMY_NTN_SHIELD_tmp0 = SELECT -interact MOMDMY_start MOMDMY_NTNi
========================================================================


operation group: 3489/3980
    MOMDMY_NTN_SHIELD_tmp1 = OR MOMDMY_MX MOMDMY_NTN_SHIELD_tmp0
========================================================================


operation group: 3490/3980
    MOMDMY_NTN_SHIELD_tmp2 = SELECT -interact MOMDMY_NTN_SHIELD_tmp1 NT_N
========================================================================


operation group: 3491/3980
    MOMDMY_NTN_SHIELD_tmp3 = SELECT -interact MOMDMY_NTN_SHIELD_tmp2 MOMDMY_NW -not
========================================================================


operation group: 3492/3980
    MOMDMY_PW = OR MOMDMY_PWi MOMDMY_PW2i
========================================================================


operation group: 3493/3980
    MOMDMY_NTN_SHIELD_tmp4 = SELECT -interact MOMDMY_NTN_SHIELD_tmp3 MOMDMY_PW -not
========================================================================


operation group: 3494/3980
    MOMDMY_NTN_SHIELD = SELECT -interact MOMDMY_NTN_SHIELD_tmp4 MOMDMY_NTN2i -not
========================================================================


operation group: 3495/3980
    NTN_SHIELD_REC = RECT_GEN -width 0.0001 -length 0.0003 -spacing 10000 -inside_of layer MOMDMY_NTN_SHIELD
========================================================================


operation group: 3496/3980
    SHIELD_LAYER_1_tmp0 = OR PW_SHIELD_REC NTN_SHIELD_REC
========================================================================


operation group: 3497/3980
    MOMDMY_NW_SHIELD_tmp0 = SELECT -interact MOMDMY_start MOMDMY_NWi
========================================================================


operation group: 3498/3980
    MOMDMY_NW_SHIELD_tmp1 = OR MOMDMY_MX MOMDMY_NW_SHIELD_tmp0
========================================================================


operation group: 3499/3980
    MOMDMY_NW_SHIELD_tmp2 = SELECT -interact MOMDMY_NW_SHIELD_tmp1 MOMDMY_PW -not
========================================================================


operation group: 3500/3980
    MOMDMY_NW_SHIELD_tmp3 = SELECT -interact MOMDMY_NW_SHIELD_tmp2 MOMDMY_NTN -not
========================================================================


operation group: 3501/3980
    MOMDMY_NW_SHIELD_tmp4 = SELECT -interact MOMDMY_NW_SHIELD_tmp3 nxwell
========================================================================


operation group: 3502/3980
    MOMDMY_NW_SHIELD = SELECT -interact MOMDMY_NW_SHIELD_tmp4 MOMDMY_NW2i -not
========================================================================


operation group: 3503/3980
    NW_SHIELD_REC = RECT_GEN -width 0.0001 -length 0.0001 -spacing 10000 -inside_of layer MOMDMY_NW_SHIELD
========================================================================


operation group: 3504/3980
    SHIELD_LAYER_1 = OR SHIELD_LAYER_1_tmp0 NW_SHIELD_REC
========================================================================


operation group: 3505/3980
    MOMDMY_PW2_SHIELD_tmp0 = SELECT -interact MOMDMY_start MOMDMY_PW2i
========================================================================


operation group: 3506/3980
    MOMDMY_PW2_SHIELD_tmp1 = OR MOMDMY_MX MOMDMY_PW2_SHIELD_tmp0
========================================================================


operation group: 3507/3980
    MOMDMY_PW2_SHIELD_tmp2 = SELECT -interact MOMDMY_PW2_SHIELD_tmp1 MOMDMY_NW -not
========================================================================


operation group: 3508/3980
    MOMDMY_PW2_SHIELD_tmp3 = SELECT -interact MOMDMY_PW2_SHIELD_tmp2 MOMDMY_NTN -not
========================================================================


operation group: 3509/3980
    MOMDMY_PW2_SHIELD = SELECT -interact MOMDMY_PW2_SHIELD_tmp3 MOMDMY_PWi -not
========================================================================


operation group: 3510/3980
    PW2_SHIELD_REC = RECT_GEN -width 0.0001 -length 0.0005 -spacing 10000 -inside_of layer MOMDMY_PW2_SHIELD
========================================================================


operation group: 3511/3980
    MOMDMY_NTN2_SHIELD_tmp0 = SELECT -interact MOMDMY_start MOMDMY_NTN2i
========================================================================


operation group: 3512/3980
    MOMDMY_NTN2_SHIELD_tmp1 = OR MOMDMY_MX MOMDMY_NTN2_SHIELD_tmp0
========================================================================


operation group: 3513/3980
    MOMDMY_NTN2_SHIELD_tmp2 = SELECT -interact MOMDMY_NTN2_SHIELD_tmp1 NT_N
========================================================================


operation group: 3514/3980
    MOMDMY_NTN2_SHIELD_tmp3 = SELECT -interact MOMDMY_NTN2_SHIELD_tmp2 MOMDMY_NW -not
========================================================================


operation group: 3515/3980
    MOMDMY_NTN2_SHIELD_tmp4 = SELECT -interact MOMDMY_NTN2_SHIELD_tmp3 MOMDMY_PW -not
========================================================================


operation group: 3516/3980
    MOMDMY_NTN2_SHIELD = SELECT -interact MOMDMY_NTN2_SHIELD_tmp4 MOMDMY_NTNi -not
========================================================================


operation group: 3517/3980
    NTN2_SHIELD_REC = RECT_GEN -width 0.0001 -length 0.0006 -spacing 10000 -inside_of layer MOMDMY_NTN2_SHIELD
========================================================================


operation group: 3518/3980
    SHIELD_LAYER_2_tmp0 = OR PW2_SHIELD_REC NTN2_SHIELD_REC
========================================================================


operation group: 3519/3980
    MOMDMY_NW2_SHIELD_tmp0 = SELECT -interact MOMDMY_start MOMDMY_NW2i
========================================================================


operation group: 3520/3980
    MOMDMY_NW2_SHIELD_tmp1 = OR MOMDMY_MX MOMDMY_NW2_SHIELD_tmp0
========================================================================


operation group: 3521/3980
    MOMDMY_NW2_SHIELD_tmp2 = SELECT -interact MOMDMY_NW2_SHIELD_tmp1 MOMDMY_PW -not
========================================================================


operation group: 3522/3980
    MOMDMY_NW2_SHIELD_tmp3 = SELECT -interact MOMDMY_NW2_SHIELD_tmp2 MOMDMY_NTN -not
========================================================================


operation group: 3523/3980
    MOMDMY_NW2_SHIELD_tmp4 = SELECT -interact MOMDMY_NW2_SHIELD_tmp3 nxwell
========================================================================


operation group: 3524/3980
    MOMDMY_NW2_SHIELD = SELECT -interact MOMDMY_NW2_SHIELD_tmp4 MOMDMY_NWi -not
========================================================================


operation group: 3525/3980
    NW2_SHIELD_REC = RECT_GEN -width 0.0001 -length 0.0004 -spacing 10000 -inside_of layer MOMDMY_NW2_SHIELD
========================================================================


operation group: 3526/3980
    SHIELD_LAYER_2 = OR SHIELD_LAYER_2_tmp0 NW2_SHIELD_REC
========================================================================


operation group: 3527/3980
    SHIELD_LAYER = OR SHIELD_LAYER_1 SHIELD_LAYER_2
========================================================================


operation group: 3528/3980
    MOMDMY0_1 = SELECT -interact MOMDMY0 MOM_field0
========================================================================


operation group: 3529/3980
    MOMDMY1_1 = SELECT -interact MOMDMY1 MOM_field1
========================================================================


operation group: 3530/3980
    MOMDMY_all0 = OR MOMDMY0_1 MOMDMY1_1
========================================================================


operation group: 3531/3980
    MOMDMY2_1 = SELECT -interact MOMDMY2 MOM_field2
========================================================================


operation group: 3532/3980
    MOMDMY_all1 = OR MOMDMY_all0 MOMDMY2_1
========================================================================


operation group: 3533/3980
    MOMDMY3_1 = SELECT -interact MOMDMY3 MOM_field3
========================================================================


operation group: 3534/3980
    MOMDMY_all2 = OR MOMDMY_all1 MOMDMY3_1
========================================================================


operation group: 3535/3980
    MOMDMY4_1 = SELECT -interact MOMDMY4 MOM_field4
========================================================================


operation group: 3536/3980
    MOMDMY_all3 = OR MOMDMY_all2 MOMDMY4_1
========================================================================


operation group: 3537/3980
    MOMDMY5_1 = SELECT -interact MOMDMY5 MOM_field5
========================================================================


operation group: 3538/3980
    MOMDMY_all4 = OR MOMDMY_all3 MOMDMY5_1
========================================================================


operation group: 3539/3980
    MOMDMY6_1 = SELECT -interact MOMDMY6 MOM_field6
========================================================================


operation group: 3540/3980
    MOMDMY_all5 = OR MOMDMY_all4 MOMDMY6_1
========================================================================


operation group: 3541/3980
    MOMDMY7_1 = SELECT -interact MOMDMY7 MOM_field7
========================================================================


operation group: 3542/3980
    MOMDMY_all6 = OR MOMDMY_all5 MOMDMY7_1
========================================================================


operation group: 3543/3980
    MOMDMY8_1 = SELECT -interact MOMDMY8 MOM_field8
========================================================================


operation group: 3544/3980
    MOMDMY_all7 = OR MOMDMY_all6 MOMDMY8_1
========================================================================


operation group: 3545/3980
    MOMDMY9_1 = SELECT -interact MOMDMY9 MOM_field9
========================================================================


operation group: 3546/3980
    MOMDMY_all8 = OR MOMDMY_all7 MOMDMY9_1
========================================================================


operation group: 3547/3980
    MOMDMY10_1 = SELECT -interact MOMDMY10 MOM_field10
========================================================================


operation group: 3548/3980
    MOMDMY_all9 = OR MOMDMY_all8 MOMDMY10_1
========================================================================


operation group: 3549/3980
    MOMDMY11_1 = SELECT -interact MOMDMY11 MOM_field11
========================================================================


operation group: 3550/3980
    MOMDMY_all10 = OR MOMDMY_all9 MOMDMY11_1
========================================================================


operation group: 3551/3980
    MOMDMY12_1 = SELECT -interact MOMDMY12 MOM_field12
========================================================================


operation group: 3552/3980
    MOMDMY_all11 = OR MOMDMY_all10 MOMDMY12_1
========================================================================


operation group: 3553/3980
    MOMDMY13_1 = SELECT -interact MOMDMY13 MOM_field13
========================================================================


operation group: 3554/3980
    MOMDMY_all12 = OR MOMDMY_all11 MOMDMY13_1
========================================================================


operation group: 3555/3980
    MOMDMY14_1 = SELECT -interact MOMDMY14 MOM_field14
========================================================================


operation group: 3556/3980
    MOMDMY_all13 = OR MOMDMY_all12 MOMDMY14_1
========================================================================


operation group: 3557/3980
    MOMDMY15_1 = SELECT -interact MOMDMY15 MOM_field15
========================================================================


operation group: 3558/3980
    MOMDMY_all14 = OR MOMDMY_all13 MOMDMY15_1
========================================================================


operation group: 3559/3980
    MOMDMY16_1 = SELECT -interact MOMDMY16 MOM_field16
========================================================================


operation group: 3560/3980
    MOMDMY_all = OR MOMDMY_all14 MOMDMY16_1
========================================================================


operation group: 3561/3980
    gate_rf = AND gate_a RFDMY
========================================================================


operation group: 3562/3980
    vargt_rfa = AND gate_rf VAR_RF
========================================================================


operation group: 3563/3980
    vargt_rf = NOT vargt_rfa OD2
========================================================================


operation group: 3564/3980
    vargt_rf12a = AND vargt_rfa OD12
========================================================================


operation group: 3565/3980
    vargt_rf12b = NOT vargt_rf12a OD12_15
========================================================================


operation group: 3566/3980
    vargt_rf12 = AND vargt_rf12b NP
========================================================================


operation group: 3567/3980
    vargt_rf12od15b = AND vargt_rf12a OD12_15
========================================================================


operation group: 3568/3980
    vargt_rf12od15 = AND vargt_rf12od15b NP
========================================================================


operation group: 3569/3980
    hia_dio_ngate = AND tngate0 HIA_DUMMY
========================================================================


operation group: 3570/3980
    mdiff_hdio = AND mdiff HIA_DUMMY
========================================================================


operation group: 3571/3980
    ndiff_hdio = SELECT -interact mdiff_hdio hia12_ndio
========================================================================


operation group: 3572/3980
    ndiff_hdio_ntn = SELECT -interact mdiff_hdio hia12_ndio_ntn
========================================================================


operation group: 3573/3980
    hia_dio_pgate = AND tpgate0 HIA_DUMMY
========================================================================


operation group: 3574/3980
    pdiff_hdio = SELECT -interact mdiff_hdio hia12_pdio
========================================================================


operation group: 3575/3980
    rhim_all1 = OR RHDMY0i RHDMY1i
========================================================================


operation group: 3576/3980
    rhim_all2 = OR rhim_all1 RHDMY2i
========================================================================


operation group: 3577/3980
    rhim_all3 = OR rhim_all2 RHDMY3i
========================================================================


operation group: 3578/3980
    rhim_all4 = OR rhim_all3 RHDMY4i
========================================================================


operation group: 3579/3980
    rhim_all5 = OR rhim_all4 RHDMY5i
========================================================================


operation group: 3580/3980
    rhim_all6 = OR rhim_all5 RHDMY6i
========================================================================


operation group: 3581/3980
    rhim_all7 = OR rhim_all6 RHDMY7i
========================================================================


operation group: 3582/3980
    rhim_all8 = OR rhim_all7 RHDMY8i
========================================================================


operation group: 3583/3980
    rhim_all9 = OR rhim_all8 RHDMY9i
========================================================================


operation group: 3584/3980
    rhim_all10 = OR rhim_all9 RHDMY10i
========================================================================


operation group: 3585/3980
    rhim_all11 = OR rhim_all10 RHDMY11i
========================================================================


operation group: 3586/3980
    rhim_all12 = OR rhim_all11 RHDMY12i
========================================================================


operation group: 3587/3980
    rhim_all13 = OR rhim_all12 RHDMY13i
========================================================================


operation group: 3588/3980
    rhim_all14 = OR rhim_all13 RHDMY14i
========================================================================


operation group: 3589/3980
    rhim_all15 = OR rhim_all14 RHDMY15i
========================================================================


operation group: 3590/3980
    rhim_all16 = OR rhim_all15 RHDMY16i
========================================================================


operation group: 3591/3980
    rhim_body = AND rhim_r3a_tmp01 rhim_all16
========================================================================


operation group: 3592/3980
    rhim_not_hi_em = NOT rhim_body RH_TNE
========================================================================


operation group: 3593/3980
    rhim_aux00 = RECT_GEN -width 0.0001 -length 0.0001 -spacing 10000 -inside_of layer rhim_not_hi_em
========================================================================


operation group: 3594/3980
    rhim_and_hi_em = AND rhim_body RH_TNE
========================================================================


operation group: 3595/3980
    rhim_aux10 = RECT_GEN -width 0.0001 -length 0.0002 -spacing 10000 -inside_of layer rhim_and_hi_em
========================================================================


operation group: 3596/3980
    rhim_aux = OR rhim_aux00 rhim_aux10
========================================================================


operation group: 3597/3980
    DEVICE LDDN( nch_hia12_mac) ngate_hia12_mac < fbound_aux> tndiff_sdi( D) ngate_hia12_mac( G) tndiff( S) psub( B) [
		W = ((perim_co(ngate_hia12_mac, tndiff) + perim_co(ngate_hia12_mac, tndiff_sdi)) / 2)
		L = (area(ngate_hia12_mac) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_12_dnw_mac) nch_12_mac_gate_dnw < fbound_aux> nch_12_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_12_mac_gate_dnw, tndiff) + perim_in(nch_12_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_12_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_12_mac) nch_12_mac_gate < fbound_aux> nch_12_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_12_mac_gate, tndiff) + perim_in(nch_12_mac_gate, tndiff)) / 2)
		L = (area(nch_12_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_12od15_dnw_mac) nch_12od15_mac_gate_dnw < fbound_aux> nch_12od15_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_12od15_mac_gate_dnw, tndiff) + perim_in(nch_12od15_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_12od15_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_12od15_mac) nch_12od15_mac_gate < fbound_aux> nch_12od15_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_12od15_mac_gate, tndiff) + perim_in(nch_12od15_mac_gate, tndiff)) / 2)
		L = (area(nch_12od15_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_elvt_dnw_mac) nch_elvt_mac_gate_dnw < ppitch_aux> < fbound_aux> nch_elvt_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_elvt_mac_gate_dnw, tndiff) + perim_in(nch_elvt_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_elvt_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_elvt_mac) nch_elvt_mac_gate < ppitch_aux> < fbound_aux> nch_elvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_elvt_mac_gate, tndiff) + perim_in(nch_elvt_mac_gate, tndiff)) / 2)
		L = (area(nch_elvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_flrelvt_mac) nch_flrelvt_mac_gate < ppitch_aux> < fbound_aux> nch_flrelvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_flrelvt_mac_gate, tndiff) + perim_in(nch_flrelvt_mac_gate, tndiff)) / 2)
		L = (area(nch_flrelvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_flrlvt_mac) nch_flrlvt_mac_gate < ppitch_aux> < fbound_aux> nch_flrlvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_flrlvt_mac_gate, tndiff) + perim_in(nch_flrlvt_mac_gate, tndiff)) / 2)
		L = (area(nch_flrlvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_flrlvtll_mac) nch_flrlvtll_mac_gate < ppitch_aux> < fbound_aux> nch_flrlvtll_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_flrlvtll_mac_gate, tndiff) + perim_in(nch_flrlvtll_mac_gate, tndiff)) / 2)
		L = (area(nch_flrlvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_flrsvt_mac) nch_flrsvt_mac_gate < ppitch_aux> < fbound_aux> nch_flrsvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_flrsvt_mac_gate, tndiff) + perim_in(nch_flrsvt_mac_gate, tndiff)) / 2)
		L = (area(nch_flrsvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_flrulvt_mac) nch_flrulvt_mac_gate < ppitch_aux> < fbound_aux> nch_flrulvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_flrulvt_mac_gate, tndiff) + perim_in(nch_flrulvt_mac_gate, tndiff)) / 2)
		L = (area(nch_flrulvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_flrulvtll_mac) nch_flrulvtll_mac_gate < ppitch_aux> < fbound_aux> nch_flrulvtll_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_flrulvtll_mac_gate, tndiff) + perim_in(nch_flrulvtll_mac_gate, tndiff)) / 2)
		L = (area(nch_flrulvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_lvt_dnw_mac) nch_lvt_mac_gate_dnw < ppitch_aux> < fbound_aux> nch_lvt_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_lvt_mac_gate_dnw, tndiff) + perim_in(nch_lvt_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_lvt_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_lvt_mac) nch_lvt_mac_gate < ppitch_aux> < fbound_aux> nch_lvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_lvt_mac_gate, tndiff) + perim_in(nch_lvt_mac_gate, tndiff)) / 2)
		L = (area(nch_lvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_lvtll_dnw_mac) nch_lvtll_mac_gate_dnw < ppitch_aux> < fbound_aux> nch_lvtll_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_lvtll_mac_gate_dnw, tndiff) + perim_in(nch_lvtll_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_lvtll_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_lvtll_mac) nch_lvtll_mac_gate < ppitch_aux> < fbound_aux> nch_lvtll_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_lvtll_mac_gate, tndiff) + perim_in(nch_lvtll_mac_gate, tndiff)) / 2)
		L = (area(nch_lvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpode12_mac) nch_mpode12_mac_gate < fbound_aux> nch_mpode12_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpode12_mac_gate, tndiff) + perim_in(nch_mpode12_mac_gate, tndiff)) / 2)
		L = (area(nch_mpode12_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpode12od15_mac) nch_mpode12od15_mac_gate < fbound_aux> nch_mpode12od15_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpode12od15_mac_gate, tndiff) + perim_in(nch_mpode12od15_mac_gate, tndiff)) / 2)
		L = (area(nch_mpode12od15_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpodeelvt_mac) nch_mpodeelvt_mac_gate < ppitch_aux> < fbound_aux> nch_mpodeelvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpodeelvt_mac_gate, tndiff) + perim_in(nch_mpodeelvt_mac_gate, tndiff)) / 2)
		L = (area(nch_mpodeelvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpodelvt_mac) nch_mpodelvt_mac_gate < ppitch_aux> < fbound_aux> nch_mpodelvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpodelvt_mac_gate, tndiff) + perim_in(nch_mpodelvt_mac_gate, tndiff)) / 2)
		L = (area(nch_mpodelvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpodelvtll_mac) nch_mpodelvtll_mac_gate < ppitch_aux> < fbound_aux> nch_mpodelvtll_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpodelvtll_mac_gate, tndiff) + perim_in(nch_mpodelvtll_mac_gate, tndiff)) / 2)
		L = (area(nch_mpodelvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpodesvt_mac) nch_mpodesvt_mac_gate < ppitch_aux> < fbound_aux> nch_mpodesvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpodesvt_mac_gate, tndiff) + perim_in(nch_mpodesvt_mac_gate, tndiff)) / 2)
		L = (area(nch_mpodesvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpodeulvt_mac) nch_mpodeulvt_mac_gate < ppitch_aux> < fbound_aux> nch_mpodeulvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpodeulvt_mac_gate, tndiff) + perim_in(nch_mpodeulvt_mac_gate, tndiff)) / 2)
		L = (area(nch_mpodeulvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_mpodeulvtll_mac) nch_mpodeulvtll_mac_gate < ppitch_aux> < fbound_aux> nch_mpodeulvtll_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_mpodeulvtll_mac_gate, tndiff) + perim_in(nch_mpodeulvtll_mac_gate, tndiff)) / 2)
		L = (area(nch_mpodeulvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_svt_dnw_mac) nch_svt_mac_gate_dnw < ppitch_aux> < fbound_aux> nch_svt_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_svt_mac_gate_dnw, tndiff) + perim_in(nch_svt_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_svt_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_svt_mac) nch_svt_mac_gate < ppitch_aux> < fbound_aux> nch_svt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_svt_mac_gate, tndiff) + perim_in(nch_svt_mac_gate, tndiff)) / 2)
		L = (area(nch_svt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_ulvt_dnw_mac) nch_ulvt_mac_gate_dnw < ppitch_aux> < fbound_aux> nch_ulvt_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_ulvt_mac_gate_dnw, tndiff) + perim_in(nch_ulvt_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_ulvt_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_ulvt_mac) nch_ulvt_mac_gate < ppitch_aux> < fbound_aux> nch_ulvt_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_ulvt_mac_gate, tndiff) + perim_in(nch_ulvt_mac_gate, tndiff)) / 2)
		L = (area(nch_ulvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_ulvtll_dnw_mac) nch_ulvtll_mac_gate_dnw < ppitch_aux> < fbound_aux> nch_ulvtll_mac_gate_dnw( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_ulvtll_mac_gate_dnw, tndiff) + perim_in(nch_ulvtll_mac_gate_dnw, tndiff)) / 2)
		L = (area(nch_ulvtll_mac_gate_dnw) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nch_ulvtll_mac) nch_ulvtll_mac_gate < ppitch_aux> < fbound_aux> nch_ulvtll_mac_gate( G) tndiff( S) tndiff( D) psub( B) [
		W = ((perim_co(nch_ulvtll_mac_gate, tndiff) + perim_in(nch_ulvtll_mac_gate, tndiff)) / 2)
		L = (area(nch_ulvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MN( nchpd_8trpsr_mac) ngate_pd_8trpsr_mac < ODs> ngate_pd_8trpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_8trpsr_mac) / 2)
		L = (area(ngate_pd_8trpsr_mac) / W1)
	]

    DEVICE MN( nchpd_8tsr_mac) ngate_pd_8tsr_mac < ODs> ngate_pd_8tsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_8tsr_mac) / 2)
		L = (area(ngate_pd_8tsr_mac) / W1)
	]

    DEVICE MN( nchpd_camcpsr_mac) ngate_pd_camcpsr_mac < ODs> ngate_pd_camcpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_camcpsr_mac) / 2)
		L = (area(ngate_pd_camcpsr_mac) / W1)
	]

    DEVICE MN( nchpd_camsr_mac) ngate_pd_camsr_mac < ODs> ngate_pd_camsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_camsr_mac) / 2)
		L = (area(ngate_pd_camsr_mac) / W1)
	]

    DEVICE MN( nchpd_dpfsr_mac) ngate_pd_dpfsr_mac < ODs> ngate_pd_dpfsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_dpfsr_mac) / 2)
		L = (area(ngate_pd_dpfsr_mac) / W1)
	]

    DEVICE MN( nchpd_hc8trpsr_mac) ngate_pd_hc8trpsr_mac < ODs> ngate_pd_hc8trpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hc8trpsr_mac) / 2)
		L = (area(ngate_pd_hc8trpsr_mac) / W1)
	]

    DEVICE MN( nchpd_hc8tsr_mac) ngate_pd_hc8tsr_mac < ODs> ngate_pd_hc8tsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hc8tsr_mac) / 2)
		L = (area(ngate_pd_hc8tsr_mac) / W1)
	]

    DEVICE MN( nchpd_hcsr_mac) ngate_pd_hcsr_mac < ODs> ngate_pd_hcsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hcsr_mac) / 2)
		L = (area(ngate_pd_hcsr_mac) / W1)
	]

    DEVICE MN( nchpd_hdcamcpsr_mac) ngate_pd_hdcamcpsr_mac < ODs> ngate_pd_hdcamcpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hdcamcpsr_mac) / 2)
		L = (area(ngate_pd_hdcamcpsr_mac) / W1)
	]

    DEVICE MN( nchpd_hdcamsr_mac) ngate_pd_hdcamsr_mac < ODs> ngate_pd_hdcamsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hdcamsr_mac) / 2)
		L = (area(ngate_pd_hdcamsr_mac) / W1)
	]

    DEVICE MN( nchpd_hdsr_mac) ngate_pd_hdsr_mac < ODs> ngate_pd_hdsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hdsr_mac) / 2)
		L = (area(ngate_pd_hdsr_mac) / W1)
	]

    DEVICE MN( nchpd_hssr_mac) ngate_pd_hssr_mac < ODs> ngate_pd_hssr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_hssr_mac) / 2)
		L = (area(ngate_pd_hssr_mac) / W1)
	]

    DEVICE MN( nchpd_tprpsr_mac) ngate_pd_tprpsr_mac < ODs> ngate_pd_tprpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_tprpsr_mac) / 2)
		L = (area(ngate_pd_tprpsr_mac) / W1)
	]

    DEVICE MN( nchpd_tpsr_mac) ngate_pd_tpsr_mac < ODs> ngate_pd_tpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_tpsr_mac) / 2)
		L = (area(ngate_pd_tpsr_mac) / W1)
	]

    DEVICE MN( nchpd_ulhdsr_mac) ngate_pd_ulhdsr_mac < ODs> ngate_pd_ulhdsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pd_ulhdsr_mac) / 2)
		L = (area(ngate_pd_ulhdsr_mac) / W1)
	]

    DEVICE MN( nchpg_8trpsr_mac) ngate_pg_8trpsr_mac < ODs> ngate_pg_8trpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_8trpsr_mac) / 2)
		L = (area(ngate_pg_8trpsr_mac) / W1)
	]

    DEVICE MN( nchpg_8tsr_mac) ngate_pg_8tsr_mac < ODs> ngate_pg_8tsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_8tsr_mac) / 2)
		L = (area(ngate_pg_8tsr_mac) / W1)
	]

    DEVICE MN( nchpg_camcpsr_mac) ngate_pg_camcpsr_mac < ODs> ngate_pg_camcpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_camcpsr_mac) / 2)
		L = (area(ngate_pg_camcpsr_mac) / W1)
	]

    DEVICE MN( nchpg_camsr_mac) ngate_pg_camsr_mac < ODs> ngate_pg_camsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_camsr_mac) / 2)
		L = (area(ngate_pg_camsr_mac) / W1)
	]

    DEVICE MN( nchpg_dpfsr_mac) ngate_pg_dpfsr_mac < ODs> ngate_pg_dpfsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_dpfsr_mac) / 2)
		L = (area(ngate_pg_dpfsr_mac) / W1)
	]

    DEVICE MN( nchpg_hc8trpsr_mac) ngate_pg_hc8trpsr_mac < ODs> ngate_pg_hc8trpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hc8trpsr_mac) / 2)
		L = (area(ngate_pg_hc8trpsr_mac) / W1)
	]

    DEVICE MN( nchpg_hc8tsr_mac) ngate_pg_hc8tsr_mac < ODs> ngate_pg_hc8tsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hc8tsr_mac) / 2)
		L = (area(ngate_pg_hc8tsr_mac) / W1)
	]

    DEVICE MN( nchpg_hcsr_mac) ngate_pg_hcsr_mac < ODs> ngate_pg_hcsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hcsr_mac) / 2)
		L = (area(ngate_pg_hcsr_mac) / W1)
	]

    DEVICE MN( nchpg_hdcamcpsr_mac) ngate_pg_hdcamcpsr_mac < ODs> ngate_pg_hdcamcpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hdcamcpsr_mac) / 2)
		L = (area(ngate_pg_hdcamcpsr_mac) / W1)
	]

    DEVICE MN( nchpg_hdcamsr_mac) ngate_pg_hdcamsr_mac < ODs> ngate_pg_hdcamsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hdcamsr_mac) / 2)
		L = (area(ngate_pg_hdcamsr_mac) / W1)
	]

    DEVICE MN( nchpg_hdsr_mac) ngate_pg_hdsr_mac < ODs> ngate_pg_hdsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hdsr_mac) / 2)
		L = (area(ngate_pg_hdsr_mac) / W1)
	]

    DEVICE MN( nchpg_hssr_mac) ngate_pg_hssr_mac < ODs> ngate_pg_hssr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_hssr_mac) / 2)
		L = (area(ngate_pg_hssr_mac) / W1)
	]

    DEVICE MN( nchpg_tprpsr_mac) ngate_pg_tprpsr_mac < ODs> ngate_pg_tprpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_tprpsr_mac) / 2)
		L = (area(ngate_pg_tprpsr_mac) / W1)
	]

    DEVICE MN( nchpg_tpsr_mac) ngate_pg_tpsr_mac < ODs> ngate_pg_tpsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_tpsr_mac) / 2)
		L = (area(ngate_pg_tpsr_mac) / W1)
	]

    DEVICE MN( nchpg_ulhdsr_mac) ngate_pg_ulhdsr_mac < ODs> ngate_pg_ulhdsr_mac( G) tndiff( S) tndiff( D) psub( B) [
		nfin = count(ODs)
		W1 = (perim_co(tndiff, ngate_pg_ulhdsr_mac) / 2)
		L = (area(ngate_pg_ulhdsr_mac) / W1)
	]

    DEVICE MP( pch_12_mac) pch_12_mac_gate < fbound_aux> pch_12_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_12_mac_gate, tpdiff) + perim_in(pch_12_mac_gate, tpdiff)) / 2)
		L = (area(pch_12_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_12od15_mac) pch_12od15_mac_gate < fbound_aux> pch_12od15_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_12od15_mac_gate, tpdiff) + perim_in(pch_12od15_mac_gate, tpdiff)) / 2)
		L = (area(pch_12od15_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_elvt_mac) pch_elvt_mac_gate < ppitch_aux> < fbound_aux> pch_elvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_elvt_mac_gate, tpdiff) + perim_in(pch_elvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_elvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_flrelvt_mac) pch_flrelvt_mac_gate < ppitch_aux> < fbound_aux> pch_flrelvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_flrelvt_mac_gate, tpdiff) + perim_in(pch_flrelvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_flrelvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_flrlvt_mac) pch_flrlvt_mac_gate < ppitch_aux> < fbound_aux> pch_flrlvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_flrlvt_mac_gate, tpdiff) + perim_in(pch_flrlvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_flrlvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_flrlvtll_mac) pch_flrlvtll_mac_gate < ppitch_aux> < fbound_aux> pch_flrlvtll_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_flrlvtll_mac_gate, tpdiff) + perim_in(pch_flrlvtll_mac_gate, tpdiff)) / 2)
		L = (area(pch_flrlvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_flrsvt_mac) pch_flrsvt_mac_gate < ppitch_aux> < fbound_aux> pch_flrsvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_flrsvt_mac_gate, tpdiff) + perim_in(pch_flrsvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_flrsvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_flrulvt_mac) pch_flrulvt_mac_gate < ppitch_aux> < fbound_aux> pch_flrulvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_flrulvt_mac_gate, tpdiff) + perim_in(pch_flrulvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_flrulvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_flrulvtll_mac) pch_flrulvtll_mac_gate < ppitch_aux> < fbound_aux> pch_flrulvtll_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_flrulvtll_mac_gate, tpdiff) + perim_in(pch_flrulvtll_mac_gate, tpdiff)) / 2)
		L = (area(pch_flrulvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_lvt_mac) pch_lvt_mac_gate < ppitch_aux> < fbound_aux> pch_lvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_lvt_mac_gate, tpdiff) + perim_in(pch_lvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_lvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_lvtll_mac) pch_lvtll_mac_gate < ppitch_aux> < fbound_aux> pch_lvtll_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_lvtll_mac_gate, tpdiff) + perim_in(pch_lvtll_mac_gate, tpdiff)) / 2)
		L = (area(pch_lvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpode12_mac) pch_mpode12_mac_gate < fbound_aux> pch_mpode12_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpode12_mac_gate, tpdiff) + perim_in(pch_mpode12_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpode12_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpode12od15_mac) pch_mpode12od15_mac_gate < fbound_aux> pch_mpode12od15_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpode12od15_mac_gate, tpdiff) + perim_in(pch_mpode12od15_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpode12od15_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpodeelvt_mac) pch_mpodeelvt_mac_gate < ppitch_aux> < fbound_aux> pch_mpodeelvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpodeelvt_mac_gate, tpdiff) + perim_in(pch_mpodeelvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpodeelvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpodelvt_mac) pch_mpodelvt_mac_gate < ppitch_aux> < fbound_aux> pch_mpodelvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpodelvt_mac_gate, tpdiff) + perim_in(pch_mpodelvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpodelvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpodelvtll_mac) pch_mpodelvtll_mac_gate < ppitch_aux> < fbound_aux> pch_mpodelvtll_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpodelvtll_mac_gate, tpdiff) + perim_in(pch_mpodelvtll_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpodelvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpodesvt_mac) pch_mpodesvt_mac_gate < ppitch_aux> < fbound_aux> pch_mpodesvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpodesvt_mac_gate, tpdiff) + perim_in(pch_mpodesvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpodesvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpodeulvt_mac) pch_mpodeulvt_mac_gate < ppitch_aux> < fbound_aux> pch_mpodeulvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpodeulvt_mac_gate, tpdiff) + perim_in(pch_mpodeulvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpodeulvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_mpodeulvtll_mac) pch_mpodeulvtll_mac_gate < ppitch_aux> < fbound_aux> pch_mpodeulvtll_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_mpodeulvtll_mac_gate, tpdiff) + perim_in(pch_mpodeulvtll_mac_gate, tpdiff)) / 2)
		L = (area(pch_mpodeulvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_svt_mac) pch_svt_mac_gate < ppitch_aux> < fbound_aux> pch_svt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_svt_mac_gate, tpdiff) + perim_in(pch_svt_mac_gate, tpdiff)) / 2)
		L = (area(pch_svt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_ulvt_mac) pch_ulvt_mac_gate < ppitch_aux> < fbound_aux> pch_ulvt_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_ulvt_mac_gate, tpdiff) + perim_in(pch_ulvt_mac_gate, tpdiff)) / 2)
		L = (area(pch_ulvt_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pch_ulvtll_mac) pch_ulvtll_mac_gate < ppitch_aux> < fbound_aux> pch_ulvtll_mac_gate( G) tpdiff( S) tpdiff( D) nxwell( B) [
		W = ((perim_co(pch_ulvtll_mac_gate, tpdiff) + perim_in(pch_ulvtll_mac_gate, tpdiff)) / 2)
		L = (area(pch_ulvtll_mac_gate) / W)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		ppitch = trunc(((((perim(ppitch_aux) * 1000000) / 2) / 0.0001) - 1.99))
		fbound = trunc(((((perim(fbound_aux) * 1000000) / 2) / 0.0001) - 1.99))
	]

    DEVICE MP( pchpu_8tsr_mac) pgate_pu_8tsr_mac < ODs> pgate_pu_8tsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_8tsr_mac) / 2)
		L = (area(pgate_pu_8tsr_mac) / W1)
	]

    DEVICE MP( pchpu_camsr_mac) pgate_pu_camsr_mac < ODs> pgate_pu_camsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_camsr_mac) / 2)
		L = (area(pgate_pu_camsr_mac) / W1)
	]

    DEVICE MP( pchpu_dpfsr_mac) pgate_pu_dpfsr_mac < ODs> pgate_pu_dpfsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_dpfsr_mac) / 2)
		L = (area(pgate_pu_dpfsr_mac) / W1)
	]

    DEVICE MP( pchpu_hc8tsr_mac) pgate_pu_hc8tsr_mac < ODs> pgate_pu_hc8tsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_hc8tsr_mac) / 2)
		L = (area(pgate_pu_hc8tsr_mac) / W1)
	]

    DEVICE MP( pchpu_hcsr_mac) pgate_pu_hcsr_mac < ODs> pgate_pu_hcsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_hcsr_mac) / 2)
		L = (area(pgate_pu_hcsr_mac) / W1)
	]

    DEVICE MP( pchpu_hdcamsr_mac) pgate_pu_hdcamsr_mac < ODs> pgate_pu_hdcamsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_hdcamsr_mac) / 2)
		L = (area(pgate_pu_hdcamsr_mac) / W1)
	]

    DEVICE MP( pchpu_hdsr_mac) pgate_pu_hdsr_mac < ODs> pgate_pu_hdsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_hdsr_mac) / 2)
		L = (area(pgate_pu_hdsr_mac) / W1)
	]

    DEVICE MP( pchpu_hssr_mac) pgate_pu_hssr_mac < ODs> pgate_pu_hssr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_hssr_mac) / 2)
		L = (area(pgate_pu_hssr_mac) / W1)
	]

    DEVICE MP( pchpu_tpsr_mac) pgate_pu_tpsr_mac < ODs> pgate_pu_tpsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_tpsr_mac) / 2)
		L = (area(pgate_pu_tpsr_mac) / W1)
	]

    DEVICE MP( pchpu_ulhdsr_mac) pgate_pu_ulhdsr_mac < ODs> pgate_pu_ulhdsr_mac( G) tpdiff( S) tpdiff( D) nxwell( B) [
		nfin = count(ODs)
		W1 = (perim_co(tpdiff, pgate_pu_ulhdsr_mac) / 2)
		L = (area(pgate_pu_ulhdsr_mac) / W1)
	]

    DEVICE Q( pnp_i1_mac) cemit_io_i1_mac coll1 cnbase1 tpdiff_bjt -element X -model pnp_i1_mac
    DEVICE Q( pnp_i2_mac) cemit_io_i2_mac coll1 cnbase1 tpdiff_bjt -element X -model pnp_i2_mac
    DEVICE Q( pnp_p1_mac) cemit_io_p1_mac psub_term nxwell tpdiff_bjt -element X -model pnp_p1_mac
    DEVICE D( nwdio) nwdio_r psub nxwell -model nwdio
    DEVICE efuse_m0 m0efuse M0_A( PLUS) M0_A( MINUS) ( PLUS MINUS) [
		w = (perim_co(m0efuse, M0_A) / 2)
		l = (area(m0efuse) / w)
	]

    DEVICE efuse_m1 m1efuse M1_A( PLUS) M1_A( MINUS) ( PLUS MINUS) [
		w = (perim_co(m1efuse, M1_A) / 2)
		l = (area(m1efuse) / w)
	]

    DEVICE efuse_m4 m4efuse M4_A( PLUS) M4_A( MINUS) ( PLUS MINUS) [
		w = (perim_co(m4efuse, M4_A) / 2)
		l = (area(m4efuse) / w)
	]

    DEVICE efuse_mx m2efuse M2_A( PLUS) M2_A( MINUS) ( PLUS MINUS) [
		w = (perim_co(m2efuse, M2_A) / 2)
		l = (area(m2efuse) / w)
	]

    DEVICE mimcap_sin_fhd fhdmim_reg MPC( MMP) BPC( MBP) < SHDMIM_BOT> [
		area_mim = area(SHDMIM_BOT)
	]

    DEVICE mimcap_sin_shd_3t shdmim_reg TPC( MTP) MPC( MMP) BPC( MBP) < SHDMIM_TOP> < SHDMIM_BOT> [
		area_top_mim = area(SHDMIM_TOP)
		area_bot_mim = area(SHDMIM_BOT)
	]

    DEVICE crtmom_wo cmom0_reg_psub mom0plus_b( PLUS) mom0minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom0_reg_nw mom0plus_b( PLUS) mom0minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom0_rf_reg_psub mom0plus_b( PLUS) mom0minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom0_rf_reg_nw mom0plus_b( PLUS) mom0minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom0_reg_2t mom0plus_b( PLUS) mom0minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom0_mx_reg_psub_a mom0p1_a( PLUS1) mom0m1_b( MINUS1) mom0p2_a( PLUS2) mom0m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom0_mx_reg_psub_b mom0p1_b( PLUS1) mom0m1_a( MINUS1) mom0p2_b( PLUS2) mom0m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom0_mx_reg_nw_a mom0p1_a( PLUS1) mom0m1_b( MINUS1) mom0p2_a( PLUS2) mom0m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom0_mx_reg_nw_b mom0p1_b( PLUS1) mom0m1_a( MINUS1) mom0p2_b( PLUS2) mom0m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom0_mx_reg_4t_a mom0p1_a( PLUS1) mom0m1_b( MINUS1) mom0p2_a( PLUS2) mom0m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom0_mx_reg_4t_b mom0p1_b( PLUS1) mom0m1_a( MINUS1) mom0p2_b( PLUS2) mom0m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 0
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom1_reg_psub mom1plus_b( PLUS) mom1minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom1_reg_nw mom1plus_b( PLUS) mom1minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom1_rf_reg_psub mom1plus_b( PLUS) mom1minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom1_rf_reg_nw mom1plus_b( PLUS) mom1minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom1_reg_2t mom1plus_b( PLUS) mom1minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom1_mx_reg_psub_a mom1p1_a( PLUS1) mom1m1_b( MINUS1) mom1p2_a( PLUS2) mom1m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom1_mx_reg_psub_b mom1p1_b( PLUS1) mom1m1_a( MINUS1) mom1p2_b( PLUS2) mom1m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom1_mx_reg_nw_a mom1p1_a( PLUS1) mom1m1_b( MINUS1) mom1p2_a( PLUS2) mom1m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom1_mx_reg_nw_b mom1p1_b( PLUS1) mom1m1_a( MINUS1) mom1p2_b( PLUS2) mom1m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom1_mx_reg_4t_a mom1p1_a( PLUS1) mom1m1_b( MINUS1) mom1p2_a( PLUS2) mom1m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom1_mx_reg_4t_b mom1p1_b( PLUS1) mom1m1_a( MINUS1) mom1p2_b( PLUS2) mom1m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 1
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom2_reg_psub mom2plus_b( PLUS) mom2minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom2_reg_nw mom2plus_b( PLUS) mom2minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom2_reg_psub_non mom2plus( PLUS) mom2minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom2_reg_nw_non mom2plus( PLUS) mom2minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom2_rf_reg_psub mom2plus_b( PLUS) mom2minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom2_rf_reg_nw mom2plus_b( PLUS) mom2minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom2_rf_reg_psub_non mom2plus( PLUS) mom2minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom2_rf_reg_nw_non mom2plus( PLUS) mom2minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom2_reg_2t mom2plus_b( PLUS) mom2minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom2_reg_2t_non mom2plus( PLUS) mom2minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom2_mx_reg_psub_a mom2p1_a( PLUS1) mom2m1_b( MINUS1) mom2p2_a( PLUS2) mom2m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom2_mx_reg_psub_b mom2p1_b( PLUS1) mom2m1_a( MINUS1) mom2p2_b( PLUS2) mom2m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom2_mx_reg_nw_a mom2p1_a( PLUS1) mom2m1_b( MINUS1) mom2p2_a( PLUS2) mom2m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom2_mx_reg_nw_b mom2p1_b( PLUS1) mom2m1_a( MINUS1) mom2p2_b( PLUS2) mom2m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom2_mx_reg_psub_non mom2p1( PLUS1) mom2m1( MINUS1) mom2p2( PLUS2) mom2m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom2_mx_reg_nw_non mom2p1( PLUS1) mom2m1( MINUS1) mom2p2( PLUS2) mom2m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom2_mx_reg_4t_a mom2p1_a( PLUS1) mom2m1_b( MINUS1) mom2p2_a( PLUS2) mom2m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom2_mx_reg_4t_b mom2p1_b( PLUS1) mom2m1_a( MINUS1) mom2p2_b( PLUS2) mom2m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom2_mx_reg_4t_non mom2p1( PLUS1) mom2m1( MINUS1) mom2p2( PLUS2) mom2m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 2
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom3_reg_psub mom3plus_b( PLUS) mom3minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom3_reg_nw mom3plus_b( PLUS) mom3minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom3_reg_psub_non mom3plus( PLUS) mom3minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom3_reg_nw_non mom3plus( PLUS) mom3minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom3_rf_reg_psub mom3plus_b( PLUS) mom3minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom3_rf_reg_nw mom3plus_b( PLUS) mom3minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom3_rf_reg_psub_non mom3plus( PLUS) mom3minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom3_rf_reg_nw_non mom3plus( PLUS) mom3minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom3_reg_2t mom3plus_b( PLUS) mom3minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom3_reg_2t_non mom3plus( PLUS) mom3minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom3_mx_reg_psub_a mom3p1_a( PLUS1) mom3m1_b( MINUS1) mom3p2_a( PLUS2) mom3m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom3_mx_reg_psub_b mom3p1_b( PLUS1) mom3m1_a( MINUS1) mom3p2_b( PLUS2) mom3m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom3_mx_reg_nw_a mom3p1_a( PLUS1) mom3m1_b( MINUS1) mom3p2_a( PLUS2) mom3m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom3_mx_reg_nw_b mom3p1_b( PLUS1) mom3m1_a( MINUS1) mom3p2_b( PLUS2) mom3m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom3_mx_reg_psub_non mom3p1( PLUS1) mom3m1( MINUS1) mom3p2( PLUS2) mom3m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom3_mx_reg_nw_non mom3p1( PLUS1) mom3m1( MINUS1) mom3p2( PLUS2) mom3m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom3_mx_reg_4t_a mom3p1_a( PLUS1) mom3m1_b( MINUS1) mom3p2_a( PLUS2) mom3m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom3_mx_reg_4t_b mom3p1_b( PLUS1) mom3m1_a( MINUS1) mom3p2_b( PLUS2) mom3m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom3_mx_reg_4t_non mom3p1( PLUS1) mom3m1( MINUS1) mom3p2( PLUS2) mom3m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 3
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom4_reg_psub mom4plus_b( PLUS) mom4minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom4_reg_nw mom4plus_b( PLUS) mom4minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom4_reg_psub_non mom4plus( PLUS) mom4minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom4_reg_nw_non mom4plus( PLUS) mom4minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom4_rf_reg_psub mom4plus_b( PLUS) mom4minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom4_rf_reg_nw mom4plus_b( PLUS) mom4minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom4_rf_reg_psub_non mom4plus( PLUS) mom4minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom4_rf_reg_nw_non mom4plus( PLUS) mom4minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom4_reg_2t mom4plus_b( PLUS) mom4minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom4_reg_2t_non mom4plus( PLUS) mom4minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom4_mx_reg_psub_a mom4p1_a( PLUS1) mom4m1_b( MINUS1) mom4p2_a( PLUS2) mom4m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom4_mx_reg_psub_b mom4p1_b( PLUS1) mom4m1_a( MINUS1) mom4p2_b( PLUS2) mom4m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom4_mx_reg_nw_a mom4p1_a( PLUS1) mom4m1_b( MINUS1) mom4p2_a( PLUS2) mom4m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom4_mx_reg_nw_b mom4p1_b( PLUS1) mom4m1_a( MINUS1) mom4p2_b( PLUS2) mom4m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom4_mx_reg_psub_non mom4p1( PLUS1) mom4m1( MINUS1) mom4p2( PLUS2) mom4m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom4_mx_reg_nw_non mom4p1( PLUS1) mom4m1( MINUS1) mom4p2( PLUS2) mom4m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom4_mx_reg_4t_a mom4p1_a( PLUS1) mom4m1_b( MINUS1) mom4p2_a( PLUS2) mom4m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom4_mx_reg_4t_b mom4p1_b( PLUS1) mom4m1_a( MINUS1) mom4p2_b( PLUS2) mom4m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom4_mx_reg_4t_non mom4p1( PLUS1) mom4m1( MINUS1) mom4p2( PLUS2) mom4m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 4
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom5_reg_psub mom5plus_b( PLUS) mom5minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom5_reg_nw mom5plus_b( PLUS) mom5minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom5_reg_psub_non mom5plus( PLUS) mom5minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom5_reg_nw_non mom5plus( PLUS) mom5minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom5_rf_reg_psub mom5plus_b( PLUS) mom5minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom5_rf_reg_nw mom5plus_b( PLUS) mom5minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom5_rf_reg_psub_non mom5plus( PLUS) mom5minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom5_rf_reg_nw_non mom5plus( PLUS) mom5minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom5_reg_2t mom5plus_b( PLUS) mom5minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom5_reg_2t_non mom5plus( PLUS) mom5minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom5_mx_reg_psub_a mom5p1_a( PLUS1) mom5m1_b( MINUS1) mom5p2_a( PLUS2) mom5m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom5_mx_reg_psub_b mom5p1_b( PLUS1) mom5m1_a( MINUS1) mom5p2_b( PLUS2) mom5m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom5_mx_reg_nw_a mom5p1_a( PLUS1) mom5m1_b( MINUS1) mom5p2_a( PLUS2) mom5m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom5_mx_reg_nw_b mom5p1_b( PLUS1) mom5m1_a( MINUS1) mom5p2_b( PLUS2) mom5m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom5_mx_reg_psub_non mom5p1( PLUS1) mom5m1( MINUS1) mom5p2( PLUS2) mom5m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom5_mx_reg_nw_non mom5p1( PLUS1) mom5m1( MINUS1) mom5p2( PLUS2) mom5m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom5_mx_reg_4t_a mom5p1_a( PLUS1) mom5m1_b( MINUS1) mom5p2_a( PLUS2) mom5m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom5_mx_reg_4t_b mom5p1_b( PLUS1) mom5m1_a( MINUS1) mom5p2_b( PLUS2) mom5m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom5_mx_reg_4t_non mom5p1( PLUS1) mom5m1( MINUS1) mom5p2( PLUS2) mom5m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 5
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom6_reg_psub mom6plus_b( PLUS) mom6minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom6_reg_nw mom6plus_b( PLUS) mom6minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom6_reg_psub_non mom6plus( PLUS) mom6minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom6_reg_nw_non mom6plus( PLUS) mom6minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom6_rf_reg_psub mom6plus_b( PLUS) mom6minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom6_rf_reg_nw mom6plus_b( PLUS) mom6minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom6_rf_reg_psub_non mom6plus( PLUS) mom6minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom6_rf_reg_nw_non mom6plus( PLUS) mom6minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom6_reg_2t mom6plus_b( PLUS) mom6minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom6_reg_2t_non mom6plus( PLUS) mom6minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom6_mx_reg_psub_a mom6p1_a( PLUS1) mom6m1_b( MINUS1) mom6p2_a( PLUS2) mom6m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom6_mx_reg_psub_b mom6p1_b( PLUS1) mom6m1_a( MINUS1) mom6p2_b( PLUS2) mom6m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom6_mx_reg_nw_a mom6p1_a( PLUS1) mom6m1_b( MINUS1) mom6p2_a( PLUS2) mom6m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom6_mx_reg_nw_b mom6p1_b( PLUS1) mom6m1_a( MINUS1) mom6p2_b( PLUS2) mom6m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom6_mx_reg_psub_non mom6p1( PLUS1) mom6m1( MINUS1) mom6p2( PLUS2) mom6m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom6_mx_reg_nw_non mom6p1( PLUS1) mom6m1( MINUS1) mom6p2( PLUS2) mom6m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom6_mx_reg_4t_a mom6p1_a( PLUS1) mom6m1_b( MINUS1) mom6p2_a( PLUS2) mom6m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom6_mx_reg_4t_b mom6p1_b( PLUS1) mom6m1_a( MINUS1) mom6p2_b( PLUS2) mom6m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom6_mx_reg_4t_non mom6p1( PLUS1) mom6m1( MINUS1) mom6p2( PLUS2) mom6m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 6
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom7_reg_psub mom7plus_b( PLUS) mom7minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom7_reg_nw mom7plus_b( PLUS) mom7minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom7_reg_psub_non mom7plus( PLUS) mom7minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom7_reg_nw_non mom7plus( PLUS) mom7minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom7_rf_reg_psub mom7plus_b( PLUS) mom7minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom7_rf_reg_nw mom7plus_b( PLUS) mom7minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom7_rf_reg_psub_non mom7plus( PLUS) mom7minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom7_rf_reg_nw_non mom7plus( PLUS) mom7minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom7_reg_2t mom7plus_b( PLUS) mom7minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom7_reg_2t_non mom7plus( PLUS) mom7minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom7_mx_reg_psub_a mom7p1_a( PLUS1) mom7m1_b( MINUS1) mom7p2_a( PLUS2) mom7m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom7_mx_reg_psub_b mom7p1_b( PLUS1) mom7m1_a( MINUS1) mom7p2_b( PLUS2) mom7m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom7_mx_reg_nw_a mom7p1_a( PLUS1) mom7m1_b( MINUS1) mom7p2_a( PLUS2) mom7m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom7_mx_reg_nw_b mom7p1_b( PLUS1) mom7m1_a( MINUS1) mom7p2_b( PLUS2) mom7m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom7_mx_reg_psub_non mom7p1( PLUS1) mom7m1( MINUS1) mom7p2( PLUS2) mom7m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom7_mx_reg_nw_non mom7p1( PLUS1) mom7m1( MINUS1) mom7p2( PLUS2) mom7m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom7_mx_reg_4t_a mom7p1_a( PLUS1) mom7m1_b( MINUS1) mom7p2_a( PLUS2) mom7m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom7_mx_reg_4t_b mom7p1_b( PLUS1) mom7m1_a( MINUS1) mom7p2_b( PLUS2) mom7m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom7_mx_reg_4t_non mom7p1( PLUS1) mom7m1( MINUS1) mom7p2( PLUS2) mom7m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 7
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom8_reg_psub mom8plus_b( PLUS) mom8minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom8_reg_nw mom8plus_b( PLUS) mom8minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom8_reg_psub_non mom8plus( PLUS) mom8minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom8_reg_nw_non mom8plus( PLUS) mom8minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom8_rf_reg_psub mom8plus_b( PLUS) mom8minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom8_rf_reg_nw mom8plus_b( PLUS) mom8minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom8_rf_reg_psub_non mom8plus( PLUS) mom8minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom8_rf_reg_nw_non mom8plus( PLUS) mom8minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom8_reg_2t mom8plus_b( PLUS) mom8minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom8_reg_2t_non mom8plus( PLUS) mom8minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom8_mx_reg_psub_a mom8p1_a( PLUS1) mom8m1_b( MINUS1) mom8p2_a( PLUS2) mom8m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom8_mx_reg_psub_b mom8p1_b( PLUS1) mom8m1_a( MINUS1) mom8p2_b( PLUS2) mom8m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom8_mx_reg_nw_a mom8p1_a( PLUS1) mom8m1_b( MINUS1) mom8p2_a( PLUS2) mom8m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom8_mx_reg_nw_b mom8p1_b( PLUS1) mom8m1_a( MINUS1) mom8p2_b( PLUS2) mom8m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom8_mx_reg_psub_non mom8p1( PLUS1) mom8m1( MINUS1) mom8p2( PLUS2) mom8m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom8_mx_reg_nw_non mom8p1( PLUS1) mom8m1( MINUS1) mom8p2( PLUS2) mom8m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom8_mx_reg_4t_a mom8p1_a( PLUS1) mom8m1_b( MINUS1) mom8p2_a( PLUS2) mom8m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom8_mx_reg_4t_b mom8p1_b( PLUS1) mom8m1_a( MINUS1) mom8p2_b( PLUS2) mom8m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom8_mx_reg_4t_non mom8p1( PLUS1) mom8m1( MINUS1) mom8p2( PLUS2) mom8m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 8
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo cmom9_reg_psub mom9plus_b( PLUS) mom9minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom9_reg_nw mom9plus_b( PLUS) mom9minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom9_reg_psub_non mom9plus( PLUS) mom9minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo cmom9_reg_nw_non mom9plus( PLUS) mom9minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom9_rf_reg_psub mom9plus_b( PLUS) mom9minus_a( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom9_rf_reg_nw mom9plus_b( PLUS) mom9minus_a( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom9_rf_reg_psub_non mom9plus( PLUS) mom9minus( MINUS) psub( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_wo_rf cmom9_rf_reg_nw_non mom9plus( PLUS) mom9minus( MINUS) nxwell( BULK) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
	]

    DEVICE crtmom_2t cmom9_reg_2t mom9plus_b( PLUS) mom9minus_a( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_2t cmom9_reg_2t_non mom9plus( PLUS) mom9minus( MINUS) < MOMDMY_MXDE> < MOMDMY_VAP> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		nv = ((((perim(MOMDMY_NV) * 1000000) / 2) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / 2) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / 2) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / 2) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom9_mx_reg_psub_a mom9p1_a( PLUS1) mom9m1_b( MINUS1) mom9p2_a( PLUS2) mom9m2_b( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom9_mx_reg_psub_b mom9p1_b( PLUS1) mom9m1_a( MINUS1) mom9p2_b( PLUS2) mom9m2_a( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom9_mx_reg_nw_a mom9p1_a( PLUS1) mom9m1_b( MINUS1) mom9p2_a( PLUS2) mom9m2_b( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom9_mx_reg_nw_b mom9p1_b( PLUS1) mom9m1_a( MINUS1) mom9p2_b( PLUS2) mom9m2_a( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom9_mx_reg_psub_non mom9p1( PLUS1) mom9m1( MINUS1) mom9p2( PLUS2) mom9m2( MINUS2) psub( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_wo_mx cmom9_mx_reg_nw_non mom9p1( PLUS1) mom9m1( MINUS1) mom9p2( PLUS2) mom9m2( MINUS2) nxwell( BULK) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < SHIELD_LAYER> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		shield = trunc(((((perim(SHIELD_LAYER) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom9_mx_reg_4t_a mom9p1_a( PLUS1) mom9m1_b( MINUS1) mom9p2_a( PLUS2) mom9m2_b( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom9_mx_reg_4t_b mom9p1_b( PLUS1) mom9m1_a( MINUS1) mom9p2_b( PLUS2) mom9m2_a( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE crtmom_mx_4t cmom9_mx_reg_4t_non mom9p1( PLUS1) mom9m1( MINUS1) mom9p2( PLUS2) mom9m2( MINUS2) < MOMDMY_all> < MOMDMY_VAP> < MOMDMY_MXDE> < MOM_LAYER_16> < MOMDMY_NV> < MOMDMY_NH> [
		mf1 = count(MOMDMY_all)
		multi = (mf1 / 2)
		nv = ((((perim(MOMDMY_NV) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		nh = ((((perim(MOMDMY_NH) * 1000000) / (mf1 * 2)) - 0.1) / 0.04)
		stm = 9
		spm = trunc(((((perim(MOM_LAYER_16) * 1000000) / 2) / 0.0001) - 0.99))
		vapmod1 = (((perim(MOMDMY_VAP) * 1000000) / (mf1 * 2)) - 0.05)
		if (vapmod1 < 0.051)
    		vapmod = 0
		else
    		vapmod = (vapmod1 / 0.1)
		n_mxde1 = (((perim(MOMDMY_MXDE) * 1000000) / (mf1 * 2)) - 0.05)
		if (n_mxde1 < 0.051)
    		n_mxde = 0
		else
    		n_mxde = (n_mxde1 / 0.1)
	]

    DEVICE moscap_rf var_nw_rf n_gpoly_ulvt( GATE) tndiff( BULK) psub( GNODE) < vargt_rf> < nthin> [
		gr = count(nthin)
		br = (count(vargt_rf) / gr)
		wr = ((perim_co(vargt_rf, tndiff) / 2) / (br * gr))
		lr = ((area(vargt_rf) / wr) / (br * gr))
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE moscap_rf12 var_nw_rf12 n_gpoly_io_ulvt( GATE) tndiff( BULK) psub( GNODE) < vargt_rf12> < nthin> [
		gr = count(nthin)
		br = (count(vargt_rf12) / gr)
		wr = ((perim_co(vargt_rf12, tndiff) / 2) / (br * gr))
		lr = ((area(vargt_rf12) / wr) / (br * gr))
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE moscap_rf12_nw var_nw_rf12_nw n_gpoly_io_ulvt( GATE) tndiff( BULK) psub( GNODE) < vargt_rf12> < nthin> [
		gr = count(nthin)
		br = (count(vargt_rf12) / gr)
		wr = ((perim_co(vargt_rf12, tndiff) / 2) / (br * gr))
		lr = ((area(vargt_rf12) / wr) / (br * gr))
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE moscap_rf12od15 var_nw_rf12od15 n_gpoly_io_ulvt( GATE) tndiff( BULK) psub( GNODE) < vargt_rf12od15> < nthin> [
		gr = count(nthin)
		br = (count(vargt_rf12od15) / gr)
		wr = ((perim_co(vargt_rf12od15, tndiff) / 2) / (br * gr))
		lr = ((area(vargt_rf12od15) / wr) / (br * gr))
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE moscap_rf12od15_nw var_nw_rf12od15_nw n_gpoly_io_ulvt( GATE) tndiff( BULK) psub( GNODE) < vargt_rf12od15> < nthin> [
		gr = count(nthin)
		br = (count(vargt_rf12od15) / gr)
		wr = ((perim_co(vargt_rf12od15, tndiff) / 2) / (br * gr))
		lr = ((area(vargt_rf12od15) / wr) / (br * gr))
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE moscap_rf_nw var_nw_rf_nw n_gpoly_ulvt( GATE) tndiff( BULK) psub( GNODE) < vargt_rf> < nthin> [
		gr = count(nthin)
		br = (count(vargt_rf) / gr)
		wr = ((perim_co(vargt_rf, tndiff) / 2) / (br * gr))
		lr = ((area(vargt_rf) / wr) / (br * gr))
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE ndio_12_mac ndio_12_r psub( PLUS) tndiff_dio( MINUS) [
		diffn = count(tndiff_dio)
		w = ((perim_in(tndiff_dio, ndio_12_r) / 2) / diffn)
		l = (area(ndio_12_r) / w)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE ndio_12_ntn_mac ndio_12_ntn_r psub( PLUS) tndiff_dio( MINUS) [
		diffn = count(tndiff_dio)
		w = ((perim_in(tndiff_dio, ndio_12_ntn_r) / 2) / diffn)
		l = (area(ndio_12_ntn_r) / w)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE ndio_hia12_mac hia12_ndio_r psub( PLUS) tndiff_dio( MINUS) < hia_dio_ngate> < ndiff_hdio> [
		nf = count(ndiff_hdio)
		nr = count(tndiff_dio)
		w = ((perim_co(tndiff_dio, hia_dio_ngate) / nr) / 2)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
		l = ((area(ndiff_hdio) / nf) / w)
	]

    DEVICE ndio_hia12_ntn_mac hia12_ndio_ntn_r psub( PLUS) tndiff_dio( MINUS) < hia_dio_ngate> < ndiff_hdio_ntn> [
		nf = count(ndiff_hdio_ntn)
		nr = count(tndiff_dio)
		w = ((perim_co(tndiff_dio, hia_dio_ngate) / nr) / 2)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
		l = ((area(ndiff_hdio_ntn) / nf) / w)
	]

    DEVICE ndio_mac ndio_r psub( PLUS) tndiff_dio( MINUS) [
		diffn = count(tndiff_dio)
		w = ((perim_in(tndiff_dio, ndio_r) / 2) / diffn)
		l = (area(ndio_r) / w)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE nmoscap vargt vargt( PLUS) tndiff( MINUS) < nthin> [
		lr = (perim_co(vargt, nthin) / 2)
		wr = (area(vargt) / lr)
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE nmoscap_12 vargt_12 vargt_12( PLUS) tndiff( MINUS) < nthin> [
		lr = (perim_co(vargt_12, nthin) / 2)
		wr = (area(vargt_12) / lr)
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE nmoscap_12od15 vargt_12od15 vargt_12od15( PLUS) tndiff( MINUS) < nthin> [
		lr = (perim_co(vargt_12od15, nthin) / 2)
		wr = (area(vargt_12od15) / lr)
		nfin = trunc(((((wr * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE npode_12_mac npode_12_mac_gate_edge tndiff( S) npode_12_mac_gate( G) psub( B) [
		W = perim_co(npode_12_mac_gate_edge, npode_12_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_12_mac_gate) / w)
	]

    DEVICE npode_12od15_mac npode_12od15_mac_gate_edge tndiff( S) npode_12od15_mac_gate( G) psub( B) [
		W = perim_co(npode_12od15_mac_gate_edge, npode_12od15_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_12od15_mac_gate) / w)
	]

    DEVICE npode_elvt_mac npode_elvt_mac_gate_edge tndiff( S) npode_elvt_mac_gate( G) psub( B) [
		W = perim_co(npode_elvt_mac_gate_edge, npode_elvt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_elvt_mac_gate) / w)
	]

    DEVICE npode_lvt_mac npode_lvt_mac_gate_edge tndiff( S) npode_lvt_mac_gate( G) psub( B) [
		W = perim_co(npode_lvt_mac_gate_edge, npode_lvt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_lvt_mac_gate) / w)
	]

    DEVICE npode_lvtll_mac npode_lvtll_mac_gate_edge tndiff( S) npode_lvtll_mac_gate( G) psub( B) [
		W = perim_co(npode_lvtll_mac_gate_edge, npode_lvtll_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_lvtll_mac_gate) / w)
	]

    DEVICE npode_svt_mac npode_svt_mac_gate_edge tndiff( S) npode_svt_mac_gate( G) psub( B) [
		W = perim_co(npode_svt_mac_gate_edge, npode_svt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_svt_mac_gate) / w)
	]

    DEVICE npode_ulvt_mac npode_ulvt_mac_gate_edge tndiff( S) npode_ulvt_mac_gate( G) psub( B) [
		W = perim_co(npode_ulvt_mac_gate_edge, npode_ulvt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_ulvt_mac_gate) / w)
	]

    DEVICE npode_ulvtll_mac npode_ulvtll_mac_gate_edge tndiff( S) npode_ulvtll_mac_gate( G) psub( B) [
		W = perim_co(npode_ulvtll_mac_gate_edge, npode_ulvtll_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(npode_ulvtll_mac_gate) / w)
	]

    DEVICE pdio_12_mac pdio_12_r tpdiff_dio( PLUS) nxwell( MINUS) [
		diffn = count(tpdiff_dio)
		w = ((perim_in(tpdiff_dio, pdio_12_r) / 2) / diffn)
		l = (area(pdio_12_r) / w)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE pdio_hia12_mac hia12_pdio_r tpdiff_dio( PLUS) nxwell( MINUS) < hia_dio_pgate> < pdiff_hdio> [
		nf = count(pdiff_hdio)
		nr = count(tpdiff_dio)
		w = ((perim_co(tpdiff_dio, hia_dio_pgate) / nr) / 2)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
		l = ((area(pdiff_hdio) / nf) / w)
	]

    DEVICE pdio_mac pdio_r tpdiff_dio( PLUS) nxwell( MINUS) [
		diffn = count(tpdiff_dio)
		w = ((perim_in(tpdiff_dio, pdio_r) / 2) / diffn)
		l = (area(pdio_r) / w)
		nfin = trunc(((((w * 1000000) - 0.006) / 0.028) + 1.01))
	]

    DEVICE ppode_12_mac ppode_12_mac_gate_edge tpdiff( S) ppode_12_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_12_mac_gate_edge, ppode_12_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_12_mac_gate) / w)
	]

    DEVICE ppode_12od15_mac ppode_12od15_mac_gate_edge tpdiff( S) ppode_12od15_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_12od15_mac_gate_edge, ppode_12od15_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_12od15_mac_gate) / w)
	]

    DEVICE ppode_elvt_mac ppode_elvt_mac_gate_edge tpdiff( S) ppode_elvt_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_elvt_mac_gate_edge, ppode_elvt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_elvt_mac_gate) / w)
	]

    DEVICE ppode_lvt_mac ppode_lvt_mac_gate_edge tpdiff( S) ppode_lvt_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_lvt_mac_gate_edge, ppode_lvt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_lvt_mac_gate) / w)
	]

    DEVICE ppode_lvtll_mac ppode_lvtll_mac_gate_edge tpdiff( S) ppode_lvtll_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_lvtll_mac_gate_edge, ppode_lvtll_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_lvtll_mac_gate) / w)
	]

    DEVICE ppode_svt_mac ppode_svt_mac_gate_edge tpdiff( S) ppode_svt_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_svt_mac_gate_edge, ppode_svt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_svt_mac_gate) / w)
	]

    DEVICE ppode_ulvt_mac ppode_ulvt_mac_gate_edge tpdiff( S) ppode_ulvt_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_ulvt_mac_gate_edge, ppode_ulvt_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_ulvt_mac_gate) / w)
	]

    DEVICE ppode_ulvtll_mac ppode_ulvtll_mac_gate_edge tpdiff( S) ppode_ulvtll_mac_gate( G) nxwell( B) [
		W = perim_co(ppode_ulvtll_mac_gate_edge, ppode_ulvtll_mac_gate)
		nfin = trunc(((((W * 1000000) - 0.006) / 0.028) + 1.01))
		L = (area(ppode_ulvtll_mac_gate) / w)
	]

    DEVICE rhim rhim_r3 RH_TN_3( PLUS) RH_TN_3( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r3, RH_TN_3) / 2)
		l = (area(rhim_r3) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r4 RH_TN_4( PLUS) RH_TN_4( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r4, RH_TN_4) / 2)
		l = (area(rhim_r4) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r5 RH_TN_5( PLUS) RH_TN_5( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r5, RH_TN_5) / 2)
		l = (area(rhim_r5) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r6 RH_TN_6( PLUS) RH_TN_6( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r6, RH_TN_6) / 2)
		l = (area(rhim_r6) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r7 RH_TN_7( PLUS) RH_TN_7( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r7, RH_TN_7) / 2)
		l = (area(rhim_r7) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r8 RH_TN_8( PLUS) RH_TN_8( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r8, RH_TN_8) / 2)
		l = (area(rhim_r8) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r9 RH_TN_9( PLUS) RH_TN_9( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r9, RH_TN_9) / 2)
		l = (area(rhim_r9) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r10 RH_TN_10( PLUS) RH_TN_10( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r10, RH_TN_10) / 2)
		l = (area(rhim_r10) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r11 RH_TN_11( PLUS) RH_TN_11( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r11, RH_TN_11) / 2)
		l = (area(rhim_r11) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r12 RH_TN_12( PLUS) RH_TN_12( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r12, RH_TN_12) / 2)
		l = (area(rhim_r12) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r13 RH_TN_13( PLUS) RH_TN_13( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r13, RH_TN_13) / 2)
		l = (area(rhim_r13) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r14 RH_TN_14( PLUS) RH_TN_14( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r14, RH_TN_14) / 2)
		l = (area(rhim_r14) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r15 RH_TN_15( PLUS) RH_TN_15( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r15, RH_TN_15) / 2)
		l = (area(rhim_r15) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rhim rhim_r16 RH_TN_16( PLUS) RH_TN_16( MINUS) < rhim_aux> ( PLUS MINUS) [
		w = (perim_co(rhim_r16, RH_TN_16) / 2)
		l = (area(rhim_r16) / w)
		len_rhim_aux = ((perim(rhim_aux) / 2) - 1e-10)
		hi_em = 0
		if (len_rhim_aux > 1.01e-10)
    		hi_em = 1
	]

    DEVICE rm0w mt0res_a M0_A( PLUS) M0_A( MINUS) -model rm0w ( PLUS MINUS) [
		w = (perim_co(mt0res_a, M0_A) / 2)
		l = (area(mt0res_a) / w)
	]

    DEVICE rm0w mt0res_b M0_B( PLUS) M0_B( MINUS) -model rm0w ( PLUS MINUS) [
		w = (perim_co(mt0res_b, M0_B) / 2)
		l = (area(mt0res_b) / w)
	]

    DEVICE rm10w mt10res_noab M10( PLUS) M10( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt10res_noab, M10) / 2)
		l = (area(mt10res_noab) / w)
	]

    DEVICE rm10w mt10res_a M10_A( PLUS) M10_A( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt10res_a, M10_A) / 2)
		l = (area(mt10res_a) / w)
	]

    DEVICE rm10w mt10res_b M10_B( PLUS) M10_B( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt10res_b, M10_B) / 2)
		l = (area(mt10res_b) / w)
	]

    DEVICE rm11w mt11res_noab M11( PLUS) M11( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt11res_noab, M11) / 2)
		l = (area(mt11res_noab) / w)
	]

    DEVICE rm11w mt11res_a M11_A( PLUS) M11_A( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt11res_a, M11_A) / 2)
		l = (area(mt11res_a) / w)
	]

    DEVICE rm11w mt11res_b M11_B( PLUS) M11_B( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt11res_b, M11_B) / 2)
		l = (area(mt11res_b) / w)
	]

    DEVICE rm12w mt12res_noab M12( PLUS) M12( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt12res_noab, M12) / 2)
		l = (area(mt12res_noab) / w)
	]

    DEVICE rm12w mt12res_a M12_A( PLUS) M12_A( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt12res_a, M12_A) / 2)
		l = (area(mt12res_a) / w)
	]

    DEVICE rm12w mt12res_b M12_B( PLUS) M12_B( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt12res_b, M12_B) / 2)
		l = (area(mt12res_b) / w)
	]

    DEVICE rm13w mt13res_noab M13( PLUS) M13( MINUS) -model rmyyw ( PLUS MINUS) [
		w = (perim_co(mt13res_noab, M13) / 2)
		l = (area(mt13res_noab) / w)
	]

    DEVICE rm13w mt13res_a M13_A( PLUS) M13_A( MINUS) -model rmyyw ( PLUS MINUS) [
		w = (perim_co(mt13res_a, M13_A) / 2)
		l = (area(mt13res_a) / w)
	]

    DEVICE rm13w mt13res_b M13_B( PLUS) M13_B( MINUS) -model rmyyw ( PLUS MINUS) [
		w = (perim_co(mt13res_b, M13_B) / 2)
		l = (area(mt13res_b) / w)
	]

    DEVICE rm14w mt14res_noab M14( PLUS) M14( MINUS) -model rmyyw ( PLUS MINUS) [
		w = (perim_co(mt14res_noab, M14) / 2)
		l = (area(mt14res_noab) / w)
	]

    DEVICE rm14w mt14res_a M14_A( PLUS) M14_A( MINUS) -model rmyyw ( PLUS MINUS) [
		w = (perim_co(mt14res_a, M14_A) / 2)
		l = (area(mt14res_a) / w)
	]

    DEVICE rm14w mt14res_b M14_B( PLUS) M14_B( MINUS) -model rmyyw ( PLUS MINUS) [
		w = (perim_co(mt14res_b, M14_B) / 2)
		l = (area(mt14res_b) / w)
	]

    DEVICE rm15w mt15res_noab M15( PLUS) M15( MINUS) -model rmrw ( PLUS MINUS) [
		w = (perim_co(mt15res_noab, M15) / 2)
		l = (area(mt15res_noab) / w)
	]

    DEVICE rm15w mt15res_a M15_A( PLUS) M15_A( MINUS) -model rmrw ( PLUS MINUS) [
		w = (perim_co(mt15res_a, M15_A) / 2)
		l = (area(mt15res_a) / w)
	]

    DEVICE rm15w mt15res_b M15_B( PLUS) M15_B( MINUS) -model rmrw ( PLUS MINUS) [
		w = (perim_co(mt15res_b, M15_B) / 2)
		l = (area(mt15res_b) / w)
	]

    DEVICE rm16w mt16res_noab M16( PLUS) M16( MINUS) -model rmrw ( PLUS MINUS) [
		w = (perim_co(mt16res_noab, M16) / 2)
		l = (area(mt16res_noab) / w)
	]

    DEVICE rm16w mt16res_a M16_A( PLUS) M16_A( MINUS) -model rmrw ( PLUS MINUS) [
		w = (perim_co(mt16res_a, M16_A) / 2)
		l = (area(mt16res_a) / w)
	]

    DEVICE rm16w mt16res_b M16_B( PLUS) M16_B( MINUS) -model rmrw ( PLUS MINUS) [
		w = (perim_co(mt16res_b, M16_B) / 2)
		l = (area(mt16res_b) / w)
	]

    DEVICE rm1w mt1res_a M1_A( PLUS) M1_A( MINUS) -model rm1w ( PLUS MINUS) [
		w = (perim_co(mt1res_a, M1_A) / 2)
		l = (area(mt1res_a) / w)
	]

    DEVICE rm1w mt1res_b M1_B( PLUS) M1_B( MINUS) -model rm1w ( PLUS MINUS) [
		w = (perim_co(mt1res_b, M1_B) / 2)
		l = (area(mt1res_b) / w)
	]

    DEVICE rm2w mt2res_noab M2( PLUS) M2( MINUS) -model rmxw ( PLUS MINUS) [
		w = (perim_co(mt2res_noab, M2) / 2)
		l = (area(mt2res_noab) / w)
	]

    DEVICE rm2w mt2res_a M2_A( PLUS) M2_A( MINUS) -model rmxw ( PLUS MINUS) [
		w = (perim_co(mt2res_a, M2_A) / 2)
		l = (area(mt2res_a) / w)
	]

    DEVICE rm2w mt2res_b M2_B( PLUS) M2_B( MINUS) -model rmxw ( PLUS MINUS) [
		w = (perim_co(mt2res_b, M2_B) / 2)
		l = (area(mt2res_b) / w)
	]

    DEVICE rm3w mt3res_noab M3( PLUS) M3( MINUS) -model rmxbw ( PLUS MINUS) [
		w = (perim_co(mt3res_noab, M3) / 2)
		l = (area(mt3res_noab) / w)
	]

    DEVICE rm3w mt3res_a M3_A( PLUS) M3_A( MINUS) -model rmxbw ( PLUS MINUS) [
		w = (perim_co(mt3res_a, M3_A) / 2)
		l = (area(mt3res_a) / w)
	]

    DEVICE rm3w mt3res_b M3_B( PLUS) M3_B( MINUS) -model rmxbw ( PLUS MINUS) [
		w = (perim_co(mt3res_b, M3_B) / 2)
		l = (area(mt3res_b) / w)
	]

    DEVICE rm4w mt4res_noab M4( PLUS) M4( MINUS) -model rmxew ( PLUS MINUS) [
		w = (perim_co(mt4res_noab, M4) / 2)
		l = (area(mt4res_noab) / w)
	]

    DEVICE rm4w mt4res_a M4_A( PLUS) M4_A( MINUS) -model rmxew ( PLUS MINUS) [
		w = (perim_co(mt4res_a, M4_A) / 2)
		l = (area(mt4res_a) / w)
	]

    DEVICE rm4w mt4res_b M4_B( PLUS) M4_B( MINUS) -model rmxew ( PLUS MINUS) [
		w = (perim_co(mt4res_b, M4_B) / 2)
		l = (area(mt4res_b) / w)
	]

    DEVICE rm5w mt5res_noab M5( PLUS) M5( MINUS) -model rmyaw ( PLUS MINUS) [
		w = (perim_co(mt5res_noab, M5) / 2)
		l = (area(mt5res_noab) / w)
	]

    DEVICE rm5w mt5res_a M5_A( PLUS) M5_A( MINUS) -model rmyaw ( PLUS MINUS) [
		w = (perim_co(mt5res_a, M5_A) / 2)
		l = (area(mt5res_a) / w)
	]

    DEVICE rm5w mt5res_b M5_B( PLUS) M5_B( MINUS) -model rmyaw ( PLUS MINUS) [
		w = (perim_co(mt5res_b, M5_B) / 2)
		l = (area(mt5res_b) / w)
	]

    DEVICE rm6w mt6res_noab M6( PLUS) M6( MINUS) -model rmybw ( PLUS MINUS) [
		w = (perim_co(mt6res_noab, M6) / 2)
		l = (area(mt6res_noab) / w)
	]

    DEVICE rm6w mt6res_a M6_A( PLUS) M6_A( MINUS) -model rmybw ( PLUS MINUS) [
		w = (perim_co(mt6res_a, M6_A) / 2)
		l = (area(mt6res_a) / w)
	]

    DEVICE rm6w mt6res_b M6_B( PLUS) M6_B( MINUS) -model rmybw ( PLUS MINUS) [
		w = (perim_co(mt6res_b, M6_B) / 2)
		l = (area(mt6res_b) / w)
	]

    DEVICE rm7w mt7res_noab M7( PLUS) M7( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt7res_noab, M7) / 2)
		l = (area(mt7res_noab) / w)
	]

    DEVICE rm7w mt7res_a M7_A( PLUS) M7_A( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt7res_a, M7_A) / 2)
		l = (area(mt7res_a) / w)
	]

    DEVICE rm7w mt7res_b M7_B( PLUS) M7_B( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt7res_b, M7_B) / 2)
		l = (area(mt7res_b) / w)
	]

    DEVICE rm8w mt8res_noab M8( PLUS) M8( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt8res_noab, M8) / 2)
		l = (area(mt8res_noab) / w)
	]

    DEVICE rm8w mt8res_a M8_A( PLUS) M8_A( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt8res_a, M8_A) / 2)
		l = (area(mt8res_a) / w)
	]

    DEVICE rm8w mt8res_b M8_B( PLUS) M8_B( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt8res_b, M8_B) / 2)
		l = (area(mt8res_b) / w)
	]

    DEVICE rm9w mt9res_noab M9( PLUS) M9( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt9res_noab, M9) / 2)
		l = (area(mt9res_noab) / w)
	]

    DEVICE rm9w mt9res_a M9_A( PLUS) M9_A( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt9res_a, M9_A) / 2)
		l = (area(mt9res_a) / w)
	]

    DEVICE rm9w mt9res_b M9_B( PLUS) M9_B( MINUS) -model rmyw ( PLUS MINUS) [
		w = (perim_co(mt9res_b, M9_B) / 2)
		l = (area(mt9res_b) / w)
	]

    DEVICE rmap mtAPres AP( PLUS) AP( MINUS) -model rmap ( PLUS MINUS) [
		w = (perim_co(mtAPres, AP) / 2)
		l = (area(mtAPres) / w)
	]

========================================================================


operation group: 3598/3980
    p_odtap_ext1 = SIZE p_odtap -by 0.013
========================================================================


operation group: 3599/3980
    p_odtap_ext2 = AND p_odtap_ext1 MDx
========================================================================


operation group: 3600/3980
    p_odtap_io_ext = AND p_odtap_ext2 OD12
========================================================================


operation group: 3601/3980
    core_p_gpoly1 = COPY p_gpoly_svt
========================================================================


operation group: 3602/3980
    core_p_gpoly2 = OR p_gpoly_lvt core_p_gpoly1
========================================================================


operation group: 3603/3980
    core_p_gpoly3 = OR p_gpoly_ulvt core_p_gpoly2
========================================================================


operation group: 3604/3980
    core_p_gpoly4 = OR p_gpoly_elvt core_p_gpoly3
========================================================================


operation group: 3605/3980
    core_p_gpoly5 = OR p_gpoly_lvtll core_p_gpoly4
========================================================================


operation group: 3606/3980
    core_p_gpoly6 = OR p_gpoly_ulvtll core_p_gpoly5
========================================================================


operation group: 3607/3980
    core_pmos_gate1 = COPY pch_svt_mac_gate
========================================================================


operation group: 3608/3980
    core_pmos_gate2 = OR pch_lvt_mac_gate core_pmos_gate1
========================================================================


operation group: 3609/3980
    core_pmos_gate3 = OR pch_ulvt_mac_gate core_pmos_gate2
========================================================================


operation group: 3610/3980
    core_pmos_gate4 = OR pch_elvt_mac_gate core_pmos_gate3
========================================================================


operation group: 3611/3980
    core_pmos_gate5 = OR pch_lvtll_mac_gate core_pmos_gate4
========================================================================


operation group: 3612/3980
    core_pmos_gate6 = OR pch_ulvtll_mac_gate core_pmos_gate5
========================================================================


operation group: 3613/3980
    core_pgpoly_region1 = OR core_p_gpoly6 core_pmos_gate6
========================================================================


operation group: 3614/3980
    core_pmpode_gate1 = COPY pch_mpodesvt_mac_gate
========================================================================


operation group: 3615/3980
    core_pmpode_gate2 = OR pch_mpodelvt_mac_gate core_pmpode_gate1
========================================================================


operation group: 3616/3980
    core_pmpode_gate3 = OR pch_mpodeulvt_mac_gate core_pmpode_gate2
========================================================================


operation group: 3617/3980
    core_pmpode_gate4 = OR pch_mpodeelvt_mac_gate core_pmpode_gate3
========================================================================


operation group: 3618/3980
    core_pmpode_gate5 = OR pch_mpodelvtll_mac_gate core_pmpode_gate4
========================================================================


operation group: 3619/3980
    core_pmpode_gate6 = OR pch_mpodeulvtll_mac_gate core_pmpode_gate5
========================================================================


operation group: 3620/3980
    core_pgpoly_region2 = OR core_pgpoly_region1 core_pmpode_gate6
========================================================================


operation group: 3621/3980
    core_pflr_gate1 = COPY pch_flrsvt_mac_gate
========================================================================


operation group: 3622/3980
    core_pflr_gate2 = OR pch_flrlvt_mac_gate core_pflr_gate1
========================================================================


operation group: 3623/3980
    core_pflr_gate3 = OR pch_flrulvt_mac_gate core_pflr_gate2
========================================================================


operation group: 3624/3980
    core_pflr_gate4 = OR pch_flrelvt_mac_gate core_pflr_gate3
========================================================================


operation group: 3625/3980
    core_pflr_gate5 = OR pch_flrlvtll_mac_gate core_pflr_gate4
========================================================================


operation group: 3626/3980
    core_pflr_gate6 = OR pch_flrulvtll_mac_gate core_pflr_gate5
========================================================================


operation group: 3627/3980
    core_pgpoly_region3 = OR core_pgpoly_region2 core_pflr_gate6
========================================================================


operation group: 3628/3980
    core_p_pode_gate1 = COPY ppode_svt_mac_gate
========================================================================


operation group: 3629/3980
    core_p_pode_gate2 = OR ppode_lvt_mac_gate core_p_pode_gate1
========================================================================


operation group: 3630/3980
    core_p_pode_gate3 = OR ppode_ulvt_mac_gate core_p_pode_gate2
========================================================================


operation group: 3631/3980
    core_p_pode_gate4 = OR ppode_elvt_mac_gate core_p_pode_gate3
========================================================================


operation group: 3632/3980
    core_p_pode_gate5 = OR ppode_lvtll_mac_gate core_p_pode_gate4
========================================================================


operation group: 3633/3980
    core_p_pode_gate6 = OR ppode_ulvtll_mac_gate core_p_pode_gate5
========================================================================


operation group: 3634/3980
    core_pgpoly_region4 = OR core_pgpoly_region3 core_p_pode_gate6
========================================================================


operation group: 3635/3980
    core_p_pode1 = COPY p_pode_svt
========================================================================


operation group: 3636/3980
    core_p_pode2 = OR p_pode_lvt core_p_pode1
========================================================================


operation group: 3637/3980
    core_p_pode3 = OR p_pode_ulvt core_p_pode2
========================================================================


operation group: 3638/3980
    core_p_pode4 = OR p_pode_elvt core_p_pode3
========================================================================


operation group: 3639/3980
    core_p_pode5 = OR p_pode_lvtll core_p_pode4
========================================================================


operation group: 3640/3980
    core_p_pode6 = OR p_pode_ulvtll core_p_pode5
========================================================================


operation group: 3641/3980
    core_pgpoly_region5 = OR core_pgpoly_region4 core_p_pode6
========================================================================


operation group: 3642/3980
    core_pgpoly_region = OR core_pgpoly_region5 p_gpoly_nocg_ulvt
========================================================================


operation group: 3643/3980
    mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp01 = AND core_pgpoly_region FINFET_boundary9
========================================================================


operation group: 3644/3980
    mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp02 = NOT mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp01 FINFET_boundary10
========================================================================


operation group: 3645/3980
    mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp03 = AND mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp02 CPP57
========================================================================


operation group: 3646/3980
    mkr_cfi_p_core_gpoly_fb9_cpp57 = NOT mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp03 CPP85
========================================================================


operation group: 3647/3980
    mkr_VDR_MD_TAP_FB9_o = AND VDR_MD_TAP FINFET_boundary9
========================================================================


operation group: 3648/3980
    mkr_VDR_MD_TAP_1 = SELECT -interact VDR_MD_TAP mkr_VDR_MD_TAP_FB9_o -not
    mkr_VDR_MD_TAP_FB9 = SELECT -interact VDR_MD_TAP mkr_VDR_MD_TAP_FB9_o
========================================================================


operation group: 3649/3980
    mkr_VDR_MD_TAP_o = COPY VDR_MD_TAP
========================================================================


operation group: 3650/3980
    mkr_VDR_MD_TAP = SELECT -interact mkr_VDR_MD_TAP_1 mkr_VDR_MD_TAP_o
========================================================================


operation group: 3651/3980
    mkr_vg_tie = AND VG TIE_VG
========================================================================


operation group: 3652/3980
    M0_A_SRM01_1 = AND SRM SRM2014
========================================================================


operation group: 3653/3980
    M0_A_SRM01_region = COPY M0_A_SRM01_1
========================================================================


operation group: 3654/3980
    M0_A_SRM01 = AND M0_A M0_A_SRM01_region
========================================================================


operation group: 3655/3980
    n_odtap_ext1 = SIZE n_odtap -by 0.013
========================================================================


operation group: 3656/3980
    n_odtap_ext2 = AND n_odtap_ext1 MDx
========================================================================


operation group: 3657/3980
    n_odtap_io_ext = AND n_odtap_ext2 OD12
========================================================================


operation group: 3658/3980
    n_odtap_ext_all = NOT n_odtap_ext2 n_odtap_io_ext
========================================================================


operation group: 3659/3980
    n_odtap_fb9_cpp57_ext_o_tmp01 = AND n_odtap_ext_all CPP57
========================================================================


operation group: 3660/3980
    n_odtap_fb9_cpp57_ext_o_tmp02 = NOT n_odtap_fb9_cpp57_ext_o_tmp01 CPP85
========================================================================


operation group: 3661/3980
    n_odtap_fb9_cpp57_ext_o_tmp03 = AND n_odtap_fb9_cpp57_ext_o_tmp02 FINFET_boundary9
========================================================================


operation group: 3662/3980
    n_odtap_fb9_cpp57_ext_o = NOT n_odtap_fb9_cpp57_ext_o_tmp03 FINFET_boundary10
========================================================================


operation group: 3663/3980
    n_odtap_cpp85_ext_1 = SELECT -interact n_odtap_ext_all n_odtap_fb9_cpp57_ext_o -not
    n_odtap_fb9_cpp57_ext = SELECT -interact n_odtap_ext_all n_odtap_fb9_cpp57_ext_o
========================================================================


operation group: 3664/3980
    n_odtap_fb10_cpp57_ext_o_tmp03 = NOT n_odtap_fb9_cpp57_ext_o_tmp02 FINFET_boundary9
========================================================================


operation group: 3665/3980
    n_odtap_fb10_cpp57_ext_o = AND n_odtap_fb10_cpp57_ext_o_tmp03 FINFET_boundary10
========================================================================


operation group: 3666/3980
    n_odtap_cpp85_ext_2 = SELECT -interact n_odtap_cpp85_ext_1 n_odtap_fb10_cpp57_ext_o -not
    n_odtap_fb10_cpp57_ext = SELECT -interact n_odtap_cpp85_ext_1 n_odtap_fb10_cpp57_ext_o
========================================================================


operation group: 3667/3980
    n_odtap_cpp85_ext_3 = SELECT -interact n_odtap_cpp85_ext_2 n_odtap_fb9_cpp57_ext_o_tmp02 -not
    n_odtap_cpp57_ext = SELECT -interact n_odtap_cpp85_ext_2 n_odtap_fb9_cpp57_ext_o_tmp02
========================================================================


operation group: 3668/3980
    n_odtap_cpp85_ext_o = AND n_odtap_ext_all CPP85
========================================================================


operation group: 3669/3980
    n_odtap_cpp85_ext = SELECT -interact n_odtap_cpp85_ext_3 n_odtap_cpp85_ext_o
    n_odtap_ext_4 = SELECT -interact n_odtap_cpp85_ext_3 n_odtap_cpp85_ext_o -not
========================================================================


operation group: 3670/3980
    M0_A_SRM02_1 = AND SRM SRM2013
========================================================================


operation group: 3671/3980
    M1_B_SRM03_1 = AND SRM SRM2015
========================================================================


operation group: 3672/3980
    M0_A_SRM02_region1 = OR M0_A_SRM02_1 M1_B_SRM03_1
========================================================================


operation group: 3673/3980
    M1_B_SRM03_2 = AND SRM SRM2018
========================================================================


operation group: 3674/3980
    M0_A_SRM02_region2 = OR M0_A_SRM02_region1 M1_B_SRM03_2
========================================================================


operation group: 3675/3980
    M1_B_SRM03_3 = AND SRM SRM2020
========================================================================


operation group: 3676/3980
    M0_A_SRM02_region3 = OR M0_A_SRM02_region2 M1_B_SRM03_3
========================================================================


operation group: 3677/3980
    M1_B_SRM03_6 = AND SRM SRM2026
========================================================================


operation group: 3678/3980
    M0_A_SRM02_region = OR M0_A_SRM02_region3 M1_B_SRM03_6
========================================================================


operation group: 3679/3980
    M0_A_SRM02 = AND M0_A M0_A_SRM02_region
========================================================================


operation group: 3680/3980
    core_n_gpoly1 = COPY n_gpoly_svt
========================================================================


operation group: 3681/3980
    core_n_gpoly2 = OR n_gpoly_lvt core_n_gpoly1
========================================================================


operation group: 3682/3980
    core_n_gpoly3 = OR n_gpoly_ulvt core_n_gpoly2
========================================================================


operation group: 3683/3980
    core_n_gpoly4 = OR n_gpoly_elvt core_n_gpoly3
========================================================================


operation group: 3684/3980
    core_n_gpoly5 = OR n_gpoly_lvtll core_n_gpoly4
========================================================================


operation group: 3685/3980
    core_n_gpoly6 = OR n_gpoly_ulvtll core_n_gpoly5
========================================================================


operation group: 3686/3980
    core_nmos_gate1 = COPY nch_svt_mac_gate
========================================================================


operation group: 3687/3980
    core_nmos_gate2 = OR nch_lvt_mac_gate core_nmos_gate1
========================================================================


operation group: 3688/3980
    core_nmos_gate3 = OR nch_ulvt_mac_gate core_nmos_gate2
========================================================================


operation group: 3689/3980
    core_nmos_gate4 = OR nch_elvt_mac_gate core_nmos_gate3
========================================================================


operation group: 3690/3980
    core_nmos_gate5 = OR nch_lvtll_mac_gate core_nmos_gate4
========================================================================


operation group: 3691/3980
    core_nmos_gate6 = OR nch_ulvtll_mac_gate core_nmos_gate5
========================================================================


operation group: 3692/3980
    core_ngpoly_region1 = OR core_n_gpoly6 core_nmos_gate6
========================================================================


operation group: 3693/3980
    core_nmos_dnw_gate1 = COPY nch_svt_mac_gate_dnw
========================================================================


operation group: 3694/3980
    core_nmos_dnw_gate2 = OR nch_lvt_mac_gate_dnw core_nmos_dnw_gate1
========================================================================


operation group: 3695/3980
    core_nmos_dnw_gate3 = OR nch_ulvt_mac_gate_dnw core_nmos_dnw_gate2
========================================================================


operation group: 3696/3980
    core_nmos_dnw_gate4 = OR nch_elvt_mac_gate_dnw core_nmos_dnw_gate3
========================================================================


operation group: 3697/3980
    core_nmos_dnw_gate5 = OR nch_lvtll_mac_gate_dnw core_nmos_dnw_gate4
========================================================================


operation group: 3698/3980
    core_nmos_dnw_gate6 = OR nch_ulvtll_mac_gate_dnw core_nmos_dnw_gate5
========================================================================


operation group: 3699/3980
    core_ngpoly_region2 = OR core_ngpoly_region1 core_nmos_dnw_gate6
========================================================================


operation group: 3700/3980
    core_nmpode_gate1 = COPY nch_mpodesvt_mac_gate
========================================================================


operation group: 3701/3980
    core_nmpode_gate2 = OR nch_mpodelvt_mac_gate core_nmpode_gate1
========================================================================


operation group: 3702/3980
    core_nmpode_gate3 = OR nch_mpodeulvt_mac_gate core_nmpode_gate2
========================================================================


operation group: 3703/3980
    core_nmpode_gate4 = OR nch_mpodeelvt_mac_gate core_nmpode_gate3
========================================================================


operation group: 3704/3980
    core_nmpode_gate5 = OR nch_mpodelvtll_mac_gate core_nmpode_gate4
========================================================================


operation group: 3705/3980
    core_nmpode_gate6 = OR nch_mpodeulvtll_mac_gate core_nmpode_gate5
========================================================================


operation group: 3706/3980
    core_ngpoly_region3 = OR core_ngpoly_region2 core_nmpode_gate6
========================================================================


operation group: 3707/3980
    core_nflr_gate1 = COPY nch_flrsvt_mac_gate
========================================================================


operation group: 3708/3980
    core_nflr_gate2 = OR nch_flrlvt_mac_gate core_nflr_gate1
========================================================================


operation group: 3709/3980
    core_nflr_gate3 = OR nch_flrulvt_mac_gate core_nflr_gate2
========================================================================


operation group: 3710/3980
    core_nflr_gate4 = OR nch_flrelvt_mac_gate core_nflr_gate3
========================================================================


operation group: 3711/3980
    core_nflr_gate5 = OR nch_flrlvtll_mac_gate core_nflr_gate4
========================================================================


operation group: 3712/3980
    core_nflr_gate6 = OR nch_flrulvtll_mac_gate core_nflr_gate5
========================================================================


operation group: 3713/3980
    core_ngpoly_region4 = OR core_ngpoly_region3 core_nflr_gate6
========================================================================


operation group: 3714/3980
    core_n_pode_gate1 = COPY npode_svt_mac_gate
========================================================================


operation group: 3715/3980
    core_n_pode_gate2 = OR npode_lvt_mac_gate core_n_pode_gate1
========================================================================


operation group: 3716/3980
    core_n_pode_gate3 = OR npode_ulvt_mac_gate core_n_pode_gate2
========================================================================


operation group: 3717/3980
    core_n_pode_gate4 = OR npode_elvt_mac_gate core_n_pode_gate3
========================================================================


operation group: 3718/3980
    core_n_pode_gate5 = OR npode_lvtll_mac_gate core_n_pode_gate4
========================================================================


operation group: 3719/3980
    core_n_pode_gate6 = OR npode_ulvtll_mac_gate core_n_pode_gate5
========================================================================


operation group: 3720/3980
    core_ngpoly_region5 = OR core_ngpoly_region4 core_n_pode_gate6
========================================================================


operation group: 3721/3980
    core_n_pode1 = COPY n_pode_svt
========================================================================


operation group: 3722/3980
    core_n_pode2 = OR n_pode_lvt core_n_pode1
========================================================================


operation group: 3723/3980
    core_n_pode3 = OR n_pode_ulvt core_n_pode2
========================================================================


operation group: 3724/3980
    core_n_pode4 = OR n_pode_elvt core_n_pode3
========================================================================


operation group: 3725/3980
    core_n_pode5 = OR n_pode_lvtll core_n_pode4
========================================================================


operation group: 3726/3980
    core_n_pode6 = OR n_pode_ulvtll core_n_pode5
========================================================================


operation group: 3727/3980
    core_ngpoly_region6 = OR core_ngpoly_region5 core_n_pode6
========================================================================


operation group: 3728/3980
    core_ngpoly_region7 = OR core_ngpoly_region6 n_gpoly_nocg_ulvt
========================================================================


operation group: 3729/3980
    core_ngpoly_region = OR core_ngpoly_region7 vargt
========================================================================


operation group: 3730/3980
    mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp01 = NOT core_ngpoly_region FINFET_boundary9
========================================================================


operation group: 3731/3980
    mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp02 = NOT mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp01 FINFET_boundary10
========================================================================


operation group: 3732/3980
    mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp03 = NOT mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp02 CPP57
========================================================================


operation group: 3733/3980
    mkr_cfi_n_core_gpoly_fb1_cpp51 = NOT mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp03 CPP85
========================================================================


operation group: 3734/3980
    n_odtap_fb9_cpp51_ext_o_tmp01 = NOT n_odtap_ext_all CPP57
========================================================================


operation group: 3735/3980
    n_odtap_fb9_cpp51_ext_o_tmp02 = NOT n_odtap_fb9_cpp51_ext_o_tmp01 CPP85
========================================================================


operation group: 3736/3980
    n_odtap_fb9_cpp51_ext_o_tmp03 = AND n_odtap_fb9_cpp51_ext_o_tmp02 FINFET_boundary9
========================================================================


operation group: 3737/3980
    n_odtap_fb9_cpp51_ext_o = NOT n_odtap_fb9_cpp51_ext_o_tmp03 FINFET_boundary10
========================================================================


operation group: 3738/3980
    n_odtap_ext_5 = SELECT -interact n_odtap_ext_4 n_odtap_fb9_cpp51_ext_o -not
    n_odtap_fb9_cpp51_ext = SELECT -interact n_odtap_ext_4 n_odtap_fb9_cpp51_ext_o
========================================================================


operation group: 3739/3980
    n_odtap_ext_o = COPY n_odtap_ext_all
========================================================================


operation group: 3740/3980
    n_odtap_ext = SELECT -interact n_odtap_ext_5 n_odtap_ext_o
========================================================================


operation group: 3741/3980
    M0_B_SRM01 = AND M0_B M0_A_SRM01_region
========================================================================


operation group: 3742/3980
    M1_B_SRM03_region1 = OR M1_B_SRM03_1 M1_B_SRM03_2
========================================================================


operation group: 3743/3980
    M1_B_SRM03_region2 = OR M1_B_SRM03_region1 M1_B_SRM03_3
========================================================================


operation group: 3744/3980
    M0_B_SRM03_1 = AND SRM SRM2030
========================================================================


operation group: 3745/3980
    M1_B_SRM03_region3 = OR M1_B_SRM03_region2 M0_B_SRM03_1
========================================================================


operation group: 3746/3980
    M0_B_SRM03_2 = AND SRM SRM2022
========================================================================


operation group: 3747/3980
    M1_B_SRM03_region4 = OR M1_B_SRM03_region3 M0_B_SRM03_2
========================================================================


operation group: 3748/3980
    M1_B_SRM03_region = OR M1_B_SRM03_region4 M1_B_SRM03_6
========================================================================


operation group: 3749/3980
    M1_B_SRM03 = AND M1_B M1_B_SRM03_region
========================================================================


operation group: 3750/3980
    p_odtap_ext_all = NOT p_odtap_ext2 p_odtap_io_ext
========================================================================


operation group: 3751/3980
    p_odtap_fb9_cpp57_ext_o_tmp01 = AND p_odtap_ext_all CPP57
========================================================================


operation group: 3752/3980
    p_odtap_fb9_cpp57_ext_o_tmp02 = NOT p_odtap_fb9_cpp57_ext_o_tmp01 CPP85
========================================================================


operation group: 3753/3980
    p_odtap_fb9_cpp57_ext_o_tmp03 = AND p_odtap_fb9_cpp57_ext_o_tmp02 FINFET_boundary9
========================================================================


operation group: 3754/3980
    p_odtap_fb9_cpp57_ext_o = NOT p_odtap_fb9_cpp57_ext_o_tmp03 FINFET_boundary10
========================================================================


operation group: 3755/3980
    p_odtap_fb9_cpp51_ext_1 = SELECT -interact p_odtap_ext_all p_odtap_fb9_cpp57_ext_o -not
    p_odtap_fb9_cpp57_ext = SELECT -interact p_odtap_ext_all p_odtap_fb9_cpp57_ext_o
========================================================================


operation group: 3756/3980
    p_odtap_fb10_cpp57_ext_o_tmp03 = NOT p_odtap_fb9_cpp57_ext_o_tmp02 FINFET_boundary9
========================================================================


operation group: 3757/3980
    p_odtap_fb10_cpp57_ext_o = AND p_odtap_fb10_cpp57_ext_o_tmp03 FINFET_boundary10
========================================================================


operation group: 3758/3980
    p_odtap_fb9_cpp51_ext_2 = SELECT -interact p_odtap_fb9_cpp51_ext_1 p_odtap_fb10_cpp57_ext_o -not
    p_odtap_fb10_cpp57_ext = SELECT -interact p_odtap_fb9_cpp51_ext_1 p_odtap_fb10_cpp57_ext_o
========================================================================


operation group: 3759/3980
    p_odtap_fb9_cpp51_ext_3 = SELECT -interact p_odtap_fb9_cpp51_ext_2 p_odtap_fb9_cpp57_ext_o_tmp02 -not
    p_odtap_cpp57_ext = SELECT -interact p_odtap_fb9_cpp51_ext_2 p_odtap_fb9_cpp57_ext_o_tmp02
========================================================================


operation group: 3760/3980
    p_odtap_cpp85_ext_o = AND p_odtap_ext_all CPP85
========================================================================


operation group: 3761/3980
    p_odtap_fb9_cpp51_ext_4 = SELECT -interact p_odtap_fb9_cpp51_ext_3 p_odtap_cpp85_ext_o -not
    p_odtap_cpp85_ext = SELECT -interact p_odtap_fb9_cpp51_ext_3 p_odtap_cpp85_ext_o
========================================================================


operation group: 3762/3980
    p_odtap_fb9_cpp51_ext_o_tmp01 = NOT p_odtap_ext_all CPP57
========================================================================


operation group: 3763/3980
    p_odtap_fb9_cpp51_ext_o_tmp02 = NOT p_odtap_fb9_cpp51_ext_o_tmp01 CPP85
========================================================================


operation group: 3764/3980
    p_odtap_fb9_cpp51_ext_o_tmp03 = AND p_odtap_fb9_cpp51_ext_o_tmp02 FINFET_boundary9
========================================================================


operation group: 3765/3980
    p_odtap_fb9_cpp51_ext_o = NOT p_odtap_fb9_cpp51_ext_o_tmp03 FINFET_boundary10
========================================================================


operation group: 3766/3980
    p_odtap_fb9_cpp51_ext = SELECT -interact p_odtap_fb9_cpp51_ext_4 p_odtap_fb9_cpp51_ext_o
    p_odtap_ext_5 = SELECT -interact p_odtap_fb9_cpp51_ext_4 p_odtap_fb9_cpp51_ext_o -not
========================================================================


operation group: 3767/3980
    mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp01 = NOT core_pgpoly_region FINFET_boundary9
========================================================================


operation group: 3768/3980
    mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp02 = NOT mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp01 FINFET_boundary10
========================================================================


operation group: 3769/3980
    mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp03 = NOT mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp02 CPP57
========================================================================


operation group: 3770/3980
    mkr_cfi_p_core_gpoly_fb1_cpp51 = NOT mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp03 CPP85
========================================================================


operation group: 3771/3980
    M0_B_SRM02 = AND M0_B M0_A_SRM02_region
========================================================================


operation group: 3772/3980
    mkr_cfi_p_core_gpoly_fb1_1_tmp03 = AND mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp02 CPP57
========================================================================


operation group: 3773/3980
    mkr_cfi_p_core_gpoly_fb1_1 = AND mkr_cfi_p_core_gpoly_fb1_1_tmp03 CPP85
========================================================================


operation group: 3774/3980
    mkr_cfi_p_core_gpoly_fb1_2 = NOT mkr_cfi_p_core_gpoly_fb1_1_tmp03 CPP85
========================================================================


operation group: 3775/3980
    mkr_cfi_p_core_gpoly_fb1_region1 = OR mkr_cfi_p_core_gpoly_fb1_1 mkr_cfi_p_core_gpoly_fb1_2
========================================================================


operation group: 3776/3980
    mkr_cfi_p_core_gpoly_fb1_3 = AND mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp03 CPP85
========================================================================


operation group: 3777/3980
    mkr_cfi_p_core_gpoly_fb1 = OR mkr_cfi_p_core_gpoly_fb1_region1 mkr_cfi_p_core_gpoly_fb1_3
========================================================================


operation group: 3778/3980
    EMPTY1 = SIZE ODi -by 0.005
========================================================================


operation group: 3779/3980
    fin_lay = NOT ODi EMPTY1
========================================================================


operation group: 3780/3980
    M0_B_SRM03_region = OR M0_B_SRM03_1 M0_B_SRM03_2
========================================================================


operation group: 3781/3980
    M0_B_SRM03 = AND M0_B M0_B_SRM03_region
========================================================================


operation group: 3782/3980
    M1_A_SRM03 = AND M1_A M1_B_SRM03_region
========================================================================


operation group: 3783/3980
    mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp01 = AND core_ngpoly_region FINFET_boundary9
========================================================================


operation group: 3784/3980
    mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp02 = NOT mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp01 FINFET_boundary10
========================================================================


operation group: 3785/3980
    mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85 = NOT mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp02 CPP57
========================================================================


operation group: 3786/3980
    p_odtap_ext_o = COPY p_odtap_ext_all
========================================================================


operation group: 3787/3980
    p_odtap_ext = SELECT -interact p_odtap_ext_5 p_odtap_ext_o
========================================================================


operation group: 3788/3980
    mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp02 = AND mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp01 FINFET_boundary10
========================================================================


operation group: 3789/3980
    mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp03 = AND mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp02 CPP57
========================================================================


operation group: 3790/3980
    mkr_cfi_n_core_gpoly_fb10_cpp57 = NOT mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp03 CPP85
========================================================================


operation group: 3791/3980
    mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp02 = AND mkr_cfi_p_core_gpoly_fb1_cpp51_1_tmp01 FINFET_boundary10
========================================================================


operation group: 3792/3980
    mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85 = NOT mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp02 CPP57
========================================================================


operation group: 3793/3980
    mkr_cfi_n_core_gpoly_fb1_1_tmp03 = AND mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp02 CPP57
========================================================================


operation group: 3794/3980
    mkr_cfi_n_core_gpoly_fb1_1 = AND mkr_cfi_n_core_gpoly_fb1_1_tmp03 CPP85
========================================================================


operation group: 3795/3980
    mkr_cfi_n_core_gpoly_fb1_2 = NOT mkr_cfi_n_core_gpoly_fb1_1_tmp03 CPP85
========================================================================


operation group: 3796/3980
    mkr_cfi_n_core_gpoly_fb1_region1 = OR mkr_cfi_n_core_gpoly_fb1_1 mkr_cfi_n_core_gpoly_fb1_2
========================================================================


operation group: 3797/3980
    mkr_cfi_n_core_gpoly_fb1_3 = AND mkr_cfi_n_core_gpoly_fb1_cpp51_1_tmp03 CPP85
========================================================================


operation group: 3798/3980
    mkr_cfi_n_core_gpoly_fb1 = OR mkr_cfi_n_core_gpoly_fb1_region1 mkr_cfi_n_core_gpoly_fb1_3
========================================================================


operation group: 3799/3980
    M1_B_SRM01 = AND M1_B M0_A_SRM01_region
========================================================================


operation group: 3800/3980
    mkr_vg = NOT VG mkr_vg_tie
========================================================================


operation group: 3801/3980
    mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp03 = AND mkr_cfi_n_core_gpoly_fb9_cpp51_cpp85_1_tmp02 CPP57
========================================================================


operation group: 3802/3980
    mkr_cfi_n_core_gpoly_fb9_cpp57 = NOT mkr_cfi_n_core_gpoly_fb9_cpp57_1_tmp03 CPP85
========================================================================


operation group: 3803/3980
    mkr_cfi_n_core_gpoly_fb10_cpp51_cpp85 = NOT mkr_cfi_n_core_gpoly_fb10_cpp57_1_tmp02 CPP57
========================================================================


operation group: 3804/3980
    M1_A_SRM01 = AND M1_A M0_A_SRM01_region
========================================================================


operation group: 3805/3980
    M1_B_SRM02_region = COPY M0_A_SRM02_1
========================================================================


operation group: 3806/3980
    M1_B_SRM02 = AND M1_B M1_B_SRM02_region
========================================================================


operation group: 3807/3980
    M1_A_SRM02 = AND M1_A M1_B_SRM02_region
========================================================================


operation group: 3808/3980
    mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp03 = AND mkr_cfi_p_core_gpoly_fb10_cpp51_cpp85_1_tmp02 CPP57
========================================================================


operation group: 3809/3980
    mkr_cfi_p_core_gpoly_fb10_cpp57 = NOT mkr_cfi_p_core_gpoly_fb10_cpp57_1_tmp03 CPP85
========================================================================


operation group: 3810/3980
    M0_A_SRM03 = AND M0_A M0_B_SRM03_region
========================================================================


operation group: 3811/3980
    mkr_cfi_p_core_gpoly_fb9_cpp51_cpp85 = NOT mkr_cfi_p_core_gpoly_fb9_cpp57_1_tmp02 CPP57
========================================================================


operation group: 3812/3980
    MD_invalid = NOT MDx MD_valid
========================================================================


operation group: 3813/3980
    check_region = SELECT -interact MDx MD_invalid
========================================================================


operation group: 3814/3980
    all_plug = COPY plug_sel2
========================================================================


operation group: 3815/3980
    all_nplug = AND all_plug nplug1
========================================================================


operation group: 3816/3980
    MD_ntap_region1 = AND MDx all_nplug
========================================================================


operation group: 3817/3980
    MD_ntap_region = AND MD_ntap_region1 check_region
========================================================================


operation group: 3818/3980
    pickup.n_to_p_MD:MD_ntap = STAMP MD_ntap_region nxwell
========================================================================


operation group: 3819/3980
    pickup.n_to_p_MD:pickup_n_to_p_MD1 = SELECT -interact check_region pickup.n_to_p_MD:MD_ntap
========================================================================


operation group: 3820/3980
    all_pplug = AND all_plug pplug1
========================================================================


operation group: 3821/3980
    MD_ptap_region1 = AND MDx all_pplug
========================================================================


operation group: 3822/3980
    MD_ptap_region = AND MD_ptap_region1 check_region
========================================================================


operation group: 3823/3980
    pickup.n_to_p_MD:MD_ptap = STAMP MD_ptap_region psub
========================================================================


operation group: 3824/3980
    pickup.n_to_p_MD:pickup_n_to_p_MD2 = SELECT -interact pickup.n_to_p_MD:pickup_n_to_p_MD1 pickup.n_to_p_MD:MD_ptap
========================================================================


operation group: 3825/3980
    pickup.n_to_p_MD:pickup_n_to_p_MD = AND pickup.n_to_p_MD:pickup_n_to_p_MD2 MDx
========================================================================


operation group: 3826/3980
    pickup.n_to_p_MD:L270383 = COPY pickup.n_to_p_MD:pickup_n_to_p_MD
========================================================================


operation group: 3827/3980
    pickup.n_to_n_MD:pickup_n_to_n_MD1 = SELECT -interact check_region pickup.n_to_p_MD:MD_ntap -ge 2 -by_net
========================================================================


operation group: 3828/3980
    pickup.n_to_n_MD:pickup_n_to_n_MD2 = SELECT -interact pickup.n_to_n_MD:pickup_n_to_n_MD1 pickup.n_to_p_MD:MD_ptap -not
========================================================================


operation group: 3829/3980
    pickup.n_to_n_MD:pickup_n_to_n_MD = AND pickup.n_to_n_MD:pickup_n_to_n_MD2 MDx
========================================================================


operation group: 3830/3980
    pickup.n_to_n_MD:L270389 = COPY pickup.n_to_n_MD:pickup_n_to_n_MD
========================================================================


operation group: 3831/3980
    pickup.p_to_p_MD:pickup_p_to_p_MD1 = SELECT -interact check_region pickup.n_to_p_MD:MD_ptap -ge 2 -by_net
========================================================================


operation group: 3832/3980
    pickup.p_to_p_MD:pickup_p_to_p_MD2 = SELECT -interact pickup.p_to_p_MD:pickup_p_to_p_MD1 pickup.n_to_p_MD:MD_ntap -not
========================================================================


operation group: 3833/3980
    pickup.p_to_p_MD:pickup_p_to_p_MD = AND pickup.p_to_p_MD:pickup_p_to_p_MD2 MDx
========================================================================


operation group: 3834/3980
    pickup.p_to_p_MD:L270395 = COPY pickup.p_to_p_MD:pickup_p_to_p_MD
========================================================================


operation group: 3835/3980
    sr_dod_cut_psub2a = SELECT -interact PSUB2 PSUB2_final -ge 2
========================================================================


operation group: 3836/3980
    sr_dod_cut_psub2b = SELECT -interact sr_dod_s sr_dod_cut_psub2a
========================================================================


operation group: 3837/3980
    sr_dod_cut_psub2 = SELECT -interact sr_dod_cut_psub2b PSUB2_final -ge 2
========================================================================


operation group: 3838/3980
    SRDOD_CUT_PSUB2:L270396 = COPY sr_dod_cut_psub2
========================================================================


operation group: 3839/3980
    gate_connect_to_tndiff = EXTE core_nmos_gates tndiff -le 0.0005 -connected -output region -abut eq 0
========================================================================


operation group: 3840/3980
    sd_tndiff_gate_tie = SELECT -interact core_nmos_gates gate_connect_to_tndiff -eq 2
========================================================================


operation group: 3841/3980
    mnpp_nmos_gates = NOT core_nmos_gates sd_tndiff_gate_tie
========================================================================


operation group: 3842/3980
    erc_nflrmos_gates_1 = AND mnpp_nmos_gates FILLER_MOS
========================================================================


operation group: 3843/3980
    erc_nflrmos_gates = COPY erc_nflrmos_gates_1
========================================================================


operation group: 3844/3980
    N1tndiff = SELECT_NET tndiff "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3845/3980
    mnpp_flrmos:tndiff_pwr = COPY N1tndiff
========================================================================


operation group: 3846/3980
    mnpp_flrmos:result_tmp = SELECT -interact erc_nflrmos_gates mnpp_flrmos:tndiff_pwr -eq 2
========================================================================


operation group: 3847/3980
    mnpp_flrmos:tndiff_psub_tie = AND tndiff psub -connected
========================================================================


operation group: 3848/3980
    mnpp_flrmos:sd_tndiff_psub_tie = SELECT -interact erc_nflrmos_gates mnpp_flrmos:tndiff_psub_tie -eq 2
========================================================================


operation group: 3849/3980
    mnpp_flrmos:result = NOT mnpp_flrmos:result_tmp mnpp_flrmos:sd_tndiff_psub_tie
========================================================================


operation group: 3850/3980
    mnpp_flrmos:L270405 = COPY mnpp_flrmos:result
========================================================================


operation group: 3851/3980
    gate_connect_to_tpdiff = EXTE core_pmos_gates tpdiff -le 0.0005 -connected -output region -abut eq 0
========================================================================


operation group: 3852/3980
    sd_tpdiff_gate_tie = SELECT -interact core_pmos_gates gate_connect_to_tpdiff -eq 2
========================================================================


operation group: 3853/3980
    mpgg_pmos_gates = NOT core_pmos_gates sd_tpdiff_gate_tie
========================================================================


operation group: 3854/3980
    erc_pflrmos_gates_1 = AND mpgg_pmos_gates FILLER_MOS
========================================================================


operation group: 3855/3980
    erc_pflrmos_gates = COPY erc_pflrmos_gates_1
========================================================================


operation group: 3856/3980
    N2tpdiff = SELECT_NET tpdiff VSS
========================================================================


operation group: 3857/3980
    mpgg_flrmos:tpdiff_gnd = COPY N2tpdiff
========================================================================


operation group: 3858/3980
    mpgg_flrmos:result_tmp = SELECT -interact erc_pflrmos_gates mpgg_flrmos:tpdiff_gnd -eq 2
========================================================================


operation group: 3859/3980
    mpgg_flrmos:tpdiff_nxwell_tie = AND tpdiff nxwell -connected
========================================================================


operation group: 3860/3980
    mpgg_flrmos:sd_tpdiff_nxwell_tie = SELECT -interact erc_pflrmos_gates mpgg_flrmos:tpdiff_nxwell_tie -eq 2
========================================================================


operation group: 3861/3980
    mpgg_flrmos:result = NOT mpgg_flrmos:result_tmp mpgg_flrmos:sd_tpdiff_nxwell_tie
========================================================================


operation group: 3862/3980
    mpgg_flrmos:L270414 = COPY mpgg_flrmos:result
========================================================================


operation group: 3863/3980
    metal0_main_check:L270415 = COPY MAIN_M0
========================================================================


operation group: 3864/3980
    metal1_main_check:L270416 = COPY MAIN_M1
========================================================================


operation group: 3865/3980
    metal2_main_check:L270417 = COPY MAIN_M2
========================================================================


operation group: 3866/3980
    metal3_main_check:L270418 = COPY MAIN_M3
========================================================================


operation group: 3867/3980
    metal4_main_check:L270419 = COPY MAIN_M4
========================================================================


operation group: 3868/3980
    metal5_main_check:L270420 = COPY MAIN_M5
========================================================================


operation group: 3869/3980
    metal6_main_check:L270421 = COPY MAIN_M6
========================================================================


operation group: 3870/3980
    metal7_main_check:L270422 = COPY MAIN_M7
========================================================================


operation group: 3871/3980
    metal8_main_check:L270423 = COPY MAIN_M8
========================================================================


operation group: 3872/3980
    metal9_main_check:L270424 = COPY MAIN_M9
========================================================================


operation group: 3873/3980
    metal10_main_check:L270425 = COPY MAIN_M10
========================================================================


operation group: 3874/3980
    metal11_main_check:L270426 = COPY MAIN_M11
========================================================================


operation group: 3875/3980
    metal12_main_check:L270427 = COPY MAIN_M12
========================================================================


operation group: 3876/3980
    metal13_main_check:L270428 = COPY MAIN_M13
========================================================================


operation group: 3877/3980
    metal14_main_check:L270429 = COPY MAIN_M14
========================================================================


operation group: 3878/3980
    metal15_main_check:L270430 = COPY MAIN_M15
========================================================================


operation group: 3879/3980
    metal16_main_check:L270431 = COPY MAIN_M16
========================================================================


operation group: 3880/3980
    erc_nmpode_gates_1 = AND mnpp_nmos_gates PODE_GATEi
========================================================================


operation group: 3881/3980
    erc_nfet_gates_1a = NOT mnpp_nmos_gates erc_nmpode_gates_1
========================================================================


operation group: 3882/3980
    erc_nfet_gates_1 = NOT erc_nfet_gates_1a erc_nflrmos_gates_1
========================================================================


operation group: 3883/3980
    mnpp:result_tmp = SELECT -interact erc_nfet_gates_1 mnpp_flrmos:tndiff_pwr -eq 2
========================================================================


operation group: 3884/3980
    mnpp:sd_tndiff_psub_tie = SELECT -interact erc_nfet_gates_1 mnpp_flrmos:tndiff_psub_tie -eq 2
========================================================================


operation group: 3885/3980
    mnpp:result = NOT mnpp:result_tmp mnpp:sd_tndiff_psub_tie
========================================================================


operation group: 3886/3980
    mnpp:L270440 = COPY mnpp:result
========================================================================


operation group: 3887/3980
    erc_pmpode_gates_1 = AND mpgg_pmos_gates PODE_GATEi
========================================================================


operation group: 3888/3980
    erc_pfet_gates_1a = NOT mpgg_pmos_gates erc_pmpode_gates_1
========================================================================


operation group: 3889/3980
    erc_pfet_gates_1 = NOT erc_pfet_gates_1a erc_pflrmos_gates_1
========================================================================


operation group: 3890/3980
    mpgg:result_tmp = SELECT -interact erc_pfet_gates_1 mpgg_flrmos:tpdiff_gnd -eq 2
========================================================================


operation group: 3891/3980
    mpgg:sd_tpdiff_nxwell_tie = SELECT -interact erc_pfet_gates_1 mpgg_flrmos:tpdiff_nxwell_tie -eq 2
========================================================================


operation group: 3892/3980
    mpgg:result = NOT mpgg:result_tmp mpgg:sd_tpdiff_nxwell_tie
========================================================================


operation group: 3893/3980
    mpgg:L270449 = COPY mpgg:result
========================================================================


operation group: 3894/3980
    erc_nmpode_gates = COPY erc_nmpode_gates_1
========================================================================


operation group: 3895/3980
    mnpp_mpode:result_tmp = SELECT -interact erc_nmpode_gates mnpp_flrmos:tndiff_pwr -eq 2
========================================================================


operation group: 3896/3980
    mnpp_mpode:sd_tndiff_psub_tie = SELECT -interact erc_nmpode_gates mnpp_flrmos:tndiff_psub_tie -eq 2
========================================================================


operation group: 3897/3980
    mnpp_mpode:result = NOT mnpp_mpode:result_tmp mnpp_mpode:sd_tndiff_psub_tie
========================================================================


operation group: 3898/3980
    mnpp_mpode:L270458 = COPY mnpp_mpode:result
========================================================================


operation group: 3899/3980
    erc_pmpode_gates = COPY erc_pmpode_gates_1
========================================================================


operation group: 3900/3980
    mpgg_mpode:result_tmp = SELECT -interact erc_pmpode_gates mpgg_flrmos:tpdiff_gnd -eq 2
========================================================================


operation group: 3901/3980
    mpgg_mpode:sd_tpdiff_nxwell_tie = SELECT -interact erc_pmpode_gates mpgg_flrmos:tpdiff_nxwell_tie -eq 2
========================================================================


operation group: 3902/3980
    mpgg_mpode:result = NOT mpgg_mpode:result_tmp mpgg_mpode:sd_tpdiff_nxwell_tie
========================================================================


operation group: 3903/3980
    mpgg_mpode:L270467 = COPY mpgg_mpode:result
========================================================================


operation group: 3904/3980
    erc_nmos_gates = COPY tngate1
========================================================================


operation group: 3905/3980
    T1tndiff = SELECT -touch erc_nmos_gates N1tndiff
========================================================================


operation group: 3906/3980
    N2tndiff = SELECT_NET tndiff VSS
========================================================================


operation group: 3907/3980
    T2tndiff = SELECT -touch erc_nmos_gates N2tndiff
========================================================================


operation group: 3908/3980
    mnpg:T1T2tndiff_tmp = AND T1tndiff T2tndiff
========================================================================


operation group: 3909/3980
    mnpg:L270490 = NOT mnpg:T1T2tndiff_tmp SDI
========================================================================


operation group: 3910/3980
    erc_pmos_gates = COPY tpgate1
========================================================================


operation group: 3911/3980
    N1tpdiff = SELECT_NET tpdiff "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3912/3980
    T1tpdiff = SELECT -touch erc_pmos_gates N1tpdiff
========================================================================


operation group: 3913/3980
    T2tpdiff = SELECT -touch erc_pmos_gates N2tpdiff
========================================================================


operation group: 3914/3980
    mppg:T1T2tpdiff_tmp = AND T1tpdiff T2tpdiff
========================================================================


operation group: 3915/3980
    mppg:L270496 = NOT mppg:T1T2tpdiff_tmp SDI
========================================================================


operation group: 3916/3980
    N2tndiff_sdi_mnpglddA = SELECT_NET tndiff_sdi VSS
========================================================================


operation group: 3917/3980
    T2tndiff_sdi_mnpglddA = SELECT -touch erc_nmos_gates N2tndiff_sdi_mnpglddA
========================================================================


operation group: 3918/3980
    mnpgldd:mnpgldd_tmp1 = AND T1tndiff T2tndiff_sdi_mnpglddA
========================================================================


operation group: 3919/3980
    N1tndiff_sdi_mnpglddB = SELECT_NET tndiff_sdi "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3920/3980
    T1tndiff_sdi_mnpglddB = SELECT -touch erc_nmos_gates N1tndiff_sdi_mnpglddB
========================================================================


operation group: 3921/3980
    mnpgldd:mnpgldd_tmp2 = AND T1tndiff_sdi_mnpglddB T2tndiff
========================================================================


operation group: 3922/3980
    mnpgldd:L270507 = OR mnpgldd:mnpgldd_tmp1 mnpgldd:mnpgldd_tmp2
========================================================================


operation group: 3923/3980
    floating.nxwell_float:no_power_path = PATHCHK nxwell_float -power not -ports_also
========================================================================


operation group: 3924/3980
    floating.nxwell_float:direct_connect_ground = SELECT_NET nxwell_float VSS
========================================================================


operation group: 3925/3980
    floating.nxwell_float:L270514 = OR floating.nxwell_float:no_power_path floating.nxwell_float:direct_connect_ground
========================================================================


operation group: 3926/3980
    floating.psub:no_ground_path = PATHCHK psub -ground not -ports_also
========================================================================


operation group: 3927/3980
    floating.psub:direct_connect_power = SELECT_NET psub "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3928/3980
    floating.psub:L270517 = OR floating.psub:no_ground_path floating.psub:direct_connect_power
========================================================================


operation group: 3929/3980
    gate1_not_IO2_GND = SELECT_NET gate1_not_IO2_not_IO1 VSS
========================================================================


operation group: 3930/3980
    npvss150:gate1_not_IO2_GND_pmos = SELECT -interact gate1_not_IO2_GND N1tpdiff
========================================================================


operation group: 3931/3980
    npvss150:gate1_not_IO2_GND_nmos = SELECT -interact gate1_not_IO2_GND N1tndiff
========================================================================


operation group: 3932/3980
    npvss150:_EPTMPL270533 = OR npvss150:gate1_not_IO2_GND_pmos npvss150:gate1_not_IO2_GND_nmos
========================================================================


operation group: 3933/3980
    npvss150:gate1_not_IO2_GND_pmos_filter1_1 = SELECT -interact npvss150:gate1_not_IO2_GND_pmos N1tpdiff -eq 2
========================================================================


operation group: 3934/3980
    npvss150:nxwell_PWR = SELECT_NET nxwell "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3935/3980
    npvss150:gate1_not_IO2_GND_pmos_filter1 = SELECT -interact npvss150:gate1_not_IO2_GND_pmos_filter1_1 npvss150:nxwell_PWR
========================================================================


operation group: 3936/3980
    npvss150:_EPTMPL270534 = NOT npvss150:_EPTMPL270533 npvss150:gate1_not_IO2_GND_pmos_filter1
========================================================================


operation group: 3937/3980
    npvss150:gate1_not_IO2_GND_nmos_filter1_1 = SELECT -interact npvss150:gate1_not_IO2_GND_nmos N1tndiff -eq 2
========================================================================


operation group: 3938/3980
    npvss150:gate1_not_IO2_GND_nmos_filter1 = SELECT -interact npvss150:gate1_not_IO2_GND_nmos_filter1_1 floating.psub:direct_connect_power
========================================================================


operation group: 3939/3980
    npvss150:_EPTMPL270535 = NOT npvss150:_EPTMPL270534 npvss150:gate1_not_IO2_GND_nmos_filter1
========================================================================


operation group: 3940/3980
    npvss150:gate1_not_IO2_GND_nmos_filter2_1 = SELECT -interact npvss150:gate1_not_IO2_GND_nmos N2tndiff
========================================================================


operation group: 3941/3980
    npvss150:psub_GND = SELECT_NET psub VSS
========================================================================


operation group: 3942/3980
    npvss150:gate1_not_IO2_GND_nmos_filter2 = SELECT -interact npvss150:gate1_not_IO2_GND_nmos_filter2_1 npvss150:psub_GND
========================================================================


operation group: 3943/3980
    npvss150:_EPTMPL270536 = NOT npvss150:_EPTMPL270535 npvss150:gate1_not_IO2_GND_nmos_filter2
========================================================================


operation group: 3944/3980
    npvss150:gate1_not_IO2_GND_nmos_filter3_2 = AND npvss150:nxwell_PWR VARi
========================================================================


operation group: 3945/3980
    npvss150:gate1_not_IO2_GND_nmos_filter3 = SELECT -interact npvss150:gate1_not_IO2_GND_nmos_filter1_1 npvss150:gate1_not_IO2_GND_nmos_filter3_2
========================================================================


operation group: 3946/3980
    npvss150:L270537 = NOT npvss150:_EPTMPL270536 npvss150:gate1_not_IO2_GND_nmos_filter3
========================================================================


operation group: 3947/3980
    npvss49:ntap_not_var = NOT ntap VARi
========================================================================


operation group: 3948/3980
    npvss49:L270539 = SELECT_NET npvss49:ntap_not_var VSS
========================================================================


operation group: 3949/3980
    gate1_not_IO2_PWR = SELECT_NET gate1_not_IO2_not_IO1 "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3950/3980
    ppvdd150:gate1_not_IO2_PWR_pmos = SELECT -interact gate1_not_IO2_PWR N2tpdiff
========================================================================


operation group: 3951/3980
    ppvdd150:gate1_not_IO2_PWR_nmos = SELECT -interact gate1_not_IO2_PWR N2tndiff
========================================================================


operation group: 3952/3980
    ppvdd150:_EPTMPL270573 = OR ppvdd150:gate1_not_IO2_PWR_pmos ppvdd150:gate1_not_IO2_PWR_nmos
========================================================================


operation group: 3953/3980
    ppvdd150:gate1_not_IO2_PWR_pmos_filter1_1 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_pmos N2tpdiff -eq 2
========================================================================


operation group: 3954/3980
    ppvdd150:nxwell_GND = SELECT_NET nxwell VSS
========================================================================


operation group: 3955/3980
    ppvdd150:gate1_not_IO2_PWR_pmos_filter1 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_pmos_filter1_1 ppvdd150:nxwell_GND
========================================================================


operation group: 3956/3980
    ppvdd150:_EPTMPL270574 = NOT ppvdd150:_EPTMPL270573 ppvdd150:gate1_not_IO2_PWR_pmos_filter1
========================================================================


operation group: 3957/3980
    ppvdd150:gate1_not_IO2_PWR_nmos_filter1_1 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_nmos N2tndiff -eq 2
========================================================================


operation group: 3958/3980
    ppvdd150:gate1_not_IO2_PWR_nmos_filter1 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_nmos_filter1_1 npvss150:psub_GND
========================================================================


operation group: 3959/3980
    ppvdd150:_EPTMPL270575 = NOT ppvdd150:_EPTMPL270574 ppvdd150:gate1_not_IO2_PWR_nmos_filter1
========================================================================


operation group: 3960/3980
    ppvdd150:gate1_not_IO2_PWR_pmos_filter2_1 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_pmos N1tpdiff
========================================================================


operation group: 3961/3980
    ppvdd150:gate1_not_IO2_PWR_pmos_filter2 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_pmos_filter2_1 npvss150:nxwell_PWR
========================================================================


operation group: 3962/3980
    ppvdd150:_EPTMPL270576 = NOT ppvdd150:_EPTMPL270575 ppvdd150:gate1_not_IO2_PWR_pmos_filter2
========================================================================


operation group: 3963/3980
    ppvdd150:gate1_not_IO2_PWR_nmos_filter3_2 = AND ppvdd150:nxwell_GND VARi
========================================================================


operation group: 3964/3980
    ppvdd150:gate1_not_IO2_PWR_nmos_filter3 = SELECT -interact ppvdd150:gate1_not_IO2_PWR_nmos_filter1_1 ppvdd150:gate1_not_IO2_PWR_nmos_filter3_2
========================================================================


operation group: 3965/3980
    ppvdd150:L270577 = NOT ppvdd150:_EPTMPL270576 ppvdd150:gate1_not_IO2_PWR_nmos_filter3
========================================================================


operation group: 3966/3980
    ppvdd49:L270578 = SELECT_NET ptap "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3967/3980
    LVSDMY4_DNW_CHECK:LVSDMY4_not_DNW = NOT LVSDMY4 DNW
========================================================================


operation group: 3968/3980
    LVSDMY4_DNW_CHECK:nmos_gates_1 = NOT all_mos_gates PP
========================================================================


operation group: 3969/3980
    LVSDMY4_DNW_CHECK:nmos_gates_2 = NOT LVSDMY4_DNW_CHECK:nmos_gates_1 SRM
========================================================================


operation group: 3970/3980
    LVSDMY4_DNW_CHECK:nmos_gates_3 = NOT LVSDMY4_DNW_CHECK:nmos_gates_2 VAR
========================================================================


operation group: 3971/3980
    LVSDMY4_DNW_CHECK:nmos_gates = NOT LVSDMY4_DNW_CHECK:nmos_gates_3 PODE_GATE
========================================================================


operation group: 3972/3980
    LVSDMY4_DNW_CHECK:L270584 = SELECT -interact LVSDMY4_DNW_CHECK:LVSDMY4_not_DNW LVSDMY4_DNW_CHECK:nmos_gates
========================================================================


operation group: 3973/3980
    PODE.R.9.2_P:all_abut_ppode_gate_no_pwr = SELECT_NET -not all_abut_ppode_gate "VDD*" "VDDQX*" "VDDQ*" VDDQ_CK VDDR "VDD_PLL*" "VDD_*SENSE" "VDDPLL*" "VDDPREPLL*" "VDDPOSTPLL*" "VDDHVPLL*" VDDPST
========================================================================


operation group: 3974/3980
    PODE.R.9.2_P:gate_connect_to_tpdiff = EXTE all_abut_ppode_gate tpdiff -le 0.0005 -connected -output region -abut eq 0
========================================================================


operation group: 3975/3980
    PODE.R.9.2_P:dgs_tie = SELECT -interact all_abut_ppode_gate PODE.R.9.2_P:gate_connect_to_tpdiff -eq 2
========================================================================


operation group: 3976/3980
    PODE.R.9.2_P:L270605 = NOT PODE.R.9.2_P:all_abut_ppode_gate_no_pwr PODE.R.9.2_P:dgs_tie
========================================================================


operation group: 3977/3980
    PODE.R.9.2_N:all_abut_npode_gate_no_gnd = SELECT_NET -not all_abut_npode_gate VSS
========================================================================


operation group: 3978/3980
    PODE.R.9.2_N:gate_connect_to_tndiff = EXTE all_abut_npode_gate tndiff -le 0.0005 -connected -output region -abut eq 0
========================================================================


operation group: 3979/3980
    PODE.R.9.2_N:dgs_tie = SELECT -interact all_abut_npode_gate PODE.R.9.2_N:gate_connect_to_tndiff -eq 2
========================================================================


operation group: 3980/3980
    PODE.R.9.2_N:L270609 = NOT PODE.R.9.2_N:all_abut_npode_gate_no_gnd PODE.R.9.2_N:dgs_tie
========================================================================
Time: cpu=0.76/0.76  real=1.14/1.14  Memory: 0.00/0.00/0.00  peak=0.00

