$date
	Sat Oct 30 00:06:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module my_tt_tb $end
$var wire 3 ! y [2:0] $end
$var reg 3 " a [2:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ x $end
$scope module e $end
$var wire 3 % a [2:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 $ x $end
$var reg 3 ' y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 '
b10 &
b111 %
1$
b10 #
b111 "
b10 !
$end
#1
b11 !
b11 '
0$
b1 #
b1 &
b100 "
b100 %
#2
b10 !
b10 '
b11 "
b11 %
#3
b0 !
b0 '
1$
b100 #
b100 &
#4
b1 !
b1 '
b0 "
b0 %
#5
