<div id="pf258" class="pf w0 h0" data-page-no="258"><div class="pc pc258 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg258.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">34.2.3<span class="_ _b"> </span>RTC Time Alarm Register (RTC_TAR)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_D000h base + 8h offset = 4003_D008h</div><div class="t m0 x2c h1d y1156 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y34e4 ff2 fsd fc0 sc0 ls271">R<span class="fs4 ls0 v17">TAR</span></div><div class="t m0 x89 h1d y11e6 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y34e5 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x28 h9 y20fb ff1 fs2 fc0 sc0 ls0 ws0">RTC_TAR field descriptions</div><div class="t m0 x12c h10 yede ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y11a9 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x12c h7 y11aa ff2 fs4 fc0 sc0 ls0">TAR</div><div class="t m0 x83 h7 y11a9 ff2 fs4 fc0 sc0 ls0 ws0">Time Alarm Register</div><div class="t m0 x83 h7 y20fc ff2 fs4 fc0 sc0 ls0 ws0">When the time counter is enabled, the SR[TAF] is set whenever the TAR[TAR] equals the TSR[TSR] and</div><div class="t m0 x83 h7 y34e6 ff2 fs4 fc0 sc0 ls0 ws0">the TSR[TSR] increments. Writing to the TAR clears the SR[TAF].</div><div class="t m0 x9 h1b y34ef ff1 fsc fc0 sc0 ls0 ws0">34.2.4<span class="_ _b"> </span>RTC Time Compensation Register (RTC_TCR)</div><div class="t m0 x9 h7 y26f ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_D000h base + Ch offset = 4003_D00Ch</div><div class="t m0 x2c h1d y34f0 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y34f1 ff2 fsd fc0 sc0 ls273">R<span class="fs4 ls0 ws421 v11">CIC TCV <span class="ws422 v15">CIR TCR</span></span></div><div class="t m0 x89 h1d y34f2 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y34f3 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x28 h9 y34f4 ff1 fs2 fc0 sc0 ls0 ws0">RTC_TCR field descriptions</div><div class="t m0 x12c h10 y34f5 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y34f6 ff2 fs4 fc0 sc0 ls0">31–24</div><div class="t m0 x1 h7 y34f7 ff2 fs4 fc0 sc0 ls0">CIC</div><div class="t m0 x83 h7 y34f6 ff2 fs4 fc0 sc0 ls0 ws0">Compensation Interval Counter</div><div class="t m0 x83 h7 yd22 ff2 fs4 fc0 sc0 ls0 ws0">Current value of the compensation interval counter. If the compensation interval counter equals zero then</div><div class="t m0 x83 h7 y34f8 ff2 fs4 fc0 sc0 ls0 ws0">it is loaded with the contents of the CIR. If the CIC does not equal zero then it is decremented once a</div><div class="t m0 x83 h7 y29f7 ff2 fs4 fc0 sc0 ls0">second.</div><div class="t m0 x95 h7 y34f9 ff2 fs4 fc0 sc0 ls0">23–16</div><div class="t m0 x12c h7 y34fa ff2 fs4 fc0 sc0 ls0">TCV</div><div class="t m0 x83 h7 y34f9 ff2 fs4 fc0 sc0 ls0 ws0">Time Compensation Value</div><div class="t m0 x83 h7 y34fb ff2 fs4 fc0 sc0 ls0 ws0">Current value used by the compensation logic for the present second interval. Updated once a second if</div><div class="t m0 x83 h7 y34fc ff2 fs4 fc0 sc0 ls0 ws0">the CIC equals 0 with the contents of the TCR field. If the CIC does not equal zero then it is loaded with</div><div class="t m0 x83 h7 y1270 ff2 fs4 fc0 sc0 ls0 ws0">zero (compensation is not enabled for that second increment).</div><div class="t m0 x3a h7 y34fd ff2 fs4 fc0 sc0 ls0">15–8</div><div class="t m0 x1 h7 y1a63 ff2 fs4 fc0 sc0 ls0">CIR</div><div class="t m0 x83 h7 y34fd ff2 fs4 fc0 sc0 ls0 ws0">Compensation Interval Register</div><div class="t m0 x83 h7 y34fe ff2 fs4 fc0 sc0 ls0 ws0">Configures the compensation interval in seconds from 1 to 256 to control how frequently the TCR should</div><div class="t m0 x83 h7 y34ff ff2 fs4 fc0 sc0 ls0 ws0">adjust the number of 32.768 kHz cycles in each second. The value written should be one less than the</div><div class="t m0 x83 h7 y3500 ff2 fs4 fc0 sc0 ls0 ws0">number of seconds. For example, write zero to configure for a compensation interval of one second. This</div><div class="t m0 x83 h7 y3011 ff2 fs4 fc0 sc0 ls0 ws0">register is double buffered and writes do not take affect until the end of the current compensation interval.</div><div class="t m0 x1 h7 y11c7 ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x12c h7 y3013 ff2 fs4 fc0 sc0 ls0">TCR</div><div class="t m0 x83 h7 y11c7 ff2 fs4 fc0 sc0 ls0 ws0">Time Compensation Register</div><div class="t m0 x83 h7 y3501 ff2 fs4 fc0 sc0 ls0 ws0">Configures the number of 32.768 kHz clock cycles in each second. This register is double buffered and</div><div class="t m0 x83 h7 y3014 ff2 fs4 fc0 sc0 ls0 ws0">writes do not take affect until the end of the current compensation interval.</div><div class="t m0 x1b h7 y3502 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">600<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,558.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.636000px;bottom:623.850000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,311.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.615000px;bottom:394.850000px;width:15.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,252.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:243.545000px;bottom:394.850000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,194.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.978000px;bottom:385.850000px;width:15.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,124.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:487.662000px;bottom:385.850000px;width:18.495000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
