
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/644.nab_s-5853B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000001 cycles: 647504 (Simulation time: 0 hr 1 min 59 sec) 

Finished CPU 0 instructions: 5000001 cycles: 8395451 cumulative IPC: 0.595561 (Simulation time: 0 hr 5 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.595561 instructions: 5000001 cycles: 8395451
ITLB TOTAL     ACCESS:     704520  HIT:     704520  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     704520  HIT:     704520  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:     870307	FORWARD:          0	MERGED:     165788	TO_CACHE:     704519

ITLB_Dead_block_count 0 0
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:    1252617  HIT:    1250750  MISS:       1867  HIT %:     99.851  MISS %:   0.149048   MPKI: 0.3734
DTLB LOAD TRANSLATION ACCESS:    1252617  HIT:    1250750  MISS:       1867  HIT %:     99.851  MISS %:   0.149048   MPKI: 0.3734
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 12.3417 cycles
DTLB RQ	ACCESS:    1611111	FORWARD:          0	MERGED:     358473	TO_CACHE:    1252638

DTLB_Dead_block_count 1863 4
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:      44563  HIT:      44532  MISS:         31  HIT %:    99.9304  MISS %:  0.0695644   MPKI: 0.0062
STLB LOAD TRANSLATION ACCESS:       1867  HIT:       1836  MISS:         31  HIT %:    98.3396  MISS %:    1.66042   MPKI: 0.0062
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      42696  HIT:      42696  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 194.871 cycles
STLB RQ	ACCESS:     219169	FORWARD:          0	MERGED:     174606	TO_CACHE:      44563

STLB_Dead_block_count 27 4
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    1828254  HIT:    1803156  MISS:      25098  HIT %:    98.6272  MISS %:    1.37279   MPKI: 5.0196
L1D LOAD      ACCESS:    1058055  HIT:    1054535  MISS:       3520  HIT %:    99.6673  MISS %:   0.332686   MPKI: 0.704
L1D RFO       ACCESS:     552909  HIT:     552884  MISS:         25  HIT %:    99.9955  MISS %: 0.00452154   MPKI: 0.005
L1D PREFETCH  ACCESS:     217290  HIT:     195737  MISS:      21553  HIT %:     90.081  MISS %:      9.919   MPKI: 4.3106
L1D PREFETCH  REQUESTED:     435960  ISSUED:     434604  USEFUL:      17644  USELESS:       3997
L1D USEFUL LOAD PREFETCHES:      17644 PREFETCH ISSUED TO LOWER LEVEL:      21574  ACCURACY: 81.7836
L1D TIMELY PREFETCHES:      17644 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 21574 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 16.5608 cycles
L1D RQ	ACCESS:    1341219	FORWARD:          0	MERGED:     269947	TO_CACHE:    1058145
L1D WQ	ACCESS:     566780	FORWARD:      13127	MERGED:      13814	TO_CACHE:     552966
L1D PQ	ACCESS:     217302	FORWARD:          0	MERGED:          0	TO_CACHE:     217302

L1D_Dead_block_count 0 3520
L1D_inaccurate_prefetch_count 403 21150
Interactions: positive negative neutral
L1D_interactions 169 403 21654
L1D_positive 0 34 135
L1D_negative 333 0 70
L1D_neutral 17896 639 0 0 0 3119
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 343625
L1D ROI Sum of L1D PQ occupancy: 3041201
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     870307  HIT:     870307  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:     870307  HIT:     870307  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:    1284899	FORWARD:          0	MERGED:     414592	TO_CACHE:     870307

L1I_Dead_block_count 0 0
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:     359332  HIT:     331667  MISS:      27665  HIT %:     92.301  MISS %:    7.69901   MPKI: 5.533
BTB BRANCH_DIRECT_JUMP	ACCESS:      41469  HIT:      41465  MISS:          4
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     207300  HIT:     207284  MISS:         16
BTB BRANCH_DIRECT_CALL	ACCESS:      55282  HIT:      55278  MISS:          4
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:      55281  HIT:      27640  MISS:      27641
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     120077  HIT:     118801  MISS:       1276  HIT %:    98.9373  MISS %:    1.06265   MPKI: 0.2552
L2C LOAD      ACCESS:       3520  HIT:       3467  MISS:         53  HIT %:    98.4943  MISS %:    1.50568   MPKI: 0.0106
L2C DATA LOAD MPKI: 0.0106
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:         25  HIT:         24  MISS:          1  HIT %:         96  MISS %:          4   MPKI: 0.0002
L2C PREFETCH  ACCESS:     108924  HIT:     107716  MISS:       1208  HIT %:     98.891  MISS %:    1.10903   MPKI: 0.2416
L2C DATA PREFETCH MPKI: 0.2416
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:       7577  HIT:       7577  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:         31  HIT:         17  MISS:         14  HIT %:    54.8387  MISS %:    45.1613   MPKI: 0.0028
L2C PREFETCH  REQUESTED:     102192  ISSUED:     102176  USEFUL:        175  USELESS:          0
L2C USEFUL LOAD PREFETCHES:        175 PREFETCH ISSUED TO LOWER LEVEL:       1208  ACCURACY: 14.4868
L2C TIMELY PREFETCHES:        175 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 983 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 125.129 cycles
L2C RQ	ACCESS:       3576	FORWARD:          0	MERGED:          0	TO_CACHE:       3576
L2C WQ	ACCESS:       7577	FORWARD:          0	MERGED:          0	TO_CACHE:       7577
L2C PQ	ACCESS:     123729	FORWARD:          0	MERGED:      14802	TO_CACHE:     108927

L2C_Dead_block_count 0 68
L2C_inaccurate_prefetch_count 0 1208
Interactions: positive negative neutral
L2C_interactions 0 0 1208
L2C_positive 0 0 0
L2C_negative 0 0 0
L2C_neutral 1208 0 0 0 0 0
L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         31  HIT:         31  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         31  HIT:         31  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 TOTAL     ACCESS:         31  HIT:         31  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         31  HIT:         31  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 TOTAL     ACCESS:         31  HIT:         31  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         31  HIT:         31  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 TOTAL     ACCESS:         31  HIT:         30  MISS:          1  HIT %:    96.7742  MISS %:    3.22581   MPKI: 0.0002
PSCL2 LOAD TRANSLATION ACCESS:         31  HIT:         30  MISS:          1  HIT %:    96.7742  MISS %:    3.22581   MPKI: 0.0002
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:       1276  HIT:          0  MISS:       1276  HIT %:          0  MISS %:        100   MPKI: 0.2552
LLC LOAD      ACCESS:         53  HIT:          0  MISS:         53  HIT %:          0  MISS %:        100   MPKI: 0.0106
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 0.0002
LLC PREFETCH  ACCESS:       1208  HIT:          0  MISS:       1208  HIT %:          0  MISS %:        100   MPKI: 0.2416
LLC LOAD TRANSLATION ACCESS:         14  HIT:          0  MISS:         14  HIT %:          0  MISS %:        100   MPKI: 0.0028
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:       1208  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 94.6693 cycles
LLC RQ	ACCESS:         68	FORWARD:          0	MERGED:          0	TO_CACHE:         68
LLC PQ	ACCESS:       1208	FORWARD:          0	MERGED:          0	TO_CACHE:       1208

LLC_Dead_block_count 64 4
LLC_inaccurate_prefetch_count 0 1208
Interactions: positive negative neutral
LLC_interactions 0 0 1208
LLC_positive 0 0 0
LLC_negative 0 0 0
LLC_neutral 1208 0 0 0 0 0
LLC Dense regions hint to LLC: 0

RAW hits: 95348
Loads Generated: 1436567
Loads sent to L1D: 1341219
Stores Generated: 566774
Stores sent to L1D: 566780
Major fault: 0 Minor fault: 140
Allocated PAGES: 140

stream: 
stream:times selected: 94119
stream:pref_filled: 27554
stream:pref_useful: 21958
stream:pref_late: 3
stream:misses: 103
stream:misses_by_poll: 0

CS: 
CS:times selected: 43718
CS:pref_filled: 3396
CS:pref_useful: 2936
CS:pref_late: 0
CS:misses: 1096
CS:misses_by_poll: 1

CPLX: 
CPLX:times selected: 50064
CPLX:pref_filled: 431
CPLX:pref_useful: 80
CPLX:pref_late: 0
CPLX:misses: 224
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 300
NL:pref_filled: 10
NL:pref_useful: 9
NL:pref_late: 0
NL:misses: 1
NL:misses_by_poll: 0

total selections: 188201
total_filled: 21553
total_useful: 17644
total_late: 3
total_polluted: 1
total_misses_after_warmup: 3610
conflicts: 41070
Degree Incremented Times: 7184
Degree Decremented Times: 728

L1 IP Table Write Accesses: 936895
L1 IP Table Read Accesses: 895825
L1 RST Write Accesses: 61265
L1 RST Read Accesses: 122530
L1 CSPT Write Accesses: 61265
L1 CSPT Read Accesses: 90446
L1 RR Filter Tag Write Accesses: 218658
L1 RR Filter Tag Read Accesses: 11288970
L1 IP Table Tag Write Accesses: 1058145
L1 IP Table Tag Read Accesses: 1058145
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 619067
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 429590
test: 19355
L2 IP Table Read Accesses: 42282
L2 IP Table Write Accesses: 39574
L2 IP Table Tag Read Accesses: 21473
L2 IP Table Tag Write Accesses: 21473

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1002  ROW_BUFFER_MISS:        274
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 8340519
0banks busy for write cycles: 0
1banks busy for read cycles: 44234
1banks busy for write cycles: 0
2banks busy for read cycles: 3539
2banks busy for write cycles: 0
3banks busy for read cycles: 1680
3banks busy for write cycles: 0
4banks busy for read cycles: 696
4banks busy for write cycles: 0
5banks busy for read cycles: 478
5banks busy for write cycles: 0
6banks busy for read cycles: 995
6banks busy for write cycles: 0
7banks busy for read cycles: 2783
7banks busy for write cycles: 0
8banks busy for read cycles: 528
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 97.1228% MPKI: 2.7832 Average ROB Occupancy at Mispredict: 111.471
Branch types
NOT_BRANCH: 4516000 90.32%
BRANCH_DIRECT_JUMP: 41469 0.82938%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 331638 6.63276%
BRANCH_DIRECT_CALL: 55282 1.10564%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 55281 1.10562%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D     17644         0      3997     21553    434604    435960
@Sumon_Early_by_class_L1D     16015      1615        13         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         3         0         4       198         4       717      1439      8346      1849      3457      1559        68
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         3         0         4       196         4       654      1134      8173       891      3332      1558        66
@Sumon_Early_CS_L1D         0         0         0         2         0        58       303       172       957       123         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         4         2         1         1         2         1         2
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C       175         0         0      1208    102176    102192
@Sumon_Early_by_class_L2C       152         2         4         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         2         1         0         0       172
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         2         1         0         0       149
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         2
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         4
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 140
