
---------- Begin Simulation Statistics ----------
final_tick                               941112513000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    84369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13192.87                       # Real time elapsed on the host
host_tick_rate                               71334914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109449411                       # Number of instructions simulated
sim_ops                                    1113076008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.941113                       # Number of seconds simulated
sim_ticks                                941112513000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.150054                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              138632270                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159073074                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14856372                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        217040243                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          19319397                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19391547                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           72150                       # Number of indirect misses.
system.cpu0.branchPred.lookups              277907195                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850911                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906062                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9474741                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252656230                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33144604                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       85840727                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016647564                       # Number of instructions committed
system.cpu0.commit.committedOps            1017556167                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1701378288                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.418508                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1232787708     72.46%     72.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    272426362     16.01%     88.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69327305      4.07%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61499820      3.61%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18275152      1.07%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5665678      0.33%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2371708      0.14%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5879951      0.35%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33144604      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1701378288                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546676                       # Number of function calls committed.
system.cpu0.commit.int_insts                983072799                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316461018                       # Number of loads committed
system.cpu0.commit.membars                    1814514                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814523      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563665157     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317367068     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124867844     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017556167                       # Class of committed instruction
system.cpu0.commit.refs                     442234947                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016647564                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017556167                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.834590                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.834590                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            187134590                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5384720                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137363991                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1125464295                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               719711979                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                798023017                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9486742                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15025051                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4299068                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  277907195                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                202265320                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    991845895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5784299                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1152300923                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29736786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149001                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         711940791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157951667                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.617812                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1718655396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.672130                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898199                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               890949793     51.84%     51.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618646415     36.00%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126601393      7.37%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                61578157      3.58%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10793285      0.63%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7111831      0.41%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1067662      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1817089      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   89771      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1718655396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      146476159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9551800                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               262410139                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.578590                       # Inst execution rate
system.cpu0.iew.exec_refs                   480281345                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133532418                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148672785                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            352738456                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1792807                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4169981                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           137420830                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1103386674                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            346748927                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5035395                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1079146987                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1097253                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2238193                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9486742                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4453535                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       162290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19853459                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39066                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13037                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5847712                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36277438                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11646901                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13037                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1109630                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8442170                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                452979737                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1068236901                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847887                       # average fanout of values written-back
system.cpu0.iew.wb_producers                384075791                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.572741                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1068303218                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1317331592                       # number of integer regfile reads
system.cpu0.int_regfile_writes              680940833                       # number of integer regfile writes
system.cpu0.ipc                              0.545081                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.545081                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816210      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            589408666     54.36%     54.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036472      0.74%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811544      0.17%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349227633     32.21%     87.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133881790     12.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1084182383                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1371306                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001265                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 314281     22.92%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                917069     66.88%     89.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               139953     10.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1083737408                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3888482139                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1068236833                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1189229019                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1098016690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1084182383                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5369984                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       85830503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            90811                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2644415                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38032886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1718655396                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630832                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813903                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          927849203     53.99%     53.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          553470420     32.20%     86.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          194588160     11.32%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34183517      1.99%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5028929      0.29%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2731261      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             522086      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             174005      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             107815      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1718655396                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.581290                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15682786                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3048026                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           352738456                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          137420830                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1709                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1865131555                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    17093995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158981246                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647582368                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5736443                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               730671049                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7676497                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12330                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1362521980                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1116527232                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          715431889                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                790429413                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15203760                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9486742                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28765024                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                67849516                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1362521924                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        321922                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5160                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12764262                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5157                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2771609219                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2224084327                       # The number of ROB writes
system.cpu0.timesIdled                       22225769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1665                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.158211                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7242829                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8309979                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1254648                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12220396                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            231496                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         261892                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30396                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13661367                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13558                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905813                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           918591                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8767318                       # Number of branches committed
system.cpu1.commit.bw_lim_events               926375                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11890770                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37205909                       # Number of instructions committed
system.cpu1.commit.committedOps              38111914                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    214378731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177778                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828865                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    198680757     92.68%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7579118      3.54%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2589136      1.21%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2613272      1.22%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       861141      0.40%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       191100      0.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       861180      0.40%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76652      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       926375      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    214378731                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377901                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35821713                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10299976                       # Number of loads committed
system.cpu1.commit.membars                    1811691                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811691      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22367370     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11205789     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2726923      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38111914                       # Class of committed instruction
system.cpu1.commit.refs                      13932724                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37205909                       # Number of Instructions Simulated
system.cpu1.committedOps                     38111914                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.833039                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.833039                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            182820543                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               342380                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6535758                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54420822                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8777555                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 21678286                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                919742                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               717472                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2283957                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13661367                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7147932                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    206745027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               191833                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      61531868                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2511598                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062949                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8479246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7474325                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.283526                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         216480083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.781119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179446878     82.89%     82.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21300060      9.84%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9306692      4.30%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3989243      1.84%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1089462      0.50%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  929127      0.43%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  399699      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1194      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17728      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           216480083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         543440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              960587                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10123544                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.196815                       # Inst execution rate
system.cpu1.iew.exec_refs                    15076055                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3885379                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157020689                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13670519                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1305327                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1121587                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4902176                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49995713                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11190676                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           714063                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42713396                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                866802                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               833960                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                919742                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2651463                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        29739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          304740                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8558                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1541                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4399                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3370543                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1269428                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1541                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       242708                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        717879                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24066048                       # num instructions consuming a value
system.cpu1.iew.wb_count                     42222005                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815391                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19623231                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194550                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      42241850                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                54308897                       # number of integer regfile reads
system.cpu1.int_regfile_writes               27539378                       # number of integer regfile writes
system.cpu1.ipc                              0.171437                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171437                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811899      4.17%      4.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             26337230     60.65%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12256077     28.22%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3022107      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              43427459                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1066129                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024550                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 216309     20.29%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                749072     70.26%     90.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100745      9.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              42681674                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         304452598                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     42221993                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         61880614                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  46081227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 43427459                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3914486                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11883798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51495                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1196374                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7893363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    216480083                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.200607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650086                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          189390287     87.49%     87.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17900464      8.27%     95.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5116442      2.36%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2134207      0.99%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1307683      0.60%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             268614      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             257371      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66658      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38357      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      216480083                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.200105                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8474265                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1183182                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13670519                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4902176                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu1.numCycles                       217023523                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1665192285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166108350                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24990410                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5784596                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10214907                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                850105                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15393                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             66520905                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52685833                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           34563794                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 21757407                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10290868                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                919742                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17460298                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9573384                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        66520893                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19379                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               786                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11771340                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   263454000                       # The number of ROB reads
system.cpu1.rob.rob_writes                  102111804                       # The number of ROB writes
system.cpu1.timesIdled                          32776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.582467                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6180862                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7057191                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1330079                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11024551                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            162334                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         165868                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3534                       # Number of indirect misses.
system.cpu2.branchPred.lookups               12121273                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4265                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905789                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           763947                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448274                       # Number of branches committed
system.cpu2.commit.bw_lim_events               767820                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718054                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       18533184                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28907043                       # Number of instructions committed
system.cpu2.commit.committedOps              29813019                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    201269739                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148125                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777850                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    189447470     94.13%     94.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5690777      2.83%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1802824      0.90%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1944833      0.97%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       530217      0.26%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       162913      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       856093      0.43%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        66792      0.03%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       767820      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    201269739                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280329                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27816853                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347029                       # Number of loads committed
system.cpu2.commit.membars                    1811662                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811662      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16922932     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9252818     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825466      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29813019                       # Class of committed instruction
system.cpu2.commit.refs                      11078296                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28907043                       # Number of Instructions Simulated
system.cpu2.committedOps                     29813019                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.072959                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.072959                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            174921694                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               570580                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5346530                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52927761                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7586639                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 18444960                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                764570                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2039261                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2416646                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   12121273                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  6685561                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    194880304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               264122                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60955653                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2661404                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.059285                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7923463                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6343196                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.298132                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         204134509                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.312798                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.838225                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               169011028     82.79%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18564438      9.09%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9691714      4.75%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4239196      2.08%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  841712      0.41%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  903601      0.44%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  879903      0.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     149      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2768      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           204134509                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         323829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              799664                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8507477                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.171161                       # Inst execution rate
system.cpu2.iew.exec_refs                    11834333                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2810892                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              149659173                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             14004155                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1799751                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           320088                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4667613                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           48341589                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9023441                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           319309                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             34995378                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1169159                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               827674                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                764570                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2809287                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22342                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          202188                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6425                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4235                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5657126                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1936346                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           636                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       120990                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        678674                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20648530                       # num instructions consuming a value
system.cpu2.iew.wb_count                     34689236                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822781                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16989227                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.169664                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      34701123                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                44216665                       # number of integer regfile reads
system.cpu2.int_regfile_writes               22633444                       # number of integer regfile writes
system.cpu2.ipc                              0.141384                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.141384                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811867      5.13%      5.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             21575267     61.09%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10009065     28.34%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1918345      5.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              35314687                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1030760                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029188                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 210968     20.47%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                727655     70.59%     91.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                92134      8.94%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              34533565                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         275858223                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     34689224                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66870615                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  42943394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 35314687                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5398195                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       18528569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63607                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2680141                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13616076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    204134509                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.172997                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.618497                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          182510304     89.41%     89.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14245994      6.98%     96.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3906068      1.91%     98.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1641661      0.80%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1267793      0.62%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             227938      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             252812      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              51672      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              30267      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      204134509                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.172723                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10640317                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1500150                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            14004155                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4667613                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu2.numCycles                       204458338                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1677758272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              158298893                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19866159                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5068324                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 9176133                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                668338                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9026                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             61898044                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50418133                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           33653660                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 18414206                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11013128                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                764570                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17460503                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13787501                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        61898032                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         20204                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               799                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12104351                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           792                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   248846952                       # The number of ROB reads
system.cpu2.rob.rob_writes                   99560453                       # The number of ROB writes
system.cpu2.timesIdled                          15556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.918790                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4846614                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5272713                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1216381                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9272663                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            200028                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         410237                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          210209                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10271357                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1104                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905818                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           675209                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864456                       # Number of branches committed
system.cpu3.commit.bw_lim_events               574930                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12478405                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26688895                       # Number of instructions committed
system.cpu3.commit.committedOps              27594908                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    169941380                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162379                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.791238                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158404081     93.21%     93.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5761562      3.39%     96.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1957595      1.15%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1707756      1.00%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       455987      0.27%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       164540      0.10%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       855703      0.50%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        59226      0.03%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       574930      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    169941380                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240717                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25660504                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863861                       # Number of loads committed
system.cpu3.commit.membars                    1811692                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811692      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431870     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769679     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581526      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27594908                       # Class of committed instruction
system.cpu3.commit.refs                      10351217                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26688895                       # Number of Instructions Simulated
system.cpu3.committedOps                     27594908                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.450455                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.450455                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            148936143                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               542351                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4360063                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              44333262                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5830113                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 14114485                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                675551                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               758463                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2393795                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10271357                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4809389                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    165218484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                45633                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      51605505                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2433446                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.059663                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5514867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5046642                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.299761                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         171950087                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.311536                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.821410                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               142347501     82.78%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15282544      8.89%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8551192      4.97%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3528711      2.05%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1043731      0.61%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  756763      0.44%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  439118      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     480      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           171950087                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         205424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              709337                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7317012                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.188154                       # Inst execution rate
system.cpu3.iew.exec_refs                    11195672                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2536501                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              123549324                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11150003                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1360557                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1353332                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3466538                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           40068738                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8659171                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           617561                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32391807                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                973283                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               882834                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                675551                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2736515                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        20547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          160717                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         4138                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1521                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3286142                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       979182                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           153                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        94111                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        615226                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 18961604                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32084577                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.845587                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16033691                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.186370                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32091265                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40236129                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21479713                       # number of integer regfile writes
system.cpu3.ipc                              0.155028                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155028                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811927      5.49%      5.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             19936714     60.40%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9625510     29.16%     95.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1635074      4.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33009368                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     990370                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030003                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 175879     17.76%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                720042     72.70%     90.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                94446      9.54%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32187796                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         239067187                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32084565                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52542672                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  35988937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33009368                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4079801                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12473829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           108021                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1361629                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7740793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    171950087                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.191971                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648663                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151695283     88.22%     88.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13434873      7.81%     96.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3598441      2.09%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1411384      0.82%     98.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1305645      0.76%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             211197      0.12%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             217633      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              45950      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29681      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      171950087                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.191742                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7988751                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          956508                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11150003                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3466538                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    235                       # number of misc regfile reads
system.cpu3.numCycles                       172155511                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1710060653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              132212857                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18457683                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5349294                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7363481                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                756102                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2394                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             52236138                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              42527084                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29108667                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 14215549                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10790929                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                675551                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17461968                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10650984                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        52236126                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         20681                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11456725                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   209438450                       # The number of ROB reads
system.cpu3.rob.rob_writes                   82158463                       # The number of ROB writes
system.cpu3.timesIdled                           4424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4119034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8210050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       641814                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       111965                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63927002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4330811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128218787                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4442776                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1463096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2779664                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1311232                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            585                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2654480                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2654450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1463096                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12327595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12327595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    441421440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               441421440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1330                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4119153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4119153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4119153                       # Request fanout histogram
system.membus.respLayer1.occupancy        22103566000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20717932006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7228337237.068966                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   39368865174.593910                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            1      0.86%      0.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          111     95.69%     96.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     97.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 338477893000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102625393500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 838487119500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      6664300                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         6664300                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      6664300                       # number of overall hits
system.cpu2.icache.overall_hits::total        6664300                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21261                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21261                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21261                       # number of overall misses
system.cpu2.icache.overall_misses::total        21261                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    451563999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    451563999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    451563999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    451563999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      6685561                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6685561                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      6685561                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6685561                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003180                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003180                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003180                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003180                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21239.076196                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21239.076196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21239.076196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21239.076196                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          294                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19299                       # number of writebacks
system.cpu2.icache.writebacks::total            19299                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1930                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1930                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1930                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1930                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19331                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19331                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19331                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19331                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    403005000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    403005000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    403005000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    403005000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002891                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002891                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002891                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002891                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20847.602297                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20847.602297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20847.602297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20847.602297                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19299                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      6664300                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        6664300                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21261                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21261                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    451563999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    451563999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      6685561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6685561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003180                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003180                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21239.076196                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21239.076196                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1930                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1930                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19331                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19331                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    403005000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    403005000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20847.602297                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20847.602297                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.139436                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6483713                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19299                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           335.961086                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        396356500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.139436                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973107                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973107                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         13390453                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        13390453                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8170530                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8170530                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8170530                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8170530                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2372272                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2372272                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2372272                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2372272                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 324867683389                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 324867683389                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 324867683389                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 324867683389                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10542802                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10542802                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10542802                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10542802                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225013                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225013                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225013                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225013                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 136943.690854                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136943.690854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 136943.690854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136943.690854                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1509421                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       273069                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21016                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3501                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.822469                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.997429                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982115                       # number of writebacks
system.cpu2.dcache.writebacks::total           982115                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1786049                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1786049                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1786049                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1786049                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       586223                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       586223                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       586223                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       586223                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  66369206411                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  66369206411                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  66369206411                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  66369206411                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055604                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055604                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055604                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055604                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113214.947914                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113214.947914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113214.947914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113214.947914                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982115                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7310443                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7310443                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1407279                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1407279                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 150634551000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 150634551000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8717722                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8717722                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107039.578506                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107039.578506                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1121453                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1121453                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       285826                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       285826                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  29080404500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  29080404500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101741.634771                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101741.634771                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       860087                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        860087                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       964993                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       964993                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 174233132389                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 174233132389                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825080                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825080                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.528740                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.528740                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 180553.778513                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 180553.778513                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       664596                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       664596                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  37288801911                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  37288801911                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164594                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164594                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124131.738702                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124131.738702                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3189000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3189000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.359026                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.359026                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18016.949153                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18016.949153                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           87                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           90                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2245000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2245000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.182556                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.182556                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24944.444444                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24944.444444                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1457500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1457500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8887.195122                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8887.195122                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1310500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1310500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.430894                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.430894                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8242.138365                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8242.138365                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       123500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       123500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       111500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       111500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495775                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495775                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410014                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410014                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  39866946000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  39866946000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905789                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905789                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452660                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452660                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 97233.133503                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 97233.133503                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410014                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410014                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39456932000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39456932000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452660                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452660                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 96233.133503                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 96233.133503                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.112822                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9662048                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           996095                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.699926                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        396368000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.112822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.909776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.909776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23895030                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23895030                       # Number of data accesses
system.cpu3.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6377852190.298508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   36688481968.505760                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 338477767500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    86480319500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 854632193500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4802847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4802847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4802847                       # number of overall hits
system.cpu3.icache.overall_hits::total        4802847                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6542                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6542                       # number of overall misses
system.cpu3.icache.overall_misses::total         6542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    256823500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    256823500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    256823500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    256823500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4809389                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4809389                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4809389                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4809389                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001360                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001360                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001360                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001360                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 39257.642923                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39257.642923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 39257.642923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39257.642923                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           94                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5700                       # number of writebacks
system.cpu3.icache.writebacks::total             5700                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          810                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          810                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          810                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          810                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5732                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5732                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5732                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5732                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    206455500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    206455500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    206455500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    206455500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001192                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001192                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001192                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001192                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 36018.056525                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36018.056525                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 36018.056525                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36018.056525                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5700                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4802847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4802847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    256823500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    256823500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4809389                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4809389                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001360                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001360                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 39257.642923                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39257.642923                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          810                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          810                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5732                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5732                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    206455500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    206455500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001192                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001192                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 36018.056525                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36018.056525                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.283196                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4502793                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5700                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           789.963684                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        402705500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.283196                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.946350                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.946350                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9624510                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9624510                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7760140                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7760140                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7760140                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7760140                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2227467                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2227467                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2227467                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2227467                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 307235040965                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 307235040965                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 307235040965                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 307235040965                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9987607                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9987607                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9987607                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9987607                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.223023                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.223023                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.223023                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.223023                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 137930.232396                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 137930.232396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 137930.232396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 137930.232396                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1459052                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       194165                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19751                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2701                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.872310                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.886338                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       811067                       # number of writebacks
system.cpu3.dcache.writebacks::total           811067                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1704799                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1704799                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1704799                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1704799                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       522668                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       522668                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       522668                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       522668                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  59192995506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  59192995506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  59192995506                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  59192995506                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052332                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052332                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052332                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052332                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113251.615760                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113251.615760                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113251.615760                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113251.615760                       # average overall mshr miss latency
system.cpu3.dcache.replacements                811067                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7055401                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7055401                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1351095                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1351095                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 144010454000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 144010454000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8406496                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8406496                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.160720                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.160720                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106587.955695                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106587.955695                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1074333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1074333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276762                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276762                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  28397951000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  28397951000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102607.839949                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102607.839949                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       704739                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        704739                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       876372                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       876372                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 163224586965                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 163224586965                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581111                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581111                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.554276                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.554276                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 186250.344563                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 186250.344563                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       630466                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       630466                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       245906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       245906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  30795044506                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  30795044506                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155527                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155527                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125230.960229                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125230.960229                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          218                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4186500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4186500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.402214                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.402214                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19204.128440                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19204.128440                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3061000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3061000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.208487                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.208487                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27088.495575                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27088.495575                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1215000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1215000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         7500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1074000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1074000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.418667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.418667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6840.764331                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6840.764331                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       236500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       236500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       220500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       220500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607341                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607341                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298477                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298477                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28812586000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28812586000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905818                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905818                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329511                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329511                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96532.014192                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96532.014192                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298477                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298477                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28514109000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28514109000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329511                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329511                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95532.014192                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95532.014192                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.186421                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9188450                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           820970                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.192187                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        402717000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.186421                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.849576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.849576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22609678                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22609678                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    371609086.956522                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1007151627.381090                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3821404000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   932565504000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8547009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172301014                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172301014                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172301014                       # number of overall hits
system.cpu0.icache.overall_hits::total      172301014                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29964306                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29964306                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29964306                       # number of overall misses
system.cpu0.icache.overall_misses::total     29964306                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 397533929996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 397533929996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 397533929996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 397533929996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    202265320                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    202265320                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    202265320                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    202265320                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148144                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13266.915976                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13266.915976                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13266.915976                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13266.915976                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3097                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.491525                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26418918                       # number of writebacks
system.cpu0.icache.writebacks::total         26418918                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3545353                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3545353                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3545353                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3545353                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26418953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26418953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26418953                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26418953                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 341579681498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 341579681498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 341579681498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 341579681498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130615                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130615                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130615                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130615                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12929.342109                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12929.342109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12929.342109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12929.342109                       # average overall mshr miss latency
system.cpu0.icache.replacements              26418918                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172301014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172301014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29964306                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29964306                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 397533929996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 397533929996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    202265320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    202265320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13266.915976                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13266.915976                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3545353                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3545353                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26418953                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26418953                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 341579681498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 341579681498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130615                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130615                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12929.342109                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12929.342109                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          198719741                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26418919                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.521873                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        430949591                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       430949591                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    399728962                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       399728962                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    399728962                       # number of overall hits
system.cpu0.dcache.overall_hits::total      399728962                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45440915                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45440915                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45440915                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45440915                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1139571421637                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1139571421637                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1139571421637                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1139571421637                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    445169877                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    445169877                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    445169877                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    445169877                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102075                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102075                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102075                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102075                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25078.091443                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25078.091443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25078.091443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25078.091443                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8845896                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       444966                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           174646                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5681                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.650436                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.325295                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34768646                       # number of writebacks
system.cpu0.dcache.writebacks::total         34768646                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11006531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11006531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11006531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11006531                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34434384                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34434384                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34434384                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34434384                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 562761461928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 562761461928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 562761461928                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 562761461928                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077351                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077351                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077351                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077351                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16343.009415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16343.009415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16343.009415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16343.009415                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34768646                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    285081815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      285081815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35223514                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35223514                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 705395269500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 705395269500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320305329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320305329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20026.260568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20026.260568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6234410                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6234410                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28989104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28989104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 412268854500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 412268854500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090505                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090505                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14221.510761                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14221.510761                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114647147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114647147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10217401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10217401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 434176152137                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 434176152137                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124864548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124864548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42493.795843                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42493.795843                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4772121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4772121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5445280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5445280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 150492607428                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 150492607428                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043609                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043609                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27637.257850                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27637.257850                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1982                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1982                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    102452000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    102452000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.417402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.417402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72149.295775                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72149.295775                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1253500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1253500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46425.925926                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46425.925926                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3123                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3123                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1233000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1233000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.059054                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059054                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6290.816327                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6290.816327                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          195                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          195                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1040000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1040000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.058753                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.058753                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5333.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5333.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557256                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557256                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348806                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348806                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33734251000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33734251000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906062                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906062                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384969                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384969                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 96713.505502                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 96713.505502                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348806                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348806                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33385445000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33385445000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384969                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384969                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 95713.505502                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 95713.505502                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.942208                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          435074380                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34782943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.508268                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.942208                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        926948295                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       926948295                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26286087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33249241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               39453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              126781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               17425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              120527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              119472                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59963056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26286087                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33249241                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              39453                       # number of overall hits
system.l2.overall_hits::.cpu1.data             126781                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              17425                       # number of overall hits
system.l2.overall_hits::.cpu2.data             120527                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4070                       # number of overall hits
system.l2.overall_hits::.cpu3.data             119472                       # number of overall hits
system.l2.overall_hits::total                59963056                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            132865                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1518594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1906                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            861642                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            691913                       # number of demand (read+write) misses
system.l2.demand_misses::total                4118913                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           132865                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1518594                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2453                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907878                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1906                       # number of overall misses
system.l2.overall_misses::.cpu2.data           861642                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1662                       # number of overall misses
system.l2.overall_misses::.cpu3.data           691913                       # number of overall misses
system.l2.overall_misses::total               4118913                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10957767500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 155917405500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    226433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 105643938500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    172208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 102390996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    150223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  84536046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     459995019500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10957767500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 155917405500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    226433500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 105643938500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    172208500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 102390996500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    150223000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  84536046500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    459995019500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26418952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34767835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           41906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1034659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          982169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          811385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64081969                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26418952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34767835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          41906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1034659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         982169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         811385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64081969                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.043678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.058536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.098598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.877285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.289951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.852755                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.043678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.058536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.098598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.877285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.289951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.852755                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82472.942460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102672.212257                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92308.805544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116363.584645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90350.734523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118832.411257                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90386.883273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122177.277346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111678.741333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82472.942460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102672.212257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92308.805544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116363.584645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90350.734523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118832.411257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90386.883273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122177.277346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111678.741333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2779664                       # number of writebacks
system.l2.writebacks::total                   2779664                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            309                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1363                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           309                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1363                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       132843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1518566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       907757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       861533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       691816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4117550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       132843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1518566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       907757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       861533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       691816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4117550                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9628451002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 140729784503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    180303501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  96557375501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    131956501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  93766872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    116535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  77610722001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 418722000509                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9628451002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 140729784503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    180303501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  96557375501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    131956501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  93766872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    116535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  77610722001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 418722000509                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.043677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.050160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.877349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.081734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.877174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.236043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.852636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.043677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.050160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.877349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.081734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.877174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.236043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.852636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72479.927448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92672.814025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85777.117507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106369.188561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83516.772785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108837.238388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86130.820399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112184.051830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101692.025721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72479.927448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92672.814025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85777.117507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106369.188561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83516.772785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108837.238388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86130.820399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112184.051830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101692.025721                       # average overall mshr miss latency
system.l2.replacements                        8517381                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8803582                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8803582                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8803582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8803582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55024710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55024710                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55024710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55024710                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                143                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       273000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        60500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       394500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.851064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.591837                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         1375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2758.741259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       811500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       589500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       877500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       600500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2879000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.851064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.591837                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.700980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20287.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20327.586207                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19943.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20016.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20132.867133                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        67000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        67000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.657895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.840000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.723810                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4466.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   881.578947                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       302999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       283000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       506000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       418000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1509999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.657895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.840000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20199.933333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20240                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19904.761905                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20133.320000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4908532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            55760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            58386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            60061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5082739                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         878676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         662044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         638573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         475159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2654452                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93041968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76126123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  74652536000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  57451449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  301272077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5787208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       696959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       535220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7737191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.151831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.922319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.916227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.887783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105888.824208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114986.501652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116905.249674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120909.945934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113496.901432                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       878676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       662044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       638573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       475159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2654452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  84255208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69505683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  68266806000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  52699859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 274727557000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.151831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.922319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.916227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.887783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95888.824208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104986.501652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106905.249674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110909.945934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103496.901432                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26286087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         39453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         17425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26347035                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       132865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10957767500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    226433500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    172208500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    150223000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11506632500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26418952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        41906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26485921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.058536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.098598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.289951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82472.942460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92308.805544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90350.734523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90386.883273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82849.477269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          351                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1008                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       132843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1580                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       137878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9628451002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    180303501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    131956501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    116535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10057246004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.050160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.081734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.236043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72479.927448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85777.117507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83516.772785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86130.820399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72943.080143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28340709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        71021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        62141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        59411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28533282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       639918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       223069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       216754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1325575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  62875437000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29517815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27738460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  27084597500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 147216310000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28980627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       316855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       285210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       276165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29858857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.775856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.782122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.784871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98255.459293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120072.142177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124349.239473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124955.467950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111058.453879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           97                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          355                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       639890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       245713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       222960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       216657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1325220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  56474576003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27051692001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25500066500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24910863001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133937197505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.775475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.781740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.784520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88256.694124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110094.671430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114370.588895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114978.343654                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101067.896278                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           44                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.936170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.949153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       846500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       151000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1073500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.936170                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.949153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19238.636364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19169.642857                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999897                       # Cycle average of tags in use
system.l2.tags.total_refs                   127877410                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8517384                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.013696                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.942574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.237465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.039340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.015080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.022459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.931757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.783707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.639728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.281865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1031802488                       # Number of tag accesses
system.l2.tags.data_accesses               1031802488                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8501888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      97188032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        134528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58096448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        101120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55138112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         86592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44276224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263522944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8501888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       101120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8824128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177898496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177898496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         132842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1518563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         907757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         861533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         691816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4117546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2779664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2779664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9033870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103269302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           142946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61731671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           107447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58588225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            92010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47046685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280012156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9033870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       142946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       107447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        92010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9376273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189029998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189029998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189029998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9033870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103269302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          142946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61731671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          107447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58588225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           92010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47046685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469042154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2706213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    132842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1435788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    901850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    853003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    680479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004914447750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9111630                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2546914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4117546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2779664                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4117546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2779664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 108549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73451                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            207880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            225036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            357227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            304845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            289613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            272191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            279748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            271359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           221157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            137509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            157138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            180064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            207091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           178819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           157994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           149082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           181196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           144953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 173402187000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20044985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            248570880750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43253.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62003.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1735626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1541048                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4117546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2779664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1464090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1089736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  687269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  321599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   92515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   64462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   49763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 128968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 185253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 188729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 167592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3438494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.987742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.787011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.607454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2401836     69.85%     69.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       715412     20.81%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       126575      3.68%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56115      1.63%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31550      0.92%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19519      0.57%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12874      0.37%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10130      0.29%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64483      1.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3438494                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.960410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    276.125568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       167311    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.174180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.612773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           153713     91.87%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1048      0.63%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10247      6.12%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1733      1.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              495      0.30%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              256575808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6947136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173195712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               263522944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177898496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       272.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  941112409500                       # Total gap between requests
system.mem_ctrls.avgGap                     136448.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8501888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91890432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       134528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57718400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       101120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54592192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        86592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43550656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173195712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9033869.896064169705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97640219.134988799691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 142945.713867051731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61329967.674120172858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 107447.301574663055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58008145.939931839705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 92010.252550961464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46275716.663433633745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184032949.947611629963                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       132842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1518563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       907757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       861533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       691816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2779664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4147754500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78478246750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91753250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58831620500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     65438000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  57974623250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     59620500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  48921824000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22654754470500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31223.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51679.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43650.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64809.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41416.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67292.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44065.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70715.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8150177.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12191257260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6479787930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13751240160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7275531600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74290307520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     185335046280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     205315587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       504638758110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.215119                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 531678399000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31425680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 378008434000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12359675580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6569296800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14872998420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6850743660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74290307520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     340194133410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74907935040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       530045090430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.211182                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 191257190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31425680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 718429643000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6501652546.875000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37508160572.418663                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 338477465500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   108900987000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 832211526000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7101583                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7101583                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7101583                       # number of overall hits
system.cpu1.icache.overall_hits::total        7101583                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        46349                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46349                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        46349                       # number of overall misses
system.cpu1.icache.overall_misses::total        46349                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    836177500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    836177500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    836177500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    836177500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7147932                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7147932                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7147932                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7147932                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006484                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006484                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006484                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006484                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18040.896244                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18040.896244                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18040.896244                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18040.896244                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        41874                       # number of writebacks
system.cpu1.icache.writebacks::total            41874                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4443                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4443                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4443                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4443                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        41906                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        41906                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        41906                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        41906                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    739510500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    739510500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    739510500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    739510500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005863                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005863                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005863                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005863                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17646.888274                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17646.888274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17646.888274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17646.888274                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41874                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7101583                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7101583                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        46349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    836177500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    836177500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7147932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7147932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18040.896244                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18040.896244                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4443                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4443                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        41906                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        41906                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    739510500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    739510500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17646.888274                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17646.888274                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.283554                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6932973                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           165.567488                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        389363500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.283554                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946361                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946361                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14337770                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14337770                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10841751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10841751                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10841751                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10841751                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2637282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2637282                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2637282                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2637282                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331730096766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331730096766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331730096766                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331730096766                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13479033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13479033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13479033                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13479033                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195658                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195658                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195658                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195658                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125784.840895                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125784.840895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125784.840895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125784.840895                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1955037                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       233147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29870                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3201                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.451523                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.835676                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1034530                       # number of writebacks
system.cpu1.dcache.writebacks::total          1034530                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1999054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1999054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1999054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1999054                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638228                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69479319257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69479319257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69479319257                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69479319257                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047350                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047350                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047350                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047350                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108862.850356                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108862.850356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108862.850356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108862.850356                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1034530                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9194725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9194725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1557773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1557773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 159222983000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 159222983000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10752498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10752498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144875                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144875                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102211.928824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102211.928824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1240445                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1240445                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       317328                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       317328                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31012147500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31012147500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97728.998071                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97728.998071                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1647026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1647026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079509                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079509                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 172507113766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 172507113766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2726535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2726535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.395927                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395927                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159801.459521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159801.459521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       758609                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       758609                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320900                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320900                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38467171757                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38467171757                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.117695                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.117695                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119872.769576                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119872.769576                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4380000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4380000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22461.538462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22461.538462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.196000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.196000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29010.204082                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29010.204082                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1112000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1112000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.426997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.426997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7174.193548                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7174.193548                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       978000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       978000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426997                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426997                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6309.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6309.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       325000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       325000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       304000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       304000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494886                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494886                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410927                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410927                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40167939000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40167939000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905813                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905813                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453655                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453655                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97749.573525                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97749.573525                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410927                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410927                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  39757012000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  39757012000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453655                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453655                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96749.573525                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96749.573525                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.258659                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12385879                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1049020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.807095                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        389375000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.258659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29820466                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29820466                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 941112513000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56347412                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11583246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55278532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5737717                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             994                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           615                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7787538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7787538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26485921                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29861493                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           59                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           59                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79256821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104319992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       125686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3118680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        57961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2960879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2443938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192301121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3381623616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4450333952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5361920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132427392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2472320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125713856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       731648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103836544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8202501248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8571715                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181292672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72654053                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074950                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299167                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67724725     93.22%     93.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4609264      6.34%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 144514      0.20%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 155057      0.21%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20493      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72654053                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128191522969                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1495160890                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          29193515                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1232317738                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8760578                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52176296172                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39634308210                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1574692584                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          63085931                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2775934948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57281                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741380                       # Number of bytes of host memory used
host_op_rate                                    57344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64652.76                       # Real time elapsed on the host
host_tick_rate                               28379644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703387684                       # Number of instructions simulated
sim_ops                                    3707437603                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.834822                       # Number of seconds simulated
sim_ticks                                1834822435500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.032917                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107356850                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           110639619                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6432905                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124784070                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            170439                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         184674                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14235                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125307935                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10804                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104178                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6416823                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86693714                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19408767                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         324242                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      116004015                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           652183071                       # Number of instructions committed
system.cpu0.commit.committedOps             652287634                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3631603787                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.179614                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.006461                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3462687078     95.35%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     67313642      1.85%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13115635      0.36%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4751541      0.13%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4298756      0.12%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3628094      0.10%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     40919449      1.13%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     15480825      0.43%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19408767      0.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3631603787                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 213913102                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              400265                       # Number of function calls committed.
system.cpu0.commit.int_insts                542188075                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178136532                       # Number of loads committed
system.cpu0.commit.membars                     205249                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       206260      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       338341159     51.87%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14111      0.00%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85159724     13.06%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18538709      2.84%     67.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6173600      0.95%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6173987      0.95%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99237009     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        573997      0.09%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     79003701     12.11%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12673538      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        652287634                       # Class of committed instruction
system.cpu0.commit.refs                     191488245                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  652183071                       # Number of Instructions Simulated
system.cpu0.committedOps                    652287634                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.623050                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.623050                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3400053772                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16174                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92636051                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             825947477                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47665895                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                141485444                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6860424                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27780                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54214047                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125307935                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24189879                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3614788952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               204212                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     950259865                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13753012                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.034169                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28613910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         107527289                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.259120                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3650279582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.260363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.784581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3059352455     83.81%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               447860482     12.27%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21020695      0.58%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89308176      2.45%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4907774      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  405270      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21075701      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6333085      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15944      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3650279582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                229464342                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               205828963                       # number of floating regfile writes
system.cpu0.idleCycles                       16978318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6785937                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95094336                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.334775                       # Inst execution rate
system.cpu0.iew.exec_refs                   736508825                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13585177                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1605745673                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209264799                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            135735                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5458215                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15693622                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          766769848                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            722923648                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5878691                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1227706885                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11229030                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1029918394                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6860424                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1053783016                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52928603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          201361                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       506904                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31128267                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2341909                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        506904                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2050411                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4735526                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                592968512                       # num instructions consuming a value
system.cpu0.iew.wb_count                    689450274                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827197                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490501833                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.188002                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     690561949                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1285299608                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376253438                       # number of integer regfile writes
system.cpu0.ipc                              0.177839                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.177839                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           211238      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            368885411     29.90%     29.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14864      0.00%     29.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     29.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86141367      6.98%     36.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20620149      1.67%     38.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6428155      0.52%     39.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6364729      0.52%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           443209092     35.93%     76.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             584654      0.05%     76.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      282018867     22.86%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12915208      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1233585575                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              485007639                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          906097462                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    218630366                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295787422                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  169896787                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.137726                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5826075      3.43%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3535      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                74747      0.04%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               29309      0.02%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29673901     17.47%     20.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               27448      0.02%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              99725583     58.70%     79.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15809      0.01%     79.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         34520379     20.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             918263485                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5384755454                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    470819908                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        585970836                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 766398355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1233585575                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             371493                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114482217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3505396                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         47251                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    108640337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3650279582                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.337943                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.100163                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3215147871     88.08%     88.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147730019      4.05%     92.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           71608786      1.96%     94.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43329528      1.19%     95.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           95078454      2.60%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52397539      1.44%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11891092      0.33%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5769007      0.16%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7327286      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3650279582                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.336378                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8158466                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5380899                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209264799                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15693622                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230403195                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122235863                       # number of misc regfile writes
system.cpu0.numCycles                      3667257900                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2387069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2797080402                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            552399913                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             159793656                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71509946                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             524069389                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4147454                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1129383541                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             793407377                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          673756207                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                158894133                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2743978                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6860424                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            615357487                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               121356299                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287579200                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       841804341                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        577190                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             16616                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                350222619                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         16290                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4380430587                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1555279706                       # The number of ROB writes
system.cpu0.timesIdled                         164317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4978                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.113618                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              106954057                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           110132914                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6429043                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124242392                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138813                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         144783                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5970                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124672117                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2280                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102765                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6417339                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85929289                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19376166                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         320978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      116089077                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           647416732                       # Number of instructions committed
system.cpu1.commit.committedOps             647522610                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3629764559                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178392                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.002960                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3461959029     95.38%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     66996376      1.85%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12959026      0.36%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4685395      0.13%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4250262      0.12%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3641303      0.10%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     40943908      1.13%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14953094      0.41%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19376166      0.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3629764559                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 213123399                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              330977                       # Number of function calls committed.
system.cpu1.commit.int_insts                537791067                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176887451                       # Number of loads committed
system.cpu1.commit.membars                     206614                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206614      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335459885     51.81%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            572      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84729663     13.09%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18587250      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6198736      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6198736      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98467938     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263530      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78522278     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12697936      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        647522610                       # Class of committed instruction
system.cpu1.commit.refs                     189951682                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  647416732                       # Number of Instructions Simulated
system.cpu1.committedOps                    647522610                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.639797                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.639797                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3404956788                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11794                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            92096558                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             821484909                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44718591                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                137594830                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6856545                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                29619                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54316907                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124672117                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23967560                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3615995096                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190673                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     946495431                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13736498                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.034145                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25580316                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107092870                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.259222                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3648443661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.259464                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.783545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3059992283     83.87%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               445978483     12.22%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20860845      0.57%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                88957919      2.44%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4892009      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  382830      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21073682      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6302661      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2949      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3648443661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228736417                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204998149                       # number of floating regfile writes
system.cpu1.idleCycles                        2855557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6786524                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94321253                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.335421                       # Inst execution rate
system.cpu1.iew.exec_refs                   736834942                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13295523                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1610718439                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208054592                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            132100                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5412486                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15394131                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          762078918                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            723539419                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5875115                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1224723599                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11316622                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1026888608                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6856545                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1050874328                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     53086874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193308                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       501714                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31167141                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2329900                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        501714                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2023399                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4763125                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                590717989                       # num instructions consuming a value
system.cpu1.iew.wb_count                    684545448                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825981                       # average fanout of values written-back
system.cpu1.iew.wb_producers                487921908                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187480                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     685658953                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1281196665                       # number of integer regfile reads
system.cpu1.int_regfile_writes              373205313                       # number of integer regfile writes
system.cpu1.ipc                              0.177311                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177311                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210643      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365929654     29.74%     29.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 579      0.00%     29.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85706217      6.96%     36.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20663653      1.68%     38.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6451535      0.52%     38.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6389131      0.52%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           443450187     36.04%     75.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             269079      0.02%     76.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      282399800     22.95%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12938764      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1230598714                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              484823848                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          905967128                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217821643                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         295033199                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  169958293                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138110                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5807603      3.42%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3698      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                97110      0.06%      3.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29489      0.02%      3.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29259902     17.22%     20.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               27723      0.02%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             100064717     58.88%     79.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   25      0.00%     79.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         34668025     20.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             915522516                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5377155865                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466723805                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        582103015                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 761710279                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1230598714                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             368639                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      114556308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3523611                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         47661                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    108927117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3648443661                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.337294                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.099710                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3215373291     88.13%     88.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          146222633      4.01%     92.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           71237631      1.95%     94.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           42999358      1.18%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           95260075      2.61%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52480998      1.44%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           11923067      0.33%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5653811      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7292797      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3648443661                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.337030                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8163084                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5385688                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208054592                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15394131                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229645115                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121903185                       # number of misc regfile writes
system.cpu1.numCycles                      3651299218                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18218530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2799206236                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548647457                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             160768844                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68488444                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             527263867                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4128987                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1122990055                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             788773187                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          670157828                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                155147327                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1769931                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6856545                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            618254087                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               121510371                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        286824893                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       836165162                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        491022                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14878                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                352119333                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14810                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4373964850                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1545923002                       # The number of ROB writes
system.cpu1.timesIdled                          33246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.685385                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              106886347                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           110550676                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6419454                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124134871                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138113                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         141185                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3072                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124559046                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2169                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103086                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6408443                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85879220                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19392414                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         320619                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      115982596                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           647074646                       # Number of instructions committed
system.cpu2.commit.committedOps             647181021                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3623778318                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.178593                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.003467                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3456046598     95.37%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     66963507      1.85%     97.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12957198      0.36%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4687091      0.13%     97.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4260019      0.12%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3636796      0.10%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     40964388      1.13%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14870307      0.41%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19392414      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3623778318                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 213004500                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              328632                       # Number of function calls committed.
system.cpu2.commit.int_insts                537519174                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176801123                       # Number of loads committed
system.cpu2.commit.membars                     207629                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       207629      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335293218     51.81%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            504      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84681734     13.08%     64.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18571888      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6191056      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6191056      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98414499     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        259999      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78489710     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12690256      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        647181021                       # Class of committed instruction
system.cpu2.commit.refs                     189854464                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  647074646                       # Number of Instructions Simulated
system.cpu2.committedOps                    647181021                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.634031                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.634031                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3397984799                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11065                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            92049492                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             820935508                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44657067                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                138819252                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6847583                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                26966                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54129472                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124559046                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23926150                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3610048381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               189734                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     945751910                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13717188                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.034167                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25531198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107024460                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.259420                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3642438173                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.259688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.783752                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3054383034     83.86%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               445695852     12.24%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                20842948      0.57%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                88908332      2.44%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4886499      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  380044      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21047724      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6291624      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3642438173                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228592267                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               204887107                       # number of floating regfile writes
system.cpu2.idleCycles                        3200376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6777463                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94267420                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.335957                       # Inst execution rate
system.cpu2.iew.exec_refs                   737146462                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13284340                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1607101567                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207941499                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            130721                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5399553                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15381854                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          761635807                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            723862122                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5870103                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1224779560                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11305050                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1026117497                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6847583                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1050102371                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     53147276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          192842                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       502501                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     31140376                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2328513                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        502501                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2018585                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4758878                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                590032875                       # num instructions consuming a value
system.cpu2.iew.wb_count                    684196183                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826065                       # average fanout of values written-back
system.cpu2.iew.wb_producers                487405268                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.187675                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     685308254                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1281241371                       # number of integer regfile reads
system.cpu2.int_regfile_writes              373027031                       # number of integer regfile writes
system.cpu2.ipc                              0.177493                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177493                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           210931      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365751069     29.72%     29.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 507      0.00%     29.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85658153      6.96%     36.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20646616      1.68%     38.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6443905      0.52%     38.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6381087      0.52%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           443654696     36.05%     75.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             265705      0.02%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      282516501     22.96%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12931021      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1230649663                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              484996908                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          906165534                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217702755                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         294830966                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  170114797                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.138232                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5764913      3.39%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3688      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                73673      0.04%      3.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29491      0.02%      3.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29401932     17.28%     20.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               27465      0.02%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             100118959     58.85%     79.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  100      0.00%     79.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         34694575     20.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             915556621                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5371206282                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466493428                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        581761406                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 761267006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1230649663                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             368801                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      114454786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3519520                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         48182                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    108793818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3642438173                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.337864                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.100325                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3209138916     88.10%     88.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          146427488      4.02%     92.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           71272691      1.96%     94.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           43057833      1.18%     95.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           95247837      2.61%     97.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           52450519      1.44%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           11896147      0.33%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5691467      0.16%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            7255275      0.20%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3642438173                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.337568                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8152854                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5377114                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207941499                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15381854                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229508392                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121824534                       # number of misc regfile writes
system.cpu2.numCycles                      3645638549                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23878398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2794710928                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548363705                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             160935332                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68413778                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             524949723                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4162831                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1122302710                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             788286657                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          669752121                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                156195911                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1921889                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6847583                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            615823227                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               121388416                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        286623464                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       835679246                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        446746                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             12730                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                350660200                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         12783                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4367526420                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1545007938                       # The number of ROB writes
system.cpu2.timesIdled                          33983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.549126                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              106904303                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           113067468                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6419786                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124168760                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            138411                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         141742                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3331                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124594276                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2424                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103223                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6408677                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85907630                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19360934                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         321162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      116037061                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           647263824                       # Number of instructions committed
system.cpu3.commit.committedOps             647370330                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3625681191                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.178551                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.003264                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3457862938     95.37%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     67002581      1.85%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12982149      0.36%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4670663      0.13%     97.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4294559      0.12%     97.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3635469      0.10%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     40954877      1.13%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14917021      0.41%     99.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19360934      0.53%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3625681191                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 213057952                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              329229                       # Number of function calls committed.
system.cpu3.commit.int_insts                537680041                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176852520                       # Number of loads committed
system.cpu3.commit.membars                     207772                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       207772      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335399859     51.81%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            572      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84707333     13.08%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18573388      2.87%     67.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6191808      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6191808      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98441936     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        261567      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78513807     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12691008      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        647370330                       # Class of committed instruction
system.cpu3.commit.refs                     189908318                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  647263824                       # Number of Instructions Simulated
system.cpu3.committedOps                    647370330                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.635206                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.635206                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3399810309                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11169                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            92072432                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             821190871                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44632079                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                138977840                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6848221                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                29755                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54082629                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124594276                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23948061                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3611948970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               190163                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     946012739                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13718660                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.034159                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25542722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107042714                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.259362                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3644351078                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.259623                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.783751                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3056187065     83.86%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               445770739     12.23%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                20840081      0.57%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                88923055      2.44%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4883509      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  381023      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21061682      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6301838      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2086      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3644351078                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228654439                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               204946820                       # number of floating regfile writes
system.cpu3.idleCycles                        3113861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6777288                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94304093                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.335760                       # Inst execution rate
system.cpu3.iew.exec_refs                   736866289                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13287104                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1609438055                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            208004394                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            130753                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5413472                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15386623                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          761879736                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            723579185                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5869708                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1224671771                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11321354                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1025553483                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6848221                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1049571434                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     53090326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          193217                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       502820                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31151874                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2330825                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        502820                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2020761                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4756527                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                590115456                       # num instructions consuming a value
system.cpu3.iew.wb_count                    684432827                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826116                       # average fanout of values written-back
system.cpu3.iew.wb_producers                487503903                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.187646                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     685542778                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1281168642                       # number of integer regfile reads
system.cpu3.int_regfile_writes              373162482                       # number of integer regfile writes
system.cpu3.ipc                              0.177456                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177456                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           211157      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365890099     29.73%     29.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 582      0.00%     29.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85686232      6.96%     36.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20650821      1.68%     38.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6444966      0.52%     38.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6382029      0.52%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           443470787     36.04%     75.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             267122      0.02%     76.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      282415797     22.95%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12932415      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1230541479                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              484727216                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          905830814                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217763401                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         294944324                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  169885751                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.138058                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5777830      3.40%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3661      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                73334      0.04%      3.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29604      0.02%      3.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29221519     17.20%     20.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               27128      0.02%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             100081685     58.91%     79.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   80      0.00%     79.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         34670908     20.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             915488857                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5373005278                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466669426                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        581946905                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 761511275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1230541479                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             368461                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      114509406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3516305                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         47299                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    108809051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3644351078                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.337657                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.100129                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3211007239     88.11%     88.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          146617861      4.02%     92.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           71244460      1.95%     94.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           42966312      1.18%     95.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           95201544      2.61%     97.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           52420934      1.44%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           11889476      0.33%     99.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5737956      0.16%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            7265296      0.20%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3644351078                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.337369                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8154228                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5376896                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           208004394                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15386623                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229570284                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121853137                       # number of misc regfile writes
system.cpu3.numCycles                      3647464939                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22051960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2797017768                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548522676                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             160909604                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68377216                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             524187061                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4165101                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1122679667                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             788548598                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          669971640                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                156302632                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2032664                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6848221                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            615397150                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               121448964                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        286735951                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       835943716                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        408091                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             12875                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                350764603                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         12831                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4369703845                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1545505357                       # The number of ROB writes
system.cpu3.timesIdled                          33502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    227372108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     442829396                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     26497781                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     11536310                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    249082798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    210812920                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506674683                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      222349230                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          224825384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5357274                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1124                       # Transaction distribution
system.membus.trans_dist::CleanEvict        210104328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           142146                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11127                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2388012                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2384883                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     224825385                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    670039663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              670039663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  14884394560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             14884394560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           126756                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         227366670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               227366670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           227366670                       # Request fanout histogram
system.membus.respLayer1.occupancy       1173733216825                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        544909903812                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3748                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1875                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6402185.866667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8128916.643531                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68171000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1875                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1822818337000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12004098500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23889945                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23889945                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23889945                       # number of overall hits
system.cpu2.icache.overall_hits::total       23889945                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36205                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36205                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36205                       # number of overall misses
system.cpu2.icache.overall_misses::total        36205                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2650132000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2650132000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2650132000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2650132000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23926150                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23926150                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23926150                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23926150                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001513                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001513                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001513                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001513                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73197.956083                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73197.956083                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73197.956083                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73197.956083                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          738                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.411765                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        33797                       # number of writebacks
system.cpu2.icache.writebacks::total            33797                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2408                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2408                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2408                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2408                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        33797                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        33797                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        33797                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        33797                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2468247500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2468247500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2468247500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2468247500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001413                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001413                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001413                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001413                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73031.556055                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73031.556055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73031.556055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73031.556055                       # average overall mshr miss latency
system.cpu2.icache.replacements                 33797                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23889945                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23889945                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36205                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36205                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2650132000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2650132000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23926150                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23926150                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001513                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001513                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73197.956083                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73197.956083                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2408                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2408                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        33797                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        33797                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2468247500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2468247500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73031.556055                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73031.556055                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24123660                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            33829                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           713.105915                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47886097                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47886097                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     87033989                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        87033989                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     87033989                       # number of overall hits
system.cpu2.dcache.overall_hits::total       87033989                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    115018654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     115018654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    115018654                       # number of overall misses
system.cpu2.dcache.overall_misses::total    115018654                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 10388997515860                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10388997515860                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 10388997515860                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10388997515860                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    202052643                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    202052643                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    202052643                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    202052643                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.569251                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.569251                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.569251                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.569251                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90324.457421                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90324.457421                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90324.457421                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90324.457421                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2836849840                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       496105                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53760419                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7857                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.768373                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.141784                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63253801                       # number of writebacks
system.cpu2.dcache.writebacks::total         63253801                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     51757127                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     51757127                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     51757127                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     51757127                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63261527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63261527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63261527                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63261527                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6567805459283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6567805459283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6567805459283                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6567805459283                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.313094                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.313094                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.313094                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.313094                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103819.900827                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103819.900827                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103819.900827                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103819.900827                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63253776                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     79794697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       79794697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    109314293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    109314293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 9863992708000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 9863992708000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    189108990                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    189108990                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.578049                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.578049                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90235.159898                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90235.159898                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     46791710                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     46791710                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62522583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62522583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6503356014000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6503356014000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330617                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330617                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104016.112290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104016.112290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7239292                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7239292                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      5704361                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5704361                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 525004807860                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 525004807860                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12943653                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12943653                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.440707                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.440707                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92035.691265                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92035.691265                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4965417                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4965417                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       738944                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       738944                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  64449445283                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  64449445283                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.057089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 87218.307860                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87218.307860                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1974                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1974                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     77158500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     77158500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         8119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.243133                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.243133                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 39087.386018                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39087.386018                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          531                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          531                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     45874000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45874000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.177731                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.177731                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31790.713791                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31790.713791                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2739                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2739                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23143500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23143500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6079                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6079                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450568                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450568                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8449.616648                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8449.616648                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2663                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2663                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20771500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20771500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438065                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438065                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7800.037552                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7800.037552                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5270000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5270000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4979000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4979000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2438                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2438                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100648                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100648                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2405794000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2405794000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103086                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103086                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976350                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976350                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23903.048247                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23903.048247                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100648                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100648                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2305146000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2305146000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976350                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976350                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22903.048247                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22903.048247                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.947894                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          150436021                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63331174                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.375387                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.947894                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998372                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998372                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467670999                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467670999                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3746                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1874                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5918305.496265                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8085537.588296                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1874    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68420000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1874                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1823731531000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11090904500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23910678                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23910678                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23910678                       # number of overall hits
system.cpu3.icache.overall_hits::total       23910678                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        37382                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         37382                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        37382                       # number of overall misses
system.cpu3.icache.overall_misses::total        37382                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2617964500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2617964500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2617964500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2617964500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23948060                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23948060                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23948060                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23948060                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001561                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001561                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001561                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001561                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 70032.756407                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 70032.756407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 70032.756407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 70032.756407                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          900                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.368421                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34868                       # number of writebacks
system.cpu3.icache.writebacks::total            34868                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2514                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2514                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34868                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34868                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34868                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34868                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2434167500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2434167500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2434167500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2434167500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001456                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001456                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001456                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001456                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69810.929792                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69810.929792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69810.929792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69810.929792                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34868                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23910678                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23910678                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        37382                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        37382                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2617964500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2617964500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23948060                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23948060                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001561                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001561                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 70032.756407                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 70032.756407                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34868                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34868                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2434167500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2434167500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001456                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001456                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69810.929792                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69810.929792                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24251332                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34900                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           694.880573                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47930988                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47930988                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     86991960                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        86991960                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     86991960                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86991960                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    115132936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     115132936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    115132936                       # number of overall misses
system.cpu3.dcache.overall_misses::total    115132936                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 10399822673325                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 10399822673325                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 10399822673325                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 10399822673325                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    202124896                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    202124896                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    202124896                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    202124896                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.569613                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.569613                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.569613                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.569613                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90328.823659                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90328.823659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90328.823659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90328.823659                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2832006517                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       508115                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53704702                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7880                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.732934                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.481599                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63231822                       # number of writebacks
system.cpu3.dcache.writebacks::total         63231822                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     51891349                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     51891349                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     51891349                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     51891349                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63241587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63241587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63241587                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63241587                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6566738954225                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6566738954225                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6566738954225                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6566738954225                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.312884                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.312884                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.312884                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.312884                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103835.771139                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103835.771139                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103835.771139                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103835.771139                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63231802                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     79637995                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       79637995                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    109541108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    109541108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 9892109171500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 9892109171500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    189179103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    189179103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.579034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.579034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90304.994646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90304.994646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     47039897                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     47039897                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62501211                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62501211                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6502678113000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6502678113000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330381                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330381                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104040.833913                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104040.833913                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7353965                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7353965                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      5591828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5591828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 507713501825                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 507713501825                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12945793                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12945793                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431942                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431942                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90795.622080                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90795.622080                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4851452                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4851452                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       740376                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       740376                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  64060841225                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  64060841225                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057190                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057190                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86524.740436                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86524.740436                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         6550                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6550                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1939                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1939                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     52909000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     52909000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         8489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.228413                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.228413                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27286.745745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27286.745745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          352                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          352                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1587                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1587                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     40767000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     40767000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.186948                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.186948                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25688.090737                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25688.090737                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3107                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3107                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24906000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24906000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6261                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6261                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.503753                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.503753                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7896.639188                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7896.639188                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3056                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3056                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22210000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22210000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.488101                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.488101                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7267.670157                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7267.670157                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5951000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5951000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5591000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5591000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2573                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2573                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       100650                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       100650                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2401143500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2401143500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103223                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103223                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.975073                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.975073                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23856.368604                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23856.368604                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       100648                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       100648                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2300493500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2300493500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.975054                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.975054                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22856.822788                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22856.822788                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.949033                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          150374982                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63309584                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.375233                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.949033                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998407                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998407                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467795298                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467795298                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2028                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1014                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1177555.719921                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1021519.289846                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1014    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4476000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1014                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1833628394000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1194041500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24028662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24028662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24028662                       # number of overall hits
system.cpu0.icache.overall_hits::total       24028662                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161214                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161214                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161214                       # number of overall misses
system.cpu0.icache.overall_misses::total       161214                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12211709497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12211709497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12211709497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12211709497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24189876                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24189876                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24189876                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24189876                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006665                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006665                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006665                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006665                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75748.443045                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75748.443045                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75748.443045                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75748.443045                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2136                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.301887                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151263                       # number of writebacks
system.cpu0.icache.writebacks::total           151263                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9951                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9951                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9951                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9951                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151263                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151263                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151263                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151263                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11452241997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11452241997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11452241997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11452241997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006253                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006253                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006253                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006253                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75710.795085                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75710.795085                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75710.795085                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75710.795085                       # average overall mshr miss latency
system.cpu0.icache.replacements                151263                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24028662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24028662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12211709497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12211709497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24189876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24189876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006665                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006665                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75748.443045                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75748.443045                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9951                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9951                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151263                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151263                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11452241997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11452241997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006253                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006253                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75710.795085                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75710.795085                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24180149                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151295                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           159.821204                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48531015                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48531015                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     87944285                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        87944285                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     87944285                       # number of overall hits
system.cpu0.dcache.overall_hits::total       87944285                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    115780519                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     115780519                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    115780519                       # number of overall misses
system.cpu0.dcache.overall_misses::total    115780519                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10549818964985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10549818964985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10549818964985                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10549818964985                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    203724804                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    203724804                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    203724804                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    203724804                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.568318                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.568318                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.568318                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.568318                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91119.119659                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91119.119659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91119.119659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91119.119659                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2833505467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       496942                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53537079                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7605                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.926038                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.344116                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63111153                       # number of writebacks
system.cpu0.dcache.writebacks::total         63111153                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     52645312                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     52645312                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     52645312                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     52645312                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63135207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63135207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63135207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63135207                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6568440476137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6568440476137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6568440476137                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6568440476137                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309904                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309904                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309904                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104037.680214                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104037.680214                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104037.680214                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104037.680214                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63111131                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     80582137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       80582137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    109903958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    109903958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 9969011700000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 9969011700000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190486095                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190486095                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.576966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.576966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90706.575827                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90706.575827                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47540419                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47540419                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62363539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62363539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6497988512500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6497988512500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.327392                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.327392                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104195.313747                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104195.313747                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7362148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7362148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5876561                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5876561                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 580807264985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 580807264985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13238709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13238709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.443892                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.443892                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 98834.550511                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98834.550511                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5104893                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5104893                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       771668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       771668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  70451963637                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  70451963637                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058289                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058289                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91298.283247                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91298.283247                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8067                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8067                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1788                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1788                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60350500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60350500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.181431                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.181431                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33753.076063                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33753.076063                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          232                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          232                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1854000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1854000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023541                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023541                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7991.379310                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7991.379310                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5379                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5379                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3342                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3342                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     23232500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23232500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.383213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.383213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6951.675643                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6951.675643                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3323                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3323                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19982500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19982500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.381034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.381034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6013.391514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6013.391514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       741000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       741000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        99071                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        99071                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2440980999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2440980999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104178                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104178                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.950978                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.950978                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24638.703546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24638.703546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        99071                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        99071                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2341909999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2341909999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.950978                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.950978                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23638.703546                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23638.703546                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973835                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          151223812                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63201091                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.392741                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973835                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999182                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999182                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        470896175                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       470896175                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5996289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             6108902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             6104613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             6098147                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24350250                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15468                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5996289                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9454                       # number of overall hits
system.l2.overall_hits::.cpu1.data            6108902                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8456                       # number of overall hits
system.l2.overall_hits::.cpu2.data            6104613                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8921                       # number of overall hits
system.l2.overall_hits::.cpu3.data            6098147                       # number of overall hits
system.l2.overall_hits::total                24350250                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            135796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          57124631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57128828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             25341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          57145394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             25947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          57127526                       # number of demand (read+write) misses
system.l2.demand_misses::total              228738906                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           135796                       # number of overall misses
system.l2.overall_misses::.cpu0.data         57124631                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25443                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57128828                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            25341                       # number of overall misses
system.l2.overall_misses::.cpu2.data         57145394                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            25947                       # number of overall misses
system.l2.overall_misses::.cpu3.data         57127526                       # number of overall misses
system.l2.overall_misses::total             228738906                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11032120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6374670882693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2126320500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6375743747638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2310646000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6372505507160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   2269778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6371543359200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     25512202361691                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11032120500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6374670882693                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2126320500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6375743747638                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2310646000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6372505507160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   2269778000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6371543359200                       # number of overall miss cycles
system.l2.overall_miss_latency::total    25512202361691                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63120920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63237730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           33797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63250007                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63225673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            253089156                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63120920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63237730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          33797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63250007                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63225673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           253089156                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.897742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.905003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.729088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.749800                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.903484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.744149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.903550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903788                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.897742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.905003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.729088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.749800                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.903484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.744149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.903550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903788                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81240.393679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111592.333659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83571.925480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111602.915215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91182.115939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111513.895716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87477.473311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 111531.932246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111534.162718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81240.393679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111592.333659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83571.925480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111602.915215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91182.115939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111513.895716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87477.473311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 111531.932246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111534.162718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5357168                       # number of writebacks
system.l2.writebacks::total                   5357168                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            996                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         373466                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         380765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         380442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         380156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1528400                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           996                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        373466                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        380765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        380442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        380156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1528400                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       134800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     56751165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        21371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     56748063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        21064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     56764952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        21721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     56747370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         227210506                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       134800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     56751165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        21371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     56748063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        21064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     56764952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        21721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     56747370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        227210506                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9624371510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5784554314065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1632222515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5785277397477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1797533514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5781877539485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1767741014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5781069908072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23147601027652                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9624371510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5784554314065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1632222515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5785277397477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1797533514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5781877539485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1767741014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5781069908072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23147601027652                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.891157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.899086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.612402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.623251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.897469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.622949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.897749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.891157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.899086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.612402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.623251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.897469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.622949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897749                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71397.414763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101928.380044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76375.579758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101946.693713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85336.760065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101856.468398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81383.960867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101873.794470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101877.335847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71397.414763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101928.380044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76375.579758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101946.693713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85336.760065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101856.468398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81383.960867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101873.794470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101877.335847                       # average overall mshr miss latency
system.l2.replacements                      437728166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6756183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6756183                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks          106                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total            106                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6756289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6756289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks          106                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total          106                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    224452742                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224452742                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1124                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1124                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    224453866                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224453866                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1124                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1124                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             921                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             930                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1024                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1056                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3931                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6619                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6952                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          7201                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          7317                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28089                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     73184000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     72358000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     79107000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     74172500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    298821500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         8225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         8373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            32020                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.877851                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.882010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.875502                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.873880                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.877233                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11056.655084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10408.227848                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 10985.557561                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 10137.009703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10638.381573                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          645                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          633                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          725                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          632                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            2635                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5974                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6319                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         6476                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         6685                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         25454                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    152937464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    160243960                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    163208971                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    165280958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    641671353                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.792308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.801700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.787356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.798400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.794941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25600.512889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25359.069473                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 25202.126467                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 24724.152281                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25209.057633                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                304                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          326                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          552                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          417                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          441                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1736                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1792000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2035500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2015000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8424500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          350                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          614                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2040                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.931429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.899023                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.791271                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.803279                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.850980                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7920.245399                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3246.376812                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4881.294964                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4569.160998                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4852.822581                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            31                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          313                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          545                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          408                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          439                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1705                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6438000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11391493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8545000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8881000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     35255493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.894286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.887622                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.774194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.799636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.835784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20568.690096                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20901.822018                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20943.627451                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20230.068337                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20677.708504                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           184316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           178553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           177845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           178274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                718988                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         617146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         589916                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         589320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         588357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2384739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  67987220998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  61871227498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  62066794493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  61664868997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  253590111986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       801462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       768469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       767165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       766631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3103727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.770025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.767651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.768179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.767458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.768347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110163.917449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104881.419555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105319.341772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104808.592397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106338.728048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               73                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       617127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       589303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       588338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2384666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61815314009                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55971711002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  56173130996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  55780743004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229740899011                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.770002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.767628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.768157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.767433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.768323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100166.276972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94883.710408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95321.304993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94810.709157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96340.912736                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              42299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       135796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        25341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        25947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           212527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11032120500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2126320500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2310646000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   2269778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17738865000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        33797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         254826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.897742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.729088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.749800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.744149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81240.393679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83571.925480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91182.115939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87477.473311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83466.406621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          996                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4072                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13571                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       134800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        21371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        21064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        21721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       198956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9624371510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1632222515                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1797533514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1767741014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14821868553                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.891157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.612402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.623251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.622949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71397.414763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76375.579758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85336.760065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81383.960867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74498.223492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5811973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      5930349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      5926768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      5919873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23588963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     56507485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     56538912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     56556074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     56539169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       226141640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6306683661695                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6313872520140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6310438712667                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6309878490203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 25240873384705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62319458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62469261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62482842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62459042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249730603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.906739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.905146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.905220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111607.934094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111673.045992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111578.443593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111601.896558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111615.328273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       373447                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       380747                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       380425                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       380137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1514756                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56134038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56158165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     56175649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     56159032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    224626884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5722739000056                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5729305686475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5725704408489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5725289165068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 22903038260088                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.900747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.898973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.899057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.899134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101947.752272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102020.884879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101925.024640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101947.789361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101960.361343                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   482808958                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 437728230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.102988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.085227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.049624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.908324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.969005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.029767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.942788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.028706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.961401                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.501332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.123568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4312395262                       # Number of tag accesses
system.l2.tags.data_accesses               4312395262                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8627136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3632070080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1367744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3631872320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1348096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3632953536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1390144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3631828032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        14541457088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8627136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1367744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1348096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1390144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12733120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    342865536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       342865536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         134799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       56751095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          21371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       56748005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          21064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       56764899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          21721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       56747313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           227210267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5357274                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5357274                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4701891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1979521293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           745437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1979413511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           734728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1980002787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           757645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1979389374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7925266667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4701891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       745437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       734728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       757645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6939701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186865786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186865786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186865786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4701891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1979521293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          745437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1979413511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          734728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1980002787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          757645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1979389374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8112132453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3442976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    134800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  56242363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     21371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  56236574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     21064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  56249707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     21721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  56235251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001765572250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       215137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       215137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           304518837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3252556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   227210268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5358398                       # Number of write requests accepted
system.mem_ctrls.readBursts                 227210268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5358398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2047417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1915422                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12751511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          11446837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10304174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8739229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8163983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7113924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7004297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6144217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6205569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          17036797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         25451082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         25912120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         20113760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         22905048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20296802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15573501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            171925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            172181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            209212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            262511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            261929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            266424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            214403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           221399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           195766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           244393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           215634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           212150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           175835                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9484859372446                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1125814255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            13706662828696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42124.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60874.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                166492477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3087361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             227210268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5358398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  678074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1813196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4579732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10034769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18592778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                34700855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                42215391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33705410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28182798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                21322518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               14620341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9090703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3422714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1534830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 499711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 169011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 124190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 151394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 191595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 215333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 221520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 230306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 230365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 230157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 231071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  62063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     59026001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.869968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.874582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.132997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     26260973     44.49%     44.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     15130610     25.63%     70.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5272312      8.93%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2845210      4.82%     83.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1883746      3.19%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1359884      2.30%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1035438      1.75%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       824965      1.40%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4412863      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     59026001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       215137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1046.602351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    224.398070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2263.133797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       167366     77.80%     77.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        17560      8.16%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         7638      3.55%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4949      2.30%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         4080      1.90%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3487      1.62%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2850      1.32%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         1898      0.88%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1570      0.73%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1006      0.47%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          790      0.37%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          554      0.26%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          378      0.18%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          199      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          167      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           81      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407           97      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          143      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          146      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           68      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           73      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           32      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       215137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.094348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214746     99.82%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              168      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            14410422464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               131034688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               220351232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             14541457152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            342937472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7853.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7925.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1834822515500                       # Total gap between requests
system.mem_ctrls.avgGap                       7889.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8627200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3599511232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1367744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3599140736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1348096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3599981248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1390144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3599056064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    220351232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4701926.373409008607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1961776334.514414072037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 745436.710134450463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1961574409.797977447510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 734728.316984327626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1962032498.811790227890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 757644.975940779550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1961528262.553229570389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120094036.205717623234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       134800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     56751095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        21371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     56748005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        21064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     56764899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        21721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     56747313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5358398                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4046773000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3426358105020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    736713250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3427356078345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    914311750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3423249071793                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    856093750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3423145681788                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45896772531484                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30020.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60375.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34472.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60396.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43406.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60305.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39413.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60322.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8565390.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         267239996940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         142041426945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1095952008060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9114140880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     144839301360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     833225567370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2908179360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2495320620915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1359.979349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1045618000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61268740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1772508077500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         154205643060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          81962246850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        511710740940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8858256480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     144839301360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     831536724060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4330363200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1737443275950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        946.927203                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4666926001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61268740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1768886769499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3328                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1665                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5509705.105105                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8691310.479449                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1665    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68171500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1665                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1825648776500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9173659000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23929575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23929575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23929575                       # number of overall hits
system.cpu1.icache.overall_hits::total       23929575                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37985                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37985                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37985                       # number of overall misses
system.cpu1.icache.overall_misses::total        37985                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2499810500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2499810500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2499810500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2499810500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23967560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23967560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23967560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23967560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001585                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001585                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001585                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001585                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65810.464657                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65810.464657                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65810.464657                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65810.464657                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          464                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          116                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34897                       # number of writebacks
system.cpu1.icache.writebacks::total            34897                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3088                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3088                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3088                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3088                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34897                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34897                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34897                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34897                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2297840000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2297840000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2297840000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2297840000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001456                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001456                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001456                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001456                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65846.347824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65846.347824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65846.347824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65846.347824                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34897                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23929575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23929575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2499810500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2499810500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23967560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23967560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001585                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001585                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65810.464657                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65810.464657                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3088                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3088                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34897                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34897                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2297840000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2297840000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65846.347824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65846.347824                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24174988                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34929                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           692.117954                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47970017                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47970017                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     86993628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        86993628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     86993628                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86993628                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    115156156                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     115156156                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    115156156                       # number of overall misses
system.cpu1.dcache.overall_misses::total    115156156                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10413776408779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10413776408779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10413776408779                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10413776408779                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    202149784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    202149784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    202149784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    202149784                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.569658                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.569658                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.569658                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.569658                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90431.782117                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90431.782117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90431.782117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90431.782117                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2828458209                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       499263                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53700892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7682                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.670600                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.991278                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63242563                       # number of writebacks
system.cpu1.dcache.writebacks::total         63242563                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     51903176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     51903176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     51903176                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     51903176                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63252980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63252980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63252980                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63252980                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6571110250064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6571110250064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6571110250064                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6571110250064                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312902                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312902                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312902                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103886.176589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103886.176589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103886.176589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103886.176589                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63242544                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79494268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79494268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    109701620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    109701620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 9931206148000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 9931206148000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    189195888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189195888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.579831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.579831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90529.256979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90529.256979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     47190005                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     47190005                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62511615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62511615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6506859411500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6506859411500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104090.406423                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104090.406423                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7499360                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7499360                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5454536                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5454536                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 482570260779                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 482570260779                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12953896                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12953896                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421073                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421073                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88471.367827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88471.367827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4713171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4713171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       741365                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       741365                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  64250838564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64250838564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.057231                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057231                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86665.594632                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86665.594632                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7650                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7650                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1699                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1699                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31344500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31344500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18448.793408                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18448.793408                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          378                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          378                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1321                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1321                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.141299                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141299                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15622.255867                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15622.255867                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3399                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3399                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     29674000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     29674000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.475984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.475984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8730.214769                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8730.214769                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3317                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3317                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     26543000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     26543000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.464501                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.464501                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8002.110341                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8002.110341                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2937500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2937500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2751500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2751500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2277                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2277                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100488                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100488                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2407296500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2407296500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102765                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102765                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977843                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977843                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23956.059430                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23956.059430                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100488                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100488                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2306808500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2306808500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977843                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977843                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22956.059430                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22956.059430                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.954444                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          150388969                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63321250                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.375016                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.954444                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467859300                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467859300                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1834822435500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250154627                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           20                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12113457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246337437                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       432371222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          146238                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11449                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         157687                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          910                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3262340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3262340                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        254826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249899822                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189480576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189849706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       101391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189881649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       104604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189816119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759792526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19361664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8078847616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4466816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8094731840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4326016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8096235264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4463104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8093272064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32395704384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       438180759                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363898240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        691307810                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.380022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.541677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              446483460     64.59%     64.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1              228961182     33.12%     97.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2               13908378      2.01%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1885049      0.27%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  69741      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          691307810                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506435376864                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95312144332                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          52881254                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95280536290                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          54464327                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95115431110                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227458713                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95298084517                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54424288                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
