<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>CTIDEVAFF0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CTIDEVAFF0, CTI Device Affinity register 0</h1><p>The CTIDEVAFF0 characteristics are:</p><h2>Purpose</h2>
        <p>Copy of the low half of the PE <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a> register that allows a debugger to determine which PE in a multiprocessor system the CTI component relates to.</p>
      <h2>Configuration</h2><p>CTIDEVAFF0 is in the Debug power domain.
    </p>
        <p>If the CTI is CTIv1, this register is <span class="arm-defined-word">OPTIONAL</span>. If the CTI is CTIv2, this register is mandatory.</p>

      
        <p>Arm recommends that the CTI is CTIv2.</p>

      
        <p>In an Armv8.5 compliant implementation, the CTI must be CTIv2.</p>

      
        <p>If this register is implemented, then <a href="ext-ctidevaff1.html">CTIDEVAFF1</a> must also be implemented. If the CTI of a PE does not implement the CTI Device Affinity registers, the CTI block of the external debug memory map must be located 64KB above the debug registers in the external debug interface.</p>
      <h2>Attributes</h2>
        <p>CTIDEVAFF0 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">RAO/WI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">U</a></td><td class="lr" colspan="5"><a href="#fieldset_0-29_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">MT</a></td><td class="lr" colspan="8"><a href="#fieldset_0-23_16">Aff2</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">Aff1</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">Aff0</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">Bit [31]</h4><div class="field">
      <p>Reserved, RAO/WI.</p>
    </div><h4 id="fieldset_0-30_30">U, bit [30]</h4><div class="field">
      <p>Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Processor is part of a multiprocessor system.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Processor is part of a uniprocessor system.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-29_25">Bits [29:25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_24">MT, bit [24]</h4><div class="field">
      <p>Indicates whether the lowest level of <span class="xref">affinity</span> consists of logical PEs that are implemented using an interdependent approach, such as multithreading. See the description of Aff0 for more information about affinity levels.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Performance of PEs with different affinity level 0 values, and the same values for affinity level 1 and higher, is largely independent.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Performance of PEs with different affinity level 0 values, and the same values for affinity level 1 and higher, is very interdependent.</p>
        </td></tr></table>
      <div class="note"><span class="note-header">Note</span>
        <p>This field does not indicate that multithreading is implemented and does not indicate that PEs with different affinity level 0 values, and the same values for affinity level 1 and higher are implemented.</p>
      </div>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_16">Aff2, bits [23:16]</h4><div class="field">
      <p>Affinity level 2. See the description of Aff0 for more information.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_8">Aff1, bits [15:8]</h4><div class="field">
      <p>Affinity level 1. See the description of Aff0 for more information.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0">Aff0, bits [7:0]</h4><div class="field">
      <p>Affinity level 0. The value of the <a href="AArch32-mpidr.html">MPIDR</a>.{Aff2, Aff1, Aff0} or <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h2>Accessing CTIDEVAFF0</h2><h4>CTIDEVAFF0 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>CTI</td><td><span class="hexnumber">0xFA8</span></td><td>CTIDEVAFF0</td></tr></table><p>Accesses to this register are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">21/03/2025 17:53; 154105dd5041532b480d9ef0c018b8420cbe5c19</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
