
---------- Begin Simulation Statistics ----------
final_tick                                 3107751500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872916                       # Number of bytes of host memory used
host_op_rate                                   269202                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.81                       # Real time elapsed on the host
host_tick_rate                               76159320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003108                       # Number of seconds simulated
sim_ticks                                  3107751500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.340316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1123084                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1130542                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27376                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1714907                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78350                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80139                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1789                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2617780                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  347221                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          655                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4474618                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3676301                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24561                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                559146                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          940448                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5840376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.881585                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.573270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2744483     46.99%     46.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       916544     15.69%     62.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       557342      9.54%     72.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       406741      6.96%     79.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       232961      3.99%     83.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       239322      4.10%     87.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       150771      2.58%     89.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33066      0.57%     90.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       559146      9.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5840376                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.646191                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.646191                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1197891                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2862                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1115877                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12102223                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2299473                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2303606                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24899                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9364                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                143939                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2617780                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1942161                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3406227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10758126                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55428                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.421169                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2535724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1548655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.730853                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5969808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.054322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.793265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3331087     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177317      2.97%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   479655      8.03%     66.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   448418      7.51%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   162806      2.73%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   380601      6.38%     83.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269788      4.52%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   152017      2.55%     90.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   568119      9.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5969808                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          245696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26904                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2498444                       # Number of branches executed
system.cpu.iew.exec_nop                          6199                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.883574                       # Inst execution rate
system.cpu.iew.exec_refs                      2536339                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1155323                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  244423                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1335002                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                391                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2989                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1209394                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11930370                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1381016                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42150                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11707362                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1643                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20294                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24899                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23588                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1912                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36750                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68308                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        87310                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       114933                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            268                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17166                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9738                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11176130                       # num instructions consuming a value
system.cpu.iew.wb_count                      11615779                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520464                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5816769                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.868839                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11625850                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13144586                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8470006                       # number of integer regfile writes
system.cpu.ipc                               1.547530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.547530                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8882775     75.60%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90781      0.77%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56310      0.48%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48947      0.42%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20585      0.18%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23884      0.20%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39775      0.34%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1332      0.01%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3139      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2401      0.02%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1971      0.02%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1390017     11.83%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1164417      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11749512                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      118788                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010110                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36532     30.75%     30.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     30.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15132     12.74%     43.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.40%     43.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    13      0.01%     43.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10952      9.22%     53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      9      0.01%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22838     19.23%     72.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32814     27.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11547355                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28975683                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11327738                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12416613                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11923780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11749512                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 391                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          939139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1971                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       680532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5969808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.968156                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.028607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1887526     31.62%     31.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1214822     20.35%     51.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              880912     14.76%     66.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              784604     13.14%     79.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              333362      5.58%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393555      6.59%     92.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              276787      4.64%     96.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              128811      2.16%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69429      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5969808                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.890355                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320346                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613908                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288041                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            446958                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112672                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100070                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1335002                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1209394                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8353974                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6215504                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  395559                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216495                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2360110                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4388                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8316                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19504795                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12017282                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12983852                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2380015                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 159083                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24899                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                431928                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1094741                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13454571                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         377297                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19225                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    686248                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            404                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412550                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17209448                       # The number of ROB reads
system.cpu.rob.rob_writes                    23988976                       # The number of ROB writes
system.cpu.timesIdled                           20193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325926                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220518                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5309                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3768                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            77                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       580928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  580928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9154                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11091500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47873000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             48769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         29392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19378                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           95                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        88046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3753856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5891392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53449                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006117                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53447    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53449                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91572500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35993993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44089494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                27082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17194                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               27082                       # number of overall hits
system.l2.overall_hits::.cpu.data               17194                       # number of overall hits
system.l2.overall_hits::total                   44276                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6768                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9078                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2310                       # number of overall misses
system.l2.overall_misses::.cpu.data              6768                       # number of overall misses
system.l2.overall_misses::total                  9078                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    180681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    515035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        695716500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    180681000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    515035500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       695716500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            29392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53354                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           29392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53354                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170147                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170147                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78216.883117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76098.625887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76637.640449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78216.883117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76098.625887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76637.640449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9078                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    157591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    447355500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    604946500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    157591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    447355500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    604946500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170147                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68221.212121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66098.625887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66638.742014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68221.212121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66098.625887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66638.742014                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9437                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29261                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29261                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29261                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   816                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.821990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.821990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76122.346072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76122.346072                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.821990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.821990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66122.346072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66122.346072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          27082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    180681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        29392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          29392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78216.883117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78216.883117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68221.212121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68221.212121                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    228206500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    228206500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76068.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76068.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    198206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    198206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66068.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66068.833333                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                18                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           77                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              77                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.810526                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.810526                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1476000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1476000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.810526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.810526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19168.831169                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19168.831169                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6135.687556                       # Cycle average of tags in use
system.l2.tags.total_refs                      105665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.532962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.821249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1659.357550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4430.508756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.135208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.187246                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8081                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279053                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    855106                       # Number of tag accesses
system.l2.tags.data_accesses                   855106                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             580928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147776                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9077                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47550777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         139377939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             186928717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47550777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47550777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47550777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        139377939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186928717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18859                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     62103500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               232297250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6841.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25591.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7815                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9077                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.656051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.394351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.886764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          312     24.84%     24.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          260     20.70%     45.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130     10.35%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      4.46%     60.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      3.42%     63.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      2.95%     66.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      4.14%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      3.11%     73.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          327     26.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1256                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 580928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  580928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       186.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    186.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3107647000                       # Total gap between requests
system.mem_ctrls.avgGap                     342364.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 47550777.467246018350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 139377939.323655694723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62579000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    169718250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27102.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25076.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2489520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31565940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     245241360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        446214810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        817617120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1547841150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.058210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2120600500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    103740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    883411000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4298280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2277000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33243840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     245241360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        427274850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        833566560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1545901890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.434203                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2162112750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    103740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    841898750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1910870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1910870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1910870                       # number of overall hits
system.cpu.icache.overall_hits::total         1910870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        31290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          31290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        31290                       # number of overall misses
system.cpu.icache.overall_misses::total         31290                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    587977497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    587977497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    587977497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    587977497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1942160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1942160                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1942160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1942160                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016111                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18791.227133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18791.227133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18791.227133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18791.227133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2208                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        29263                       # number of writebacks
system.cpu.icache.writebacks::total             29263                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1898                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1898                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1898                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1898                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        29392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        29392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29392                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    514240497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    514240497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    514240497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    514240497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17495.934166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17495.934166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17495.934166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17495.934166                       # average overall mshr miss latency
system.cpu.icache.replacements                  29263                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1910870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1910870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        31290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         31290                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    587977497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    587977497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1942160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1942160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18791.227133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18791.227133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1898                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1898                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        29392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    514240497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    514240497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17495.934166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17495.934166                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.783827                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1940261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.015481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.783827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3913711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3913711                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2305788                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2305788                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2307416                       # number of overall hits
system.cpu.dcache.overall_hits::total         2307416                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66830                       # number of overall misses
system.cpu.dcache.overall_misses::total         66830                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2692755209                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2692755209                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2692755209                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2692755209                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2372591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2372591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2374246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2374246                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40308.896442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40308.896442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40292.611237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40292.611237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        59316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32722                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1995                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.732331                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   120.745387                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9437                       # number of writebacks
system.cpu.dcache.writebacks::total              9437                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24052                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    734602381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    734602381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    735147381                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    735147381                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30576.581935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30576.581935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30564.916888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30564.916888                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1238186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1238186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39850                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39850                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1149524500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1149524500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1278036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1278036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28846.286073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28846.286073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    429011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    429011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22175.695234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22175.695234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1540908765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1540908765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57336.140093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57336.140093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    303347437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    303347437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65930.762226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65930.762226                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1628                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1628                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1655                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1655                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016314                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016314                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2321944                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2321944                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29768.512821                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29768.512821                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2243944                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2243944                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28768.512821                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28768.512821                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       547000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       547000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 60777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       400500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       400500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        80100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.161156                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2332033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.937814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.161156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          563                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4773687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4773687                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107751500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3107751500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
