{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551922583377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551922583386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 09:36:22 2019 " "Processing started: Thu Mar 07 09:36:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551922583386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1551922583386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_sta OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1551922583386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1551922583542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1551922584349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1551922584349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922584395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922584395 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9l02 " "Entity dcfifo_9l02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551922585009 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1551922585009 ""}
{ "Info" "ISTA_SDC_FOUND" "OV5640_SDRAM.sdc " "Reading SDC File: 'OV5640_SDRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1551922585020 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1551922585020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585021 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585021 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument -source is an empty collection" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 50 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at OV5640_SDRAM.sdc(50): pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585022 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585022 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument -source is an empty collection" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 51 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at OV5640_SDRAM.sdc(51): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585022 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585022 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument -source is an empty collection" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 70 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at OV5640_SDRAM.sdc(70): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 70 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(70): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585023 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585023 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 72 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(72): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585023 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585023 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 74 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at OV5640_SDRAM.sdc(74): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 74 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(74): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585024 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 75 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(75): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585024 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 76 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(76): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585024 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 77 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(77): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585025 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585025 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 81 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(81): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585025 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585025 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 83 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(83): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585026 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 84 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(84): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585026 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 85 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(85): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585026 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 86 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(86): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585026 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 87 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(87): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585026 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585026 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585027 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585027 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585027 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585028 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585028 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585028 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585028 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585029 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585029 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585029 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585029 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585030 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585030 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585030 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585030 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 129 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 129 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585031 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 130 *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* keeper " "Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 130 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585031 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 131 *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* keeper " "Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 131 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551922585032 ""}  } { { "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/GitHub_Code/FPGA/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551922585032 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551922585039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551922585039 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922585043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922585043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922585043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922585043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551922585043 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922585325 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551922585326 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922585326 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922585873 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922585873 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1551922585873 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1551922585885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.854 " "Worst-case setup slack is 9.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.854               0.000 clk  " "    9.854               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.834               0.000 altera_reserved_tck  " "   43.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922585929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551922585936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551922585936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.415 " "Worst-case hold slack is -3.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415              -6.670 clk  " "   -3.415              -6.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922585937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.526 " "Worst-case recovery slack is 12.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.526               0.000 clk  " "   12.526               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.282               0.000 altera_reserved_tck  " "   97.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922585944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.809 " "Worst-case removal slack is 0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 altera_reserved_tck  " "    0.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.994               0.000 clk  " "    2.994               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922585950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.898 " "Worst-case minimum pulse width slack is 8.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.898               0.000 clk  " "    8.898               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.485               0.000 altera_reserved_tck  " "   48.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922585952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922585952 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.733 ns " "Worst Case Available Settling Time: 18.733 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922585972 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922585972 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551922585978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1551922586015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1551922587980 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551922588122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551922588122 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922588125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922588125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922588125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922588125 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551922588125 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922588401 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551922588402 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922588402 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922588949 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922588949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.931 " "Worst-case setup slack is 9.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.931               0.000 clk  " "    9.931               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.902               0.000 altera_reserved_tck  " "   43.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922588974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551922588981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551922588981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.454 " "Worst-case hold slack is -3.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.454              -6.723 clk  " "   -3.454              -6.723 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 altera_reserved_tck  " "    0.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922588984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.684 " "Worst-case recovery slack is 12.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.684               0.000 clk  " "   12.684               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.417               0.000 altera_reserved_tck  " "   97.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922588989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.729 " "Worst-case removal slack is 0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 altera_reserved_tck  " "    0.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.923               0.000 clk  " "    2.923               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922588995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.925 " "Worst-case minimum pulse width slack is 8.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.925               0.000 clk  " "    8.925               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.492               0.000 altera_reserved_tck  " "   48.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922588997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922588997 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.717 ns " "Worst Case Available Settling Time: 18.717 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922589019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922589019 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1551922589023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1551922589204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1551922590942 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551922591078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551922591078 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922591082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922591082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922591082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922591082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551922591082 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922591354 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551922591355 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922591355 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922591898 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922591898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.615 " "Worst-case setup slack is 9.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.615               0.000 clk  " "    9.615               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.822               0.000 altera_reserved_tck  " "   46.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922591907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551922591913 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551922591913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.898 " "Worst-case hold slack is -1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898              -3.690 clk  " "   -1.898              -3.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 altera_reserved_tck  " "    0.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922591916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.527 " "Worst-case recovery slack is 15.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.527               0.000 clk  " "   15.527               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.206               0.000 altera_reserved_tck  " "   98.206               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922591921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.959               0.000 clk  " "    1.959               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922591926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.507 " "Worst-case minimum pulse width slack is 8.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.507               0.000 clk  " "    8.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.168               0.000 altera_reserved_tck  " "   48.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922591929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922591929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.235 ns " "Worst Case Available Settling Time: 19.235 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922591947 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922591947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551922591950 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[7\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551922592172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551922592172 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922592175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922592175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922592175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551922592175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551922592175 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922592452 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551922592453 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922592453 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551922592996 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551922592996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.573 " "Worst-case setup slack is 9.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.573               0.000 clk  " "    9.573               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.252               0.000 altera_reserved_tck  " "   47.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922593005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551922593011 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551922593011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.872 " "Worst-case hold slack is -1.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872              -3.639 clk  " "   -1.872              -3.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 altera_reserved_tck  " "    0.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922593014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.878 " "Worst-case recovery slack is 15.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.878               0.000 clk  " "   15.878               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.414               0.000 altera_reserved_tck  " "   98.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922593020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.350 " "Worst-case removal slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 altera_reserved_tck  " "    0.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.754               0.000 clk  " "    1.754               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922593025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.461 " "Worst-case minimum pulse width slack is 8.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.461               0.000 clk  " "    8.461               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.155               0.000 altera_reserved_tck  " "   48.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551922593027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551922593027 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.302 ns " "Worst Case Available Settling Time: 19.302 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551922593045 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551922593045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551922594826 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551922594829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 84 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551922594904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 09:36:34 2019 " "Processing ended: Thu Mar 07 09:36:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551922594904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551922594904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551922594904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1551922594904 ""}
