

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'
================================================================
* Date:           Wed Mar  6 03:03:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.940 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read49' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read38 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read38' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read27 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read27' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_10' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %p_read_10"   --->   Operation 9 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.94ns)   --->   "%mul_ln1347 = mul i26 %sext_ln1347, i26 32120"   --->   Operation 10 'mul' 'mul_ln1347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %p_read16"   --->   Operation 11 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.94ns)   --->   "%mul_ln1347_1 = mul i26 %sext_ln1347_1, i26 67078526"   --->   Operation 12 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i6 %p_read27"   --->   Operation 13 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.94ns)   --->   "%r_V = mul i21 %zext_ln1270, i21 30855"   --->   Operation 14 'mul' 'r_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i10 %p_read38"   --->   Operation 15 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.94ns)   --->   "%r_V_1 = mul i26 %zext_ln1270_1, i26 67078224"   --->   Operation 16 'mul' 'r_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i16 %p_read49"   --->   Operation 17 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.94ns)   --->   "%mul_ln1347_2 = mul i26 %sext_ln1347_2, i26 17136"   --->   Operation 18 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.84>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 19 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specresourcelimit_ln48 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 20 'specresourcelimit' 'specresourcelimit_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.84ns)   --->   "%ret_V = add i26 %mul_ln1347, i26 35853312"   --->   Operation 21 'add' 'ret_V' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V, i32 10, i32 25"   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.84ns)   --->   "%ret_V_1 = add i26 %mul_ln1347_1, i26 35419136"   --->   Operation 23 'add' 'ret_V_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_1, i32 10, i32 25"   --->   Operation 24 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i21 %r_V"   --->   Operation 25 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.82ns)   --->   "%ret_V_2 = add i22 %zext_ln1347, i22 2219008"   --->   Operation 26 'add' 'ret_V_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %ret_V_2, i32 10, i32 21"   --->   Operation 27 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i12 %trunc_ln818_2"   --->   Operation 28 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.84ns)   --->   "%ret_V_3 = add i26 %r_V_1, i26 43024384"   --->   Operation 29 'add' 'ret_V_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_3, i32 10, i32 25"   --->   Operation 30 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.84ns)   --->   "%ret_V_4 = add i26 %mul_ln1347_2, i26 7068672"   --->   Operation 31 'add' 'ret_V_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_4, i32 10, i32 25"   --->   Operation 32 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln818_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %sext_ln818" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 35 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln818_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 36 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln818_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 37 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i80 %mrv_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 38 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read49               (read             ) [ 0110]
p_read38               (read             ) [ 0110]
p_read27               (read             ) [ 0110]
p_read16               (read             ) [ 0110]
p_read_10              (read             ) [ 0110]
sext_ln1347            (sext             ) [ 0000]
mul_ln1347             (mul              ) [ 0101]
sext_ln1347_1          (sext             ) [ 0000]
mul_ln1347_1           (mul              ) [ 0101]
zext_ln1270            (zext             ) [ 0000]
r_V                    (mul              ) [ 0101]
zext_ln1270_1          (zext             ) [ 0000]
r_V_1                  (mul              ) [ 0101]
sext_ln1347_2          (sext             ) [ 0000]
mul_ln1347_2           (mul              ) [ 0101]
specpipeline_ln48      (specpipeline     ) [ 0000]
specresourcelimit_ln48 (specresourcelimit) [ 0000]
ret_V                  (add              ) [ 0000]
trunc_ln               (partselect       ) [ 0000]
ret_V_1                (add              ) [ 0000]
trunc_ln818_1          (partselect       ) [ 0000]
zext_ln1347            (zext             ) [ 0000]
ret_V_2                (add              ) [ 0000]
trunc_ln818_2          (partselect       ) [ 0000]
sext_ln818             (sext             ) [ 0000]
ret_V_3                (add              ) [ 0000]
trunc_ln818_3          (partselect       ) [ 0000]
ret_V_4                (add              ) [ 0000]
trunc_ln818_4          (partselect       ) [ 0000]
mrv                    (insertvalue      ) [ 0000]
mrv_1                  (insertvalue      ) [ 0000]
mrv_2                  (insertvalue      ) [ 0000]
mrv_3                  (insertvalue      ) [ 0000]
mrv_4                  (insertvalue      ) [ 0000]
ret_ln63               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_read49_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read49/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read38_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read38/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read27_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read27/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read16_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_10_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mul_ln1347_2_fu_92">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="mul_ln1347_fu_93">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_V_1_fu_94">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="r_V_fu_95">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln1347_1_fu_96">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_1/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="mul_ln1347_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="26" slack="1"/>
<pin id="219" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347 "/>
</bind>
</comp>

<comp id="221" class="1005" name="mul_ln1347_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="26" slack="1"/>
<pin id="223" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="r_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="21" slack="1"/>
<pin id="227" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="r_V_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="26" slack="1"/>
<pin id="231" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="mul_ln1347_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="26" slack="1"/>
<pin id="235" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln1347_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1347_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln1270_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1270_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1347_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ret_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="26" slack="1"/>
<pin id="260" dir="0" index="1" bw="26" slack="0"/>
<pin id="261" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="26" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="ret_V_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="26" slack="1"/>
<pin id="276" dir="0" index="1" bw="26" slack="0"/>
<pin id="277" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln818_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="26" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln1347_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="21" slack="1"/>
<pin id="292" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="ret_V_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="21" slack="0"/>
<pin id="296" dir="0" index="1" bw="22" slack="0"/>
<pin id="297" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln818_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="22" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln818_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="ret_V_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="26" slack="1"/>
<pin id="316" dir="0" index="1" bw="26" slack="0"/>
<pin id="317" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln818_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="26" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_3/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ret_V_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="26" slack="1"/>
<pin id="332" dir="0" index="1" bw="24" slack="0"/>
<pin id="333" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln818_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="26" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_4/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mrv_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="80" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mrv_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="80" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mrv_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="80" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="0"/>
<pin id="361" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mrv_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="80" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mrv_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="80" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_read49_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read49 "/>
</bind>
</comp>

<comp id="381" class="1005" name="p_read38_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="1"/>
<pin id="383" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read38 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_read27_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read27 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_read16_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="396" class="1005" name="p_read_10_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="220"><net_src comp="93" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="96" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="95" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="94" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="92" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="262"><net_src comp="217" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="221" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="225" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="229" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="233" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="264" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="280" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="310" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="320" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="336" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="62" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="384"><net_src comp="68" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="389"><net_src comp="74" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="394"><net_src comp="80" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="399"><net_src comp="86" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> : p_read | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> : p_read1 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> : p_read2 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> : p_read3 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> : p_read4 | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln1347 : 1
		mul_ln1347_1 : 1
		r_V : 1
		r_V_1 : 1
		mul_ln1347_2 : 1
	State 3
		trunc_ln : 1
		trunc_ln818_1 : 1
		ret_V_2 : 1
		trunc_ln818_2 : 2
		sext_ln818 : 3
		trunc_ln818_3 : 1
		trunc_ln818_4 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		ret_ln63 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     ret_V_fu_258     |    0    |    0    |    33   |
|          |    ret_V_1_fu_274    |    0    |    0    |    33   |
|    add   |    ret_V_2_fu_294    |    0    |    0    |    29   |
|          |    ret_V_3_fu_314    |    0    |    0    |    33   |
|          |    ret_V_4_fu_330    |    0    |    0    |    33   |
|----------|----------------------|---------|---------|---------|
|          |  mul_ln1347_2_fu_92  |    1    |    0    |    5    |
|          |   mul_ln1347_fu_93   |    1    |    0    |    5    |
|    mul   |      r_V_1_fu_94     |    1    |    0    |    5    |
|          |       r_V_fu_95      |    1    |    0    |    5    |
|          |  mul_ln1347_1_fu_96  |    1    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|          |  p_read49_read_fu_62 |    0    |    0    |    0    |
|          |  p_read38_read_fu_68 |    0    |    0    |    0    |
|   read   |  p_read27_read_fu_74 |    0    |    0    |    0    |
|          |  p_read16_read_fu_80 |    0    |    0    |    0    |
|          | p_read_10_read_fu_86 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1347_fu_238  |    0    |    0    |    0    |
|   sext   | sext_ln1347_1_fu_242 |    0    |    0    |    0    |
|          | sext_ln1347_2_fu_254 |    0    |    0    |    0    |
|          |   sext_ln818_fu_310  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1270_fu_246  |    0    |    0    |    0    |
|   zext   | zext_ln1270_1_fu_250 |    0    |    0    |    0    |
|          |  zext_ln1347_fu_290  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_264   |    0    |    0    |    0    |
|          | trunc_ln818_1_fu_280 |    0    |    0    |    0    |
|partselect| trunc_ln818_2_fu_300 |    0    |    0    |    0    |
|          | trunc_ln818_3_fu_320 |    0    |    0    |    0    |
|          | trunc_ln818_4_fu_336 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_346      |    0    |    0    |    0    |
|          |     mrv_1_fu_352     |    0    |    0    |    0    |
|insertvalue|     mrv_2_fu_358     |    0    |    0    |    0    |
|          |     mrv_3_fu_364     |    0    |    0    |    0    |
|          |     mrv_4_fu_370     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   186   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|mul_ln1347_1_reg_221|   26   |
|mul_ln1347_2_reg_233|   26   |
| mul_ln1347_reg_217 |   26   |
|  p_read16_reg_391  |   16   |
|  p_read27_reg_386  |    6   |
|  p_read38_reg_381  |   10   |
|  p_read49_reg_376  |   16   |
|  p_read_10_reg_396 |   16   |
|    r_V_1_reg_229   |   26   |
|     r_V_reg_225    |   21   |
+--------------------+--------+
|        Total       |   189  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   189  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   189  |   186  |
+-----------+--------+--------+--------+
