# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../src/tb/pool/ip/axi_vdma_0/sim/axi_vdma_0.vhd" \

# Do not sort compile order
nosort
