--GB5_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[0] at LC_X17_Y17_N2
--operation mode is normal

GB5_reg[0]_lut_out = GB5_reg[1] & !KB1L3Q;
GB5_reg[0] = DFFEA(GB5_reg[0]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--KB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~22 at LC_X17_Y16_N5
--operation mode is normal

KB1L4Q_lut_out = KB1L3Q # KB1L4Q & !KB1L1;
KB1L4Q = DFFEA(KB1L4Q_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--KB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|tx_o~1 at LC_X17_Y15_N2
--operation mode is normal

KB1L6 = GB5_reg[0] # !KB1L4Q;


--K11_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13] at LC_X36_Y18_N5
--operation mode is normal

K11_reg_o[13]_lut_out = H1L44 & (S1_q_b[13] # H1L34 & S3_q_b[13]) # !H1L44 & H1L34 & S3_q_b[13];
K11_reg_o[13] = DFFEA(K11_reg_o[13]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12] at LC_X39_Y18_N3
--operation mode is normal

K11_reg_o[12]_lut_out = H1L34 & (S3_q_b[12] # H1L44 & S1_q_b[12]) # !H1L34 & H1L44 & S1_q_b[12];
K11_reg_o[12] = DFFEA(K11_reg_o[12]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11] at LC_X36_Y18_N9
--operation mode is normal

K11_reg_o[11]_lut_out = H1L44 & (S1_q_b[11] # H1L34 & S3_q_b[11]) # !H1L44 & H1L34 & S3_q_b[11];
K11_reg_o[11] = DFFEA(K11_reg_o[11]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10] at LC_X39_Y18_N7
--operation mode is normal

K11_reg_o[10]_lut_out = H1L34 & (S3_q_b[10] # S1_q_b[10] & H1L44) # !H1L34 & S1_q_b[10] & H1L44;
K11_reg_o[10] = DFFEA(K11_reg_o[10]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9] at LC_X39_Y18_N8
--operation mode is normal

K11_reg_o[9]_lut_out = H1L34 & (S3_q_b[9] # S1_q_b[9] & H1L44) # !H1L34 & S1_q_b[9] & H1L44;
K11_reg_o[9] = DFFEA(K11_reg_o[9]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8] at LC_X39_Y18_N0
--operation mode is normal

K11_reg_o[8]_lut_out = S1_q_b[8] & (H1L44 # H1L34 & S3_q_b[8]) # !S1_q_b[8] & H1L34 & S3_q_b[8];
K11_reg_o[8] = DFFEA(K11_reg_o[8]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7] at LC_X39_Y18_N6
--operation mode is normal

K11_reg_o[7]_lut_out = H1L34 & (S3_q_b[7] # S1_q_b[7] & H1L44) # !H1L34 & S1_q_b[7] & H1L44;
K11_reg_o[7] = DFFEA(K11_reg_o[7]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6] at LC_X36_Y18_N3
--operation mode is normal

K11_reg_o[6]_lut_out = S3_q_b[6] & (H1L34 # S1_q_b[6] & H1L44) # !S3_q_b[6] & S1_q_b[6] & H1L44;
K11_reg_o[6] = DFFEA(K11_reg_o[6]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5] at LC_X36_Y18_N0
--operation mode is normal

K11_reg_o[5]_lut_out = H1L44 & (S1_q_b[5] # H1L34 & S3_q_b[5]) # !H1L44 & H1L34 & S3_q_b[5];
K11_reg_o[5] = DFFEA(K11_reg_o[5]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4] at LC_X39_Y18_N5
--operation mode is normal

K11_reg_o[4]_lut_out = H1L34 & (S3_q_b[4] # S1_q_b[4] & H1L44) # !H1L34 & S1_q_b[4] & H1L44;
K11_reg_o[4] = DFFEA(K11_reg_o[4]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3] at LC_X39_Y18_N2
--operation mode is normal

K11_reg_o[3]_lut_out = S1_q_b[3] & (H1L44 # S3_q_b[3] & H1L34) # !S1_q_b[3] & S3_q_b[3] & H1L34;
K11_reg_o[3] = DFFEA(K11_reg_o[3]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2] at LC_X39_Y18_N1
--operation mode is normal

K11_reg_o[2]_lut_out = S1_q_b[2] & (H1L44 # H1L34 & S3_q_b[2]) # !S1_q_b[2] & H1L34 & S3_q_b[2];
K11_reg_o[2] = DFFEA(K11_reg_o[2]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1] at LC_X39_Y18_N9
--operation mode is normal

K11_reg_o[1]_lut_out = H1L34 & (S3_q_b[1] # S1_q_b[1] & H1L44) # !H1L34 & S1_q_b[1] & H1L44;
K11_reg_o[1] = DFFEA(K11_reg_o[1]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--K11_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0] at LC_X39_Y18_N4
--operation mode is normal

K11_reg_o[0]_lut_out = H1L34 & (S3_q_b[0] # S1_q_b[0] & H1L44) # !H1L34 & S1_q_b[0] & H1L44;
K11_reg_o[0] = DFFEA(K11_reg_o[0]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , , , );


--U1_q_a[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[0] at M4K_X15_Y21
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 18, Port B Depth: 64, Port B Width: 18
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_a[0]_clock_1 = !GLOBAL(A1L5);
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[0] = U1_q_a[0]_PORT_A_data_out[0];

--U1_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[0] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[0] = U1_q_b[0]_PORT_B_data_out[0];

--U1_q_a[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[4] at M4K_X15_Y21
U1_q_a[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_a[0]_clock_1 = !GLOBAL(A1L5);
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[4] = U1_q_a[0]_PORT_A_data_out[5];

--U1_q_a[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[5] at M4K_X15_Y21
U1_q_a[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_a[0]_clock_1 = !GLOBAL(A1L5);
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[5] = U1_q_a[0]_PORT_A_data_out[4];

--U1_q_a[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[3] at M4K_X15_Y21
U1_q_a[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_a[0]_clock_1 = !GLOBAL(A1L5);
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[3] = U1_q_a[0]_PORT_A_data_out[3];

--U1_q_a[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[2] at M4K_X15_Y21
U1_q_a[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_a[0]_clock_1 = !GLOBAL(A1L5);
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[2] = U1_q_a[0]_PORT_A_data_out[2];

--U1_q_a[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[1] at M4K_X15_Y21
U1_q_a[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_a[0]_clock_1 = !GLOBAL(A1L5);
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[1] = U1_q_a[0]_PORT_A_data_out[1];

--U1_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[31] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[31] = U1_q_b[0]_PORT_B_data_out[17];

--U1_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[30] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[30] = U1_q_b[0]_PORT_B_data_out[16];

--U1_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[29] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[29] = U1_q_b[0]_PORT_B_data_out[15];

--U1_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[25] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[25] = U1_q_b[0]_PORT_B_data_out[14];

--U1_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[18] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[18] = U1_q_b[0]_PORT_B_data_out[13];

--U1_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[16] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[16] = U1_q_b[0]_PORT_B_data_out[12];

--U1_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[15] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[15] = U1_q_b[0]_PORT_B_data_out[11];

--U1_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[14] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[14] = U1_q_b[0]_PORT_B_data_out[10];

--U1_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[13] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[13] = U1_q_b[0]_PORT_B_data_out[9];

--U1_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[12] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[12] = U1_q_b[0]_PORT_B_data_out[8];

--U1_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[11] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[11] = U1_q_b[0]_PORT_B_data_out[7];

--U1_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[8] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[8] = U1_q_b[0]_PORT_B_data_out[6];

--U1_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[4] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[4] = U1_q_b[0]_PORT_B_data_out[5];

--U1_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[5] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[5] = U1_q_b[0]_PORT_B_data_out[4];

--U1_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[3] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[3] = U1_q_b[0]_PORT_B_data_out[3];

--U1_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[2] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[2] = U1_q_b[0]_PORT_B_data_out[2];

--U1_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[1] at M4K_X15_Y21
U1_q_b[0]_PORT_A_data_in = BUS(CB1L95, CB1L06, CB1L16, CB1L26, CB1L46, CB1L36, CB1L76, CB1L07, CB1L17, CB1L27, CB1L37, CB1L47, CB1L57, CB1L77, CB1L48, CB1L88, CB1L98, CB1L09);
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31]);
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[0]_clock_1 = !GLOBAL(A1L5);
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[1] = U1_q_b[0]_PORT_B_data_out[1];


--H1L35 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~73 at LC_X44_Y23_N4
--operation mode is normal

H1L35 = !U1_q_a[0] & U1_q_a[3] & !U1_q_a[2] & !U1_q_a[1];


--H1L56Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~22 at LC_X34_Y16_N7
--operation mode is normal

H1L56Q_lut_out = H1L46Q & PB1L551;
H1L56Q = DFFEA(H1L56Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--H1L76Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~24 at LC_X34_Y16_N9
--operation mode is normal

H1L76Q_lut_out = H1L66Q & !PB1L551;
H1L76Q = DFFEA(H1L76Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--H1L14 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~41 at LC_X44_Y21_N2
--operation mode is normal

H1L14 = H1L56Q # H1L76Q;


--H1L24 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~164 at LC_X44_Y23_N0
--operation mode is normal

H1L24 = !U1_q_a[4] & H1L14 & U1_q_a[5] & H1L35;


--H1L25 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~72 at LC_X44_Y22_N8
--operation mode is normal

H1L25 = U1_q_a[0] & U1_q_a[2] & !U1_q_a[3] & U1_q_a[1];


--H1L04 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[39]~165 at LC_X44_Y22_N5
--operation mode is normal

H1L04 = !U1_q_a[4] & H1L14 & U1_q_a[5] & H1L25;


--H1L15 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~71 at LC_X44_Y22_N0
--operation mode is normal

H1L15 = !U1_q_a[0] & U1_q_a[2] & !U1_q_a[3] & U1_q_a[1];


--H1L93 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[38]~166 at LC_X44_Y22_N6
--operation mode is normal

H1L93 = !U1_q_a[4] & H1L15 & U1_q_a[5] & H1L14;


--H1L05 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~70 at LC_X45_Y23_N9
--operation mode is normal

H1L05 = U1_q_a[2] & !U1_q_a[1] & !U1_q_a[3] & U1_q_a[0];


--H1L83 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[37]~167 at LC_X45_Y22_N2
--operation mode is normal

H1L83 = U1_q_a[5] & H1L05 & H1L14 & !U1_q_a[4];


--H1L94 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~69 at LC_X45_Y23_N3
--operation mode is normal

H1L94 = U1_q_a[2] & !U1_q_a[1] & !U1_q_a[3] & !U1_q_a[0];


--H1L73 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[36]~168 at LC_X45_Y23_N2
--operation mode is normal

H1L73 = H1L94 & H1L14 & U1_q_a[5] & !U1_q_a[4];


--H1L84 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~68 at LC_X44_Y23_N2
--operation mode is normal

H1L84 = U1_q_a[0] & !U1_q_a[3] & !U1_q_a[2] & U1_q_a[1];


--H1L63 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[35]~169 at LC_X44_Y23_N3
--operation mode is normal

H1L63 = !U1_q_a[4] & H1L14 & U1_q_a[5] & H1L84;


--H1L74 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~67 at LC_X46_Y22_N7
--operation mode is normal

H1L74 = !U1_q_a[3] & !U1_q_a[2] & U1_q_a[1] & !U1_q_a[0];


--H1L53 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[34]~170 at LC_X46_Y22_N4
--operation mode is normal

H1L53 = H1L74 & U1_q_a[5] & H1L14 & !U1_q_a[4];


--H1L64 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~66 at LC_X46_Y22_N8
--operation mode is normal

H1L64 = !U1_q_a[3] & !U1_q_a[2] & !U1_q_a[1] & U1_q_a[0];


--H1L43 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[33]~171 at LC_X46_Y22_N6
--operation mode is normal

H1L43 = H1L64 & U1_q_a[5] & H1L14 & !U1_q_a[4];


--H1L54 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~65 at LC_X46_Y21_N1
--operation mode is normal

H1L54 = !U1_q_a[0] & !U1_q_a[3] & !U1_q_a[1] & !U1_q_a[2];


--H1L33 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[32]~172 at LC_X46_Y21_N7
--operation mode is normal

H1L33 = U1_q_a[5] & H1L54 & !U1_q_a[4] & H1L14;


--H1L06 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~80 at LC_X44_Y22_N1
--operation mode is normal

H1L06 = U1_q_a[0] & U1_q_a[2] & U1_q_a[3] & U1_q_a[1];


--H1L23 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[31]~173 at LC_X44_Y22_N3
--operation mode is normal

H1L23 = U1_q_a[4] & H1L06 & !U1_q_a[5] & H1L14;


--H1L95 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~79 at LC_X46_Y21_N9
--operation mode is normal

H1L95 = !U1_q_a[0] & U1_q_a[3] & U1_q_a[1] & U1_q_a[2];


--H1L13 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[30]~174 at LC_X46_Y21_N4
--operation mode is normal

H1L13 = !U1_q_a[5] & H1L95 & U1_q_a[4] & H1L14;


--H1L85 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~78 at LC_X46_Y21_N6
--operation mode is normal

H1L85 = U1_q_a[0] & U1_q_a[3] & !U1_q_a[1] & U1_q_a[2];


--H1L03 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[29]~175 at LC_X46_Y21_N8
--operation mode is normal

H1L03 = H1L14 & H1L85 & U1_q_a[4] & !U1_q_a[5];


--H1L75 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~77 at LC_X46_Y23_N9
--operation mode is normal

H1L75 = U1_q_a[2] & !U1_q_a[0] & U1_q_a[3] & !U1_q_a[1];


--H1L92 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[28]~176 at LC_X46_Y23_N7
--operation mode is normal

H1L92 = H1L14 & U1_q_a[4] & !U1_q_a[5] & H1L75;


--H1L65 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~76 at LC_X46_Y23_N2
--operation mode is normal

H1L65 = !U1_q_a[2] & U1_q_a[0] & U1_q_a[3] & U1_q_a[1];


--H1L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[27]~177 at LC_X46_Y23_N6
--operation mode is normal

H1L82 = !U1_q_a[5] & U1_q_a[4] & H1L14 & H1L65;


--H1L55 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~75 at LC_X46_Y23_N8
--operation mode is normal

H1L55 = !U1_q_a[2] & !U1_q_a[0] & U1_q_a[3] & U1_q_a[1];


--H1L72 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[26]~178 at LC_X46_Y23_N5
--operation mode is normal

H1L72 = !U1_q_a[5] & U1_q_a[4] & H1L14 & H1L55;


--H1L45 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~74 at LC_X45_Y23_N5
--operation mode is normal

H1L45 = !U1_q_a[2] & !U1_q_a[1] & U1_q_a[3] & U1_q_a[0];


--H1L62 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[25]~179 at LC_X45_Y23_N8
--operation mode is normal

H1L62 = !U1_q_a[5] & H1L45 & H1L14 & U1_q_a[4];


--H1L52 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[24]~180 at LC_X44_Y23_N9
--operation mode is normal

H1L52 = U1_q_a[4] & H1L14 & !U1_q_a[5] & H1L35;


--H1L42 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[23]~181 at LC_X44_Y22_N9
--operation mode is normal

H1L42 = U1_q_a[4] & H1L14 & !U1_q_a[5] & H1L25;


--H1L32 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[22]~182 at LC_X44_Y22_N2
--operation mode is normal

H1L32 = U1_q_a[4] & H1L15 & !U1_q_a[5] & H1L14;


--H1L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[21]~183 at LC_X45_Y23_N0
--operation mode is normal

H1L22 = !U1_q_a[5] & U1_q_a[4] & H1L14 & H1L05;


--H1L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[20]~184 at LC_X45_Y23_N4
--operation mode is normal

H1L12 = H1L94 & H1L14 & !U1_q_a[5] & U1_q_a[4];


--H1L02 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[19]~185 at LC_X44_Y23_N6
--operation mode is normal

H1L02 = U1_q_a[4] & H1L14 & !U1_q_a[5] & H1L84;


--H1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[18]~186 at LC_X46_Y22_N2
--operation mode is normal

H1L91 = H1L74 & !U1_q_a[5] & H1L14 & U1_q_a[4];


--H1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[17]~187 at LC_X46_Y22_N5
--operation mode is normal

H1L81 = H1L64 & !U1_q_a[5] & H1L14 & U1_q_a[4];


--H1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[16]~188 at LC_X46_Y21_N2
--operation mode is normal

H1L71 = !U1_q_a[5] & H1L54 & U1_q_a[4] & H1L14;


--H1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[15]~189 at LC_X44_Y23_N8
--operation mode is normal

H1L61 = !U1_q_a[4] & H1L06 & !U1_q_a[5] & H1L14;


--H1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[14]~190 at LC_X46_Y21_N3
--operation mode is normal

H1L51 = !U1_q_a[5] & H1L95 & !U1_q_a[4] & H1L14;


--H1L41 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[13]~191 at LC_X46_Y21_N5
--operation mode is normal

H1L41 = H1L14 & H1L85 & !U1_q_a[4] & !U1_q_a[5];


--H1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[12]~192 at LC_X46_Y23_N3
--operation mode is normal

H1L31 = H1L14 & !U1_q_a[4] & !U1_q_a[5] & H1L75;


--H1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[11]~193 at LC_X46_Y23_N4
--operation mode is normal

H1L21 = !U1_q_a[5] & !U1_q_a[4] & H1L14 & H1L65;


--H1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[10]~194 at LC_X46_Y23_N1
--operation mode is normal

H1L11 = !U1_q_a[5] & !U1_q_a[4] & H1L14 & H1L55;


--H1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[9]~195 at LC_X45_Y23_N1
--operation mode is normal

H1L01 = !U1_q_a[5] & H1L45 & H1L14 & !U1_q_a[4];


--H1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[8]~196 at LC_X44_Y23_N5
--operation mode is normal

H1L9 = !U1_q_a[4] & H1L14 & !U1_q_a[5] & H1L35;


--H1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[7]~197 at LC_X44_Y22_N7
--operation mode is normal

H1L8 = !U1_q_a[4] & H1L14 & !U1_q_a[5] & H1L25;


--H1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[6]~198 at LC_X44_Y22_N4
--operation mode is normal

H1L7 = !U1_q_a[4] & H1L15 & !U1_q_a[5] & H1L14;


--H1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[5]~199 at LC_X45_Y23_N7
--operation mode is normal

H1L6 = !U1_q_a[5] & !U1_q_a[4] & H1L14 & H1L05;


--H1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[4]~200 at LC_X45_Y23_N6
--operation mode is normal

H1L5 = H1L94 & H1L14 & !U1_q_a[5] & !U1_q_a[4];


--H1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[3]~201 at LC_X44_Y23_N7
--operation mode is normal

H1L4 = !U1_q_a[4] & H1L14 & !U1_q_a[5] & H1L84;


--H1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[2]~202 at LC_X46_Y22_N3
--operation mode is normal

H1L3 = H1L74 & !U1_q_a[5] & H1L14 & !U1_q_a[4];


--H1L2 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[1]~203 at LC_X46_Y22_N9
--operation mode is normal

H1L2 = H1L64 & !U1_q_a[5] & H1L14 & !U1_q_a[4];


--H1L1 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[0]~204 at LC_X46_Y21_N0
--operation mode is normal

H1L1 = !U1_q_a[5] & H1L54 & !U1_q_a[4] & H1L14;


--E1_led_data[0] is leds:leds_slave|led_data[0] at LC_X40_Y20_N8
--operation mode is normal

E1_led_data[0]_lut_out = !E1_led_data[0];
E1_led_data[0] = DFFEA(E1_led_data[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , E1L4, , );


--E1_led_data[1] is leds:leds_slave|led_data[1] at LC_X41_Y20_N3
--operation mode is normal

E1_led_data[1]_lut_out = !E1_led_data[1];
E1_led_data[1] = DFFEA(E1_led_data[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , E1L6, , );


--E1_led_data[2] is leds:leds_slave|led_data[2] at LC_X41_Y20_N9
--operation mode is normal

E1_led_data[2]_lut_out = !E1_led_data[2];
E1_led_data[2] = DFFEA(E1_led_data[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , E1L8, , );


--Y11_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X6_Y25_N5
--operation mode is arithmetic

Y11_safe_q[5]_carry_eqn = Y11L11;
Y11_safe_q[5]_lut_out = Y11_safe_q[5] $ Y11_safe_q[5]_carry_eqn;
Y11_safe_q[5]_sload_eqn = (NB1L82 & NB1L53) # (!NB1L82 & Y11_safe_q[5]_lut_out);
Y11_safe_q[5] = DFFEA(Y11_safe_q[5]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L68 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X6_Y25_N5
--operation mode is arithmetic

Y11L68_cout_0 = !Y11L11 # !Y11_safe_q[5];
Y11L68 = CARRY(Y11L68_cout_0);

--Y11L78 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X6_Y25_N5
--operation mode is arithmetic

Y11L78_cout_1 = !Y11L11 # !Y11_safe_q[5];
Y11L78 = CARRY(Y11L78_cout_1);


--Y11_safe_q[17] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X6_Y24_N7
--operation mode is arithmetic

Y11_safe_q[17]_carry_eqn = (!Y11L13 & Y11L511) # (Y11L13 & Y11L611);
Y11_safe_q[17]_lut_out = Y11_safe_q[17] $ Y11_safe_q[17]_carry_eqn;
Y11_safe_q[17]_sload_eqn = (NB1L82 & NB1L74) # (!NB1L82 & Y11_safe_q[17]_lut_out);
Y11_safe_q[17] = DFFEA(Y11_safe_q[17]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L811 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X6_Y24_N7
--operation mode is arithmetic

Y11L811_cout_0 = !Y11L511 # !Y11_safe_q[17];
Y11L811 = CARRY(Y11L811_cout_0);

--Y11L911 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X6_Y24_N7
--operation mode is arithmetic

Y11L911_cout_1 = !Y11L611 # !Y11_safe_q[17];
Y11L911 = CARRY(Y11L911_cout_1);


--Y11_safe_q[15] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X6_Y24_N5
--operation mode is arithmetic

Y11_safe_q[15]_carry_eqn = Y11L13;
Y11_safe_q[15]_lut_out = Y11_safe_q[15] $ Y11_safe_q[15]_carry_eqn;
Y11_safe_q[15]_sload_eqn = (NB1L82 & NB1L54) # (!NB1L82 & Y11_safe_q[15]_lut_out);
Y11_safe_q[15] = DFFEA(Y11_safe_q[15]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L211 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]~COUT0 at LC_X6_Y24_N5
--operation mode is arithmetic

Y11L211_cout_0 = !Y11L13 # !Y11_safe_q[15];
Y11L211 = CARRY(Y11L211_cout_0);

--Y11L311 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]~COUT1 at LC_X6_Y24_N5
--operation mode is arithmetic

Y11L311_cout_1 = !Y11L13 # !Y11_safe_q[15];
Y11L311 = CARRY(Y11L311_cout_1);


--Y11_safe_q[13] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X6_Y24_N3
--operation mode is arithmetic

Y11_safe_q[13]_carry_eqn = (!Y11L12 & Y11L501) # (Y11L12 & Y11L601);
Y11_safe_q[13]_lut_out = Y11_safe_q[13] $ Y11_safe_q[13]_carry_eqn;
Y11_safe_q[13]_sload_eqn = (NB1L82 & NB1L34) # (!NB1L82 & Y11_safe_q[13]_lut_out);
Y11_safe_q[13] = DFFEA(Y11_safe_q[13]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L801 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X6_Y24_N3
--operation mode is arithmetic

Y11L801_cout_0 = !Y11L501 # !Y11_safe_q[13];
Y11L801 = CARRY(Y11L801_cout_0);

--Y11L901 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X6_Y24_N3
--operation mode is arithmetic

Y11L901_cout_1 = !Y11L601 # !Y11_safe_q[13];
Y11L901 = CARRY(Y11L901_cout_1);


--Y11_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X6_Y24_N2
--operation mode is arithmetic

Y11_safe_q[12]_carry_eqn = (!Y11L12 & Y11L201) # (Y11L12 & Y11L301);
Y11_safe_q[12]_lut_out = Y11_safe_q[12] $ !Y11_safe_q[12]_carry_eqn;
Y11_safe_q[12]_sload_eqn = (NB1L82 & NB1L24) # (!NB1L82 & Y11_safe_q[12]_lut_out);
Y11_safe_q[12] = DFFEA(Y11_safe_q[12]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L501 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X6_Y24_N2
--operation mode is arithmetic

Y11L501_cout_0 = Y11_safe_q[12] & !Y11L201;
Y11L501 = CARRY(Y11L501_cout_0);

--Y11L601 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X6_Y24_N2
--operation mode is arithmetic

Y11L601_cout_1 = Y11_safe_q[12] & !Y11L301;
Y11L601 = CARRY(Y11L601_cout_1);


--CB1L99 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~78 at LC_X7_Y24_N1
--operation mode is normal

CB1L99 = Y11_safe_q[17] # Y11_safe_q[12] # Y11_safe_q[13] # Y11_safe_q[15];


--Y11_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X6_Y24_N1
--operation mode is arithmetic

Y11_safe_q[11]_carry_eqn = (!Y11L12 & Y11L99) # (Y11L12 & Y11L001);
Y11_safe_q[11]_lut_out = Y11_safe_q[11] $ Y11_safe_q[11]_carry_eqn;
Y11_safe_q[11]_sload_eqn = (NB1L82 & NB1L14) # (!NB1L82 & Y11_safe_q[11]_lut_out);
Y11_safe_q[11] = DFFEA(Y11_safe_q[11]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L201 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X6_Y24_N1
--operation mode is arithmetic

Y11L201_cout_0 = !Y11L99 # !Y11_safe_q[11];
Y11L201 = CARRY(Y11L201_cout_0);

--Y11L301 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X6_Y24_N1
--operation mode is arithmetic

Y11L301_cout_1 = !Y11L001 # !Y11_safe_q[11];
Y11L301 = CARRY(Y11L301_cout_1);


--Y11_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X6_Y24_N0
--operation mode is arithmetic

Y11_safe_q[10]_carry_eqn = Y11L12;
Y11_safe_q[10]_lut_out = Y11_safe_q[10] $ !Y11_safe_q[10]_carry_eqn;
Y11_safe_q[10]_sload_eqn = (NB1L82 & NB1L04) # (!NB1L82 & Y11_safe_q[10]_lut_out);
Y11_safe_q[10] = DFFEA(Y11_safe_q[10]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L99 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]~COUT0 at LC_X6_Y24_N0
--operation mode is arithmetic

Y11L99_cout_0 = Y11_safe_q[10] & !Y11L12;
Y11L99 = CARRY(Y11L99_cout_0);

--Y11L001 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]~COUT1 at LC_X6_Y24_N0
--operation mode is arithmetic

Y11L001_cout_1 = Y11_safe_q[10] & !Y11L12;
Y11L001 = CARRY(Y11L001_cout_1);


--Y11_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X6_Y25_N9
--operation mode is arithmetic

Y11_safe_q[9]_carry_eqn = (!Y11L11 & Y11L59) # (Y11L11 & Y11L69);
Y11_safe_q[9]_lut_out = Y11_safe_q[9] $ Y11_safe_q[9]_carry_eqn;
Y11_safe_q[9]_sload_eqn = (NB1L82 & NB1L93) # (!NB1L82 & Y11_safe_q[9]_lut_out);
Y11_safe_q[9] = DFFEA(Y11_safe_q[9]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT at LC_X6_Y25_N9
--operation mode is arithmetic

Y11L12 = CARRY(!Y11L69 # !Y11_safe_q[9]);


--Y11_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X6_Y25_N8
--operation mode is arithmetic

Y11_safe_q[8]_carry_eqn = (!Y11L11 & Y11L29) # (Y11L11 & Y11L39);
Y11_safe_q[8]_lut_out = Y11_safe_q[8] $ !Y11_safe_q[8]_carry_eqn;
Y11_safe_q[8]_sload_eqn = (NB1L82 & NB1L83) # (!NB1L82 & Y11_safe_q[8]_lut_out);
Y11_safe_q[8] = DFFEA(Y11_safe_q[8]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L59 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X6_Y25_N8
--operation mode is arithmetic

Y11L59_cout_0 = Y11_safe_q[8] & !Y11L29;
Y11L59 = CARRY(Y11L59_cout_0);

--Y11L69 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X6_Y25_N8
--operation mode is arithmetic

Y11L69_cout_1 = Y11_safe_q[8] & !Y11L39;
Y11L69 = CARRY(Y11L69_cout_1);


--CB1L001 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~79 at LC_X5_Y24_N7
--operation mode is normal

CB1L001 = Y11_safe_q[8] # Y11_safe_q[9] # Y11_safe_q[10] # Y11_safe_q[11];


--Y11_safe_q[29] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X6_Y23_N9
--operation mode is normal

Y11_safe_q[29]_carry_eqn = (!Y11L15 & Y11L741) # (Y11L15 & Y11L841);
Y11_safe_q[29]_lut_out = Y11_safe_q[29]_carry_eqn $ Y11_safe_q[29];
Y11_safe_q[29]_sload_eqn = (NB1L82 & NB1L95) # (!NB1L82 & Y11_safe_q[29]_lut_out);
Y11_safe_q[29] = DFFEA(Y11_safe_q[29]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );


--Y11_safe_q[28] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X6_Y23_N8
--operation mode is arithmetic

Y11_safe_q[28]_carry_eqn = (!Y11L15 & Y11L441) # (Y11L15 & Y11L541);
Y11_safe_q[28]_lut_out = Y11_safe_q[28] $ !Y11_safe_q[28]_carry_eqn;
Y11_safe_q[28]_sload_eqn = (NB1L82 & NB1L85) # (!NB1L82 & Y11_safe_q[28]_lut_out);
Y11_safe_q[28] = DFFEA(Y11_safe_q[28]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L741 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X6_Y23_N8
--operation mode is arithmetic

Y11L741_cout_0 = Y11_safe_q[28] & !Y11L441;
Y11L741 = CARRY(Y11L741_cout_0);

--Y11L841 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X6_Y23_N8
--operation mode is arithmetic

Y11L841_cout_1 = Y11_safe_q[28] & !Y11L541;
Y11L841 = CARRY(Y11L841_cout_1);


--Y11_safe_q[27] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X6_Y23_N7
--operation mode is arithmetic

Y11_safe_q[27]_carry_eqn = (!Y11L15 & Y11L141) # (Y11L15 & Y11L241);
Y11_safe_q[27]_lut_out = Y11_safe_q[27] $ Y11_safe_q[27]_carry_eqn;
Y11_safe_q[27]_sload_eqn = (NB1L82 & NB1L75) # (!NB1L82 & Y11_safe_q[27]_lut_out);
Y11_safe_q[27] = DFFEA(Y11_safe_q[27]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L441 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X6_Y23_N7
--operation mode is arithmetic

Y11L441_cout_0 = !Y11L141 # !Y11_safe_q[27];
Y11L441 = CARRY(Y11L441_cout_0);

--Y11L541 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X6_Y23_N7
--operation mode is arithmetic

Y11L541_cout_1 = !Y11L241 # !Y11_safe_q[27];
Y11L541 = CARRY(Y11L541_cout_1);


--Y11_safe_q[26] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X6_Y23_N6
--operation mode is arithmetic

Y11_safe_q[26]_carry_eqn = (!Y11L15 & Y11L831) # (Y11L15 & Y11L931);
Y11_safe_q[26]_lut_out = Y11_safe_q[26] $ !Y11_safe_q[26]_carry_eqn;
Y11_safe_q[26]_sload_eqn = (NB1L82 & NB1L65) # (!NB1L82 & Y11_safe_q[26]_lut_out);
Y11_safe_q[26] = DFFEA(Y11_safe_q[26]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L141 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X6_Y23_N6
--operation mode is arithmetic

Y11L141_cout_0 = Y11_safe_q[26] & !Y11L831;
Y11L141 = CARRY(Y11L141_cout_0);

--Y11L241 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X6_Y23_N6
--operation mode is arithmetic

Y11L241_cout_1 = Y11_safe_q[26] & !Y11L931;
Y11L241 = CARRY(Y11L241_cout_1);


--Y11L36 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~600 at LC_X6_Y22_N2
--operation mode is normal

Y11L36 = !Y11_safe_q[27] & !Y11_safe_q[28] & !Y11_safe_q[29] & !Y11_safe_q[26];


--Y11_safe_q[25] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X6_Y23_N5
--operation mode is arithmetic

Y11_safe_q[25]_carry_eqn = Y11L15;
Y11_safe_q[25]_lut_out = Y11_safe_q[25] $ Y11_safe_q[25]_carry_eqn;
Y11_safe_q[25]_sload_eqn = (NB1L82 & NB1L55) # (!NB1L82 & Y11_safe_q[25]_lut_out);
Y11_safe_q[25] = DFFEA(Y11_safe_q[25]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L831 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]~COUT0 at LC_X6_Y23_N5
--operation mode is arithmetic

Y11L831_cout_0 = !Y11L15 # !Y11_safe_q[25];
Y11L831 = CARRY(Y11L831_cout_0);

--Y11L931 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]~COUT1 at LC_X6_Y23_N5
--operation mode is arithmetic

Y11L931_cout_1 = !Y11L15 # !Y11_safe_q[25];
Y11L931 = CARRY(Y11L931_cout_1);


--Y11_safe_q[24] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X6_Y23_N4
--operation mode is arithmetic

Y11_safe_q[24]_carry_eqn = (!Y11L14 & Y11L431) # (Y11L14 & Y11L531);
Y11_safe_q[24]_lut_out = Y11_safe_q[24] $ !Y11_safe_q[24]_carry_eqn;
Y11_safe_q[24]_sload_eqn = (NB1L82 & NB1L45) # (!NB1L82 & Y11_safe_q[24]_lut_out);
Y11_safe_q[24] = DFFEA(Y11_safe_q[24]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT at LC_X6_Y23_N4
--operation mode is arithmetic

Y11L15 = CARRY(Y11_safe_q[24] & !Y11L531);


--Y11_safe_q[23] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X6_Y23_N3
--operation mode is arithmetic

Y11_safe_q[23]_carry_eqn = (!Y11L14 & Y11L131) # (Y11L14 & Y11L231);
Y11_safe_q[23]_lut_out = Y11_safe_q[23] $ Y11_safe_q[23]_carry_eqn;
Y11_safe_q[23]_sload_eqn = (NB1L82 & NB1L35) # (!NB1L82 & Y11_safe_q[23]_lut_out);
Y11_safe_q[23] = DFFEA(Y11_safe_q[23]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L431 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X6_Y23_N3
--operation mode is arithmetic

Y11L431_cout_0 = !Y11L131 # !Y11_safe_q[23];
Y11L431 = CARRY(Y11L431_cout_0);

--Y11L531 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X6_Y23_N3
--operation mode is arithmetic

Y11L531_cout_1 = !Y11L231 # !Y11_safe_q[23];
Y11L531 = CARRY(Y11L531_cout_1);


--Y11_safe_q[22] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X6_Y23_N2
--operation mode is arithmetic

Y11_safe_q[22]_carry_eqn = (!Y11L14 & Y11L821) # (Y11L14 & Y11L921);
Y11_safe_q[22]_lut_out = Y11_safe_q[22] $ !Y11_safe_q[22]_carry_eqn;
Y11_safe_q[22]_sload_eqn = (NB1L82 & NB1L25) # (!NB1L82 & Y11_safe_q[22]_lut_out);
Y11_safe_q[22] = DFFEA(Y11_safe_q[22]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L131 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X6_Y23_N2
--operation mode is arithmetic

Y11L131_cout_0 = Y11_safe_q[22] & !Y11L821;
Y11L131 = CARRY(Y11L131_cout_0);

--Y11L231 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X6_Y23_N2
--operation mode is arithmetic

Y11L231_cout_1 = Y11_safe_q[22] & !Y11L921;
Y11L231 = CARRY(Y11L231_cout_1);


--Y11L46 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~601 at LC_X7_Y23_N5
--operation mode is normal

Y11L46 = !Y11_safe_q[25] & !Y11_safe_q[24] & !Y11_safe_q[23] & !Y11_safe_q[22];


--Y11_safe_q[21] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X6_Y23_N1
--operation mode is arithmetic

Y11_safe_q[21]_carry_eqn = (!Y11L14 & Y11L521) # (Y11L14 & Y11L621);
Y11_safe_q[21]_lut_out = Y11_safe_q[21] $ Y11_safe_q[21]_carry_eqn;
Y11_safe_q[21]_sload_eqn = (NB1L82 & NB1L15) # (!NB1L82 & Y11_safe_q[21]_lut_out);
Y11_safe_q[21] = DFFEA(Y11_safe_q[21]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L821 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X6_Y23_N1
--operation mode is arithmetic

Y11L821_cout_0 = !Y11L521 # !Y11_safe_q[21];
Y11L821 = CARRY(Y11L821_cout_0);

--Y11L921 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X6_Y23_N1
--operation mode is arithmetic

Y11L921_cout_1 = !Y11L621 # !Y11_safe_q[21];
Y11L921 = CARRY(Y11L921_cout_1);


--Y11_safe_q[20] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X6_Y23_N0
--operation mode is arithmetic

Y11_safe_q[20]_carry_eqn = Y11L14;
Y11_safe_q[20]_lut_out = Y11_safe_q[20] $ !Y11_safe_q[20]_carry_eqn;
Y11_safe_q[20]_sload_eqn = (NB1L82 & NB1L05) # (!NB1L82 & Y11_safe_q[20]_lut_out);
Y11_safe_q[20] = DFFEA(Y11_safe_q[20]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L521 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]~COUT0 at LC_X6_Y23_N0
--operation mode is arithmetic

Y11L521_cout_0 = Y11_safe_q[20] & !Y11L14;
Y11L521 = CARRY(Y11L521_cout_0);

--Y11L621 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]~COUT1 at LC_X6_Y23_N0
--operation mode is arithmetic

Y11L621_cout_1 = Y11_safe_q[20] & !Y11L14;
Y11L621 = CARRY(Y11L621_cout_1);


--Y11_safe_q[19] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X6_Y24_N9
--operation mode is arithmetic

Y11_safe_q[19]_carry_eqn = (!Y11L13 & Y11L121) # (Y11L13 & Y11L221);
Y11_safe_q[19]_lut_out = Y11_safe_q[19] $ Y11_safe_q[19]_carry_eqn;
Y11_safe_q[19]_sload_eqn = (NB1L82 & NB1L94) # (!NB1L82 & Y11_safe_q[19]_lut_out);
Y11_safe_q[19] = DFFEA(Y11_safe_q[19]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT at LC_X6_Y24_N9
--operation mode is arithmetic

Y11L14 = CARRY(!Y11L221 # !Y11_safe_q[19]);


--Y11_safe_q[18] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X6_Y24_N8
--operation mode is arithmetic

Y11_safe_q[18]_carry_eqn = (!Y11L13 & Y11L811) # (Y11L13 & Y11L911);
Y11_safe_q[18]_lut_out = Y11_safe_q[18] $ !Y11_safe_q[18]_carry_eqn;
Y11_safe_q[18]_sload_eqn = (NB1L82 & NB1L84) # (!NB1L82 & Y11_safe_q[18]_lut_out);
Y11_safe_q[18] = DFFEA(Y11_safe_q[18]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L121 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X6_Y24_N8
--operation mode is arithmetic

Y11L121_cout_0 = Y11_safe_q[18] & !Y11L811;
Y11L121 = CARRY(Y11L121_cout_0);

--Y11L221 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X6_Y24_N8
--operation mode is arithmetic

Y11L221_cout_1 = Y11_safe_q[18] & !Y11L911;
Y11L221 = CARRY(Y11L221_cout_1);


--Y11L56 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~602 at LC_X5_Y23_N5
--operation mode is normal

Y11L56 = !Y11_safe_q[19] & !Y11_safe_q[18] & !Y11_safe_q[20] & !Y11_safe_q[21];


--Y11_safe_q[16] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X6_Y24_N6
--operation mode is arithmetic

Y11_safe_q[16]_carry_eqn = (!Y11L13 & Y11L211) # (Y11L13 & Y11L311);
Y11_safe_q[16]_lut_out = Y11_safe_q[16] $ !Y11_safe_q[16]_carry_eqn;
Y11_safe_q[16]_sload_eqn = (NB1L82 & NB1L64) # (!NB1L82 & Y11_safe_q[16]_lut_out);
Y11_safe_q[16] = DFFEA(Y11_safe_q[16]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L511 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X6_Y24_N6
--operation mode is arithmetic

Y11L511_cout_0 = Y11_safe_q[16] & !Y11L211;
Y11L511 = CARRY(Y11L511_cout_0);

--Y11L611 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X6_Y24_N6
--operation mode is arithmetic

Y11L611_cout_1 = Y11_safe_q[16] & !Y11L311;
Y11L611 = CARRY(Y11L611_cout_1);


--Y11_safe_q[14] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X6_Y24_N4
--operation mode is arithmetic

Y11_safe_q[14]_carry_eqn = (!Y11L12 & Y11L801) # (Y11L12 & Y11L901);
Y11_safe_q[14]_lut_out = Y11_safe_q[14] $ !Y11_safe_q[14]_carry_eqn;
Y11_safe_q[14]_sload_eqn = (NB1L82 & NB1L44) # (!NB1L82 & Y11_safe_q[14]_lut_out);
Y11_safe_q[14] = DFFEA(Y11_safe_q[14]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT at LC_X6_Y24_N4
--operation mode is arithmetic

Y11L13 = CARRY(Y11_safe_q[14] & !Y11L901);


--Y11_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X6_Y25_N7
--operation mode is arithmetic

Y11_safe_q[7]_carry_eqn = (!Y11L11 & Y11L98) # (Y11L11 & Y11L09);
Y11_safe_q[7]_lut_out = Y11_safe_q[7] $ Y11_safe_q[7]_carry_eqn;
Y11_safe_q[7]_sload_eqn = (NB1L82 & NB1L73) # (!NB1L82 & Y11_safe_q[7]_lut_out);
Y11_safe_q[7] = DFFEA(Y11_safe_q[7]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L29 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X6_Y25_N7
--operation mode is arithmetic

Y11L29_cout_0 = !Y11L98 # !Y11_safe_q[7];
Y11L29 = CARRY(Y11L29_cout_0);

--Y11L39 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X6_Y25_N7
--operation mode is arithmetic

Y11L39_cout_1 = !Y11L09 # !Y11_safe_q[7];
Y11L39 = CARRY(Y11L39_cout_1);


--Y11_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X6_Y25_N6
--operation mode is arithmetic

Y11_safe_q[6]_carry_eqn = (!Y11L11 & Y11L68) # (Y11L11 & Y11L78);
Y11_safe_q[6]_lut_out = Y11_safe_q[6] $ !Y11_safe_q[6]_carry_eqn;
Y11_safe_q[6]_sload_eqn = (NB1L82 & NB1L63) # (!NB1L82 & Y11_safe_q[6]_lut_out);
Y11_safe_q[6] = DFFEA(Y11_safe_q[6]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L98 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X6_Y25_N6
--operation mode is arithmetic

Y11L98_cout_0 = Y11_safe_q[6] & !Y11L68;
Y11L98 = CARRY(Y11L98_cout_0);

--Y11L09 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X6_Y25_N6
--operation mode is arithmetic

Y11L09_cout_1 = Y11_safe_q[6] & !Y11L78;
Y11L09 = CARRY(Y11L09_cout_1);


--Y11L66 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~603 at LC_X7_Y24_N5
--operation mode is normal

Y11L66 = !Y11_safe_q[7] & !Y11_safe_q[16] & !Y11_safe_q[6] & !Y11_safe_q[14];


--Y11L76 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~604 at LC_X7_Y23_N6
--operation mode is normal

Y11L76 = Y11L56 & Y11L66 & Y11L46 & Y11L36;


--Y11_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X6_Y25_N4
--operation mode is arithmetic

Y11_safe_q[4]_lut_out = Y11_safe_q[4] $ !Y11L28;
Y11_safe_q[4]_sload_eqn = (NB1L82 & NB1L43) # (!NB1L82 & Y11_safe_q[4]_lut_out);
Y11_safe_q[4] = DFFEA(Y11_safe_q[4]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X6_Y25_N4
--operation mode is arithmetic

Y11L11 = CARRY(Y11_safe_q[4] & !Y11L38);


--Y11_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X6_Y25_N3
--operation mode is arithmetic

Y11_safe_q[3]_lut_out = Y11_safe_q[3] $ Y11L97;
Y11_safe_q[3]_sload_eqn = (NB1L82 & NB1L33) # (!NB1L82 & Y11_safe_q[3]_lut_out);
Y11_safe_q[3] = DFFEA(Y11_safe_q[3]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L28 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X6_Y25_N3
--operation mode is arithmetic

Y11L28_cout_0 = !Y11L97 # !Y11_safe_q[3];
Y11L28 = CARRY(Y11L28_cout_0);

--Y11L38 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X6_Y25_N3
--operation mode is arithmetic

Y11L38_cout_1 = !Y11L08 # !Y11_safe_q[3];
Y11L38 = CARRY(Y11L38_cout_1);


--Y11_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X6_Y25_N2
--operation mode is arithmetic

Y11_safe_q[2]_lut_out = Y11_safe_q[2] $ !Y11L67;
Y11_safe_q[2]_sload_eqn = (NB1L82 & NB1L23) # (!NB1L82 & Y11_safe_q[2]_lut_out);
Y11_safe_q[2] = DFFEA(Y11_safe_q[2]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L97 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X6_Y25_N2
--operation mode is arithmetic

Y11L97_cout_0 = Y11_safe_q[2] & !Y11L67;
Y11L97 = CARRY(Y11L97_cout_0);

--Y11L08 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X6_Y25_N2
--operation mode is arithmetic

Y11L08_cout_1 = Y11_safe_q[2] & !Y11L77;
Y11L08 = CARRY(Y11L08_cout_1);


--Y11_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X6_Y25_N1
--operation mode is arithmetic

Y11_safe_q[1]_lut_out = Y11_safe_q[1] $ Y11L37;
Y11_safe_q[1]_sload_eqn = (NB1L82 & NB1L13) # (!NB1L82 & Y11_safe_q[1]_lut_out);
Y11_safe_q[1] = DFFEA(Y11_safe_q[1]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L67 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X6_Y25_N1
--operation mode is arithmetic

Y11L67_cout_0 = !Y11L37 # !Y11_safe_q[1];
Y11L67 = CARRY(Y11L67_cout_0);

--Y11L77 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X6_Y25_N1
--operation mode is arithmetic

Y11L77_cout_1 = !Y11L47 # !Y11_safe_q[1];
Y11L77 = CARRY(Y11L77_cout_1);


--Y11L86 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~605 at LC_X7_Y25_N5
--operation mode is normal

Y11L86 = !Y11_safe_q[1] & !Y11_safe_q[4] & !Y11_safe_q[3] & !Y11_safe_q[2];


--Y11_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X6_Y25_N0
--operation mode is arithmetic

Y11_safe_q[0]_lut_out = !Y11_safe_q[0];
Y11_safe_q[0]_sload_eqn = (NB1L82 & NB1L03) # (!NB1L82 & Y11_safe_q[0]_lut_out);
Y11_safe_q[0] = DFFEA(Y11_safe_q[0]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );

--Y11L37 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X6_Y25_N0
--operation mode is arithmetic

Y11L37_cout_0 = Y11_safe_q[0];
Y11L37 = CARRY(Y11L37_cout_0);

--Y11L47 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X6_Y25_N0
--operation mode is arithmetic

Y11L47_cout_1 = Y11_safe_q[0];
Y11L47 = CARRY(Y11L47_cout_1);


--Y11L96 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~606 at LC_X7_Y25_N2
--operation mode is normal

Y11L96 = Y11L86 & Y11L76 & !Y11_safe_q[0];


--CB1L69 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~1 at LC_X7_Y23_N9
--operation mode is normal

CB1L69 = CB1L001 # Y11_safe_q[5] # CB1L99 # !Y11L96;


--A1L6 is altera_internal_jtag~TDO at ELA_X0_Y15_N0
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);

--A1L7 is altera_internal_jtag~TMSUTAP at ELA_X0_Y15_N0
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);

--A1L5 is altera_internal_jtag~TCKUTAP at ELA_X0_Y15_N0
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);

--altera_internal_jtag is altera_internal_jtag at ELA_X0_Y15_N0
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);


--GB5_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[1] at LC_X17_Y23_N9
--operation mode is normal

GB5_reg[1]_lut_out = KB1L3Q & GB5L31 & LB1L611Q # !KB1L3Q & GB5_reg[2];
GB5_reg[1] = DFFEA(GB5_reg[1]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--KB1L3Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~21 at LC_X17_Y16_N7
--operation mode is normal

KB1L3Q_lut_out = !KB1L2Q & JB1L5Q;
KB1L3Q = DFFEA(KB1L3Q_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--KB1_tx_clk is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|tx_clk at LC_X13_Y17_N6
--operation mode is normal

KB1_tx_clk_lut_out = L01_count[1] & L01_count[0] & L01_count[2];
KB1_tx_clk = DFFEA(KB1_tx_clk_lut_out, GLOBAL(RB1__clk2), VCC, , , , );


--KB1L2Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~20 at LC_X17_Y16_N3
--operation mode is normal

KB1L2Q_lut_out = KB1L2Q & (!KB1L1 # !KB1L4Q) # !KB1L2Q & JB1L5Q & (!KB1L1 # !KB1L4Q);
KB1L2Q = DFFEA(KB1L2Q_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--L11_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[3] at LC_X17_Y16_N0
--operation mode is normal

L11_count[3]_lut_out = KB1L4Q & (L11_count[3] # L11_count[2] & L11L1);
L11_count[3] = DFFEA(L11_count[3]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--L11_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[0] at LC_X17_Y16_N8
--operation mode is normal

L11_count[0]_lut_out = !L11L7 & KB1L4Q & !L11_count[0];
L11_count[0] = DFFEA(L11_count[0]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--L11_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[2] at LC_X17_Y16_N4
--operation mode is normal

L11_count[2]_lut_out = KB1L4Q & !L11L7 & (L11_count[2] $ L11L1);
L11_count[2] = DFFEA(L11_count[2]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--L11_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[1] at LC_X17_Y16_N9
--operation mode is normal

L11_count[1]_lut_out = KB1L4Q & (L11L7 # L11_count[0] $ L11_count[1]);
L11_count[1] = DFFEA(L11_count[1]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , , , );


--KB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|next_state.idle~17 at LC_X17_Y16_N2
--operation mode is normal

KB1L1 = L11_count[0] & L11_count[3] & !L11_count[1] & !L11_count[2];


--S1_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X37_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 14, Port B Depth: 64, Port B Width: 14
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[13] = S1_q_b[13]_PORT_B_data_out[0];

--S1_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[0] = S1_q_b[13]_PORT_B_data_out[13];

--S1_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[1] = S1_q_b[13]_PORT_B_data_out[12];

--S1_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[2] = S1_q_b[13]_PORT_B_data_out[11];

--S1_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[3] = S1_q_b[13]_PORT_B_data_out[10];

--S1_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[4] = S1_q_b[13]_PORT_B_data_out[9];

--S1_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[5] = S1_q_b[13]_PORT_B_data_out[8];

--S1_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[6] = S1_q_b[13]_PORT_B_data_out[7];

--S1_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[7] = S1_q_b[13]_PORT_B_data_out[6];

--S1_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[8] = S1_q_b[13]_PORT_B_data_out[5];

--S1_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[9] = S1_q_b[13]_PORT_B_data_out[4];

--S1_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[10] = S1_q_b[13]_PORT_B_data_out[3];

--S1_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[11] = S1_q_b[13]_PORT_B_data_out[2];

--S1_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X37_Y21
S1_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[12] = S1_q_b[13]_PORT_B_data_out[1];


--S3_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X37_Y19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 14, Port B Depth: 64, Port B Width: 14
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[13] = S3_q_b[13]_PORT_B_data_out[0];

--S3_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[0] = S3_q_b[13]_PORT_B_data_out[13];

--S3_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[1] = S3_q_b[13]_PORT_B_data_out[12];

--S3_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[2] = S3_q_b[13]_PORT_B_data_out[11];

--S3_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[3] = S3_q_b[13]_PORT_B_data_out[10];

--S3_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[4] = S3_q_b[13]_PORT_B_data_out[9];

--S3_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[5] = S3_q_b[13]_PORT_B_data_out[8];

--S3_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[6] = S3_q_b[13]_PORT_B_data_out[7];

--S3_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[7] = S3_q_b[13]_PORT_B_data_out[6];

--S3_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[8] = S3_q_b[13]_PORT_B_data_out[5];

--S3_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[9] = S3_q_b[13]_PORT_B_data_out[4];

--S3_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[10] = S3_q_b[13]_PORT_B_data_out[3];

--S3_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[11] = S3_q_b[13]_PORT_B_data_out[2];

--S3_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X37_Y19
S3_q_b[13]_PORT_A_data_in = BUS(CB1L27, CB1L17, CB1L07, CB1L96, CB1L86, CB1L76, CB1L66, CB1L56, CB1L46, CB1L36, CB1L26, CB1L16, CB1L06, CB1L95);
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = GLOBAL(RB1__clk1);
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[12] = S3_q_b[13]_PORT_B_data_out[1];


--H1L46Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~21 at LC_X34_Y16_N4
--operation mode is normal

H1L46Q_lut_out = H1L07 # H1L76Q & (H1_mux_en # !H1_frame_aligned_reg);
H1L46Q = DFFEA(H1L46Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--H1L34 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~0 at LC_X36_Y17_N4
--operation mode is normal

H1L34 = H1L46Q # H1L56Q;


--H1L66Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~23 at LC_X34_Y16_N8
--operation mode is normal

H1L66Q_lut_out = H1L56Q # H1L66Q & PB1L551;
H1L66Q = DFFEA(H1L66Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--H1L44 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~1 at LC_X36_Y18_N2
--operation mode is normal

H1L44 = H1L66Q # H1L76Q;


--RB1__clk0 is ac_pll:pll0|altpll:altpll_component|_clk0 at PLL_5
RB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--RB1__clk1 is ac_pll:pll0|altpll:altpll_component|_clk1 at PLL_5
RB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--RB1__clk2 is ac_pll:pll0|altpll:altpll_component|_clk2 at PLL_5
RB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--J1L2Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~21 at LC_X36_Y19_N3
--operation mode is normal

J1L2Q_lut_out = J1L2Q & (CB1L39Q # J1L8 & J1L4) # !J1L2Q & J1L8 & J1L4;
J1L2Q = DFFEA(J1L2Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--CB1L39Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21 at LC_X40_Y21_N3
--operation mode is normal

CB1L39Q_lut_out = A1L492 & !CB1L29Q & C1L5Q # !A1L492 & (CB1L19 # !CB1L29Q & C1L5Q);
CB1L39Q = DFFEA(CB1L39Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K41_reg_o[16] is dispatch:cmd0|reg:cmd1|reg_o[16] at LC_X41_Y24_N2
--operation mode is normal

K41_reg_o[16]_lut_out = AB1L781Q & K02_reg_o[16];
K41_reg_o[16] = DFFEA(K41_reg_o[16]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[18] is dispatch:cmd0|reg:cmd1|reg_o[18] at LC_X41_Y22_N7
--operation mode is normal

K41_reg_o[18]_lut_out = AB1L781Q & K02_reg_o[18];
K41_reg_o[18] = DFFEA(K41_reg_o[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--A1L682 is reduce_nor~594 at LC_X41_Y24_N8
--operation mode is normal

A1L682 = K41_reg_o[16] & !K41_reg_o[18] & CB1L39Q;


--K41_reg_o[22] is dispatch:cmd0|reg:cmd1|reg_o[22] at LC_X40_Y21_N9
--operation mode is normal

K41_reg_o[22]_lut_out = AB1L781Q & K02_reg_o[22];
K41_reg_o[22] = DFFEA(K41_reg_o[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[19] is dispatch:cmd0|reg:cmd1|reg_o[19] at LC_X40_Y21_N7
--operation mode is normal

K41_reg_o[19]_lut_out = AB1L781Q & K02_reg_o[19];
K41_reg_o[19] = DFFEA(K41_reg_o[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[23] is dispatch:cmd0|reg:cmd1|reg_o[23] at LC_X40_Y21_N8
--operation mode is normal

K41_reg_o[23]_lut_out = AB1L781Q & K02_reg_o[23];
K41_reg_o[23] = DFFEA(K41_reg_o[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--A1L782 is reduce_nor~595 at LC_X40_Y21_N1
--operation mode is normal

A1L782 = !K41_reg_o[22] & !K41_reg_o[19] & !K41_reg_o[23] # !CB1L39Q;


--K41_reg_o[20] is dispatch:cmd0|reg:cmd1|reg_o[20] at LC_X40_Y21_N4
--operation mode is normal

K41_reg_o[20]_lut_out = K02_reg_o[20] & AB1L781Q;
K41_reg_o[20] = DFFEA(K41_reg_o[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L6 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[4]~11 at LC_X41_Y22_N3
--operation mode is normal

CB1L6 = K41_reg_o[20] & CB1L39Q;


--K41_reg_o[21] is dispatch:cmd0|reg:cmd1|reg_o[21] at LC_X40_Y21_N6
--operation mode is normal

K41_reg_o[21]_lut_out = AB1L781Q & K02_reg_o[21];
K41_reg_o[21] = DFFEA(K41_reg_o[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[5]~10 at LC_X41_Y22_N1
--operation mode is normal

CB1L7 = CB1L39Q & K41_reg_o[21];


--K41_reg_o[17] is dispatch:cmd0|reg:cmd1|reg_o[17] at LC_X41_Y22_N9
--operation mode is normal

K41_reg_o[17]_lut_out = AB1L781Q & K02_reg_o[17];
K41_reg_o[17] = DFFEA(K41_reg_o[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L3 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~14 at LC_X40_Y22_N2
--operation mode is normal

CB1L3 = K41_reg_o[17] & CB1L39Q;


--J1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|row_order_wren~4 at LC_X34_Y23_N5
--operation mode is normal

J1L01 = !CB1L3 & A1L682 & J1L2Q & A1L082;


--SB1_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] at LC_X7_Y19_N8
--operation mode is normal

SB1_Q[2] = AMPP_FUNCTION(!A1L5, SB3_Q[0], SB6_Q[2], SB2_Q[2], !G1L2, G1L91);


--V1L35 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1 at LC_X9_Y20_N2
--operation mode is normal

V1L35 = AMPP_FUNCTION(SB1_Q[2]);

--V1_ram_rom_incr_write_addr_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_write_addr_reg at LC_X9_Y20_N2
--operation mode is normal

V1_ram_rom_incr_write_addr_reg = AMPP_FUNCTION(!A1L5, V1_ram_rom_load_read_data, VCC, GND);


--DB1_q_b[0] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0] at M4K_X37_Y20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[0] = DB1_q_b[0]_PORT_B_data_out[0];

--DB1_q_b[31] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[31] = DB1_q_b[0]_PORT_B_data_out[31];

--DB1_q_b[14] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[14] = DB1_q_b[0]_PORT_B_data_out[30];

--DB1_q_b[15] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[15] = DB1_q_b[0]_PORT_B_data_out[29];

--DB1_q_b[16] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[16] = DB1_q_b[0]_PORT_B_data_out[28];

--DB1_q_b[17] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[17] = DB1_q_b[0]_PORT_B_data_out[27];

--DB1_q_b[18] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[18] = DB1_q_b[0]_PORT_B_data_out[26];

--DB1_q_b[19] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[19] = DB1_q_b[0]_PORT_B_data_out[25];

--DB1_q_b[20] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[20] = DB1_q_b[0]_PORT_B_data_out[24];

--DB1_q_b[21] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[21] = DB1_q_b[0]_PORT_B_data_out[23];

--DB1_q_b[22] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[22] = DB1_q_b[0]_PORT_B_data_out[22];

--DB1_q_b[23] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[23] = DB1_q_b[0]_PORT_B_data_out[21];

--DB1_q_b[24] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[24] = DB1_q_b[0]_PORT_B_data_out[20];

--DB1_q_b[25] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[25] = DB1_q_b[0]_PORT_B_data_out[19];

--DB1_q_b[26] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[26] = DB1_q_b[0]_PORT_B_data_out[18];

--DB1_q_b[27] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[27] = DB1_q_b[0]_PORT_B_data_out[17];

--DB1_q_b[28] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[28] = DB1_q_b[0]_PORT_B_data_out[16];

--DB1_q_b[29] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[29] = DB1_q_b[0]_PORT_B_data_out[15];

--DB1_q_b[30] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[30] = DB1_q_b[0]_PORT_B_data_out[14];

--DB1_q_b[6] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[6] = DB1_q_b[0]_PORT_B_data_out[13];

--DB1_q_b[7] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[7] = DB1_q_b[0]_PORT_B_data_out[12];

--DB1_q_b[8] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[8] = DB1_q_b[0]_PORT_B_data_out[11];

--DB1_q_b[9] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[9] = DB1_q_b[0]_PORT_B_data_out[10];

--DB1_q_b[10] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[10] = DB1_q_b[0]_PORT_B_data_out[9];

--DB1_q_b[11] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[11] = DB1_q_b[0]_PORT_B_data_out[8];

--DB1_q_b[12] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[12] = DB1_q_b[0]_PORT_B_data_out[7];

--DB1_q_b[13] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[13] = DB1_q_b[0]_PORT_B_data_out[6];

--DB1_q_b[4] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[4] = DB1_q_b[0]_PORT_B_data_out[5];

--DB1_q_b[5] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[5] = DB1_q_b[0]_PORT_B_data_out[4];

--DB1_q_b[3] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[3] = DB1_q_b[0]_PORT_B_data_out[3];

--DB1_q_b[2] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[2] = DB1_q_b[0]_PORT_B_data_out[2];

--DB1_q_b[1] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1] at M4K_X37_Y20
DB1_q_b[0]_PORT_A_data_in = BUS(AB1L101, AB1L201, AB1L301, AB1L401, AB1L601, AB1L501, AB1L411, AB1L311, AB1L211, AB1L111, AB1L011, AB1L901, AB1L801, AB1L701, AB1L131, AB1L031, AB1L921, AB1L821, AB1L721, AB1L621, AB1L521, AB1L421, AB1L321, AB1L221, AB1L121, AB1L021, AB1L911, AB1L811, AB1L711, AB1L611, AB1L511, AB1L231);
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L59, AB1L69, AB1L79, AB1L89, AB1L99, AB1L001);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L35, CB1L45, CB1L55, CB1L65, CB1L75, CB1L85);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L581Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = GLOBAL(RB1__clk1);
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[1] = DB1_q_b[0]_PORT_B_data_out[1];


--CB1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[0]~34 at LC_X39_Y21_N0
--operation mode is normal

CB1L95 = DB1_q_b[0] & CB1L39Q;

--K13_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0] at LC_X39_Y21_N0
--operation mode is normal

K13_reg_o[0] = DFFEA(CB1L95, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--Y01_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X27_Y22_N4
--operation mode is arithmetic

Y01_safe_q[0]_lut_out = !Y01_safe_q[0];
Y01_safe_q[0]_reg_input = !L21L1 & Y01_safe_q[0]_lut_out;
Y01_safe_q[0] = DFFEA(Y01_safe_q[0]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X27_Y22_N4
--operation mode is arithmetic

Y01L3 = CARRY(Y01_safe_q[0]);


--CB1L712 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[0]~32 at LC_X31_Y21_N8
--operation mode is normal

CB1L712 = CB1L39Q & Y01_safe_q[0];


--Y01_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X27_Y22_N5
--operation mode is arithmetic

Y01_safe_q[1]_carry_eqn = Y01L3;
Y01_safe_q[1]_lut_out = Y01_safe_q[1] $ Y01_safe_q[1]_carry_eqn;
Y01_safe_q[1]_reg_input = !L21L1 & Y01_safe_q[1]_lut_out;
Y01_safe_q[1] = DFFEA(Y01_safe_q[1]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L03 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X27_Y22_N5
--operation mode is arithmetic

Y01L03_cout_0 = !Y01L3 # !Y01_safe_q[1];
Y01L03 = CARRY(Y01L03_cout_0);

--Y01L13 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X27_Y22_N5
--operation mode is arithmetic

Y01L13_cout_1 = !Y01L3 # !Y01_safe_q[1];
Y01L13 = CARRY(Y01L13_cout_1);


--CB1L812 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[1]~33 at LC_X31_Y22_N4
--operation mode is normal

CB1L812 = Y01_safe_q[1] & CB1L39Q;


--Y01_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X27_Y22_N6
--operation mode is arithmetic

Y01_safe_q[2]_carry_eqn = (!Y01L3 & Y01L03) # (Y01L3 & Y01L13);
Y01_safe_q[2]_lut_out = Y01_safe_q[2] $ !Y01_safe_q[2]_carry_eqn;
Y01_safe_q[2]_reg_input = !L21L1 & Y01_safe_q[2]_lut_out;
Y01_safe_q[2] = DFFEA(Y01_safe_q[2]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L33 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X27_Y22_N6
--operation mode is arithmetic

Y01L33_cout_0 = Y01_safe_q[2] & !Y01L03;
Y01L33 = CARRY(Y01L33_cout_0);

--Y01L43 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X27_Y22_N6
--operation mode is arithmetic

Y01L43_cout_1 = Y01_safe_q[2] & !Y01L13;
Y01L43 = CARRY(Y01L43_cout_1);


--CB1L912 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[2]~34 at LC_X32_Y22_N0
--operation mode is normal

CB1L912 = Y01_safe_q[2] & CB1L39Q;


--Y01_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X27_Y22_N7
--operation mode is arithmetic

Y01_safe_q[3]_carry_eqn = (!Y01L3 & Y01L33) # (Y01L3 & Y01L43);
Y01_safe_q[3]_lut_out = Y01_safe_q[3] $ Y01_safe_q[3]_carry_eqn;
Y01_safe_q[3]_reg_input = !L21L1 & Y01_safe_q[3]_lut_out;
Y01_safe_q[3] = DFFEA(Y01_safe_q[3]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L63 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X27_Y22_N7
--operation mode is arithmetic

Y01L63_cout_0 = !Y01L33 # !Y01_safe_q[3];
Y01L63 = CARRY(Y01L63_cout_0);

--Y01L73 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X27_Y22_N7
--operation mode is arithmetic

Y01L73_cout_1 = !Y01L43 # !Y01_safe_q[3];
Y01L73 = CARRY(Y01L73_cout_1);


--CB1L022 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[3]~35 at LC_X30_Y22_N8
--operation mode is normal

CB1L022 = Y01_safe_q[3] & CB1L39Q;


--Y01_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X27_Y22_N8
--operation mode is arithmetic

Y01_safe_q[4]_carry_eqn = (!Y01L3 & Y01L63) # (Y01L3 & Y01L73);
Y01_safe_q[4]_lut_out = Y01_safe_q[4] $ !Y01_safe_q[4]_carry_eqn;
Y01_safe_q[4]_reg_input = !L21L1 & Y01_safe_q[4]_lut_out;
Y01_safe_q[4] = DFFEA(Y01_safe_q[4]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L93 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X27_Y22_N8
--operation mode is arithmetic

Y01L93_cout_0 = Y01_safe_q[4] & !Y01L63;
Y01L93 = CARRY(Y01L93_cout_0);

--Y01L04 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X27_Y22_N8
--operation mode is arithmetic

Y01L04_cout_1 = Y01_safe_q[4] & !Y01L73;
Y01L04 = CARRY(Y01L04_cout_1);


--CB1L122 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[4]~36 at LC_X29_Y21_N2
--operation mode is normal

CB1L122 = CB1L39Q & Y01_safe_q[4];


--Y01_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X27_Y22_N9
--operation mode is arithmetic

Y01_safe_q[5]_carry_eqn = (!Y01L3 & Y01L93) # (Y01L3 & Y01L04);
Y01_safe_q[5]_lut_out = Y01_safe_q[5] $ Y01_safe_q[5]_carry_eqn;
Y01_safe_q[5]_reg_input = !L21L1 & Y01_safe_q[5]_lut_out;
Y01_safe_q[5] = DFFEA(Y01_safe_q[5]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L31 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X27_Y22_N9
--operation mode is arithmetic

Y01L31 = CARRY(!Y01L04 # !Y01_safe_q[5]);


--CB1L222 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[5]~37 at LC_X31_Y22_N1
--operation mode is normal

CB1L222 = Y01_safe_q[5] & CB1L39Q;


--V1_ram_rom_data_reg[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at LC_X14_Y20_N0
--operation mode is normal

V1_ram_rom_data_reg[0] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[0], U1_q_b[0], V1_ram_rom_data_reg[1], VCC, V1L9);


--Y1_safe_q[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X9_Y19_N2
--operation mode is arithmetic

Y1_safe_q[0] = AMPP_FUNCTION(!A1L5, Y1_safe_q[0], V1L31, !SB1_Q[0], V1_ram_rom_incr_addr);

--Y1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X9_Y19_N2
--operation mode is arithmetic

Y1L51 = AMPP_FUNCTION(Y1_safe_q[0]);

--Y1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X9_Y19_N2
--operation mode is arithmetic

Y1L61 = AMPP_FUNCTION(Y1_safe_q[0]);


--Y1_safe_q[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X9_Y19_N3
--operation mode is arithmetic

Y1_safe_q[1] = AMPP_FUNCTION(!A1L5, Y1_safe_q[1], V1L41, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L51, Y1L61);

--Y1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X9_Y19_N3
--operation mode is arithmetic

Y1L81 = AMPP_FUNCTION(Y1_safe_q[1], Y1L51);

--Y1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X9_Y19_N3
--operation mode is arithmetic

Y1L91 = AMPP_FUNCTION(Y1_safe_q[1], Y1L61);


--Y1_safe_q[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X9_Y19_N4
--operation mode is arithmetic

Y1_safe_q[2] = AMPP_FUNCTION(!A1L5, Y1_safe_q[2], V1L51, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L81, Y1L91);

--Y1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT at LC_X9_Y19_N4
--operation mode is arithmetic

Y1L7 = AMPP_FUNCTION(Y1_safe_q[2], Y1L81, Y1L91);


--Y1_safe_q[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X9_Y19_N5
--operation mode is arithmetic

Y1_safe_q[3] = AMPP_FUNCTION(!A1L5, Y1_safe_q[3], V1L61, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L7);

--Y1L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X9_Y19_N5
--operation mode is arithmetic

Y1L22 = AMPP_FUNCTION(Y1_safe_q[3]);

--Y1L32 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X9_Y19_N5
--operation mode is arithmetic

Y1L32 = AMPP_FUNCTION(Y1_safe_q[3]);


--Y1_safe_q[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X9_Y19_N6
--operation mode is arithmetic

Y1_safe_q[4] = AMPP_FUNCTION(!A1L5, Y1_safe_q[4], V1L71, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L7, Y1L22, Y1L32);

--Y1L52 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X9_Y19_N6
--operation mode is arithmetic

Y1L52 = AMPP_FUNCTION(Y1_safe_q[4], Y1L22);

--Y1L62 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X9_Y19_N6
--operation mode is arithmetic

Y1L62 = AMPP_FUNCTION(Y1_safe_q[4], Y1L32);


--Y1_safe_q[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X9_Y19_N7
--operation mode is normal

Y1_safe_q[5] = AMPP_FUNCTION(!A1L5, Y1_safe_q[5], V1L81, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L7, Y1L52, Y1L62);


--CB1L06 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]~35 at LC_X39_Y21_N7
--operation mode is normal

CB1L06 = DB1_q_b[1] & CB1L39Q;

--K13_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[1] at LC_X39_Y21_N7
--operation mode is normal

K13_reg_o[1] = DFFEA(CB1L06, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--V1_ram_rom_data_reg[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at LC_X14_Y21_N4
--operation mode is normal

V1_ram_rom_data_reg[1] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[1], U1_q_b[1], V1L01, VCC, V1L9);


--CB1L16 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[2]~36 at LC_X39_Y20_N9
--operation mode is normal

CB1L16 = CB1L39Q & DB1_q_b[2];

--K13_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2] at LC_X39_Y20_N9
--operation mode is normal

K13_reg_o[2] = DFFEA(CB1L16, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--V1_ram_rom_data_reg[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at LC_X14_Y21_N3
--operation mode is normal

V1_ram_rom_data_reg[2] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], U1_q_b[2], V1L01, VCC, V1L9);


--CB1L26 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[3]~37 at LC_X39_Y20_N7
--operation mode is normal

CB1L26 = CB1L39Q & DB1_q_b[3];

--K13_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3] at LC_X39_Y20_N7
--operation mode is normal

K13_reg_o[3] = DFFEA(CB1L26, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--V1_ram_rom_data_reg[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at LC_X14_Y21_N0
--operation mode is normal

V1_ram_rom_data_reg[3] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[4], U1_q_b[3], V1_ram_rom_data_reg[3], VCC, V1L9);


--PB1L711Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20 at LC_X36_Y8_N4
--operation mode is normal

PB1L711Q_lut_out = lvds_sync # PB1L711Q;
PB1L711Q = DFFEA(PB1L711Q_lut_out, GLOBAL(RB1__clk0), !QB1_resync_req_o, , , , );


--Y31_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X36_Y16_N2
--operation mode is arithmetic

Y31_safe_q[1]_lut_out = Y31_safe_q[1] $ Y31L51;
Y31_safe_q[1]_reg_input = !PB1L831 & Y31_safe_q[1]_lut_out;
Y31_safe_q[1] = DFFEA(Y31_safe_q[1]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y31L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X36_Y16_N2
--operation mode is arithmetic

Y31L81_cout_0 = !Y31L51 # !Y31_safe_q[1];
Y31L81 = CARRY(Y31L81_cout_0);

--Y31L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X36_Y16_N2
--operation mode is arithmetic

Y31L91_cout_1 = !Y31L61 # !Y31_safe_q[1];
Y31L91 = CARRY(Y31L91_cout_1);


--Y31_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X36_Y16_N1
--operation mode is arithmetic

Y31_safe_q[0]_lut_out = !Y31_safe_q[0];
Y31_safe_q[0]_reg_input = !PB1L831 & Y31_safe_q[0]_lut_out;
Y31_safe_q[0] = DFFEA(Y31_safe_q[0]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y31L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X36_Y16_N1
--operation mode is arithmetic

Y31L51_cout_0 = Y31_safe_q[0];
Y31L51 = CARRY(Y31L51_cout_0);

--Y31L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X36_Y16_N1
--operation mode is arithmetic

Y31L61_cout_1 = Y31_safe_q[0];
Y31L61 = CARRY(Y31L61_cout_1);


--Y31_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X36_Y16_N6
--operation mode is normal

Y31_safe_q[5]_carry_eqn = (!Y31L9 & Y31L72) # (Y31L9 & Y31L82);
Y31_safe_q[5]_lut_out = Y31_safe_q[5]_carry_eqn $ Y31_safe_q[5];
Y31_safe_q[5]_reg_input = !PB1L831 & Y31_safe_q[5]_lut_out;
Y31_safe_q[5] = DFFEA(Y31_safe_q[5]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );


--Y31_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X36_Y16_N5
--operation mode is arithmetic

Y31_safe_q[4]_carry_eqn = (!Y31L9 & GND) # (Y31L9 & VCC);
Y31_safe_q[4]_lut_out = Y31_safe_q[4] $ !Y31_safe_q[4]_carry_eqn;
Y31_safe_q[4]_reg_input = !PB1L831 & Y31_safe_q[4]_lut_out;
Y31_safe_q[4] = DFFEA(Y31_safe_q[4]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y31L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X36_Y16_N5
--operation mode is arithmetic

Y31L72_cout_0 = Y31_safe_q[4] & !Y31L9;
Y31L72 = CARRY(Y31L72_cout_0);

--Y31L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X36_Y16_N5
--operation mode is arithmetic

Y31L82_cout_1 = Y31_safe_q[4] & !Y31L9;
Y31L82 = CARRY(Y31L82_cout_1);


--Y31_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X36_Y16_N4
--operation mode is arithmetic

Y31_safe_q[3]_lut_out = Y31_safe_q[3] $ Y31L12;
Y31_safe_q[3]_reg_input = !PB1L831 & Y31_safe_q[3]_lut_out;
Y31_safe_q[3] = DFFEA(Y31_safe_q[3]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y31L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT at LC_X36_Y16_N4
--operation mode is arithmetic

Y31L9 = Y31L42;


--Y31_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X36_Y16_N3
--operation mode is arithmetic

Y31_safe_q[2]_lut_out = Y31_safe_q[2] $ !Y31L81;
Y31_safe_q[2]_reg_input = !PB1L831 & Y31_safe_q[2]_lut_out;
Y31_safe_q[2] = DFFEA(Y31_safe_q[2]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y31L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X36_Y16_N3
--operation mode is arithmetic

Y31L12_cout_0 = Y31_safe_q[2] & !Y31L81;
Y31L12 = CARRY(Y31L12_cout_0);

--Y31L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X36_Y16_N3
--operation mode is arithmetic

Y31L22_cout_1 = Y31_safe_q[2] & !Y31L91;
Y31L22 = CARRY(Y31L22_cout_1);


--PB1L731 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~294 at LC_X36_Y16_N7
--operation mode is normal

PB1L731 = Y31_safe_q[2] & Y31_safe_q[5] & Y31_safe_q[4] & Y31_safe_q[3];


--PB1L641 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~267 at LC_X36_Y15_N6
--operation mode is normal

PB1L641 = PB1L711Q & (!Y31_safe_q[0] # !PB1L731 # !Y31_safe_q[1]);


--PB1L111 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~35 at LC_X35_Y16_N5
--operation mode is normal

PB1L111_carry_eqn = PB1L011;
PB1L111 = PB1L111_carry_eqn $ !K72_reg_o[31];


--PB1L631 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~248 at LC_X34_Y19_N7
--operation mode is normal

PB1L631_carry_eqn = (!PB1L621 & PB1L431) # (PB1L621 & PB1L531);
PB1L631 = Y31_safe_q[5] & PB1L631_carry_eqn & PB1L91 # !Y31_safe_q[5] & (PB1L631_carry_eqn # PB1L91);


--PB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~10 at LC_X35_Y18_N0
--operation mode is arithmetic

PB1L12_carry_eqn = PB1L02;
PB1L12 = K72_reg_o[6] $ PB1L12_carry_eqn;

--PB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~10COUT0 at LC_X35_Y18_N0
--operation mode is arithmetic

PB1L32_cout_0 = K72_reg_o[6] # !PB1L02;
PB1L32 = CARRY(PB1L32_cout_0);

--PB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~10COUT1 at LC_X35_Y18_N0
--operation mode is arithmetic

PB1L42_cout_1 = K72_reg_o[6] # !PB1L02;
PB1L42 = CARRY(PB1L42_cout_1);


--PB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~11 at LC_X35_Y18_N1
--operation mode is arithmetic

PB1L52_carry_eqn = (!PB1L02 & PB1L32) # (PB1L02 & PB1L42);
PB1L52 = K72_reg_o[7] $ !PB1L52_carry_eqn;

--PB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~11COUT0 at LC_X35_Y18_N1
--operation mode is arithmetic

PB1L72_cout_0 = !K72_reg_o[7] & !PB1L32;
PB1L72 = CARRY(PB1L72_cout_0);

--PB1L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~11COUT1 at LC_X35_Y18_N1
--operation mode is arithmetic

PB1L82_cout_1 = !K72_reg_o[7] & !PB1L42;
PB1L82 = CARRY(PB1L82_cout_1);


--PB1L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~12 at LC_X35_Y18_N2
--operation mode is arithmetic

PB1L92_carry_eqn = (!PB1L02 & PB1L72) # (PB1L02 & PB1L82);
PB1L92 = K72_reg_o[8] $ PB1L92_carry_eqn;

--PB1L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~12COUT0 at LC_X35_Y18_N2
--operation mode is arithmetic

PB1L13_cout_0 = K72_reg_o[8] # !PB1L72;
PB1L13 = CARRY(PB1L13_cout_0);

--PB1L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~12COUT1 at LC_X35_Y18_N2
--operation mode is arithmetic

PB1L23_cout_1 = K72_reg_o[8] # !PB1L82;
PB1L23 = CARRY(PB1L23_cout_1);


--PB1L741 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~268 at LC_X34_Y16_N0
--operation mode is normal

PB1L741 = !PB1L92 & !PB1L52 & !PB1L12 & !PB1L631;


--PB1L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~13 at LC_X35_Y18_N3
--operation mode is arithmetic

PB1L33_carry_eqn = (!PB1L02 & PB1L13) # (PB1L02 & PB1L23);
PB1L33 = K72_reg_o[9] $ !PB1L33_carry_eqn;

--PB1L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~13COUT0 at LC_X35_Y18_N3
--operation mode is arithmetic

PB1L53_cout_0 = !K72_reg_o[9] & !PB1L13;
PB1L53 = CARRY(PB1L53_cout_0);

--PB1L63 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~13COUT1 at LC_X35_Y18_N3
--operation mode is arithmetic

PB1L63_cout_1 = !K72_reg_o[9] & !PB1L23;
PB1L63 = CARRY(PB1L63_cout_1);


--PB1L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~14 at LC_X35_Y18_N4
--operation mode is arithmetic

PB1L73_carry_eqn = (!PB1L02 & PB1L53) # (PB1L02 & PB1L63);
PB1L73 = K72_reg_o[10] $ PB1L73_carry_eqn;

--PB1L83 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~14COUT at LC_X35_Y18_N4
--operation mode is arithmetic

PB1L83 = CARRY(K72_reg_o[10] # !PB1L63);


--PB1L93 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15 at LC_X35_Y18_N5
--operation mode is arithmetic

PB1L93_carry_eqn = PB1L83;
PB1L93 = K72_reg_o[11] $ !PB1L93_carry_eqn;

--PB1L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15COUT0 at LC_X35_Y18_N5
--operation mode is arithmetic

PB1L14_cout_0 = !K72_reg_o[11] & !PB1L83;
PB1L14 = CARRY(PB1L14_cout_0);

--PB1L24 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15COUT1 at LC_X35_Y18_N5
--operation mode is arithmetic

PB1L24_cout_1 = !K72_reg_o[11] & !PB1L83;
PB1L24 = CARRY(PB1L24_cout_1);


--PB1L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16 at LC_X35_Y18_N6
--operation mode is arithmetic

PB1L34_carry_eqn = (!PB1L83 & PB1L14) # (PB1L83 & PB1L24);
PB1L34 = K72_reg_o[12] $ PB1L34_carry_eqn;

--PB1L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16COUT0 at LC_X35_Y18_N6
--operation mode is arithmetic

PB1L54_cout_0 = K72_reg_o[12] # !PB1L14;
PB1L54 = CARRY(PB1L54_cout_0);

--PB1L64 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16COUT1 at LC_X35_Y18_N6
--operation mode is arithmetic

PB1L64_cout_1 = K72_reg_o[12] # !PB1L24;
PB1L64 = CARRY(PB1L64_cout_1);


--PB1L841 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~269 at LC_X34_Y18_N6
--operation mode is normal

PB1L841 = !PB1L33 & !PB1L34 & !PB1L73 & !PB1L93;


--PB1L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17 at LC_X35_Y18_N7
--operation mode is arithmetic

PB1L74_carry_eqn = (!PB1L83 & PB1L54) # (PB1L83 & PB1L64);
PB1L74 = K72_reg_o[13] $ !PB1L74_carry_eqn;

--PB1L94 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17COUT0 at LC_X35_Y18_N7
--operation mode is arithmetic

PB1L94_cout_0 = !K72_reg_o[13] & !PB1L54;
PB1L94 = CARRY(PB1L94_cout_0);

--PB1L05 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17COUT1 at LC_X35_Y18_N7
--operation mode is arithmetic

PB1L05_cout_1 = !K72_reg_o[13] & !PB1L64;
PB1L05 = CARRY(PB1L05_cout_1);


--PB1L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18 at LC_X35_Y18_N8
--operation mode is arithmetic

PB1L15_carry_eqn = (!PB1L83 & PB1L94) # (PB1L83 & PB1L05);
PB1L15 = K72_reg_o[14] $ PB1L15_carry_eqn;

--PB1L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18COUT0 at LC_X35_Y18_N8
--operation mode is arithmetic

PB1L35_cout_0 = K72_reg_o[14] # !PB1L94;
PB1L35 = CARRY(PB1L35_cout_0);

--PB1L45 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18COUT1 at LC_X35_Y18_N8
--operation mode is arithmetic

PB1L45_cout_1 = K72_reg_o[14] # !PB1L05;
PB1L45 = CARRY(PB1L45_cout_1);


--PB1L55 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19 at LC_X35_Y18_N9
--operation mode is arithmetic

PB1L55_carry_eqn = (!PB1L83 & PB1L35) # (PB1L83 & PB1L45);
PB1L55 = K72_reg_o[15] $ !PB1L55_carry_eqn;

--PB1L65 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19COUT at LC_X35_Y18_N9
--operation mode is arithmetic

PB1L65 = CARRY(!K72_reg_o[15] & !PB1L45);


--PB1L75 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20 at LC_X35_Y17_N0
--operation mode is arithmetic

PB1L75_carry_eqn = PB1L65;
PB1L75 = K72_reg_o[16] $ PB1L75_carry_eqn;

--PB1L95 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20COUT0 at LC_X35_Y17_N0
--operation mode is arithmetic

PB1L95_cout_0 = K72_reg_o[16] # !PB1L65;
PB1L95 = CARRY(PB1L95_cout_0);

--PB1L06 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20COUT1 at LC_X35_Y17_N0
--operation mode is arithmetic

PB1L06_cout_1 = K72_reg_o[16] # !PB1L65;
PB1L06 = CARRY(PB1L06_cout_1);


--PB1L941 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~270 at LC_X35_Y16_N6
--operation mode is normal

PB1L941 = !PB1L74 & !PB1L55 & !PB1L15 & !PB1L75;


--PB1L16 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21 at LC_X35_Y17_N1
--operation mode is arithmetic

PB1L16_carry_eqn = (!PB1L65 & PB1L95) # (PB1L65 & PB1L06);
PB1L16 = K72_reg_o[17] $ !PB1L16_carry_eqn;

--PB1L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21COUT0 at LC_X35_Y17_N1
--operation mode is arithmetic

PB1L36_cout_0 = !K72_reg_o[17] & !PB1L95;
PB1L36 = CARRY(PB1L36_cout_0);

--PB1L46 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21COUT1 at LC_X35_Y17_N1
--operation mode is arithmetic

PB1L46_cout_1 = !K72_reg_o[17] & !PB1L06;
PB1L46 = CARRY(PB1L46_cout_1);


--PB1L56 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22 at LC_X35_Y17_N2
--operation mode is arithmetic

PB1L56_carry_eqn = (!PB1L65 & PB1L36) # (PB1L65 & PB1L46);
PB1L56 = K72_reg_o[18] $ PB1L56_carry_eqn;

--PB1L76 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22COUT0 at LC_X35_Y17_N2
--operation mode is arithmetic

PB1L76_cout_0 = K72_reg_o[18] # !PB1L36;
PB1L76 = CARRY(PB1L76_cout_0);

--PB1L86 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22COUT1 at LC_X35_Y17_N2
--operation mode is arithmetic

PB1L86_cout_1 = K72_reg_o[18] # !PB1L46;
PB1L86 = CARRY(PB1L86_cout_1);


--PB1L96 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23 at LC_X35_Y17_N3
--operation mode is arithmetic

PB1L96_carry_eqn = (!PB1L65 & PB1L76) # (PB1L65 & PB1L86);
PB1L96 = K72_reg_o[19] $ !PB1L96_carry_eqn;

--PB1L17 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23COUT0 at LC_X35_Y17_N3
--operation mode is arithmetic

PB1L17_cout_0 = !K72_reg_o[19] & !PB1L76;
PB1L17 = CARRY(PB1L17_cout_0);

--PB1L27 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23COUT1 at LC_X35_Y17_N3
--operation mode is arithmetic

PB1L27_cout_1 = !K72_reg_o[19] & !PB1L86;
PB1L27 = CARRY(PB1L27_cout_1);


--PB1L37 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24 at LC_X35_Y17_N4
--operation mode is arithmetic

PB1L37_carry_eqn = (!PB1L65 & PB1L17) # (PB1L65 & PB1L27);
PB1L37 = K72_reg_o[20] $ PB1L37_carry_eqn;

--PB1L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24COUT at LC_X35_Y17_N4
--operation mode is arithmetic

PB1L47 = CARRY(K72_reg_o[20] # !PB1L27);


--PB1L051 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~271 at LC_X34_Y17_N0
--operation mode is normal

PB1L051 = !PB1L16 & !PB1L56 & !PB1L37 & !PB1L96;


--PB1L151 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~272 at LC_X34_Y16_N1
--operation mode is normal

PB1L151 = PB1L841 & PB1L941 & PB1L051 & PB1L741;


--PB1L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25 at LC_X35_Y17_N5
--operation mode is arithmetic

PB1L57_carry_eqn = PB1L47;
PB1L57 = K72_reg_o[21] $ !PB1L57_carry_eqn;

--PB1L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25COUT0 at LC_X35_Y17_N5
--operation mode is arithmetic

PB1L77_cout_0 = !K72_reg_o[21] & !PB1L47;
PB1L77 = CARRY(PB1L77_cout_0);

--PB1L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25COUT1 at LC_X35_Y17_N5
--operation mode is arithmetic

PB1L87_cout_1 = !K72_reg_o[21] & !PB1L47;
PB1L87 = CARRY(PB1L87_cout_1);


--PB1L97 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26 at LC_X35_Y17_N6
--operation mode is arithmetic

PB1L97_carry_eqn = (!PB1L47 & PB1L77) # (PB1L47 & PB1L87);
PB1L97 = K72_reg_o[22] $ PB1L97_carry_eqn;

--PB1L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26COUT0 at LC_X35_Y17_N6
--operation mode is arithmetic

PB1L18_cout_0 = K72_reg_o[22] # !PB1L77;
PB1L18 = CARRY(PB1L18_cout_0);

--PB1L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26COUT1 at LC_X35_Y17_N6
--operation mode is arithmetic

PB1L28_cout_1 = K72_reg_o[22] # !PB1L87;
PB1L28 = CARRY(PB1L28_cout_1);


--PB1L38 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27 at LC_X35_Y17_N7
--operation mode is arithmetic

PB1L38_carry_eqn = (!PB1L47 & PB1L18) # (PB1L47 & PB1L28);
PB1L38 = K72_reg_o[23] $ !PB1L38_carry_eqn;

--PB1L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27COUT0 at LC_X35_Y17_N7
--operation mode is arithmetic

PB1L58_cout_0 = !K72_reg_o[23] & !PB1L18;
PB1L58 = CARRY(PB1L58_cout_0);

--PB1L68 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27COUT1 at LC_X35_Y17_N7
--operation mode is arithmetic

PB1L68_cout_1 = !K72_reg_o[23] & !PB1L28;
PB1L68 = CARRY(PB1L68_cout_1);


--PB1L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28 at LC_X35_Y17_N8
--operation mode is arithmetic

PB1L78_carry_eqn = (!PB1L47 & PB1L58) # (PB1L47 & PB1L68);
PB1L78 = K72_reg_o[24] $ PB1L78_carry_eqn;

--PB1L98 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28COUT0 at LC_X35_Y17_N8
--operation mode is arithmetic

PB1L98_cout_0 = K72_reg_o[24] # !PB1L58;
PB1L98 = CARRY(PB1L98_cout_0);

--PB1L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28COUT1 at LC_X35_Y17_N8
--operation mode is arithmetic

PB1L09_cout_1 = K72_reg_o[24] # !PB1L68;
PB1L09 = CARRY(PB1L09_cout_1);


--PB1L251 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~273 at LC_X34_Y16_N5
--operation mode is normal

PB1L251 = !PB1L78 & !PB1L38 & !PB1L57 & !PB1L97;


--PB1L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29 at LC_X35_Y17_N9
--operation mode is arithmetic

PB1L19_carry_eqn = (!PB1L47 & PB1L98) # (PB1L47 & PB1L09);
PB1L19 = K72_reg_o[25] $ !PB1L19_carry_eqn;

--PB1L29 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29COUT at LC_X35_Y17_N9
--operation mode is arithmetic

PB1L29 = CARRY(!K72_reg_o[25] & !PB1L09);


--PB1L39 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30 at LC_X35_Y16_N0
--operation mode is arithmetic

PB1L39_carry_eqn = PB1L29;
PB1L39 = K72_reg_o[26] $ PB1L39_carry_eqn;

--PB1L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30COUT0 at LC_X35_Y16_N0
--operation mode is arithmetic

PB1L59_cout_0 = K72_reg_o[26] # !PB1L29;
PB1L59 = CARRY(PB1L59_cout_0);

--PB1L69 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30COUT1 at LC_X35_Y16_N0
--operation mode is arithmetic

PB1L69_cout_1 = K72_reg_o[26] # !PB1L29;
PB1L69 = CARRY(PB1L69_cout_1);


--PB1L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31 at LC_X35_Y16_N1
--operation mode is arithmetic

PB1L79_carry_eqn = (!PB1L29 & PB1L59) # (PB1L29 & PB1L69);
PB1L79 = K72_reg_o[27] $ !PB1L79_carry_eqn;

--PB1L99 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31COUT0 at LC_X35_Y16_N1
--operation mode is arithmetic

PB1L99_cout_0 = !K72_reg_o[27] & !PB1L59;
PB1L99 = CARRY(PB1L99_cout_0);

--PB1L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31COUT1 at LC_X35_Y16_N1
--operation mode is arithmetic

PB1L001_cout_1 = !K72_reg_o[27] & !PB1L69;
PB1L001 = CARRY(PB1L001_cout_1);


--PB1L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32 at LC_X35_Y16_N2
--operation mode is arithmetic

PB1L101_carry_eqn = (!PB1L29 & PB1L99) # (PB1L29 & PB1L001);
PB1L101 = K72_reg_o[28] $ PB1L101_carry_eqn;

--PB1L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32COUT0 at LC_X35_Y16_N2
--operation mode is arithmetic

PB1L301_cout_0 = K72_reg_o[28] # !PB1L99;
PB1L301 = CARRY(PB1L301_cout_0);

--PB1L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32COUT1 at LC_X35_Y16_N2
--operation mode is arithmetic

PB1L401_cout_1 = K72_reg_o[28] # !PB1L001;
PB1L401 = CARRY(PB1L401_cout_1);


--PB1L351 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~274 at LC_X35_Y16_N9
--operation mode is normal

PB1L351 = !PB1L101 & !PB1L39 & !PB1L79 & !PB1L19;


--PB1L501 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33 at LC_X35_Y16_N3
--operation mode is arithmetic

PB1L501_carry_eqn = (!PB1L29 & PB1L301) # (PB1L29 & PB1L401);
PB1L501 = K72_reg_o[29] $ !PB1L501_carry_eqn;

--PB1L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33COUT0 at LC_X35_Y16_N3
--operation mode is arithmetic

PB1L701_cout_0 = !K72_reg_o[29] & !PB1L301;
PB1L701 = CARRY(PB1L701_cout_0);

--PB1L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33COUT1 at LC_X35_Y16_N3
--operation mode is arithmetic

PB1L801_cout_1 = !K72_reg_o[29] & !PB1L401;
PB1L801 = CARRY(PB1L801_cout_1);


--PB1L901 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34 at LC_X35_Y16_N4
--operation mode is arithmetic

PB1L901_carry_eqn = (!PB1L29 & PB1L701) # (PB1L29 & PB1L801);
PB1L901 = K72_reg_o[30] $ PB1L901_carry_eqn;

--PB1L011 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34COUT at LC_X35_Y16_N4
--operation mode is arithmetic

PB1L011 = CARRY(K72_reg_o[30] # !PB1L801);


--PB1L451 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~275 at LC_X34_Y16_N6
--operation mode is normal

PB1L451 = !PB1L501 & !PB1L901 & PB1L351 & PB1L251;


--PB1L551 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~276 at LC_X34_Y16_N2
--operation mode is normal

PB1L551 = PB1L641 & (PB1L111 # PB1L151 & PB1L451);


--CB1L46 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[5]~33 at LC_X39_Y20_N8
--operation mode is normal

CB1L46 = CB1L39Q & DB1_q_b[5];

--K13_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[5] at LC_X39_Y20_N8
--operation mode is normal

K13_reg_o[5] = DFFEA(CB1L46, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--V1_ram_rom_data_reg[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at LC_X14_Y21_N8
--operation mode is normal

V1_ram_rom_data_reg[5] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[6], U1_q_b[5], V1_ram_rom_data_reg[5], VCC, V1L9);


--CB1L36 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[4]~32 at LC_X36_Y20_N4
--operation mode is normal

CB1L36 = CB1L39Q & DB1_q_b[4];

--K13_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[4] at LC_X36_Y20_N4
--operation mode is normal

K13_reg_o[4] = DFFEA(CB1L36, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--V1_ram_rom_data_reg[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at LC_X14_Y21_N1
--operation mode is normal

V1_ram_rom_data_reg[4] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[4], U1_q_b[4], V1_ram_rom_data_reg[5], VCC, V1L9);


--E1L01Q is leds:leds_slave|pres_state~21 at LC_X41_Y19_N2
--operation mode is normal

E1L01Q_lut_out = !E1L9Q & CB1L79 & E1L61 & CB1L39Q;
E1L01Q = DFFEA(E1L01Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--E1L4 is leds:leds_slave|led_data[0]~2 at LC_X40_Y20_N2
--operation mode is normal

E1L4 = CB1L39Q & E1L01Q & DB1_q_b[0];


--E1L6 is leds:leds_slave|led_data[1]~1 at LC_X41_Y20_N4
--operation mode is normal

E1L6 = E1L01Q & CB1L39Q & DB1_q_b[1];


--E1L8 is leds:leds_slave|led_data[2]~0 at LC_X41_Y20_N8
--operation mode is normal

E1L8 = E1L01Q & CB1L39Q & DB1_q_b[2];


--CB1L49Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22 at LC_X29_Y22_N8
--operation mode is normal

CB1L49Q_lut_out = CB1L39Q & CB1L312 & A1L192 & CB1L612;
CB1L49Q = DFFEA(CB1L49Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--Y11L07 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~607 at LC_X7_Y24_N2
--operation mode is normal

Y11L07 = Y11_safe_q[17] & Y11_safe_q[12] & Y11_safe_q[13] & Y11_safe_q[15];


--Y11L17 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~608 at LC_X5_Y24_N8
--operation mode is normal

Y11L17 = Y11_safe_q[8] & Y11_safe_q[9] & Y11_safe_q[10] & Y11_safe_q[11];


--Y11L27 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~609 at LC_X7_Y23_N7
--operation mode is normal

Y11L27 = Y11L17 & Y11_safe_q[5] & Y11L07;


--CB1_timer_rst is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst at LC_X17_Y23_N0
--operation mode is normal

CB1_timer_rst = CB1L39Q # CB1L49Q # Y11L27 & Y11L96;


--NB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~186 at LC_X7_Y25_N8
--operation mode is normal

NB1L53 = !CB1_timer_rst & Y11_safe_q[5];


--NB1_\timer:clk_count[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[5] at LC_X5_Y21_N0
--operation mode is normal

NB1_\timer:clk_count[5]_lut_out = NB1L82 & NB1L72;
NB1_\timer:clk_count[5] = DFFEA(NB1_\timer:clk_count[5]_lut_out, GLOBAL(RB1__clk0), VCC, , , , );


--NB1_\timer:clk_count[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[4] at LC_X5_Y21_N9
--operation mode is normal

NB1_\timer:clk_count[4]_lut_out = NB1L82 & NB1L32;
NB1_\timer:clk_count[4] = DFFEA(NB1_\timer:clk_count[4]_lut_out, GLOBAL(RB1__clk0), VCC, , , , );


--NB1_\timer:clk_count[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[0] at LC_X5_Y20_N2
--operation mode is normal

NB1_\timer:clk_count[0]_sload_eqn = NB1L7;
NB1_\timer:clk_count[0] = DFFEA(NB1_\timer:clk_count[0]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );


--NB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~43 at LC_X5_Y21_N8
--operation mode is normal

NB1_\timer:clk_count[3]_qfbk = NB1_\timer:clk_count[3];
NB1L92 = NB1_\timer:clk_count[3]_qfbk # !NB1_\timer:clk_count[4] # !NB1_\timer:clk_count[5] # !NB1_\timer:clk_count[0];

--NB1_\timer:clk_count[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[3] at LC_X5_Y21_N8
--operation mode is normal

NB1_\timer:clk_count[3]_sload_eqn = NB1L91;
NB1_\timer:clk_count[3] = DFFEA(NB1_\timer:clk_count[3]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );


--NB1_\timer:clk_count[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[1] at LC_X5_Y22_N2
--operation mode is normal

NB1_\timer:clk_count[1]_lut_out = NB1L11 & NB1L82;
NB1_\timer:clk_count[1] = DFFEA(NB1_\timer:clk_count[1]_lut_out, GLOBAL(RB1__clk0), VCC, , , , );


--NB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0 at LC_X5_Y21_N7
--operation mode is normal

NB1_\timer:clk_count[2]_qfbk = NB1_\timer:clk_count[2];
NB1L82 = NB1_\timer:clk_count[1] # CB1_timer_rst # NB1_\timer:clk_count[2]_qfbk # NB1L92;

--NB1_\timer:clk_count[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[2] at LC_X5_Y21_N7
--operation mode is normal

NB1_\timer:clk_count[2]_sload_eqn = NB1L51;
NB1_\timer:clk_count[2] = DFFEA(NB1_\timer:clk_count[2]_sload_eqn, GLOBAL(RB1__clk0), VCC, , , , );


--NB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~198 at LC_X7_Y24_N3
--operation mode is normal

NB1L74 = !CB1_timer_rst & Y11_safe_q[17];


--NB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~196 at LC_X7_Y24_N8
--operation mode is normal

NB1L54 = !CB1_timer_rst & Y11_safe_q[15];


--NB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~194 at LC_X7_Y24_N6
--operation mode is normal

NB1L34 = Y11_safe_q[13] & !CB1_timer_rst;


--NB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~193 at LC_X7_Y24_N4
--operation mode is normal

NB1L24 = !CB1_timer_rst & Y11_safe_q[12];


--NB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~192 at LC_X5_Y24_N9
--operation mode is normal

NB1L14 = !CB1_timer_rst & Y11_safe_q[11];


--NB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~191 at LC_X5_Y24_N4
--operation mode is normal

NB1L04 = Y11_safe_q[10] & !CB1_timer_rst;


--NB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~190 at LC_X5_Y25_N9
--operation mode is normal

NB1L93 = !CB1_timer_rst & Y11_safe_q[9];


--NB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~189 at LC_X5_Y24_N6
--operation mode is normal

NB1L83 = Y11_safe_q[8] & !CB1_timer_rst;


--NB1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~210 at LC_X6_Y22_N0
--operation mode is normal

NB1L95 = !CB1_timer_rst & Y11_safe_q[29];


--NB1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~209 at LC_X6_Y22_N1
--operation mode is normal

NB1L85 = Y11_safe_q[28] & !CB1_timer_rst;


--NB1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~208 at LC_X6_Y22_N6
--operation mode is normal

NB1L75 = Y11_safe_q[27] & !CB1_timer_rst;


--NB1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~207 at LC_X6_Y22_N5
--operation mode is normal

NB1L65 = Y11_safe_q[26] & !CB1_timer_rst;


--NB1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~206 at LC_X5_Y23_N9
--operation mode is normal

NB1L55 = !CB1_timer_rst & Y11_safe_q[25];


--NB1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~205 at LC_X7_Y23_N0
--operation mode is normal

NB1L45 = Y11_safe_q[24] & !CB1_timer_rst;


--NB1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~204 at LC_X7_Y23_N8
--operation mode is normal

NB1L35 = !CB1_timer_rst & Y11_safe_q[23];


--NB1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~203 at LC_X7_Y23_N4
--operation mode is normal

NB1L25 = !CB1_timer_rst & Y11_safe_q[22];


--NB1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~202 at LC_X5_Y23_N2
--operation mode is normal

NB1L15 = !CB1_timer_rst & Y11_safe_q[21];


--NB1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~201 at LC_X5_Y23_N3
--operation mode is normal

NB1L05 = Y11_safe_q[20] & !CB1_timer_rst;


--NB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~200 at LC_X5_Y24_N2
--operation mode is normal

NB1L94 = !CB1_timer_rst & Y11_safe_q[19];


--NB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~199 at LC_X5_Y24_N3
--operation mode is normal

NB1L84 = Y11_safe_q[18] & !CB1_timer_rst;


--NB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~197 at LC_X7_Y24_N7
--operation mode is normal

NB1L64 = !CB1_timer_rst & Y11_safe_q[16];


--NB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~195 at LC_X7_Y24_N0
--operation mode is normal

NB1L44 = !CB1_timer_rst & Y11_safe_q[14];


--NB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~188 at LC_X7_Y25_N6
--operation mode is normal

NB1L73 = !CB1_timer_rst & Y11_safe_q[7];


--NB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~187 at LC_X7_Y24_N9
--operation mode is normal

NB1L63 = Y11_safe_q[6] & !CB1_timer_rst;


--NB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~185 at LC_X7_Y25_N3
--operation mode is normal

NB1L43 = !CB1_timer_rst & Y11_safe_q[4];


--NB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~184 at LC_X7_Y25_N0
--operation mode is normal

NB1L33 = !CB1_timer_rst & Y11_safe_q[3];


--NB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~183 at LC_X7_Y25_N7
--operation mode is normal

NB1L23 = !CB1_timer_rst & Y11_safe_q[2];


--NB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~182 at LC_X5_Y25_N3
--operation mode is normal

NB1L13 = !CB1_timer_rst & Y11_safe_q[1];


--NB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~181 at LC_X7_Y25_N4
--operation mode is normal

NB1L03 = !CB1_timer_rst & Y11_safe_q[0];


--G1L51Q is sld_hub:sld_hub_inst|HUB_TDO~reg0 at LC_X8_Y17_N7
--operation mode is normal

G1L51Q = AMPP_FUNCTION(A1L5, G1L41, G1L21, G1_jtag_debug_mode_usr1, SB6_Q[0], !VB1_state[8], G1L92);


--LB1L611Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~23 at LC_X29_Y23_N2
--operation mode is normal

LB1L611Q_lut_out = LB1L021 & !LB1L711Q & (LB1L611Q # BB1L741) # !LB1L021 & (LB1L611Q # BB1L741);
LB1L611Q = DFFEA(LB1L611Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB5_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[2] at LC_X17_Y23_N5
--operation mode is normal

GB5_reg[2]_lut_out = KB1L3Q & GB5L51 & LB1L611Q # !KB1L3Q & GB5_reg[3];
GB5_reg[2] = DFFEA(GB5_reg[2]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--MB1_q_b[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[16] at M4K_X15_Y25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 32, Port B Depth: 16, Port B Width: 32
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[16] = MB1_q_b[16]_PORT_B_data_out[0];

--MB1_q_b[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[7] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[7] = MB1_q_b[16]_PORT_B_data_out[31];

--MB1_q_b[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[15] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[15] = MB1_q_b[16]_PORT_B_data_out[30];

--MB1_q_b[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[31] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[31] = MB1_q_b[16]_PORT_B_data_out[29];

--MB1_q_b[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[23] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[23] = MB1_q_b[16]_PORT_B_data_out[28];

--MB1_q_b[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[6] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[6] = MB1_q_b[16]_PORT_B_data_out[27];

--MB1_q_b[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[22] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[22] = MB1_q_b[16]_PORT_B_data_out[26];

--MB1_q_b[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[30] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[30] = MB1_q_b[16]_PORT_B_data_out[25];

--MB1_q_b[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[14] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[14] = MB1_q_b[16]_PORT_B_data_out[24];

--MB1_q_b[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[5] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[5] = MB1_q_b[16]_PORT_B_data_out[23];

--MB1_q_b[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[13] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[13] = MB1_q_b[16]_PORT_B_data_out[22];

--MB1_q_b[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[29] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[29] = MB1_q_b[16]_PORT_B_data_out[21];

--MB1_q_b[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[21] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[21] = MB1_q_b[16]_PORT_B_data_out[20];

--MB1_q_b[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[4] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[4] = MB1_q_b[16]_PORT_B_data_out[19];

--MB1_q_b[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[20] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[20] = MB1_q_b[16]_PORT_B_data_out[18];

--MB1_q_b[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[28] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[28] = MB1_q_b[16]_PORT_B_data_out[17];

--MB1_q_b[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[12] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[12] = MB1_q_b[16]_PORT_B_data_out[16];

--MB1_q_b[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[3] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[3] = MB1_q_b[16]_PORT_B_data_out[15];

--MB1_q_b[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[11] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[11] = MB1_q_b[16]_PORT_B_data_out[14];

--MB1_q_b[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[27] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[27] = MB1_q_b[16]_PORT_B_data_out[13];

--MB1_q_b[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[19] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[19] = MB1_q_b[16]_PORT_B_data_out[12];

--MB1_q_b[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[2] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[2] = MB1_q_b[16]_PORT_B_data_out[11];

--MB1_q_b[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[18] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[18] = MB1_q_b[16]_PORT_B_data_out[10];

--MB1_q_b[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[26] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[26] = MB1_q_b[16]_PORT_B_data_out[9];

--MB1_q_b[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[10] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[10] = MB1_q_b[16]_PORT_B_data_out[8];

--MB1_q_b[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[1] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[1] = MB1_q_b[16]_PORT_B_data_out[7];

--MB1_q_b[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[9] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[9] = MB1_q_b[16]_PORT_B_data_out[6];

--MB1_q_b[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[25] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[25] = MB1_q_b[16]_PORT_B_data_out[5];

--MB1_q_b[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[17] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[17] = MB1_q_b[16]_PORT_B_data_out[4];

--MB1_q_b[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[0] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[0] = MB1_q_b[16]_PORT_B_data_out[3];

--MB1_q_b[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[8] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[8] = MB1_q_b[16]_PORT_B_data_out[2];

--MB1_q_b[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[24] at M4K_X15_Y25
MB1_q_b[16]_PORT_A_data_in = BUS(BB1L131, BB1L931, BB1L321, BB1L511, BB1L231, BB1L041, BB1L421, BB1L611, BB1L521, BB1L141, BB1L331, BB1L711, BB1L431, BB1L241, BB1L621, BB1L811, BB1L721, BB1L341, BB1L531, BB1L911, BB1L631, BB1L441, BB1L821, BB1L021, BB1L921, BB1L541, BB1L731, BB1L121, BB1L831, BB1L641, BB1L031, BB1L221);
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L841;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[24] = MB1_q_b[16]_PORT_B_data_out[1];


--L9_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[1] at LC_X18_Y16_N6
--operation mode is normal

L9_count[1]_lut_out = !JB1L8Q & (L9_count[0] # L9_count[1]);
L9_count[1] = DFFEA(L9_count[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , JB1L1, , );


--L9_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[0] at LC_X18_Y16_N3
--operation mode is normal

L9_count[0]_lut_out = !JB1L8Q & (L9_count[1] # !L9_count[0]);
L9_count[0] = DFFEA(L9_count[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , JB1L1, , );


--GB5L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~112 at LC_X17_Y25_N4
--operation mode is normal

GB5L21 = L9_count[0] & (L9_count[1] # MB1_q_b[8]) # !L9_count[0] & !L9_count[1] & MB1_q_b[0];


--GB5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~121 at LC_X17_Y25_N0
--operation mode is normal

GB5L31 = GB5L21 & (MB1_q_b[24] # !L9_count[1]) # !GB5L21 & L9_count[1] & MB1_q_b[16];


--JB1L5Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21 at LC_X18_Y16_N2
--operation mode is normal

JB1L5Q_lut_out = JB1L3 # JB1L7Q # JB1L5Q & !KB1L4Q;
JB1L5Q = DFFEA(JB1L5Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L01_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|count[2] at LC_X12_Y17_N2
--operation mode is normal

L01_count[2]_lut_out = !L01_count[2];
L01_count[2] = DFFEA(L01_count[2]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , L01L1, , );


--L01_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|count[1] at LC_X13_Y17_N2
--operation mode is normal

L01_count[1]_lut_out = !L01_count[1];
L01_count[1] = DFFEA(L01_count[1]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , L01_count[0], , );


--L01_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|count[0] at LC_X13_Y17_N5
--operation mode is normal

L01_count[0]_lut_out = !L01_count[0];
L01_count[0] = DFFEA(L01_count[0]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L11L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|add~62 at LC_X17_Y16_N1
--operation mode is normal

L11L1 = L11_count[1] & L11_count[0];


--L11L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|LessThan~50 at LC_X17_Y16_N6
--operation mode is normal

L11L7 = L11_count[3] & (L11_count[2] # L11_count[1]);


--J1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|off_val_wren~2 at LC_X35_Y22_N6
--operation mode is normal

J1L5 = A1L682 & A1L082 & J1L2Q & CB1L3;


--CB1L27 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[13]~45 at LC_X36_Y20_N6
--operation mode is normal

CB1L27 = CB1L39Q & DB1_q_b[13];

--K13_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[13] at LC_X36_Y20_N6
--operation mode is normal

K13_reg_o[13] = DFFEA(CB1L27, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L2 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~15 at LC_X41_Y24_N9
--operation mode is normal

CB1L2 = K41_reg_o[16] & CB1L39Q;


--CB1L4 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~13 at LC_X40_Y22_N9
--operation mode is normal

CB1L4 = K41_reg_o[18] & CB1L39Q;


--A1L272 is reduce_nor~29 at LC_X40_Y22_N3
--operation mode is normal

A1L272 = !CB1L2 & CB1L3 & !CB1L4 & A1L082;


--J1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|on_val_wren~1 at LC_X36_Y19_N6
--operation mode is normal

J1L6 = J1L2Q & A1L272;


--Y21_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X36_Y5_N4
--operation mode is arithmetic

Y21_safe_q[10]_carry_eqn = (!Y21L31 & Y21L05) # (Y21L31 & Y21L15);
Y21_safe_q[10]_lut_out = Y21_safe_q[10] $ !Y21_safe_q[10]_carry_eqn;
Y21_safe_q[10]_reg_input = !L31L3 & Y21_safe_q[10]_lut_out;
Y21_safe_q[10] = DFFEA(Y21_safe_q[10]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X36_Y5_N4
--operation mode is arithmetic

Y21L32 = CARRY(Y21_safe_q[10] & !Y21L15);


--Y21_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X36_Y5_N5
--operation mode is normal

Y21_safe_q[11]_carry_eqn = Y21L32;
Y21_safe_q[11]_lut_out = Y21_safe_q[11] $ Y21_safe_q[11]_carry_eqn;
Y21_safe_q[11]_reg_input = !L31L3 & Y21_safe_q[11]_lut_out;
Y21_safe_q[11] = DFFEA(Y21_safe_q[11]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );


--Y21_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X36_Y5_N3
--operation mode is arithmetic

Y21_safe_q[9]_carry_eqn = (!Y21L31 & Y21L74) # (Y21L31 & Y21L84);
Y21_safe_q[9]_lut_out = Y21_safe_q[9] $ Y21_safe_q[9]_carry_eqn;
Y21_safe_q[9]_reg_input = !L31L3 & Y21_safe_q[9]_lut_out;
Y21_safe_q[9] = DFFEA(Y21_safe_q[9]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L05 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X36_Y5_N3
--operation mode is arithmetic

Y21L05_cout_0 = !Y21L74 # !Y21_safe_q[9];
Y21L05 = CARRY(Y21L05_cout_0);

--Y21L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X36_Y5_N3
--operation mode is arithmetic

Y21L15_cout_1 = !Y21L84 # !Y21_safe_q[9];
Y21L15 = CARRY(Y21L15_cout_1);


--Y21_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X36_Y5_N2
--operation mode is arithmetic

Y21_safe_q[8]_carry_eqn = (!Y21L31 & Y21L44) # (Y21L31 & Y21L54);
Y21_safe_q[8]_lut_out = Y21_safe_q[8] $ !Y21_safe_q[8]_carry_eqn;
Y21_safe_q[8]_reg_input = !L31L3 & Y21_safe_q[8]_lut_out;
Y21_safe_q[8] = DFFEA(Y21_safe_q[8]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X36_Y5_N2
--operation mode is arithmetic

Y21L74_cout_0 = Y21_safe_q[8] & !Y21L44;
Y21L74 = CARRY(Y21L74_cout_0);

--Y21L84 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X36_Y5_N2
--operation mode is arithmetic

Y21L84_cout_1 = Y21_safe_q[8] & !Y21L54;
Y21L84 = CARRY(Y21L84_cout_1);


--Y21_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X36_Y5_N1
--operation mode is arithmetic

Y21_safe_q[7]_carry_eqn = (!Y21L31 & Y21L14) # (Y21L31 & Y21L24);
Y21_safe_q[7]_lut_out = Y21_safe_q[7] $ Y21_safe_q[7]_carry_eqn;
Y21_safe_q[7]_reg_input = !L31L3 & Y21_safe_q[7]_lut_out;
Y21_safe_q[7] = DFFEA(Y21_safe_q[7]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L44 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X36_Y5_N1
--operation mode is arithmetic

Y21L44_cout_0 = !Y21L14 # !Y21_safe_q[7];
Y21L44 = CARRY(Y21L44_cout_0);

--Y21L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X36_Y5_N1
--operation mode is arithmetic

Y21L54_cout_1 = !Y21L24 # !Y21_safe_q[7];
Y21L54 = CARRY(Y21L54_cout_1);


--Y21_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X36_Y5_N0
--operation mode is arithmetic

Y21_safe_q[6]_carry_eqn = Y21L31;
Y21_safe_q[6]_lut_out = Y21_safe_q[6] $ !Y21_safe_q[6]_carry_eqn;
Y21_safe_q[6]_reg_input = !L31L3 & Y21_safe_q[6]_lut_out;
Y21_safe_q[6] = DFFEA(Y21_safe_q[6]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X36_Y5_N0
--operation mode is arithmetic

Y21L14_cout_0 = Y21_safe_q[6] & !Y21L31;
Y21L14 = CARRY(Y21L14_cout_0);

--Y21L24 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X36_Y5_N0
--operation mode is arithmetic

Y21L24_cout_1 = Y21_safe_q[6] & !Y21L31;
Y21L24 = CARRY(Y21L24_cout_1);


--L31L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~75 at LC_X36_Y5_N6
--operation mode is normal

L31L1 = !Y21_safe_q[8] & !Y21_safe_q[7] & !Y21_safe_q[6];


--PB1L241 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~53 at LC_X36_Y5_N7
--operation mode is normal

PB1L241 = Y21_safe_q[10] # !Y21_safe_q[11] # !L31L1 # !Y21_safe_q[9];


--Y21_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X36_Y6_N5
--operation mode is arithmetic

Y21_safe_q[1]_carry_eqn = Y21L3;
Y21_safe_q[1]_lut_out = Y21_safe_q[1] $ Y21_safe_q[1]_carry_eqn;
Y21_safe_q[1]_reg_input = !L31L3 & Y21_safe_q[1]_lut_out;
Y21_safe_q[1] = DFFEA(Y21_safe_q[1]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X36_Y6_N5
--operation mode is arithmetic

Y21L82_cout_0 = !Y21L3 # !Y21_safe_q[1];
Y21L82 = CARRY(Y21L82_cout_0);

--Y21L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X36_Y6_N5
--operation mode is arithmetic

Y21L92_cout_1 = !Y21L3 # !Y21_safe_q[1];
Y21L92 = CARRY(Y21L92_cout_1);


--Y21_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X36_Y6_N4
--operation mode is arithmetic

Y21_safe_q[0]_lut_out = !Y21_safe_q[0];
Y21_safe_q[0]_reg_input = !L31L3 & Y21_safe_q[0]_lut_out;
Y21_safe_q[0] = DFFEA(Y21_safe_q[0]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X36_Y6_N4
--operation mode is arithmetic

Y21L3 = CARRY(Y21_safe_q[0]);


--Y21_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X36_Y6_N9
--operation mode is arithmetic

Y21_safe_q[5]_carry_eqn = (!Y21L3 & Y21L73) # (Y21L3 & Y21L83);
Y21_safe_q[5]_lut_out = Y21_safe_q[5] $ Y21_safe_q[5]_carry_eqn;
Y21_safe_q[5]_reg_input = !L31L3 & Y21_safe_q[5]_lut_out;
Y21_safe_q[5] = DFFEA(Y21_safe_q[5]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X36_Y6_N9
--operation mode is arithmetic

Y21L31 = CARRY(!Y21L83 # !Y21_safe_q[5]);


--Y21_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X36_Y6_N8
--operation mode is arithmetic

Y21_safe_q[4]_carry_eqn = (!Y21L3 & Y21L43) # (Y21L3 & Y21L53);
Y21_safe_q[4]_lut_out = Y21_safe_q[4] $ !Y21_safe_q[4]_carry_eqn;
Y21_safe_q[4]_reg_input = !L31L3 & Y21_safe_q[4]_lut_out;
Y21_safe_q[4] = DFFEA(Y21_safe_q[4]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X36_Y6_N8
--operation mode is arithmetic

Y21L73_cout_0 = Y21_safe_q[4] & !Y21L43;
Y21L73 = CARRY(Y21L73_cout_0);

--Y21L83 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X36_Y6_N8
--operation mode is arithmetic

Y21L83_cout_1 = Y21_safe_q[4] & !Y21L53;
Y21L83 = CARRY(Y21L83_cout_1);


--Y21_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X36_Y6_N7
--operation mode is arithmetic

Y21_safe_q[3]_carry_eqn = (!Y21L3 & Y21L13) # (Y21L3 & Y21L23);
Y21_safe_q[3]_lut_out = Y21_safe_q[3] $ Y21_safe_q[3]_carry_eqn;
Y21_safe_q[3]_reg_input = !L31L3 & Y21_safe_q[3]_lut_out;
Y21_safe_q[3] = DFFEA(Y21_safe_q[3]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L43 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X36_Y6_N7
--operation mode is arithmetic

Y21L43_cout_0 = !Y21L13 # !Y21_safe_q[3];
Y21L43 = CARRY(Y21L43_cout_0);

--Y21L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X36_Y6_N7
--operation mode is arithmetic

Y21L53_cout_1 = !Y21L23 # !Y21_safe_q[3];
Y21L53 = CARRY(Y21L53_cout_1);


--Y21_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X36_Y6_N6
--operation mode is arithmetic

Y21_safe_q[2]_carry_eqn = (!Y21L3 & Y21L82) # (Y21L3 & Y21L92);
Y21_safe_q[2]_lut_out = Y21_safe_q[2] $ !Y21_safe_q[2]_carry_eqn;
Y21_safe_q[2]_reg_input = !L31L3 & Y21_safe_q[2]_lut_out;
Y21_safe_q[2] = DFFEA(Y21_safe_q[2]_reg_input, GLOBAL(RB1__clk0), !GLOBAL(PB1L041), , , , );

--Y21L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X36_Y6_N6
--operation mode is arithmetic

Y21L13_cout_0 = Y21_safe_q[2] & !Y21L82;
Y21L13 = CARRY(Y21L13_cout_0);

--Y21L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X36_Y6_N6
--operation mode is arithmetic

Y21L23_cout_1 = Y21_safe_q[2] & !Y21L92;
Y21L23 = CARRY(Y21L23_cout_1);


--PB1L341 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~54 at LC_X36_Y6_N2
--operation mode is normal

PB1L341 = Y21_safe_q[4] & Y21_safe_q[5] & Y21_safe_q[3] & Y21_safe_q[2];


--PB1L441 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~55 at LC_X36_Y7_N1
--operation mode is normal

PB1L441 = PB1L241 # !Y21_safe_q[1] # !PB1L341 # !Y21_safe_q[0];


--H1L96 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~86 at LC_X36_Y8_N1
--operation mode is normal

H1_mux_en_qfbk = H1_mux_en;
H1L96 = H1_mux_en_qfbk & (PB1L711Q & !PB1L441 # !PB1L711Q & lvds_sync);

--H1_mux_en is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|mux_en at LC_X36_Y8_N1
--operation mode is normal

H1_mux_en_sload_eqn = K21_reg_o[0];
H1_mux_en = DFFEA(H1_mux_en_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , PB1L141, , );


--H1L36Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~20 at LC_X35_Y16_N8
--operation mode is normal

H1L36Q_lut_out = H1L96 & (!H1L86 # !H1L76Q) # !H1L96 & H1L36Q & (!H1L86 # !H1L76Q);
H1L36Q = DFFEA(H1L36Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--H1L07 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~87 at LC_X34_Y16_N3
--operation mode is normal

H1L07 = H1L46Q & (!H1L36Q & H1L96 # !PB1L551) # !H1L46Q & !H1L36Q & H1L96;


--H1L86 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.idle~186 at LC_X35_Y15_N1
--operation mode is normal

H1L86 = H1_frame_aligned_reg & !H1_mux_en;


--CB1L17 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[12]~44 at LC_X39_Y20_N3
--operation mode is normal

CB1L17 = CB1L39Q & DB1_q_b[12];

--K13_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[12] at LC_X39_Y20_N3
--operation mode is normal

K13_reg_o[12] = DFFEA(CB1L17, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L07 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[11]~43 at LC_X39_Y20_N0
--operation mode is normal

CB1L07 = CB1L39Q & DB1_q_b[11];

--K13_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[11] at LC_X39_Y20_N0
--operation mode is normal

K13_reg_o[11] = DFFEA(CB1L07, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L96 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[10]~42 at LC_X36_Y22_N2
--operation mode is normal

CB1L96 = CB1L39Q & DB1_q_b[10];

--K13_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10] at LC_X36_Y22_N2
--operation mode is normal

K13_reg_o[10] = DFFEA(CB1L96, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L86 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[9]~41 at LC_X36_Y22_N7
--operation mode is normal

CB1L86 = CB1L39Q & DB1_q_b[9];

--K13_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9] at LC_X36_Y22_N7
--operation mode is normal

K13_reg_o[9] = DFFEA(CB1L86, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L76 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[8]~40 at LC_X32_Y20_N0
--operation mode is normal

CB1L76 = CB1L39Q & DB1_q_b[8];

--K13_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[8] at LC_X32_Y20_N0
--operation mode is normal

K13_reg_o[8] = DFFEA(CB1L76, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L66 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[7]~39 at LC_X36_Y20_N5
--operation mode is normal

CB1L66 = CB1L39Q & DB1_q_b[7];

--K13_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[7] at LC_X36_Y20_N5
--operation mode is normal

K13_reg_o[7] = DFFEA(CB1L66, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L56 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[6]~38 at LC_X39_Y22_N1
--operation mode is normal

CB1L56 = CB1L39Q & DB1_q_b[6];

--K13_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[6] at LC_X39_Y22_N1
--operation mode is normal

K13_reg_o[6] = DFFEA(CB1L56, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--K31_reg_o[15] is dispatch:cmd0|reg:cmd0|reg_o[15] at LC_X36_Y18_N4
--operation mode is normal

K31_reg_o[15]_lut_out = K91_reg_o[15] & AB1L781Q;
K31_reg_o[15] = DFFEA(K31_reg_o[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[14] is dispatch:cmd0|reg:cmd0|reg_o[14] at LC_X36_Y18_N6
--operation mode is normal

K31_reg_o[14]_lut_out = K91_reg_o[14] & AB1L781Q;
K31_reg_o[14] = DFFEA(K31_reg_o[14]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[13] is dispatch:cmd0|reg:cmd0|reg_o[13] at LC_X36_Y18_N1
--operation mode is normal

K31_reg_o[13]_lut_out = K91_reg_o[13] & AB1L781Q;
K31_reg_o[13] = DFFEA(K31_reg_o[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L79 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~3 at LC_X40_Y19_N3
--operation mode is normal

CB1L79 = K31_reg_o[15] & !K31_reg_o[13] & !K31_reg_o[14];


--J1L1Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~20 at LC_X36_Y19_N8
--operation mode is normal

J1L1Q_lut_out = CB1L39Q & (J1L8 # J1L1Q);
J1L1Q = DFFEA(J1L1Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--J1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|next_state.wr~54 at LC_X36_Y19_N0
--operation mode is normal

J1L4 = CB1L39Q & !J1L1Q & CB1L79;


--QB1L2Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20 at LC_X41_Y19_N8
--operation mode is normal

QB1L2Q_lut_out = CB1L39Q & (A1L182 # QB1L2Q);
QB1L2Q = DFFEA(QB1L2Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--E1L31 is leds:leds_slave|write_cmd~44 at LC_X41_Y21_N1
--operation mode is normal

E1L31 = CB1L39Q & !K41_reg_o[17] & K41_reg_o[20];


--E1L41 is leds:leds_slave|write_cmd~45 at LC_X41_Y21_N2
--operation mode is normal

E1L41 = E1L31 & (!K41_reg_o[18] & !K41_reg_o[21] # !CB1L39Q);


--E1L51 is leds:leds_slave|write_cmd~46 at LC_X41_Y21_N5
--operation mode is normal

E1L51 = K41_reg_o[19] & CB1L39Q & !K41_reg_o[22];


--CB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~8 at LC_X41_Y21_N4
--operation mode is normal

CB1L9 = !K41_reg_o[23] # !CB1L39Q;


--E1L61 is leds:leds_slave|write_cmd~47 at LC_X41_Y21_N6
--operation mode is normal

E1L61 = !CB1L9 & CB1L2 & E1L51 & E1L41;


--E1L21Q is leds:leds_slave|pres_state~23 at LC_X41_Y19_N6
--operation mode is normal

E1L21Q_lut_out = !E1L1;
E1L21Q = DFFEA(E1L21Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--E1L9Q is leds:leds_slave|pres_state~20 at LC_X41_Y19_N7
--operation mode is normal

E1L9Q_lut_out = !E1L21Q & (E1L9Q # E1L61);
E1L9Q = DFFEA(E1L9Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--E1L1 is leds:leds_slave|ack_o~0 at LC_X41_Y19_N5
--operation mode is normal

E1L1 = E1L21Q # !E1L9Q;


--A1L292 is slave_ack~77 at LC_X41_Y19_N3
--operation mode is normal

A1L292 = A1L182 & (QB1L2Q # E1L61 & !E1L1) # !A1L182 & E1L61 & !E1L1;


--A1L192 is slave_ack~1 at LC_X36_Y19_N9
--operation mode is normal

A1L192 = A1L292 # J1L8 & J1L1Q;


--CB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9 at LC_X28_Y21_N1
--operation mode is arithmetic

CB1L43_carry_eqn = (!CB1L92 & CB1L23) # (CB1L92 & CB1L33);
CB1L43 = K31_reg_o[7] $ !CB1L43_carry_eqn;

--CB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT0 at LC_X28_Y21_N1
--operation mode is arithmetic

CB1L63_cout_0 = !K31_reg_o[7] & !CB1L23;
CB1L63 = CARRY(CB1L63_cout_0);

--CB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT1 at LC_X28_Y21_N1
--operation mode is arithmetic

CB1L73_cout_1 = !K31_reg_o[7] & !CB1L33;
CB1L73 = CARRY(CB1L73_cout_1);


--Y01_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X27_Y21_N1
--operation mode is arithmetic

Y01_safe_q[7]_carry_eqn = (!Y01L31 & Y01L34) # (Y01L31 & Y01L44);
Y01_safe_q[7]_lut_out = Y01_safe_q[7] $ Y01_safe_q[7]_carry_eqn;
Y01_safe_q[7]_reg_input = !L21L1 & Y01_safe_q[7]_lut_out;
Y01_safe_q[7] = DFFEA(Y01_safe_q[7]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L64 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X27_Y21_N1
--operation mode is arithmetic

Y01L64_cout_0 = !Y01L34 # !Y01_safe_q[7];
Y01L64 = CARRY(Y01L64_cout_0);

--Y01L74 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X27_Y21_N1
--operation mode is arithmetic

Y01L74_cout_1 = !Y01L44 # !Y01_safe_q[7];
Y01L74 = CARRY(Y01L74_cout_1);


--CB1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4 at LC_X28_Y22_N6
--operation mode is arithmetic

CB1L61_carry_eqn = (!CB1L11 & CB1L41) # (CB1L11 & CB1L51);
CB1L61 = K31_reg_o[2] $ CB1L61_carry_eqn;

--CB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT0 at LC_X28_Y22_N6
--operation mode is arithmetic

CB1L81_cout_0 = K31_reg_o[2] # !CB1L41;
CB1L81 = CARRY(CB1L81_cout_0);

--CB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT1 at LC_X28_Y22_N6
--operation mode is arithmetic

CB1L91_cout_1 = K31_reg_o[2] # !CB1L51;
CB1L91 = CARRY(CB1L91_cout_1);


--CB1L902 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~95 at LC_X28_Y22_N3
--operation mode is normal

CB1L902 = Y01_safe_q[7] & CB1L43 & (Y01_safe_q[2] $ !CB1L61) # !Y01_safe_q[7] & !CB1L43 & (Y01_safe_q[2] $ !CB1L61);


--CB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13 at LC_X28_Y21_N5
--operation mode is arithmetic

CB1L84_carry_eqn = CB1L74;
CB1L84 = K31_reg_o[11] $ !CB1L84_carry_eqn;

--CB1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT0 at LC_X28_Y21_N5
--operation mode is arithmetic

CB1L05_cout_0 = !K31_reg_o[11] & !CB1L74;
CB1L05 = CARRY(CB1L05_cout_0);

--CB1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT1 at LC_X28_Y21_N5
--operation mode is arithmetic

CB1L15_cout_1 = !K31_reg_o[11] & !CB1L74;
CB1L15 = CARRY(CB1L15_cout_1);


--Y01_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X27_Y21_N5
--operation mode is arithmetic

Y01_safe_q[11]_carry_eqn = Y01L32;
Y01_safe_q[11]_lut_out = Y01_safe_q[11] $ Y01_safe_q[11]_carry_eqn;
Y01_safe_q[11]_reg_input = !L21L1 & Y01_safe_q[11]_lut_out;
Y01_safe_q[11] = DFFEA(Y01_safe_q[11]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L65 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X27_Y21_N5
--operation mode is arithmetic

Y01L65_cout_0 = !Y01L32 # !Y01_safe_q[11];
Y01L65 = CARRY(Y01L65_cout_0);

--Y01L75 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X27_Y21_N5
--operation mode is arithmetic

Y01L75_cout_1 = !Y01L32 # !Y01_safe_q[11];
Y01L75 = CARRY(Y01L75_cout_1);


--CB1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3 at LC_X28_Y22_N5
--operation mode is arithmetic

CB1L21_carry_eqn = CB1L11;
CB1L21 = K31_reg_o[1] $ !CB1L21_carry_eqn;

--CB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT0 at LC_X28_Y22_N5
--operation mode is arithmetic

CB1L41_cout_0 = !K31_reg_o[1] & !CB1L11;
CB1L41 = CARRY(CB1L41_cout_0);

--CB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT1 at LC_X28_Y22_N5
--operation mode is arithmetic

CB1L51_cout_1 = !K31_reg_o[1] & !CB1L11;
CB1L51 = CARRY(CB1L51_cout_1);


--CB1L012 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~96 at LC_X27_Y22_N2
--operation mode is normal

CB1L012 = CB1L21 & Y01_safe_q[1] & (CB1L84 $ !Y01_safe_q[11]) # !CB1L21 & !Y01_safe_q[1] & (CB1L84 $ !Y01_safe_q[11]);


--CB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10 at LC_X28_Y21_N2
--operation mode is arithmetic

CB1L83_carry_eqn = (!CB1L92 & CB1L63) # (CB1L92 & CB1L73);
CB1L83 = K31_reg_o[8] $ CB1L83_carry_eqn;

--CB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT0 at LC_X28_Y21_N2
--operation mode is arithmetic

CB1L04_cout_0 = K31_reg_o[8] # !CB1L63;
CB1L04 = CARRY(CB1L04_cout_0);

--CB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT1 at LC_X28_Y21_N2
--operation mode is arithmetic

CB1L14_cout_1 = K31_reg_o[8] # !CB1L73;
CB1L14 = CARRY(CB1L14_cout_1);


--Y01_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X27_Y21_N2
--operation mode is arithmetic

Y01_safe_q[8]_carry_eqn = (!Y01L31 & Y01L64) # (Y01L31 & Y01L74);
Y01_safe_q[8]_lut_out = Y01_safe_q[8] $ !Y01_safe_q[8]_carry_eqn;
Y01_safe_q[8]_reg_input = !L21L1 & Y01_safe_q[8]_lut_out;
Y01_safe_q[8] = DFFEA(Y01_safe_q[8]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L94 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X27_Y21_N2
--operation mode is arithmetic

Y01L94_cout_0 = Y01_safe_q[8] & !Y01L64;
Y01L94 = CARRY(Y01L94_cout_0);

--Y01L05 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X27_Y21_N2
--operation mode is arithmetic

Y01L05_cout_1 = Y01_safe_q[8] & !Y01L74;
Y01L05 = CARRY(Y01L05_cout_1);


--CB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2 at LC_X28_Y22_N4
--operation mode is arithmetic

CB1L01 = !K31_reg_o[0];

--CB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2COUT at LC_X28_Y22_N4
--operation mode is arithmetic

CB1L11 = CARRY(K31_reg_o[0]);


--CB1L112 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~97 at LC_X29_Y21_N4
--operation mode is normal

CB1L112 = CB1L01 & Y01_safe_q[0] & (CB1L83 $ !Y01_safe_q[8]) # !CB1L01 & !Y01_safe_q[0] & (CB1L83 $ !Y01_safe_q[8]);


--CB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12 at LC_X28_Y21_N4
--operation mode is arithmetic

CB1L64_carry_eqn = (!CB1L92 & CB1L44) # (CB1L92 & CB1L54);
CB1L64 = K31_reg_o[10] $ CB1L64_carry_eqn;

--CB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12COUT at LC_X28_Y21_N4
--operation mode is arithmetic

CB1L74 = CARRY(K31_reg_o[10] # !CB1L54);


--Y01_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X27_Y21_N4
--operation mode is arithmetic

Y01_safe_q[10]_carry_eqn = (!Y01L31 & Y01L25) # (Y01L31 & Y01L35);
Y01_safe_q[10]_lut_out = Y01_safe_q[10] $ !Y01_safe_q[10]_carry_eqn;
Y01_safe_q[10]_reg_input = !L21L1 & Y01_safe_q[10]_lut_out;
Y01_safe_q[10] = DFFEA(Y01_safe_q[10]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L32 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X27_Y21_N4
--operation mode is arithmetic

Y01L32 = CARRY(Y01_safe_q[10] & !Y01L35);


--CB1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6 at LC_X28_Y22_N8
--operation mode is arithmetic

CB1L42_carry_eqn = (!CB1L11 & CB1L22) # (CB1L11 & CB1L32);
CB1L42 = K31_reg_o[4] $ CB1L42_carry_eqn;

--CB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT0 at LC_X28_Y22_N8
--operation mode is arithmetic

CB1L62_cout_0 = K31_reg_o[4] # !CB1L22;
CB1L62 = CARRY(CB1L62_cout_0);

--CB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT1 at LC_X28_Y22_N8
--operation mode is arithmetic

CB1L72_cout_1 = K31_reg_o[4] # !CB1L32;
CB1L72 = CARRY(CB1L72_cout_1);


--CB1L212 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~98 at LC_X28_Y21_N8
--operation mode is normal

CB1L212 = CB1L64 & Y01_safe_q[10] & (Y01_safe_q[4] $ !CB1L42) # !CB1L64 & !Y01_safe_q[10] & (Y01_safe_q[4] $ !CB1L42);


--CB1L312 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~99 at LC_X29_Y22_N5
--operation mode is normal

CB1L312 = CB1L012 & CB1L902 & CB1L212 & CB1L112;


--CB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8 at LC_X28_Y21_N0
--operation mode is arithmetic

CB1L03_carry_eqn = CB1L92;
CB1L03 = K31_reg_o[6] $ CB1L03_carry_eqn;

--CB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT0 at LC_X28_Y21_N0
--operation mode is arithmetic

CB1L23_cout_0 = K31_reg_o[6] # !CB1L92;
CB1L23 = CARRY(CB1L23_cout_0);

--CB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT1 at LC_X28_Y21_N0
--operation mode is arithmetic

CB1L33_cout_1 = K31_reg_o[6] # !CB1L92;
CB1L33 = CARRY(CB1L33_cout_1);


--CB1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|add~14 at LC_X28_Y21_N6
--operation mode is normal

CB1L25_carry_eqn = (!CB1L74 & CB1L05) # (CB1L74 & CB1L15);
CB1L25 = CB1L25_carry_eqn $ K31_reg_o[12];


--Y01_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X27_Y21_N6
--operation mode is normal

Y01_safe_q[12]_carry_eqn = (!Y01L32 & Y01L65) # (Y01L32 & Y01L75);
Y01_safe_q[12]_lut_out = Y01_safe_q[12] $ !Y01_safe_q[12]_carry_eqn;
Y01_safe_q[12]_reg_input = !L21L1 & Y01_safe_q[12]_lut_out;
Y01_safe_q[12] = DFFEA(Y01_safe_q[12]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );


--Y01_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X27_Y21_N0
--operation mode is arithmetic

Y01_safe_q[6]_carry_eqn = Y01L31;
Y01_safe_q[6]_lut_out = Y01_safe_q[6] $ !Y01_safe_q[6]_carry_eqn;
Y01_safe_q[6]_reg_input = !L21L1 & Y01_safe_q[6]_lut_out;
Y01_safe_q[6] = DFFEA(Y01_safe_q[6]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L34 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X27_Y21_N0
--operation mode is arithmetic

Y01L34_cout_0 = Y01_safe_q[6] & !Y01L31;
Y01L34 = CARRY(Y01L34_cout_0);

--Y01L44 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X27_Y21_N0
--operation mode is arithmetic

Y01L44_cout_1 = Y01_safe_q[6] & !Y01L31;
Y01L44 = CARRY(Y01L44_cout_1);


--CB1L412 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~100 at LC_X28_Y21_N7
--operation mode is normal

CB1L412 = Y01_safe_q[6] & CB1L03 & (Y01_safe_q[12] $ !CB1L25) # !Y01_safe_q[6] & !CB1L03 & (Y01_safe_q[12] $ !CB1L25);


--CB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11 at LC_X28_Y21_N3
--operation mode is arithmetic

CB1L24_carry_eqn = (!CB1L92 & CB1L04) # (CB1L92 & CB1L14);
CB1L24 = K31_reg_o[9] $ !CB1L24_carry_eqn;

--CB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT0 at LC_X28_Y21_N3
--operation mode is arithmetic

CB1L44_cout_0 = !K31_reg_o[9] & !CB1L04;
CB1L44 = CARRY(CB1L44_cout_0);

--CB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT1 at LC_X28_Y21_N3
--operation mode is arithmetic

CB1L54_cout_1 = !K31_reg_o[9] & !CB1L14;
CB1L54 = CARRY(CB1L54_cout_1);


--Y01_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X27_Y21_N3
--operation mode is arithmetic

Y01_safe_q[9]_carry_eqn = (!Y01L31 & Y01L94) # (Y01L31 & Y01L05);
Y01_safe_q[9]_lut_out = Y01_safe_q[9] $ Y01_safe_q[9]_carry_eqn;
Y01_safe_q[9]_reg_input = !L21L1 & Y01_safe_q[9]_lut_out;
Y01_safe_q[9] = DFFEA(Y01_safe_q[9]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , CB1_addr_ena, , );

--Y01L25 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X27_Y21_N3
--operation mode is arithmetic

Y01L25_cout_0 = !Y01L94 # !Y01_safe_q[9];
Y01L25 = CARRY(Y01L25_cout_0);

--Y01L35 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X27_Y21_N3
--operation mode is arithmetic

Y01L35_cout_1 = !Y01L05 # !Y01_safe_q[9];
Y01L35 = CARRY(Y01L35_cout_1);


--CB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7 at LC_X28_Y22_N9
--operation mode is arithmetic

CB1L82_carry_eqn = (!CB1L11 & CB1L62) # (CB1L11 & CB1L72);
CB1L82 = K31_reg_o[5] $ !CB1L82_carry_eqn;

--CB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7COUT at LC_X28_Y22_N9
--operation mode is arithmetic

CB1L92 = CARRY(!K31_reg_o[5] & !CB1L72);


--CB1L512 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~101 at LC_X28_Y21_N9
--operation mode is normal

CB1L512 = CB1L24 & Y01_safe_q[9] & (Y01_safe_q[5] $ !CB1L82) # !CB1L24 & !Y01_safe_q[9] & (Y01_safe_q[5] $ !CB1L82);


--CB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5 at LC_X28_Y22_N7
--operation mode is arithmetic

CB1L02_carry_eqn = (!CB1L11 & CB1L81) # (CB1L11 & CB1L91);
CB1L02 = K31_reg_o[3] $ !CB1L02_carry_eqn;

--CB1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT0 at LC_X28_Y22_N7
--operation mode is arithmetic

CB1L22_cout_0 = !K31_reg_o[3] & !CB1L81;
CB1L22 = CARRY(CB1L22_cout_0);

--CB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT1 at LC_X28_Y22_N7
--operation mode is arithmetic

CB1L32_cout_1 = !K31_reg_o[3] & !CB1L91;
CB1L32 = CARRY(CB1L32_cout_1);


--CB1L612 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~102 at LC_X28_Y22_N0
--operation mode is normal

CB1L612 = CB1L412 & CB1L512 & (Y01_safe_q[3] $ !CB1L02);


--CB1L19 is dispatch:cmd0|dispatch_wishbone:wishbone|next_state.error~10 at LC_X29_Y22_N4
--operation mode is normal

CB1L19 = CB1L39Q & (!CB1L612 # !A1L192 # !CB1L312);


--C1L5Q is dispatch:cmd0|pres_state~22 at LC_X30_Y23_N2
--operation mode is normal

C1L5Q_lut_out = C1L5Q & (AB1L781Q & !C1L3Q # !C1L1) # !C1L5Q & AB1L781Q & !C1L3Q;
C1L5Q = DFFEA(C1L5Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--CB1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[6]~9 at LC_X41_Y23_N2
--operation mode is normal

CB1L8 = K41_reg_o[22] & CB1L39Q;


--A1L392 is slave_err~332 at LC_X41_Y22_N8
--operation mode is normal

A1L392 = CB1L8 # CB1L7 & !CB1L6 # !CB1L7 & A1L692;


--CB1L5 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[3]~12 at LC_X41_Y22_N6
--operation mode is normal

CB1L5 = CB1L39Q & K41_reg_o[19];


--A1L492 is slave_err~333 at LC_X41_Y22_N5
--operation mode is normal

A1L492 = A1L392 # CB1L9 & CB1L5 # !CB1L9 & !E1L41;


--CB1L29Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20 at LC_X30_Y22_N7
--operation mode is normal

CB1L29Q_lut_out = !CB1L49Q & !CB1L59Q & (C1L5Q # CB1L29Q);
CB1L29Q = DFFEA(CB1L29Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L781Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30 at LC_X31_Y20_N4
--operation mode is normal

AB1L781Q_lut_out = AB1L081Q & !FB1L35 & AB1L041Q & !FB1L85;
AB1L781Q = DFFEA(AB1L781Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K02_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[16] at LC_X41_Y21_N3
--operation mode is normal

K02_reg_o[16]_sload_eqn = GB1_reg[16];
K02_reg_o[16] = DFFEA(K02_reg_o[16]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--C1L3Q is dispatch:cmd0|pres_state~20 at LC_X30_Y24_N4
--operation mode is normal

C1L3Q_lut_out = !C1L4Q & (AB1L781Q # AB1L881Q # C1L3Q);
C1L3Q = DFFEA(C1L3Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K02_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[18] at LC_X39_Y17_N3
--operation mode is normal

K02_reg_o[18]_lut_out = GB1_reg[18];
K02_reg_o[18] = DFFEA(K02_reg_o[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[22] at LC_X40_Y19_N2
--operation mode is normal

K02_reg_o[22]_lut_out = GB1_reg[22];
K02_reg_o[22] = DFFEA(K02_reg_o[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[19] at LC_X39_Y17_N5
--operation mode is normal

K02_reg_o[19]_sload_eqn = GB1_reg[19];
K02_reg_o[19] = DFFEA(K02_reg_o[19]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[23] at LC_X36_Y14_N5
--operation mode is normal

K02_reg_o[23]_lut_out = GB1_reg[23];
K02_reg_o[23] = DFFEA(K02_reg_o[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[20] at LC_X36_Y14_N3
--operation mode is normal

K02_reg_o[20]_lut_out = GB1_reg[20];
K02_reg_o[20] = DFFEA(K02_reg_o[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[21] at LC_X36_Y13_N4
--operation mode is normal

K02_reg_o[21]_lut_out = GB1_reg[21];
K02_reg_o[21] = DFFEA(K02_reg_o[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[17] at LC_X36_Y14_N8
--operation mode is normal

K02_reg_o[17]_sload_eqn = GB1_reg[17];
K02_reg_o[17] = DFFEA(K02_reg_o[17]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--Y2_safe_q[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X9_Y21_N2
--operation mode is arithmetic

Y2_safe_q[1] = AMPP_FUNCTION(!A1L5, V1L01, Y2_safe_q[1], !SB1_Q[3], V1_ram_rom_load_read_data, Y2L51, Y2L61);

--Y2L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X9_Y21_N2
--operation mode is arithmetic

Y2L81 = AMPP_FUNCTION(Y2_safe_q[1], Y2L51);

--Y2L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X9_Y21_N2
--operation mode is arithmetic

Y2L91 = AMPP_FUNCTION(Y2_safe_q[1], Y2L61);


--Y2_safe_q[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X9_Y21_N1
--operation mode is arithmetic

Y2_safe_q[0] = AMPP_FUNCTION(!A1L5, V1L01, Y2_safe_q[0], !SB1_Q[3], V1_ram_rom_load_read_data);

--Y2L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X9_Y21_N1
--operation mode is arithmetic

Y2L51 = AMPP_FUNCTION(Y2_safe_q[0]);

--Y2L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X9_Y21_N1
--operation mode is arithmetic

Y2L61 = AMPP_FUNCTION(Y2_safe_q[0]);


--Y2_safe_q[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X9_Y21_N4
--operation mode is arithmetic

Y2_safe_q[3] = AMPP_FUNCTION(!A1L5, Y2_safe_q[3], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L12, Y2L22);

--Y2L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT at LC_X9_Y21_N4
--operation mode is arithmetic

Y2L9 = AMPP_FUNCTION(Y2_safe_q[3], Y2L12, Y2L22);


--Y2_safe_q[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X9_Y21_N3
--operation mode is arithmetic

Y2_safe_q[2] = AMPP_FUNCTION(!A1L5, Y2_safe_q[2], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L81, Y2L91);

--Y2L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X9_Y21_N3
--operation mode is arithmetic

Y2L12 = AMPP_FUNCTION(Y2_safe_q[2], Y2L81);

--Y2L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X9_Y21_N3
--operation mode is arithmetic

Y2L22 = AMPP_FUNCTION(Y2_safe_q[2], Y2L91);


--Y2_safe_q[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X9_Y21_N5
--operation mode is arithmetic

Y2_safe_q[4] = AMPP_FUNCTION(!A1L5, V1L01, Y2_safe_q[4], !SB1_Q[3], V1_ram_rom_load_read_data, Y2L9);

--Y2L72 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X9_Y21_N5
--operation mode is arithmetic

Y2L72 = AMPP_FUNCTION(Y2_safe_q[4]);

--Y2L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X9_Y21_N5
--operation mode is arithmetic

Y2L82 = AMPP_FUNCTION(Y2_safe_q[4]);


--Y2_safe_q[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X9_Y21_N6
--operation mode is normal

Y2_safe_q[5] = AMPP_FUNCTION(!A1L5, V1L01, Y2_safe_q[5], !SB1_Q[3], V1_ram_rom_load_read_data, Y2L9, Y2L72, Y2L82);


--V1L45 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~51 at LC_X9_Y21_N9
--operation mode is normal

V1L45 = AMPP_FUNCTION(Y2_safe_q[4], Y2_safe_q[5]);


--V1L55 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~52 at LC_X9_Y21_N8
--operation mode is normal

V1L55 = AMPP_FUNCTION(Y2_safe_q[2], V1L45, Y2_safe_q[0], Y2_safe_q[3]);


--V1_ram_rom_load_read_data is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data at LC_X9_Y21_N0
--operation mode is normal

V1_ram_rom_load_read_data = AMPP_FUNCTION(Y2_safe_q[1], V1L55);


--SB2_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2] at LC_X7_Y19_N9
--operation mode is normal

SB2_Q[2] = AMPP_FUNCTION(!A1L5, SB6_Q[2], !G1L2, G1L8);


--SB6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] at LC_X8_Y19_N2
--operation mode is normal

SB6_Q[2] = AMPP_FUNCTION(!A1L5, G1L61, V1_ir_loaded_address_reg[1], SB6_Q[3], SB6_Q[2], !G1L2, VB1_state[4], G1_IRSR_ENA);


--VB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X7_Y16_N6
--operation mode is normal

VB1_state[1] = AMPP_FUNCTION(!A1L5, VB1L81, A1L7, VB1_state[0], VCC);


--G1L2 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0 at LC_X7_Y17_N8
--operation mode is normal

G1L2 = AMPP_FUNCTION(VB1_state[1]);

--SB7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0] at LC_X7_Y17_N8
--operation mode is normal

SB7_Q[0] = AMPP_FUNCTION(!A1L5, WB1_dffe1a[7], G1_jtag_debug_mode_usr1, GND, G1L3);


--WB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[2] at LC_X7_Y17_N2
--operation mode is normal

WB1_dffe1a[2] = AMPP_FUNCTION(!A1L5, SB6_Q[3], G1L42, SB6_Q[1], SB6_Q[2], !G1L2, G1L7);


--SB4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] at LC_X7_Y18_N3
--operation mode is normal

SB4_Q[0] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !G1L2, G1L71);


--G1L81 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~76 at LC_X7_Y18_N1
--operation mode is normal

G1L81 = AMPP_FUNCTION(WB1_dffe1a[2], SB3_Q[0], SB4_Q[0], SB5_Q[0]);


--VB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X6_Y18_N4
--operation mode is normal

VB1_state[5] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[4], VB1_state[3], VCC);


--G1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC_X9_Y18_N5
--operation mode is normal

G1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L5, G1_jtag_debug_mode_usr1, VB1_state[8], VCC, G1L82);


--G1L91 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~77 at LC_X7_Y18_N5
--operation mode is normal

G1L91 = AMPP_FUNCTION(VB1_state[5], G1_OK_TO_UPDATE_IR_Q, G1L81);


--AB1L581Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27 at LC_X34_Y14_N5
--operation mode is normal

AB1L581Q_lut_out = AB1L041Q & AB1L971Q;
AB1L581Q = DFFEA(AB1L581Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB1_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[0] at LC_X34_Y6_N2
--operation mode is normal

GB1_reg[0]_lut_out = AB1L831Q & K12_reg_o[0] # !AB1L831Q & (AB1L341Q & K12_reg_o[0] # !AB1L341Q & GB1_reg[1]);
GB1_reg[0] = DFFEA(GB1_reg[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[0]~34 at LC_X34_Y17_N3
--operation mode is normal

AB1L101 = GB1_reg[0] & AB1L581Q;


--Y4_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X35_Y15_N4
--operation mode is arithmetic

Y4_safe_q[0]_lut_out = !Y4_safe_q[0];
Y4_safe_q[0]_reg_input = !L3L1 & Y4_safe_q[0]_lut_out;
Y4_safe_q[0] = DFFEA(Y4_safe_q[0]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X35_Y15_N4
--operation mode is arithmetic

Y4L3 = CARRY(Y4_safe_q[0]);


--AB1L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[0]~6 at LC_X35_Y15_N3
--operation mode is normal

AB1L59 = AB1L581Q & Y4_safe_q[0];


--Y4_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X35_Y15_N5
--operation mode is arithmetic

Y4_safe_q[1]_carry_eqn = Y4L3;
Y4_safe_q[1]_lut_out = Y4_safe_q[1] $ Y4_safe_q[1]_carry_eqn;
Y4_safe_q[1]_reg_input = !L3L1 & Y4_safe_q[1]_lut_out;
Y4_safe_q[1] = DFFEA(Y4_safe_q[1]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L03 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X35_Y15_N5
--operation mode is arithmetic

Y4L03_cout_0 = !Y4L3 # !Y4_safe_q[1];
Y4L03 = CARRY(Y4L03_cout_0);

--Y4L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X35_Y15_N5
--operation mode is arithmetic

Y4L13_cout_1 = !Y4L3 # !Y4_safe_q[1];
Y4L13 = CARRY(Y4L13_cout_1);


--AB1L69 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[1]~7 at LC_X35_Y16_N7
--operation mode is normal

AB1L69 = AB1L581Q & Y4_safe_q[1];


--Y4_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X35_Y15_N6
--operation mode is arithmetic

Y4_safe_q[2]_carry_eqn = (!Y4L3 & Y4L03) # (Y4L3 & Y4L13);
Y4_safe_q[2]_lut_out = Y4_safe_q[2] $ !Y4_safe_q[2]_carry_eqn;
Y4_safe_q[2]_reg_input = !L3L1 & Y4_safe_q[2]_lut_out;
Y4_safe_q[2] = DFFEA(Y4_safe_q[2]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X35_Y15_N6
--operation mode is arithmetic

Y4L33_cout_0 = Y4_safe_q[2] & !Y4L03;
Y4L33 = CARRY(Y4L33_cout_0);

--Y4L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X35_Y15_N6
--operation mode is arithmetic

Y4L43_cout_1 = Y4_safe_q[2] & !Y4L13;
Y4L43 = CARRY(Y4L43_cout_1);


--AB1L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[2]~8 at LC_X36_Y16_N9
--operation mode is normal

AB1L79 = AB1L581Q & Y4_safe_q[2];


--Y4_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X35_Y15_N7
--operation mode is arithmetic

Y4_safe_q[3]_carry_eqn = (!Y4L3 & Y4L33) # (Y4L3 & Y4L43);
Y4_safe_q[3]_lut_out = Y4_safe_q[3] $ Y4_safe_q[3]_carry_eqn;
Y4_safe_q[3]_reg_input = !L3L1 & Y4_safe_q[3]_lut_out;
Y4_safe_q[3] = DFFEA(Y4_safe_q[3]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X35_Y15_N7
--operation mode is arithmetic

Y4L63_cout_0 = !Y4L33 # !Y4_safe_q[3];
Y4L63 = CARRY(Y4L63_cout_0);

--Y4L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X35_Y15_N7
--operation mode is arithmetic

Y4L73_cout_1 = !Y4L43 # !Y4_safe_q[3];
Y4L73 = CARRY(Y4L73_cout_1);


--AB1L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[3]~9 at LC_X35_Y15_N0
--operation mode is normal

AB1L89 = Y4_safe_q[3] & AB1L581Q;


--Y4_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X35_Y15_N8
--operation mode is arithmetic

Y4_safe_q[4]_carry_eqn = (!Y4L3 & Y4L63) # (Y4L3 & Y4L73);
Y4_safe_q[4]_lut_out = Y4_safe_q[4] $ !Y4_safe_q[4]_carry_eqn;
Y4_safe_q[4]_reg_input = !L3L1 & Y4_safe_q[4]_lut_out;
Y4_safe_q[4] = DFFEA(Y4_safe_q[4]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X35_Y15_N8
--operation mode is arithmetic

Y4L93_cout_0 = Y4_safe_q[4] & !Y4L63;
Y4L93 = CARRY(Y4L93_cout_0);

--Y4L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X35_Y15_N8
--operation mode is arithmetic

Y4L04_cout_1 = Y4_safe_q[4] & !Y4L73;
Y4L04 = CARRY(Y4L04_cout_1);


--AB1L99 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[4]~10 at LC_X36_Y15_N8
--operation mode is normal

AB1L99 = AB1L581Q & Y4_safe_q[4];


--Y4_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X35_Y15_N9
--operation mode is arithmetic

Y4_safe_q[5]_carry_eqn = (!Y4L3 & Y4L93) # (Y4L3 & Y4L04);
Y4_safe_q[5]_lut_out = Y4_safe_q[5] $ Y4_safe_q[5]_carry_eqn;
Y4_safe_q[5]_reg_input = !L3L1 & Y4_safe_q[5]_lut_out;
Y4_safe_q[5] = DFFEA(Y4_safe_q[5]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X35_Y15_N9
--operation mode is arithmetic

Y4L31 = CARRY(!Y4L04 # !Y4_safe_q[5]);


--AB1L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[5]~11 at LC_X36_Y15_N7
--operation mode is normal

AB1L001 = AB1L581Q & Y4_safe_q[5];


--CB1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]~6 at LC_X32_Y21_N2
--operation mode is normal

CB1L35 = !K31_reg_o[13] & K31_reg_o[15] & !K31_reg_o[14] & Y01_safe_q[0];


--CB1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[1]~7 at LC_X31_Y22_N0
--operation mode is normal

CB1L45 = !K31_reg_o[14] & Y01_safe_q[1] & K31_reg_o[15] & !K31_reg_o[13];


--CB1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[2]~8 at LC_X32_Y21_N3
--operation mode is normal

CB1L55 = !K31_reg_o[14] & K31_reg_o[15] & Y01_safe_q[2] & !K31_reg_o[13];


--CB1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[3]~9 at LC_X32_Y22_N1
--operation mode is normal

CB1L65 = Y01_safe_q[3] & !K31_reg_o[13] & K31_reg_o[15] & !K31_reg_o[14];


--CB1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[4]~10 at LC_X31_Y20_N9
--operation mode is normal

CB1L75 = !K31_reg_o[14] & K31_reg_o[15] & Y01_safe_q[4] & !K31_reg_o[13];


--CB1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[5]~11 at LC_X32_Y21_N9
--operation mode is normal

CB1L85 = !K31_reg_o[14] & K31_reg_o[15] & Y01_safe_q[5] & !K31_reg_o[13];


--L21L2 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~135 at LC_X27_Y22_N0
--operation mode is normal

L21L2 = !Y01_safe_q[2] # !Y01_safe_q[3] # !Y01_safe_q[1] # !Y01_safe_q[0];


--L21L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~136 at LC_X27_Y22_N3
--operation mode is normal

L21L3 = !Y01_safe_q[5] # !Y01_safe_q[4] # !Y01_safe_q[7] # !Y01_safe_q[11];


--L21L4 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~137 at LC_X27_Y21_N7
--operation mode is normal

L21L4 = !Y01_safe_q[10] # !Y01_safe_q[8];


--L21L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~138 at LC_X27_Y21_N8
--operation mode is normal

L21L5 = L21L4 # !Y01_safe_q[9] # !Y01_safe_q[6] # !Y01_safe_q[12];


--L21L1 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count~13 at LC_X27_Y22_N1
--operation mode is normal

L21L1 = !L21L3 & !L21L5 & !L21L2 # !CB1L29Q;


--CB1_addr_ena is dispatch:cmd0|dispatch_wishbone:wishbone|addr_ena at LC_X36_Y19_N5
--operation mode is normal

CB1_addr_ena = A1L292 # J1L8 & J1L1Q # !CB1L29Q;


--G1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC_X7_Y16_N3
--operation mode is normal

G1_jtag_debug_mode = AMPP_FUNCTION(!A1L5, G1L52, G1L42, G1_jtag_debug_mode, VB1_state[15], VB1_state[0]);


--G1L62 is sld_hub:sld_hub_inst|NODE_ENA~1 at LC_X7_Y18_N6
--operation mode is normal

G1L62 = AMPP_FUNCTION(SB4_Q[0], G1_jtag_debug_mode);

--SB3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] at LC_X7_Y18_N6
--operation mode is normal

SB3_Q[0] = AMPP_FUNCTION(!A1L5, WB1_dffe1a[1], !G1L2, GND, G1L1);


--VB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X6_Y18_N2
--operation mode is normal

VB1_state[4] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[3], VB1_state[4], VB1_state[7], VCC);


--G1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC_X6_Y17_N2
--operation mode is normal

G1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L5, UB1_dffs[1], G1L03, G1L13, UB1_dffs[0], VB1_state[0], VB1_state[12]);


--SB1_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] at LC_X7_Y19_N2
--operation mode is normal

SB1_Q[1] = AMPP_FUNCTION(!A1L5, SB6_Q[1], SB2_Q[1], SB3_Q[0], !G1L2, G1L91);


--G1L11 is sld_hub:sld_hub_inst|HUB_TDO~516 at LC_X9_Y20_N5
--operation mode is normal

G1L11 = AMPP_FUNCTION(SB1_Q[1], SB1_Q[2]);


--V1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~55 at LC_X9_Y20_N7
--operation mode is normal

V1L01 = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, G1L62, G1L11, VB1_state[4]);


--SB1_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] at LC_X8_Y18_N4
--operation mode is normal

SB1_Q[3] = AMPP_FUNCTION(!A1L5, SB3_Q[0], SB6_Q[3], SB2_Q[3], !G1L2, G1L91);


--V1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3 at LC_X9_Y20_N8
--operation mode is normal

V1L9 = AMPP_FUNCTION(SB1_Q[1], SB1_Q[3], V1L55, Y2_safe_q[1]);


--V1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process5~12 at LC_X9_Y18_N6
--operation mode is normal

V1L11 = AMPP_FUNCTION(G1L62, SB1_Q[3], G1_jtag_debug_mode_usr1);


--V1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~547 at LC_X9_Y19_N8
--operation mode is normal

V1L31 = AMPP_FUNCTION(Y1_safe_q[0], V1L11, Y1_safe_q[1], VB1_state[4]);


--SB1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0] at LC_X8_Y18_N5
--operation mode is normal

SB1_Q[0] = AMPP_FUNCTION(!A1L5, SB3_Q[0], SB2_Q[0], SB6_Q[0], !G1L2, G1L91);


--V1_ram_rom_incr_addr is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr at LC_X9_Y20_N4
--operation mode is normal

V1_ram_rom_incr_addr = AMPP_FUNCTION(SB1_Q[1], V1L35, V1L55, Y2_safe_q[1]);


--V1L41 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~548 at LC_X9_Y19_N9
--operation mode is normal

V1L41 = AMPP_FUNCTION(Y1_safe_q[2], V1L11, Y1_safe_q[1], VB1_state[4]);


--V1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~549 at LC_X9_Y19_N1
--operation mode is normal

V1L51 = AMPP_FUNCTION(Y1_safe_q[2], V1L11, Y1_safe_q[3], VB1_state[4]);


--V1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~550 at LC_X9_Y19_N0
--operation mode is normal

V1L61 = AMPP_FUNCTION(Y1_safe_q[4], V1L11, Y1_safe_q[3], VB1_state[4]);


--V1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~551 at LC_X9_Y18_N8
--operation mode is normal

V1L71 = AMPP_FUNCTION(Y1_safe_q[5], VB1_state[4], V1L11, Y1_safe_q[4]);


--V1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~552 at LC_X9_Y18_N7
--operation mode is normal

V1L81 = AMPP_FUNCTION(Y1_safe_q[5], VB1_state[4], V1L11, altera_internal_jtag);


--GB1_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[1] at LC_X34_Y7_N8
--operation mode is normal

GB1_reg[1]_lut_out = AB1L341Q & K12_reg_o[1] # !AB1L341Q & (AB1L831Q & K12_reg_o[1] # !AB1L831Q & GB1_reg[2]);
GB1_reg[1] = DFFEA(GB1_reg[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L201 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[1]~35 at LC_X36_Y17_N7
--operation mode is normal

AB1L201 = AB1L581Q & GB1_reg[1];


--GB1_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[2] at LC_X34_Y7_N5
--operation mode is normal

GB1_reg[2]_lut_out = AB1L341Q & K12_reg_o[2] # !AB1L341Q & (AB1L831Q & K12_reg_o[2] # !AB1L831Q & GB1_reg[3]);
GB1_reg[2] = DFFEA(GB1_reg[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[2]~36 at LC_X33_Y20_N1
--operation mode is normal

AB1L301 = AB1L581Q & GB1_reg[2];


--GB1_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[3] at LC_X34_Y7_N9
--operation mode is normal

GB1_reg[3]_lut_out = AB1L341Q & K12_reg_o[3] # !AB1L341Q & (AB1L831Q & K12_reg_o[3] # !AB1L831Q & GB1_reg[4]);
GB1_reg[3] = DFFEA(GB1_reg[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[3]~37 at LC_X36_Y19_N4
--operation mode is normal

AB1L401 = GB1_reg[3] & AB1L581Q;


--QB1L181 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~279 at LC_X39_Y21_N6
--operation mode is normal

QB1L181 = K13_reg_o[29] # K13_reg_o[27] # K13_reg_o[28] # K13_reg_o[30];


--QB1L281 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~280 at LC_X39_Y20_N4
--operation mode is normal

QB1L281 = K13_reg_o[23] # K13_reg_o[25] # K13_reg_o[26] # K13_reg_o[24];


--QB1L381 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~281 at LC_X36_Y20_N2
--operation mode is normal

QB1L381 = K13_reg_o[19] # K13_reg_o[22] # K13_reg_o[21] # K13_reg_o[20];


--QB1L481 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~282 at LC_X35_Y20_N4
--operation mode is normal

QB1L481 = K13_reg_o[16] # K13_reg_o[18] # K13_reg_o[17] # K13_reg_o[15];


--QB1L581 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~283 at LC_X39_Y21_N8
--operation mode is normal

QB1L581 = QB1L381 # QB1L481 # QB1L281 # QB1L181;


--QB1L681 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~284 at LC_X34_Y20_N7
--operation mode is normal

QB1L681 = K13_reg_o[14] # K13_reg_o[13];


--QB1L781 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~285 at LC_X36_Y20_N7
--operation mode is normal

QB1L781 = K13_reg_o[8] # K13_reg_o[10] # K13_reg_o[7] # K13_reg_o[9];


--QB1L881 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~286 at LC_X39_Y20_N1
--operation mode is normal

QB1L881 = QB1L681 # QB1L781 # K13_reg_o[12] # K13_reg_o[11];


--QB1L981 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~287 at LC_X39_Y20_N6
--operation mode is normal

QB1L981 = K13_reg_o[6] # K13_reg_o[3] # K13_reg_o[5] # K13_reg_o[4];


--QB1L091 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~288 at LC_X39_Y21_N1
--operation mode is normal

QB1L091 = K13_reg_o[31] # K13_reg_o[2] # K13_reg_o[1] # K13_reg_o[0];


--QB1_resync_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o at LC_X39_Y21_N9
--operation mode is normal

QB1_resync_req_o = QB1L981 # QB1L881 # QB1L091 # QB1L581;


--PB1L041 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned_o~8 at LC_X36_Y6_N3
--operation mode is normal

PB1L041 = !PB1L711Q & lvds_sync;


--PB1L831 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~295 at LC_X36_Y15_N5
--operation mode is normal

PB1L831 = Y31_safe_q[1] & PB1L731 & Y31_safe_q[0];


--PB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~9 at LC_X35_Y19_N9
--operation mode is arithmetic

PB1L91_carry_eqn = (!PB1L2 & PB1L71) # (PB1L2 & PB1L81);
PB1L91 = K72_reg_o[5] $ !PB1L91_carry_eqn;

--PB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~9COUT at LC_X35_Y19_N9
--operation mode is arithmetic

PB1L02 = CARRY(!K72_reg_o[5] & !PB1L81);


--PB1L431 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~247COUT0 at LC_X34_Y19_N6
--operation mode is arithmetic

PB1L431_cout_0 = Y31_safe_q[4] & PB1L51 & !PB1L031 # !Y31_safe_q[4] & (PB1L51 # !PB1L031);
PB1L431 = CARRY(PB1L431_cout_0);

--PB1L531 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~247COUT1 at LC_X34_Y19_N6
--operation mode is arithmetic

PB1L531_cout_1 = Y31_safe_q[4] & PB1L51 & !PB1L131 # !Y31_safe_q[4] & (PB1L51 # !PB1L131);
PB1L531 = CARRY(PB1L531_cout_1);


--GB1_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[5] at LC_X34_Y7_N1
--operation mode is normal

GB1_reg[5]_lut_out = AB1L341Q & K12_reg_o[5] # !AB1L341Q & (AB1L831Q & K12_reg_o[5] # !AB1L831Q & GB1_reg[6]);
GB1_reg[5] = DFFEA(GB1_reg[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L601 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[5]~33 at LC_X36_Y18_N7
--operation mode is normal

AB1L601 = GB1_reg[5] & AB1L581Q;


--V1_ram_rom_data_reg[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at LC_X14_Y22_N9
--operation mode is normal

V1_ram_rom_data_reg[6] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[7], U1_q_b[6], V1_ram_rom_data_reg[6], VCC, V1L9);


--GB1_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[4] at LC_X34_Y7_N7
--operation mode is normal

GB1_reg[4]_lut_out = AB1L831Q & K12_reg_o[4] # !AB1L831Q & (AB1L341Q & K12_reg_o[4] # !AB1L341Q & GB1_reg[5]);
GB1_reg[4] = DFFEA(GB1_reg[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L501 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[4]~32 at LC_X34_Y17_N2
--operation mode is normal

AB1L501 = GB1_reg[4] & AB1L581Q;


--NB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5 at LC_X5_Y21_N4
--operation mode is arithmetic

NB1L91 = NB1L71 $ (NB1_\timer:clk_count[3] & !CB1_timer_rst);

--NB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5COUT at LC_X5_Y21_N4
--operation mode is arithmetic

NB1L02 = NB1L12;


--NB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~7 at LC_X5_Y21_N6
--operation mode is normal

NB1L72_carry_eqn = (!NB1L02 & NB1L52) # (NB1L02 & NB1L62);
NB1L72 = NB1L72_carry_eqn $ (NB1_\timer:clk_count[5] & !CB1_timer_rst);


--NB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6 at LC_X5_Y21_N5
--operation mode is arithmetic

NB1L32_carry_eqn = (!NB1L02 & GND) # (NB1L02 & VCC);
NB1L32 = NB1L32_carry_eqn $ (CB1_timer_rst # !NB1_\timer:clk_count[4]);

--NB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT0 at LC_X5_Y21_N5
--operation mode is arithmetic

NB1L52_cout_0 = NB1_\timer:clk_count[4] & !CB1_timer_rst & !NB1L02;
NB1L52 = CARRY(NB1L52_cout_0);

--NB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT1 at LC_X5_Y21_N5
--operation mode is arithmetic

NB1L62_cout_1 = NB1_\timer:clk_count[4] & !CB1_timer_rst & !NB1L02;
NB1L62 = CARRY(NB1L62_cout_1);


--NB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2 at LC_X5_Y21_N1
--operation mode is arithmetic

NB1L7 = CB1_timer_rst # !NB1_\timer:clk_count[0];

--NB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT0 at LC_X5_Y21_N1
--operation mode is arithmetic

NB1L9_cout_0 = NB1_\timer:clk_count[0] & !CB1_timer_rst;
NB1L9 = CARRY(NB1L9_cout_0);

--NB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT1 at LC_X5_Y21_N1
--operation mode is arithmetic

NB1L01_cout_1 = NB1_\timer:clk_count[0] & !CB1_timer_rst;
NB1L01 = CARRY(NB1L01_cout_1);


--NB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4 at LC_X5_Y21_N3
--operation mode is arithmetic

NB1L51 = NB1L31 $ (CB1_timer_rst # !NB1_\timer:clk_count[2]);

--NB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT0 at LC_X5_Y21_N3
--operation mode is arithmetic

NB1L71_cout_0 = NB1_\timer:clk_count[2] & !CB1_timer_rst & !NB1L31;
NB1L71 = CARRY(NB1L71_cout_0);

--NB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT1 at LC_X5_Y21_N3
--operation mode is arithmetic

NB1L81_cout_1 = NB1_\timer:clk_count[2] & !CB1_timer_rst & !NB1L41;
NB1L81 = CARRY(NB1L81_cout_1);


--NB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3 at LC_X5_Y21_N2
--operation mode is arithmetic

NB1L11 = NB1L9 $ (NB1_\timer:clk_count[1] & !CB1_timer_rst);

--NB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT0 at LC_X5_Y21_N2
--operation mode is arithmetic

NB1L31_cout_0 = CB1_timer_rst # !NB1L9 # !NB1_\timer:clk_count[1];
NB1L31 = CARRY(NB1L31_cout_0);

--NB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT1 at LC_X5_Y21_N2
--operation mode is arithmetic

NB1L41_cout_1 = CB1_timer_rst # !NB1L01 # !NB1_\timer:clk_count[1];
NB1L41 = CARRY(NB1L41_cout_1);


--SB6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0] at LC_X8_Y19_N7
--operation mode is normal

SB6_Q[0] = AMPP_FUNCTION(!A1L5, SB6_Q[0], V1_is_in_use_reg, SB6_Q[1], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--W2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X6_Y20_N7
--operation mode is normal

W2_WORD_SR[0] = AMPP_FUNCTION(!A1L5, W2L91, W2_WORD_SR[1], VB1_state[4], W2_word_counter[4], !W1_clear_signal, G1L4);


--G1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC_X6_Y19_N7
--operation mode is normal

G1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L5, G1L01, VCC);


--WB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[0] at LC_X7_Y17_N4
--operation mode is normal

WB1_dffe1a[0] = AMPP_FUNCTION(!A1L5, SB6_Q[3], G1L42, SB6_Q[1], SB6_Q[2], !G1L2, G1L7);


--G1L21 is sld_hub:sld_hub_inst|HUB_TDO~517 at LC_X7_Y18_N0
--operation mode is normal

G1L21 = AMPP_FUNCTION(G1_HUB_BYPASS_REG, WB1_dffe1a[0], W2_WORD_SR[0]);

--SB5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] at LC_X7_Y18_N0
--operation mode is normal

SB5_Q[0] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VCC, GND, G1L71);


--W1_WORD_SR[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at LC_X6_Y19_N1
--operation mode is normal

W1_WORD_SR[0] = AMPP_FUNCTION(!A1L5, W1_word_counter[2], W1L43, VB1_state[4], W1_WORD_SR[1], !W1_clear_signal, V1L8);


--V1_bypass_reg_out is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at LC_X8_Y20_N5
--operation mode is normal

V1_bypass_reg_out = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !G1L2, G1L62);


--G1L31 is sld_hub:sld_hub_inst|HUB_TDO~518 at LC_X9_Y20_N9
--operation mode is normal

G1L31 = AMPP_FUNCTION(V1_ram_rom_data_reg[0], SB1_Q[2], SB1_Q[1], V1_bypass_reg_out);


--G1L41 is sld_hub:sld_hub_inst|HUB_TDO~519 at LC_X8_Y18_N2
--operation mode is normal

G1L41 = AMPP_FUNCTION(G1L31, W1_WORD_SR[0], SB4_Q[0], SB1_Q[0]);


--VB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X6_Y18_N3
--operation mode is normal

VB1_state[8] = AMPP_FUNCTION(!A1L5, VB1_state[5], A1L7, VB1_state[7], VCC);


--VB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X7_Y16_N2
--operation mode is normal

VB1_state[3] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[2], VCC);


--G1L92 is sld_hub:sld_hub_inst|process12~0 at LC_X8_Y18_N7
--operation mode is normal

G1L92 = AMPP_FUNCTION(VB1_state[3], VB1_state[4]);


--LB1L711Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~24 at LC_X29_Y23_N8
--operation mode is normal

LB1L711Q_lut_out = LB1L511 # !LB1L121 & !LB1L021 & LB1L711Q;
LB1L711Q = DFFEA(LB1L711Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--Y6_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X44_Y17_N4
--operation mode is arithmetic

Y6_safe_q[0]_lut_out = Y6_safe_q[0] $ LB1L311;
Y6_safe_q[0]_sload_eqn = (LB1L211 & LB1L1) # (!LB1L211 & Y6_safe_q[0]_lut_out);
Y6_safe_q[0] = DFFEA(Y6_safe_q[0]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X44_Y17_N4
--operation mode is arithmetic

Y6L3 = CARRY(Y6_safe_q[0]);


--Y6_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X44_Y14_N4
--operation mode is arithmetic

Y6_safe_q[30]_carry_eqn = (!Y6L35 & Y6L241) # (Y6L35 & Y6L341);
Y6_safe_q[30]_lut_out = Y6_safe_q[30] $ (LB1L311 & !Y6_safe_q[30]_carry_eqn);
Y6_safe_q[30]_sload_eqn = (LB1L211 & LB1L901) # (!LB1L211 & Y6_safe_q[30]_lut_out);
Y6_safe_q[30] = DFFEA(Y6_safe_q[30]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X44_Y14_N4
--operation mode is arithmetic

Y6L36 = CARRY(Y6_safe_q[30] & !Y6L341);


--Y6_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X44_Y14_N3
--operation mode is arithmetic

Y6_safe_q[29]_carry_eqn = (!Y6L35 & Y6L931) # (Y6L35 & Y6L041);
Y6_safe_q[29]_lut_out = Y6_safe_q[29] $ (LB1L311 & Y6_safe_q[29]_carry_eqn);
Y6_safe_q[29]_sload_eqn = (LB1L211 & LB1L501) # (!LB1L211 & Y6_safe_q[29]_lut_out);
Y6_safe_q[29] = DFFEA(Y6_safe_q[29]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X44_Y14_N3
--operation mode is arithmetic

Y6L241_cout_0 = !Y6L931 # !Y6_safe_q[29];
Y6L241 = CARRY(Y6L241_cout_0);

--Y6L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X44_Y14_N3
--operation mode is arithmetic

Y6L341_cout_1 = !Y6L041 # !Y6_safe_q[29];
Y6L341 = CARRY(Y6L341_cout_1);


--Y6_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X44_Y14_N2
--operation mode is arithmetic

Y6_safe_q[28]_carry_eqn = (!Y6L35 & Y6L631) # (Y6L35 & Y6L731);
Y6_safe_q[28]_lut_out = Y6_safe_q[28] $ (LB1L311 & !Y6_safe_q[28]_carry_eqn);
Y6_safe_q[28]_sload_eqn = (LB1L211 & LB1L101) # (!LB1L211 & Y6_safe_q[28]_lut_out);
Y6_safe_q[28] = DFFEA(Y6_safe_q[28]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X44_Y14_N2
--operation mode is arithmetic

Y6L931_cout_0 = Y6_safe_q[28] & !Y6L631;
Y6L931 = CARRY(Y6L931_cout_0);

--Y6L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X44_Y14_N2
--operation mode is arithmetic

Y6L041_cout_1 = Y6_safe_q[28] & !Y6L731;
Y6L041 = CARRY(Y6L041_cout_1);


--Y6_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X44_Y14_N1
--operation mode is arithmetic

Y6_safe_q[27]_carry_eqn = (!Y6L35 & Y6L331) # (Y6L35 & Y6L431);
Y6_safe_q[27]_lut_out = Y6_safe_q[27] $ (LB1L311 & Y6_safe_q[27]_carry_eqn);
Y6_safe_q[27]_sload_eqn = (LB1L211 & LB1L79) # (!LB1L211 & Y6_safe_q[27]_lut_out);
Y6_safe_q[27] = DFFEA(Y6_safe_q[27]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X44_Y14_N1
--operation mode is arithmetic

Y6L631_cout_0 = !Y6L331 # !Y6_safe_q[27];
Y6L631 = CARRY(Y6L631_cout_0);

--Y6L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X44_Y14_N1
--operation mode is arithmetic

Y6L731_cout_1 = !Y6L431 # !Y6_safe_q[27];
Y6L731 = CARRY(Y6L731_cout_1);


--LB1L221 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~301 at LC_X45_Y14_N6
--operation mode is normal

LB1L221 = !Y6_safe_q[27] & !Y6_safe_q[30] & !Y6_safe_q[29] & !Y6_safe_q[28];


--Y6_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X44_Y14_N0
--operation mode is arithmetic

Y6_safe_q[26]_carry_eqn = Y6L35;
Y6_safe_q[26]_lut_out = Y6_safe_q[26] $ (LB1L311 & !Y6_safe_q[26]_carry_eqn);
Y6_safe_q[26]_sload_eqn = (LB1L211 & LB1L39) # (!LB1L211 & Y6_safe_q[26]_lut_out);
Y6_safe_q[26] = DFFEA(Y6_safe_q[26]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X44_Y14_N0
--operation mode is arithmetic

Y6L331_cout_0 = Y6_safe_q[26] & !Y6L35;
Y6L331 = CARRY(Y6L331_cout_0);

--Y6L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X44_Y14_N0
--operation mode is arithmetic

Y6L431_cout_1 = Y6_safe_q[26] & !Y6L35;
Y6L431 = CARRY(Y6L431_cout_1);


--Y6_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X44_Y15_N9
--operation mode is arithmetic

Y6_safe_q[25]_carry_eqn = (!Y6L34 & Y6L921) # (Y6L34 & Y6L031);
Y6_safe_q[25]_lut_out = Y6_safe_q[25] $ (LB1L311 & Y6_safe_q[25]_carry_eqn);
Y6_safe_q[25]_sload_eqn = (LB1L211 & LB1L19) # (!LB1L211 & Y6_safe_q[25]_lut_out);
Y6_safe_q[25] = DFFEA(Y6_safe_q[25]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X44_Y15_N9
--operation mode is arithmetic

Y6L35 = CARRY(!Y6L031 # !Y6_safe_q[25]);


--Y6_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X44_Y15_N8
--operation mode is arithmetic

Y6_safe_q[24]_carry_eqn = (!Y6L34 & Y6L621) # (Y6L34 & Y6L721);
Y6_safe_q[24]_lut_out = Y6_safe_q[24] $ (LB1L311 & !Y6_safe_q[24]_carry_eqn);
Y6_safe_q[24]_sload_eqn = (LB1L211 & LB1L78) # (!LB1L211 & Y6_safe_q[24]_lut_out);
Y6_safe_q[24] = DFFEA(Y6_safe_q[24]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X44_Y15_N8
--operation mode is arithmetic

Y6L921_cout_0 = Y6_safe_q[24] & !Y6L621;
Y6L921 = CARRY(Y6L921_cout_0);

--Y6L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X44_Y15_N8
--operation mode is arithmetic

Y6L031_cout_1 = Y6_safe_q[24] & !Y6L721;
Y6L031 = CARRY(Y6L031_cout_1);


--Y6_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X44_Y15_N7
--operation mode is arithmetic

Y6_safe_q[23]_carry_eqn = (!Y6L34 & Y6L321) # (Y6L34 & Y6L421);
Y6_safe_q[23]_lut_out = Y6_safe_q[23] $ (LB1L311 & Y6_safe_q[23]_carry_eqn);
Y6_safe_q[23]_sload_eqn = (LB1L211 & LB1L38) # (!LB1L211 & Y6_safe_q[23]_lut_out);
Y6_safe_q[23] = DFFEA(Y6_safe_q[23]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X44_Y15_N7
--operation mode is arithmetic

Y6L621_cout_0 = !Y6L321 # !Y6_safe_q[23];
Y6L621 = CARRY(Y6L621_cout_0);

--Y6L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X44_Y15_N7
--operation mode is arithmetic

Y6L721_cout_1 = !Y6L421 # !Y6_safe_q[23];
Y6L721 = CARRY(Y6L721_cout_1);


--LB1L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~302 at LC_X45_Y14_N7
--operation mode is normal

LB1L321 = !Y6_safe_q[24] & !Y6_safe_q[25] & !Y6_safe_q[23] & !Y6_safe_q[26];


--Y6_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X44_Y15_N6
--operation mode is arithmetic

Y6_safe_q[22]_carry_eqn = (!Y6L34 & Y6L021) # (Y6L34 & Y6L121);
Y6_safe_q[22]_lut_out = Y6_safe_q[22] $ (LB1L311 & !Y6_safe_q[22]_carry_eqn);
Y6_safe_q[22]_sload_eqn = (LB1L211 & LB1L97) # (!LB1L211 & Y6_safe_q[22]_lut_out);
Y6_safe_q[22] = DFFEA(Y6_safe_q[22]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X44_Y15_N6
--operation mode is arithmetic

Y6L321_cout_0 = Y6_safe_q[22] & !Y6L021;
Y6L321 = CARRY(Y6L321_cout_0);

--Y6L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X44_Y15_N6
--operation mode is arithmetic

Y6L421_cout_1 = Y6_safe_q[22] & !Y6L121;
Y6L421 = CARRY(Y6L421_cout_1);


--Y6_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X44_Y15_N5
--operation mode is arithmetic

Y6_safe_q[21]_carry_eqn = Y6L34;
Y6_safe_q[21]_lut_out = Y6_safe_q[21] $ (LB1L311 & Y6_safe_q[21]_carry_eqn);
Y6_safe_q[21]_sload_eqn = (LB1L211 & LB1L57) # (!LB1L211 & Y6_safe_q[21]_lut_out);
Y6_safe_q[21] = DFFEA(Y6_safe_q[21]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X44_Y15_N5
--operation mode is arithmetic

Y6L021_cout_0 = !Y6L34 # !Y6_safe_q[21];
Y6L021 = CARRY(Y6L021_cout_0);

--Y6L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X44_Y15_N5
--operation mode is arithmetic

Y6L121_cout_1 = !Y6L34 # !Y6_safe_q[21];
Y6L121 = CARRY(Y6L121_cout_1);


--Y6_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X44_Y15_N4
--operation mode is arithmetic

Y6_safe_q[20]_carry_eqn = (!Y6L33 & Y6L611) # (Y6L33 & Y6L711);
Y6_safe_q[20]_lut_out = Y6_safe_q[20] $ (LB1L311 & !Y6_safe_q[20]_carry_eqn);
Y6_safe_q[20]_sload_eqn = (LB1L211 & LB1L37) # (!LB1L211 & Y6_safe_q[20]_lut_out);
Y6_safe_q[20] = DFFEA(Y6_safe_q[20]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X44_Y15_N4
--operation mode is arithmetic

Y6L34 = CARRY(Y6_safe_q[20] & !Y6L711);


--Y6_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X44_Y15_N3
--operation mode is arithmetic

Y6_safe_q[19]_carry_eqn = (!Y6L33 & Y6L311) # (Y6L33 & Y6L411);
Y6_safe_q[19]_lut_out = Y6_safe_q[19] $ (LB1L311 & Y6_safe_q[19]_carry_eqn);
Y6_safe_q[19]_sload_eqn = (LB1L211 & LB1L96) # (!LB1L211 & Y6_safe_q[19]_lut_out);
Y6_safe_q[19] = DFFEA(Y6_safe_q[19]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X44_Y15_N3
--operation mode is arithmetic

Y6L611_cout_0 = !Y6L311 # !Y6_safe_q[19];
Y6L611 = CARRY(Y6L611_cout_0);

--Y6L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X44_Y15_N3
--operation mode is arithmetic

Y6L711_cout_1 = !Y6L411 # !Y6_safe_q[19];
Y6L711 = CARRY(Y6L711_cout_1);


--LB1L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~303 at LC_X46_Y15_N2
--operation mode is normal

LB1L421 = !Y6_safe_q[21] & !Y6_safe_q[20] & !Y6_safe_q[22] & !Y6_safe_q[19];


--Y6_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X44_Y15_N2
--operation mode is arithmetic

Y6_safe_q[18]_carry_eqn = (!Y6L33 & Y6L011) # (Y6L33 & Y6L111);
Y6_safe_q[18]_lut_out = Y6_safe_q[18] $ (LB1L311 & !Y6_safe_q[18]_carry_eqn);
Y6_safe_q[18]_sload_eqn = (LB1L211 & LB1L56) # (!LB1L211 & Y6_safe_q[18]_lut_out);
Y6_safe_q[18] = DFFEA(Y6_safe_q[18]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X44_Y15_N2
--operation mode is arithmetic

Y6L311_cout_0 = Y6_safe_q[18] & !Y6L011;
Y6L311 = CARRY(Y6L311_cout_0);

--Y6L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X44_Y15_N2
--operation mode is arithmetic

Y6L411_cout_1 = Y6_safe_q[18] & !Y6L111;
Y6L411 = CARRY(Y6L411_cout_1);


--Y6_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X44_Y15_N1
--operation mode is arithmetic

Y6_safe_q[17]_carry_eqn = (!Y6L33 & Y6L701) # (Y6L33 & Y6L801);
Y6_safe_q[17]_lut_out = Y6_safe_q[17] $ (LB1L311 & Y6_safe_q[17]_carry_eqn);
Y6_safe_q[17]_sload_eqn = (LB1L211 & LB1L16) # (!LB1L211 & Y6_safe_q[17]_lut_out);
Y6_safe_q[17] = DFFEA(Y6_safe_q[17]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X44_Y15_N1
--operation mode is arithmetic

Y6L011_cout_0 = !Y6L701 # !Y6_safe_q[17];
Y6L011 = CARRY(Y6L011_cout_0);

--Y6L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X44_Y15_N1
--operation mode is arithmetic

Y6L111_cout_1 = !Y6L801 # !Y6_safe_q[17];
Y6L111 = CARRY(Y6L111_cout_1);


--Y6_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X44_Y15_N0
--operation mode is arithmetic

Y6_safe_q[16]_carry_eqn = Y6L33;
Y6_safe_q[16]_lut_out = Y6_safe_q[16] $ (LB1L311 & !Y6_safe_q[16]_carry_eqn);
Y6_safe_q[16]_sload_eqn = (LB1L211 & LB1L75) # (!LB1L211 & Y6_safe_q[16]_lut_out);
Y6_safe_q[16] = DFFEA(Y6_safe_q[16]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X44_Y15_N0
--operation mode is arithmetic

Y6L701_cout_0 = Y6_safe_q[16] & !Y6L33;
Y6L701 = CARRY(Y6L701_cout_0);

--Y6L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X44_Y15_N0
--operation mode is arithmetic

Y6L801_cout_1 = Y6_safe_q[16] & !Y6L33;
Y6L801 = CARRY(Y6L801_cout_1);


--Y6_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X44_Y16_N9
--operation mode is arithmetic

Y6_safe_q[15]_carry_eqn = (!Y6L32 & Y6L301) # (Y6L32 & Y6L401);
Y6_safe_q[15]_lut_out = Y6_safe_q[15] $ (LB1L311 & Y6_safe_q[15]_carry_eqn);
Y6_safe_q[15]_sload_eqn = (LB1L211 & LB1L55) # (!LB1L211 & Y6_safe_q[15]_lut_out);
Y6_safe_q[15] = DFFEA(Y6_safe_q[15]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X44_Y16_N9
--operation mode is arithmetic

Y6L33 = CARRY(!Y6L401 # !Y6_safe_q[15]);


--LB1L521 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~304 at LC_X46_Y15_N5
--operation mode is normal

LB1L521 = !Y6_safe_q[18] & !Y6_safe_q[16] & !Y6_safe_q[15] & !Y6_safe_q[17];


--LB1L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~305 at LC_X46_Y15_N4
--operation mode is normal

LB1L621 = LB1L421 & LB1L521 & LB1L321 & LB1L221;


--Y6_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X44_Y16_N8
--operation mode is arithmetic

Y6_safe_q[14]_carry_eqn = (!Y6L32 & Y6L001) # (Y6L32 & Y6L101);
Y6_safe_q[14]_lut_out = Y6_safe_q[14] $ (LB1L311 & !Y6_safe_q[14]_carry_eqn);
Y6_safe_q[14]_sload_eqn = (LB1L211 & LB1L15) # (!LB1L211 & Y6_safe_q[14]_lut_out);
Y6_safe_q[14] = DFFEA(Y6_safe_q[14]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X44_Y16_N8
--operation mode is arithmetic

Y6L301_cout_0 = Y6_safe_q[14] & !Y6L001;
Y6L301 = CARRY(Y6L301_cout_0);

--Y6L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X44_Y16_N8
--operation mode is arithmetic

Y6L401_cout_1 = Y6_safe_q[14] & !Y6L101;
Y6L401 = CARRY(Y6L401_cout_1);


--Y6_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X44_Y16_N7
--operation mode is arithmetic

Y6_safe_q[13]_carry_eqn = (!Y6L32 & Y6L79) # (Y6L32 & Y6L89);
Y6_safe_q[13]_lut_out = Y6_safe_q[13] $ (LB1L311 & Y6_safe_q[13]_carry_eqn);
Y6_safe_q[13]_sload_eqn = (LB1L211 & LB1L74) # (!LB1L211 & Y6_safe_q[13]_lut_out);
Y6_safe_q[13] = DFFEA(Y6_safe_q[13]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X44_Y16_N7
--operation mode is arithmetic

Y6L001_cout_0 = !Y6L79 # !Y6_safe_q[13];
Y6L001 = CARRY(Y6L001_cout_0);

--Y6L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X44_Y16_N7
--operation mode is arithmetic

Y6L101_cout_1 = !Y6L89 # !Y6_safe_q[13];
Y6L101 = CARRY(Y6L101_cout_1);


--Y6_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X44_Y16_N6
--operation mode is arithmetic

Y6_safe_q[12]_carry_eqn = (!Y6L32 & Y6L49) # (Y6L32 & Y6L59);
Y6_safe_q[12]_lut_out = Y6_safe_q[12] $ (LB1L311 & !Y6_safe_q[12]_carry_eqn);
Y6_safe_q[12]_sload_eqn = (LB1L211 & LB1L34) # (!LB1L211 & Y6_safe_q[12]_lut_out);
Y6_safe_q[12] = DFFEA(Y6_safe_q[12]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X44_Y16_N6
--operation mode is arithmetic

Y6L79_cout_0 = Y6_safe_q[12] & !Y6L49;
Y6L79 = CARRY(Y6L79_cout_0);

--Y6L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X44_Y16_N6
--operation mode is arithmetic

Y6L89_cout_1 = Y6_safe_q[12] & !Y6L59;
Y6L89 = CARRY(Y6L89_cout_1);


--Y6_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X44_Y16_N5
--operation mode is arithmetic

Y6_safe_q[11]_carry_eqn = Y6L32;
Y6_safe_q[11]_lut_out = Y6_safe_q[11] $ (LB1L311 & Y6_safe_q[11]_carry_eqn);
Y6_safe_q[11]_sload_eqn = (LB1L211 & LB1L93) # (!LB1L211 & Y6_safe_q[11]_lut_out);
Y6_safe_q[11] = DFFEA(Y6_safe_q[11]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X44_Y16_N5
--operation mode is arithmetic

Y6L49_cout_0 = !Y6L32 # !Y6_safe_q[11];
Y6L49 = CARRY(Y6L49_cout_0);

--Y6L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X44_Y16_N5
--operation mode is arithmetic

Y6L59_cout_1 = !Y6L32 # !Y6_safe_q[11];
Y6L59 = CARRY(Y6L59_cout_1);


--LB1L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~306 at LC_X46_Y16_N2
--operation mode is normal

LB1L721 = !Y6_safe_q[13] & !Y6_safe_q[12] & !Y6_safe_q[14] & !Y6_safe_q[11];


--Y6_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X44_Y16_N4
--operation mode is arithmetic

Y6_safe_q[10]_carry_eqn = (!Y6L31 & Y6L09) # (Y6L31 & Y6L19);
Y6_safe_q[10]_lut_out = Y6_safe_q[10] $ (LB1L311 & !Y6_safe_q[10]_carry_eqn);
Y6_safe_q[10]_sload_eqn = (LB1L211 & LB1L73) # (!LB1L211 & Y6_safe_q[10]_lut_out);
Y6_safe_q[10] = DFFEA(Y6_safe_q[10]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X44_Y16_N4
--operation mode is arithmetic

Y6L32 = CARRY(Y6_safe_q[10] & !Y6L19);


--Y6_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X44_Y16_N3
--operation mode is arithmetic

Y6_safe_q[9]_carry_eqn = (!Y6L31 & Y6L78) # (Y6L31 & Y6L88);
Y6_safe_q[9]_lut_out = Y6_safe_q[9] $ (LB1L311 & Y6_safe_q[9]_carry_eqn);
Y6_safe_q[9]_sload_eqn = (LB1L211 & LB1L33) # (!LB1L211 & Y6_safe_q[9]_lut_out);
Y6_safe_q[9] = DFFEA(Y6_safe_q[9]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X44_Y16_N3
--operation mode is arithmetic

Y6L09_cout_0 = !Y6L78 # !Y6_safe_q[9];
Y6L09 = CARRY(Y6L09_cout_0);

--Y6L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X44_Y16_N3
--operation mode is arithmetic

Y6L19_cout_1 = !Y6L88 # !Y6_safe_q[9];
Y6L19 = CARRY(Y6L19_cout_1);


--Y6_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X44_Y16_N2
--operation mode is arithmetic

Y6_safe_q[8]_carry_eqn = (!Y6L31 & Y6L48) # (Y6L31 & Y6L58);
Y6_safe_q[8]_lut_out = Y6_safe_q[8] $ (LB1L311 & !Y6_safe_q[8]_carry_eqn);
Y6_safe_q[8]_sload_eqn = (LB1L211 & LB1L92) # (!LB1L211 & Y6_safe_q[8]_lut_out);
Y6_safe_q[8] = DFFEA(Y6_safe_q[8]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X44_Y16_N2
--operation mode is arithmetic

Y6L78_cout_0 = Y6_safe_q[8] & !Y6L48;
Y6L78 = CARRY(Y6L78_cout_0);

--Y6L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X44_Y16_N2
--operation mode is arithmetic

Y6L88_cout_1 = Y6_safe_q[8] & !Y6L58;
Y6L88 = CARRY(Y6L88_cout_1);


--Y6_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X44_Y16_N1
--operation mode is arithmetic

Y6_safe_q[7]_carry_eqn = (!Y6L31 & Y6L18) # (Y6L31 & Y6L28);
Y6_safe_q[7]_lut_out = Y6_safe_q[7] $ (LB1L311 & Y6_safe_q[7]_carry_eqn);
Y6_safe_q[7]_sload_eqn = (LB1L211 & LB1L52) # (!LB1L211 & Y6_safe_q[7]_lut_out);
Y6_safe_q[7] = DFFEA(Y6_safe_q[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X44_Y16_N1
--operation mode is arithmetic

Y6L48_cout_0 = !Y6L18 # !Y6_safe_q[7];
Y6L48 = CARRY(Y6L48_cout_0);

--Y6L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X44_Y16_N1
--operation mode is arithmetic

Y6L58_cout_1 = !Y6L28 # !Y6_safe_q[7];
Y6L58 = CARRY(Y6L58_cout_1);


--LB1L821 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~307 at LC_X46_Y16_N4
--operation mode is normal

LB1L821 = !Y6_safe_q[9] & !Y6_safe_q[10] & !Y6_safe_q[8] & !Y6_safe_q[7];


--Y6_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X44_Y16_N0
--operation mode is arithmetic

Y6_safe_q[6]_carry_eqn = Y6L31;
Y6_safe_q[6]_lut_out = Y6_safe_q[6] $ (LB1L311 & !Y6_safe_q[6]_carry_eqn);
Y6_safe_q[6]_sload_eqn = (LB1L211 & LB1L12) # (!LB1L211 & Y6_safe_q[6]_lut_out);
Y6_safe_q[6] = DFFEA(Y6_safe_q[6]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X44_Y16_N0
--operation mode is arithmetic

Y6L18_cout_0 = Y6_safe_q[6] & !Y6L31;
Y6L18 = CARRY(Y6L18_cout_0);

--Y6L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X44_Y16_N0
--operation mode is arithmetic

Y6L28_cout_1 = Y6_safe_q[6] & !Y6L31;
Y6L28 = CARRY(Y6L28_cout_1);


--Y6_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X44_Y17_N9
--operation mode is arithmetic

Y6_safe_q[5]_carry_eqn = (!Y6L3 & Y6L77) # (Y6L3 & Y6L87);
Y6_safe_q[5]_lut_out = Y6_safe_q[5] $ (LB1L311 & Y6_safe_q[5]_carry_eqn);
Y6_safe_q[5]_sload_eqn = (LB1L211 & LB1L91) # (!LB1L211 & Y6_safe_q[5]_lut_out);
Y6_safe_q[5] = DFFEA(Y6_safe_q[5]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X44_Y17_N9
--operation mode is arithmetic

Y6L31 = CARRY(!Y6L87 # !Y6_safe_q[5]);


--Y6_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X44_Y17_N8
--operation mode is arithmetic

Y6_safe_q[4]_carry_eqn = (!Y6L3 & Y6L47) # (Y6L3 & Y6L57);
Y6_safe_q[4]_lut_out = Y6_safe_q[4] $ (LB1L311 & !Y6_safe_q[4]_carry_eqn);
Y6_safe_q[4]_sload_eqn = (LB1L211 & LB1L51) # (!LB1L211 & Y6_safe_q[4]_lut_out);
Y6_safe_q[4] = DFFEA(Y6_safe_q[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X44_Y17_N8
--operation mode is arithmetic

Y6L77_cout_0 = Y6_safe_q[4] & !Y6L47;
Y6L77 = CARRY(Y6L77_cout_0);

--Y6L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X44_Y17_N8
--operation mode is arithmetic

Y6L87_cout_1 = Y6_safe_q[4] & !Y6L57;
Y6L87 = CARRY(Y6L87_cout_1);


--LB1L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~308 at LC_X45_Y17_N2
--operation mode is normal

LB1L921 = !Y6_safe_q[6] & !Y6_safe_q[5] & !Y6_safe_q[4];


--LB1L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~309 at LC_X46_Y16_N5
--operation mode is normal

LB1L031 = LB1L821 & LB1L921 & LB1L621 & LB1L721;


--Y6_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X44_Y17_N7
--operation mode is arithmetic

Y6_safe_q[3]_carry_eqn = (!Y6L3 & Y6L17) # (Y6L3 & Y6L27);
Y6_safe_q[3]_lut_out = Y6_safe_q[3] $ (LB1L311 & Y6_safe_q[3]_carry_eqn);
Y6_safe_q[3]_sload_eqn = (LB1L211 & LB1L11) # (!LB1L211 & Y6_safe_q[3]_lut_out);
Y6_safe_q[3] = DFFEA(Y6_safe_q[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X44_Y17_N7
--operation mode is arithmetic

Y6L47_cout_0 = !Y6L17 # !Y6_safe_q[3];
Y6L47 = CARRY(Y6L47_cout_0);

--Y6L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X44_Y17_N7
--operation mode is arithmetic

Y6L57_cout_1 = !Y6L27 # !Y6_safe_q[3];
Y6L57 = CARRY(Y6L57_cout_1);


--Y6_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X44_Y17_N6
--operation mode is arithmetic

Y6_safe_q[2]_carry_eqn = (!Y6L3 & Y6L86) # (Y6L3 & Y6L96);
Y6_safe_q[2]_lut_out = Y6_safe_q[2] $ (LB1L311 & !Y6_safe_q[2]_carry_eqn);
Y6_safe_q[2]_sload_eqn = (LB1L211 & LB1L7) # (!LB1L211 & Y6_safe_q[2]_lut_out);
Y6_safe_q[2] = DFFEA(Y6_safe_q[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X44_Y17_N6
--operation mode is arithmetic

Y6L17_cout_0 = Y6_safe_q[2] & !Y6L86;
Y6L17 = CARRY(Y6L17_cout_0);

--Y6L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X44_Y17_N6
--operation mode is arithmetic

Y6L27_cout_1 = Y6_safe_q[2] & !Y6L96;
Y6L27 = CARRY(Y6L27_cout_1);


--Y6_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X44_Y17_N5
--operation mode is arithmetic

Y6_safe_q[1]_carry_eqn = Y6L3;
Y6_safe_q[1]_lut_out = Y6_safe_q[1] $ (LB1L311 & Y6_safe_q[1]_carry_eqn);
Y6_safe_q[1]_sload_eqn = (LB1L211 & LB1L3) # (!LB1L211 & Y6_safe_q[1]_lut_out);
Y6_safe_q[1] = DFFEA(Y6_safe_q[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y6L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X44_Y17_N5
--operation mode is arithmetic

Y6L86_cout_0 = !Y6L3 # !Y6_safe_q[1];
Y6L86 = CARRY(Y6L86_cout_0);

--Y6L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X44_Y17_N5
--operation mode is arithmetic

Y6L96_cout_1 = !Y6L3 # !Y6_safe_q[1];
Y6L96 = CARRY(Y6L96_cout_1);


--LB1L131 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~310 at LC_X44_Y17_N3
--operation mode is normal

LB1L131 = !Y6_safe_q[3] & LB1L031 & !Y6_safe_q[1] & !Y6_safe_q[2];


--JB1L8Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~24 at LC_X18_Y16_N5
--operation mode is normal

JB1L8Q_lut_out = LB1L611Q & JB1L2;
JB1L8Q = DFFEA(JB1L8Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--Y6_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X44_Y14_N5
--operation mode is normal

Y6_safe_q[31]_carry_eqn = Y6L36;
Y6_safe_q[31]_lut_out = Y6_safe_q[31] $ (Y6_safe_q[31]_carry_eqn & LB1L311);
Y6_safe_q[31]_sload_eqn = (LB1L211 & LB1L111) # (!LB1L211 & Y6_safe_q[31]_lut_out);
Y6_safe_q[31] = DFFEA(Y6_safe_q[31]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--LB1L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~0 at LC_X44_Y14_N7
--operation mode is normal

LB1L021 = JB1L8Q & LB1L131 & !Y6_safe_q[31] & Y6_safe_q[0];


--BB1L561Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22 at LC_X29_Y24_N6
--operation mode is normal

BB1L561Q_lut_out = BB1L801Q & (BB1L461Q # BB1L561Q & LB1L811Q) # !BB1L801Q & BB1L561Q & LB1L811Q;
BB1L561Q = DFFEA(BB1L561Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L661Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23 at LC_X29_Y24_N2
--operation mode is normal

BB1L661Q_lut_out = LB1L811Q & BB1L661Q # !LB1L811Q & BB1L561Q & !BB1L051;
BB1L661Q = DFFEA(BB1L661Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L741 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~1 at LC_X29_Y24_N8
--operation mode is normal

BB1L741 = BB1L661Q # BB1L561Q;


--GB5_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[3] at LC_X17_Y23_N4
--operation mode is normal

GB5_reg[3]_lut_out = KB1L3Q & GB5L71 & LB1L611Q # !KB1L3Q & GB5_reg[4];
GB5_reg[3] = DFFEA(GB5_reg[3]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~123 at LC_X17_Y25_N1
--operation mode is normal

GB5L41 = L9_count[0] & (L9_count[1] # MB1_q_b[9]) # !L9_count[0] & !L9_count[1] & MB1_q_b[1];


--GB5L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~124 at LC_X17_Y25_N2
--operation mode is normal

GB5L51 = GB5L41 & (MB1_q_b[25] # !L9_count[1]) # !GB5L41 & L9_count[1] & MB1_q_b[17];


--LB1L811Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~25 at LC_X29_Y23_N5
--operation mode is normal

LB1L811Q_lut_out = LB1L711Q & (LB1L411 # LB1L811Q & !JB1L8Q) # !LB1L711Q & LB1L811Q & !JB1L8Q;
LB1L811Q = DFFEA(LB1L811Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L841 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~4 at LC_X29_Y24_N9
--operation mode is normal

BB1L841 = !LB1L811Q & (BB1L661Q # BB1L561Q);


--GB4_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[16] at LC_X24_Y26_N6
--operation mode is normal

GB4_reg[16]_lut_out = GB4L73 # GB4L63 # K51_reg_o[16] & GB4L43;
GB4_reg[16] = DFFEA(GB4_reg[16]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[16] at LC_X23_Y26_N4
--operation mode is normal

FB2_crc_reg[16]_lut_out = !BB1L601Q & FB2_crc_reg[15];
FB2_crc_reg[16] = DFFEA(FB2_crc_reg[16]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36 at LC_X24_Y29_N4
--operation mode is arithmetic

BB1L7 = !K52_reg_o[0];

--BB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT at LC_X24_Y29_N4
--operation mode is arithmetic

BB1L8 = CARRY(K52_reg_o[0]);


--BB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37 at LC_X24_Y29_N5
--operation mode is arithmetic

BB1L9_carry_eqn = BB1L8;
BB1L9 = K52_reg_o[1] $ !BB1L9_carry_eqn;

--BB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT0 at LC_X24_Y29_N5
--operation mode is arithmetic

BB1L11_cout_0 = !K52_reg_o[1] & !BB1L8;
BB1L11 = CARRY(BB1L11_cout_0);

--BB1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT1 at LC_X24_Y29_N5
--operation mode is arithmetic

BB1L21_cout_1 = !K52_reg_o[1] & !BB1L8;
BB1L21 = CARRY(BB1L21_cout_1);


--Y5_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X22_Y28_N0
--operation mode is arithmetic

Y5_safe_q[6]_carry_eqn = Y5L31;
Y5_safe_q[6]_lut_out = Y5_safe_q[6] $ !Y5_safe_q[6]_carry_eqn;
Y5_safe_q[6]_reg_input = !BB1L601Q & Y5_safe_q[6]_lut_out;
Y5_safe_q[6] = DFFEA(Y5_safe_q[6]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X22_Y28_N0
--operation mode is arithmetic

Y5L18_cout_0 = Y5_safe_q[6] & !Y5L31;
Y5L18 = CARRY(Y5L18_cout_0);

--Y5L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X22_Y28_N0
--operation mode is arithmetic

Y5L28_cout_1 = Y5_safe_q[6] & !Y5L31;
Y5L28 = CARRY(Y5L28_cout_1);


--Y5_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X22_Y29_N9
--operation mode is arithmetic

Y5_safe_q[5]_carry_eqn = (!Y5L3 & Y5L77) # (Y5L3 & Y5L87);
Y5_safe_q[5]_lut_out = Y5_safe_q[5] $ Y5_safe_q[5]_carry_eqn;
Y5_safe_q[5]_reg_input = !BB1L601Q & Y5_safe_q[5]_lut_out;
Y5_safe_q[5] = DFFEA(Y5_safe_q[5]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X22_Y29_N9
--operation mode is arithmetic

Y5L31 = CARRY(!Y5L87 # !Y5_safe_q[5]);


--FB2L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~371 at LC_X24_Y28_N7
--operation mode is normal

FB2L43 = BB1L7 & Y5_safe_q[5] & (Y5_safe_q[6] $ !BB1L9) # !BB1L7 & !Y5_safe_q[5] & (Y5_safe_q[6] $ !BB1L9);


--BB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38 at LC_X24_Y29_N6
--operation mode is arithmetic

BB1L31_carry_eqn = (!BB1L8 & BB1L11) # (BB1L8 & BB1L21);
BB1L31 = K52_reg_o[2] $ !BB1L31_carry_eqn;

--BB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT0 at LC_X24_Y29_N6
--operation mode is arithmetic

BB1L51_cout_0 = K52_reg_o[2] & !BB1L11;
BB1L51 = CARRY(BB1L51_cout_0);

--BB1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT1 at LC_X24_Y29_N6
--operation mode is arithmetic

BB1L61_cout_1 = K52_reg_o[2] & !BB1L21;
BB1L61 = CARRY(BB1L61_cout_1);


--BB1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43 at LC_X24_Y28_N1
--operation mode is arithmetic

BB1L13_carry_eqn = (!BB1L62 & BB1L92) # (BB1L62 & BB1L03);
BB1L13 = K52_reg_o[7] $ BB1L13_carry_eqn;

--BB1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT0 at LC_X24_Y28_N1
--operation mode is arithmetic

BB1L33_cout_0 = !BB1L92 # !K52_reg_o[7];
BB1L33 = CARRY(BB1L33_cout_0);

--BB1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT1 at LC_X24_Y28_N1
--operation mode is arithmetic

BB1L43_cout_1 = !BB1L03 # !K52_reg_o[7];
BB1L43 = CARRY(BB1L43_cout_1);


--Y5_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X22_Y28_N6
--operation mode is arithmetic

Y5_safe_q[12]_carry_eqn = (!Y5L32 & Y5L49) # (Y5L32 & Y5L59);
Y5_safe_q[12]_lut_out = Y5_safe_q[12] $ !Y5_safe_q[12]_carry_eqn;
Y5_safe_q[12]_reg_input = !BB1L601Q & Y5_safe_q[12]_lut_out;
Y5_safe_q[12] = DFFEA(Y5_safe_q[12]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X22_Y28_N6
--operation mode is arithmetic

Y5L79_cout_0 = Y5_safe_q[12] & !Y5L49;
Y5L79 = CARRY(Y5L79_cout_0);

--Y5L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X22_Y28_N6
--operation mode is arithmetic

Y5L89_cout_1 = Y5_safe_q[12] & !Y5L59;
Y5L89 = CARRY(Y5L89_cout_1);


--Y5_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X22_Y28_N1
--operation mode is arithmetic

Y5_safe_q[7]_carry_eqn = (!Y5L31 & Y5L18) # (Y5L31 & Y5L28);
Y5_safe_q[7]_lut_out = Y5_safe_q[7] $ Y5_safe_q[7]_carry_eqn;
Y5_safe_q[7]_reg_input = !BB1L601Q & Y5_safe_q[7]_lut_out;
Y5_safe_q[7] = DFFEA(Y5_safe_q[7]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X22_Y28_N1
--operation mode is arithmetic

Y5L48_cout_0 = !Y5L18 # !Y5_safe_q[7];
Y5L48 = CARRY(Y5L48_cout_0);

--Y5L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X22_Y28_N1
--operation mode is arithmetic

Y5L58_cout_1 = !Y5L28 # !Y5_safe_q[7];
Y5L58 = CARRY(Y5L58_cout_1);


--FB2L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~372 at LC_X23_Y28_N4
--operation mode is normal

FB2L53 = Y5_safe_q[7] & BB1L31 & (Y5_safe_q[12] $ !BB1L13) # !Y5_safe_q[7] & !BB1L31 & (Y5_safe_q[12] $ !BB1L13);


--BB1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42 at LC_X24_Y28_N0
--operation mode is arithmetic

BB1L72_carry_eqn = BB1L62;
BB1L72 = K52_reg_o[6] $ !BB1L72_carry_eqn;

--BB1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT0 at LC_X24_Y28_N0
--operation mode is arithmetic

BB1L92_cout_0 = K52_reg_o[6] & !BB1L62;
BB1L92 = CARRY(BB1L92_cout_0);

--BB1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT1 at LC_X24_Y28_N0
--operation mode is arithmetic

BB1L03_cout_1 = K52_reg_o[6] & !BB1L62;
BB1L03 = CARRY(BB1L03_cout_1);


--BB1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45 at LC_X24_Y28_N3
--operation mode is arithmetic

BB1L93_carry_eqn = (!BB1L62 & BB1L73) # (BB1L62 & BB1L83);
BB1L93 = K52_reg_o[9] $ BB1L93_carry_eqn;

--BB1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT0 at LC_X24_Y28_N3
--operation mode is arithmetic

BB1L14_cout_0 = !BB1L73 # !K52_reg_o[9];
BB1L14 = CARRY(BB1L14_cout_0);

--BB1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT1 at LC_X24_Y28_N3
--operation mode is arithmetic

BB1L24_cout_1 = !BB1L83 # !K52_reg_o[9];
BB1L24 = CARRY(BB1L24_cout_1);


--Y5_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X22_Y28_N8
--operation mode is arithmetic

Y5_safe_q[14]_carry_eqn = (!Y5L32 & Y5L001) # (Y5L32 & Y5L101);
Y5_safe_q[14]_lut_out = Y5_safe_q[14] $ !Y5_safe_q[14]_carry_eqn;
Y5_safe_q[14]_reg_input = !BB1L601Q & Y5_safe_q[14]_lut_out;
Y5_safe_q[14] = DFFEA(Y5_safe_q[14]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X22_Y28_N8
--operation mode is arithmetic

Y5L301_cout_0 = Y5_safe_q[14] & !Y5L001;
Y5L301 = CARRY(Y5L301_cout_0);

--Y5L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X22_Y28_N8
--operation mode is arithmetic

Y5L401_cout_1 = Y5_safe_q[14] & !Y5L101;
Y5L401 = CARRY(Y5L401_cout_1);


--Y5_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X22_Y28_N5
--operation mode is arithmetic

Y5_safe_q[11]_carry_eqn = Y5L32;
Y5_safe_q[11]_lut_out = Y5_safe_q[11] $ Y5_safe_q[11]_carry_eqn;
Y5_safe_q[11]_reg_input = !BB1L601Q & Y5_safe_q[11]_lut_out;
Y5_safe_q[11] = DFFEA(Y5_safe_q[11]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X22_Y28_N5
--operation mode is arithmetic

Y5L49_cout_0 = !Y5L32 # !Y5_safe_q[11];
Y5L49 = CARRY(Y5L49_cout_0);

--Y5L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X22_Y28_N5
--operation mode is arithmetic

Y5L59_cout_1 = !Y5L32 # !Y5_safe_q[11];
Y5L59 = CARRY(Y5L59_cout_1);


--FB2L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~373 at LC_X24_Y28_N9
--operation mode is normal

FB2L63 = Y5_safe_q[11] & BB1L72 & (Y5_safe_q[14] $ !BB1L93) # !Y5_safe_q[11] & !BB1L72 & (Y5_safe_q[14] $ !BB1L93);


--BB1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40 at LC_X24_Y29_N8
--operation mode is arithmetic

BB1L12_carry_eqn = (!BB1L8 & BB1L91) # (BB1L8 & BB1L02);
BB1L12 = K52_reg_o[4] $ !BB1L12_carry_eqn;

--BB1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT0 at LC_X24_Y29_N8
--operation mode is arithmetic

BB1L32_cout_0 = K52_reg_o[4] & !BB1L91;
BB1L32 = CARRY(BB1L32_cout_0);

--BB1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT1 at LC_X24_Y29_N8
--operation mode is arithmetic

BB1L42_cout_1 = K52_reg_o[4] & !BB1L02;
BB1L42 = CARRY(BB1L42_cout_1);


--BB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39 at LC_X24_Y29_N7
--operation mode is arithmetic

BB1L71_carry_eqn = (!BB1L8 & BB1L51) # (BB1L8 & BB1L61);
BB1L71 = K52_reg_o[3] $ BB1L71_carry_eqn;

--BB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT0 at LC_X24_Y29_N7
--operation mode is arithmetic

BB1L91_cout_0 = !BB1L51 # !K52_reg_o[3];
BB1L91 = CARRY(BB1L91_cout_0);

--BB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT1 at LC_X24_Y29_N7
--operation mode is arithmetic

BB1L02_cout_1 = !BB1L61 # !K52_reg_o[3];
BB1L02 = CARRY(BB1L02_cout_1);


--Y5_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X22_Y28_N2
--operation mode is arithmetic

Y5_safe_q[8]_carry_eqn = (!Y5L31 & Y5L48) # (Y5L31 & Y5L58);
Y5_safe_q[8]_lut_out = Y5_safe_q[8] $ !Y5_safe_q[8]_carry_eqn;
Y5_safe_q[8]_reg_input = !BB1L601Q & Y5_safe_q[8]_lut_out;
Y5_safe_q[8] = DFFEA(Y5_safe_q[8]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X22_Y28_N2
--operation mode is arithmetic

Y5L78_cout_0 = Y5_safe_q[8] & !Y5L48;
Y5L78 = CARRY(Y5L78_cout_0);

--Y5L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X22_Y28_N2
--operation mode is arithmetic

Y5L88_cout_1 = Y5_safe_q[8] & !Y5L58;
Y5L88 = CARRY(Y5L88_cout_1);


--Y5_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X22_Y28_N3
--operation mode is arithmetic

Y5_safe_q[9]_carry_eqn = (!Y5L31 & Y5L78) # (Y5L31 & Y5L88);
Y5_safe_q[9]_lut_out = Y5_safe_q[9] $ Y5_safe_q[9]_carry_eqn;
Y5_safe_q[9]_reg_input = !BB1L601Q & Y5_safe_q[9]_lut_out;
Y5_safe_q[9] = DFFEA(Y5_safe_q[9]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X22_Y28_N3
--operation mode is arithmetic

Y5L09_cout_0 = !Y5L78 # !Y5_safe_q[9];
Y5L09 = CARRY(Y5L09_cout_0);

--Y5L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X22_Y28_N3
--operation mode is arithmetic

Y5L19_cout_1 = !Y5L88 # !Y5_safe_q[9];
Y5L19 = CARRY(Y5L19_cout_1);


--FB2L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~374 at LC_X23_Y28_N0
--operation mode is normal

FB2L73 = Y5_safe_q[9] & BB1L12 & (Y5_safe_q[8] $ !BB1L71) # !Y5_safe_q[9] & !BB1L12 & (Y5_safe_q[8] $ !BB1L71);


--FB2L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~375 at LC_X23_Y28_N1
--operation mode is normal

FB2L83 = FB2L53 & FB2L63 & FB2L43 & FB2L73;


--BB1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~48 at LC_X24_Y28_N6
--operation mode is normal

BB1L94_carry_eqn = (!BB1L44 & BB1L74) # (BB1L44 & BB1L84);
BB1L94 = BB1L94_carry_eqn $ !K52_reg_o[12];


--BB1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41 at LC_X24_Y29_N9
--operation mode is arithmetic

BB1L52_carry_eqn = (!BB1L8 & BB1L32) # (BB1L8 & BB1L42);
BB1L52 = K52_reg_o[5] $ BB1L52_carry_eqn;

--BB1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT at LC_X24_Y29_N9
--operation mode is arithmetic

BB1L62 = CARRY(!BB1L42 # !K52_reg_o[5]);


--Y5_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X22_Y28_N4
--operation mode is arithmetic

Y5_safe_q[10]_carry_eqn = (!Y5L31 & Y5L09) # (Y5L31 & Y5L19);
Y5_safe_q[10]_lut_out = Y5_safe_q[10] $ !Y5_safe_q[10]_carry_eqn;
Y5_safe_q[10]_reg_input = !BB1L601Q & Y5_safe_q[10]_lut_out;
Y5_safe_q[10] = DFFEA(Y5_safe_q[10]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X22_Y28_N4
--operation mode is arithmetic

Y5L32 = CARRY(Y5_safe_q[10] & !Y5L19);


--Y5_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X22_Y27_N1
--operation mode is arithmetic

Y5_safe_q[17]_carry_eqn = (!Y5L33 & Y5L701) # (Y5L33 & Y5L801);
Y5_safe_q[17]_lut_out = Y5_safe_q[17] $ Y5_safe_q[17]_carry_eqn;
Y5_safe_q[17]_reg_input = !BB1L601Q & Y5_safe_q[17]_lut_out;
Y5_safe_q[17] = DFFEA(Y5_safe_q[17]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X22_Y27_N1
--operation mode is arithmetic

Y5L011_cout_0 = !Y5L701 # !Y5_safe_q[17];
Y5L011 = CARRY(Y5L011_cout_0);

--Y5L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X22_Y27_N1
--operation mode is arithmetic

Y5L111_cout_1 = !Y5L801 # !Y5_safe_q[17];
Y5L111 = CARRY(Y5L111_cout_1);


--FB2L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~376 at LC_X23_Y28_N6
--operation mode is normal

FB2L93 = Y5_safe_q[17] & BB1L94 & (Y5_safe_q[10] $ !BB1L52) # !Y5_safe_q[17] & !BB1L94 & (Y5_safe_q[10] $ !BB1L52);


--BB1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46 at LC_X24_Y28_N4
--operation mode is arithmetic

BB1L34_carry_eqn = (!BB1L62 & BB1L14) # (BB1L62 & BB1L24);
BB1L34 = K52_reg_o[10] $ !BB1L34_carry_eqn;

--BB1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46COUT at LC_X24_Y28_N4
--operation mode is arithmetic

BB1L44 = CARRY(K52_reg_o[10] & !BB1L24);


--BB1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47 at LC_X24_Y28_N5
--operation mode is arithmetic

BB1L54_carry_eqn = BB1L44;
BB1L54 = K52_reg_o[11] $ BB1L54_carry_eqn;

--BB1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47COUT0 at LC_X24_Y28_N5
--operation mode is arithmetic

BB1L74_cout_0 = !BB1L44 # !K52_reg_o[11];
BB1L74 = CARRY(BB1L74_cout_0);

--BB1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47COUT1 at LC_X24_Y28_N5
--operation mode is arithmetic

BB1L84_cout_1 = !BB1L44 # !K52_reg_o[11];
BB1L84 = CARRY(BB1L84_cout_1);


--Y5_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X22_Y27_N0
--operation mode is arithmetic

Y5_safe_q[16]_carry_eqn = Y5L33;
Y5_safe_q[16]_lut_out = Y5_safe_q[16] $ !Y5_safe_q[16]_carry_eqn;
Y5_safe_q[16]_reg_input = !BB1L601Q & Y5_safe_q[16]_lut_out;
Y5_safe_q[16] = DFFEA(Y5_safe_q[16]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X22_Y27_N0
--operation mode is arithmetic

Y5L701_cout_0 = Y5_safe_q[16] & !Y5L33;
Y5L701 = CARRY(Y5L701_cout_0);

--Y5L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X22_Y27_N0
--operation mode is arithmetic

Y5L801_cout_1 = Y5_safe_q[16] & !Y5L33;
Y5L801 = CARRY(Y5L801_cout_1);


--Y5_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X22_Y28_N9
--operation mode is arithmetic

Y5_safe_q[15]_carry_eqn = (!Y5L32 & Y5L301) # (Y5L32 & Y5L401);
Y5_safe_q[15]_lut_out = Y5_safe_q[15] $ Y5_safe_q[15]_carry_eqn;
Y5_safe_q[15]_reg_input = !BB1L601Q & Y5_safe_q[15]_lut_out;
Y5_safe_q[15] = DFFEA(Y5_safe_q[15]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X22_Y28_N9
--operation mode is arithmetic

Y5L33 = CARRY(!Y5L401 # !Y5_safe_q[15]);


--FB2L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~377 at LC_X23_Y28_N5
--operation mode is normal

FB2L04 = Y5_safe_q[16] & BB1L54 & (Y5_safe_q[15] $ !BB1L34) # !Y5_safe_q[16] & !BB1L54 & (Y5_safe_q[15] $ !BB1L34);


--BB1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44 at LC_X24_Y28_N2
--operation mode is arithmetic

BB1L53_carry_eqn = (!BB1L62 & BB1L33) # (BB1L62 & BB1L43);
BB1L53 = K52_reg_o[8] $ !BB1L53_carry_eqn;

--BB1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT0 at LC_X24_Y28_N2
--operation mode is arithmetic

BB1L73_cout_0 = K52_reg_o[8] & !BB1L33;
BB1L73 = CARRY(BB1L73_cout_0);

--BB1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT1 at LC_X24_Y28_N2
--operation mode is arithmetic

BB1L83_cout_1 = K52_reg_o[8] & !BB1L43;
BB1L83 = CARRY(BB1L83_cout_1);


--Y5_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X22_Y28_N7
--operation mode is arithmetic

Y5_safe_q[13]_carry_eqn = (!Y5L32 & Y5L79) # (Y5L32 & Y5L89);
Y5_safe_q[13]_lut_out = Y5_safe_q[13] $ Y5_safe_q[13]_carry_eqn;
Y5_safe_q[13]_reg_input = !BB1L601Q & Y5_safe_q[13]_lut_out;
Y5_safe_q[13] = DFFEA(Y5_safe_q[13]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X22_Y28_N7
--operation mode is arithmetic

Y5L001_cout_0 = !Y5L79 # !Y5_safe_q[13];
Y5L001 = CARRY(Y5L001_cout_0);

--Y5L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X22_Y28_N7
--operation mode is arithmetic

Y5L101_cout_1 = !Y5L89 # !Y5_safe_q[13];
Y5L101 = CARRY(Y5L101_cout_1);


--Y5_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X22_Y26_N5
--operation mode is normal

Y5_safe_q[31]_carry_eqn = Y5L36;
Y5_safe_q[31]_lut_out = Y5_safe_q[31] $ Y5_safe_q[31]_carry_eqn;
Y5_safe_q[31]_reg_input = !BB1L601Q & Y5_safe_q[31]_lut_out;
Y5_safe_q[31] = DFFEA(Y5_safe_q[31]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--Y5_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X22_Y26_N4
--operation mode is arithmetic

Y5_safe_q[30]_carry_eqn = (!Y5L35 & Y5L241) # (Y5L35 & Y5L341);
Y5_safe_q[30]_lut_out = Y5_safe_q[30] $ !Y5_safe_q[30]_carry_eqn;
Y5_safe_q[30]_reg_input = !BB1L601Q & Y5_safe_q[30]_lut_out;
Y5_safe_q[30] = DFFEA(Y5_safe_q[30]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X22_Y26_N4
--operation mode is arithmetic

Y5L36 = CARRY(Y5_safe_q[30] & !Y5L341);


--FB2L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~378 at LC_X24_Y28_N8
--operation mode is normal

FB2L14 = !Y5_safe_q[30] & !Y5_safe_q[31] & (Y5_safe_q[13] $ !BB1L53);


--Y5_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X22_Y26_N3
--operation mode is arithmetic

Y5_safe_q[29]_carry_eqn = (!Y5L35 & Y5L931) # (Y5L35 & Y5L041);
Y5_safe_q[29]_lut_out = Y5_safe_q[29] $ Y5_safe_q[29]_carry_eqn;
Y5_safe_q[29]_reg_input = !BB1L601Q & Y5_safe_q[29]_lut_out;
Y5_safe_q[29] = DFFEA(Y5_safe_q[29]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X22_Y26_N3
--operation mode is arithmetic

Y5L241_cout_0 = !Y5L931 # !Y5_safe_q[29];
Y5L241 = CARRY(Y5L241_cout_0);

--Y5L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X22_Y26_N3
--operation mode is arithmetic

Y5L341_cout_1 = !Y5L041 # !Y5_safe_q[29];
Y5L341 = CARRY(Y5L341_cout_1);


--Y5_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X22_Y26_N2
--operation mode is arithmetic

Y5_safe_q[28]_carry_eqn = (!Y5L35 & Y5L631) # (Y5L35 & Y5L731);
Y5_safe_q[28]_lut_out = Y5_safe_q[28] $ !Y5_safe_q[28]_carry_eqn;
Y5_safe_q[28]_reg_input = !BB1L601Q & Y5_safe_q[28]_lut_out;
Y5_safe_q[28] = DFFEA(Y5_safe_q[28]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X22_Y26_N2
--operation mode is arithmetic

Y5L931_cout_0 = Y5_safe_q[28] & !Y5L631;
Y5L931 = CARRY(Y5L931_cout_0);

--Y5L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X22_Y26_N2
--operation mode is arithmetic

Y5L041_cout_1 = Y5_safe_q[28] & !Y5L731;
Y5L041 = CARRY(Y5L041_cout_1);


--Y5_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X22_Y26_N1
--operation mode is arithmetic

Y5_safe_q[27]_carry_eqn = (!Y5L35 & Y5L331) # (Y5L35 & Y5L431);
Y5_safe_q[27]_lut_out = Y5_safe_q[27] $ Y5_safe_q[27]_carry_eqn;
Y5_safe_q[27]_reg_input = !BB1L601Q & Y5_safe_q[27]_lut_out;
Y5_safe_q[27] = DFFEA(Y5_safe_q[27]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X22_Y26_N1
--operation mode is arithmetic

Y5L631_cout_0 = !Y5L331 # !Y5_safe_q[27];
Y5L631 = CARRY(Y5L631_cout_0);

--Y5L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X22_Y26_N1
--operation mode is arithmetic

Y5L731_cout_1 = !Y5L431 # !Y5_safe_q[27];
Y5L731 = CARRY(Y5L731_cout_1);


--Y5_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X22_Y26_N0
--operation mode is arithmetic

Y5_safe_q[26]_carry_eqn = Y5L35;
Y5_safe_q[26]_lut_out = Y5_safe_q[26] $ !Y5_safe_q[26]_carry_eqn;
Y5_safe_q[26]_reg_input = !BB1L601Q & Y5_safe_q[26]_lut_out;
Y5_safe_q[26] = DFFEA(Y5_safe_q[26]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X22_Y26_N0
--operation mode is arithmetic

Y5L331_cout_0 = Y5_safe_q[26] & !Y5L35;
Y5L331 = CARRY(Y5L331_cout_0);

--Y5L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X22_Y26_N0
--operation mode is arithmetic

Y5L431_cout_1 = Y5_safe_q[26] & !Y5L35;
Y5L431 = CARRY(Y5L431_cout_1);


--FB2L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~379 at LC_X22_Y26_N6
--operation mode is normal

FB2L24 = !Y5_safe_q[28] & !Y5_safe_q[27] & !Y5_safe_q[29] & !Y5_safe_q[26];


--FB2L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~380 at LC_X23_Y28_N7
--operation mode is normal

FB2L34 = FB2L24 & FB2L14 & FB2L04 & FB2L93;


--Y5_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X22_Y27_N9
--operation mode is arithmetic

Y5_safe_q[25]_carry_eqn = (!Y5L34 & Y5L921) # (Y5L34 & Y5L031);
Y5_safe_q[25]_lut_out = Y5_safe_q[25] $ Y5_safe_q[25]_carry_eqn;
Y5_safe_q[25]_reg_input = !BB1L601Q & Y5_safe_q[25]_lut_out;
Y5_safe_q[25] = DFFEA(Y5_safe_q[25]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X22_Y27_N9
--operation mode is arithmetic

Y5L35 = CARRY(!Y5L031 # !Y5_safe_q[25]);


--Y5_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X22_Y27_N8
--operation mode is arithmetic

Y5_safe_q[24]_carry_eqn = (!Y5L34 & Y5L621) # (Y5L34 & Y5L721);
Y5_safe_q[24]_lut_out = Y5_safe_q[24] $ !Y5_safe_q[24]_carry_eqn;
Y5_safe_q[24]_reg_input = !BB1L601Q & Y5_safe_q[24]_lut_out;
Y5_safe_q[24] = DFFEA(Y5_safe_q[24]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X22_Y27_N8
--operation mode is arithmetic

Y5L921_cout_0 = Y5_safe_q[24] & !Y5L621;
Y5L921 = CARRY(Y5L921_cout_0);

--Y5L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X22_Y27_N8
--operation mode is arithmetic

Y5L031_cout_1 = Y5_safe_q[24] & !Y5L721;
Y5L031 = CARRY(Y5L031_cout_1);


--Y5_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X22_Y27_N7
--operation mode is arithmetic

Y5_safe_q[23]_carry_eqn = (!Y5L34 & Y5L321) # (Y5L34 & Y5L421);
Y5_safe_q[23]_lut_out = Y5_safe_q[23] $ Y5_safe_q[23]_carry_eqn;
Y5_safe_q[23]_reg_input = !BB1L601Q & Y5_safe_q[23]_lut_out;
Y5_safe_q[23] = DFFEA(Y5_safe_q[23]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X22_Y27_N7
--operation mode is arithmetic

Y5L621_cout_0 = !Y5L321 # !Y5_safe_q[23];
Y5L621 = CARRY(Y5L621_cout_0);

--Y5L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X22_Y27_N7
--operation mode is arithmetic

Y5L721_cout_1 = !Y5L421 # !Y5_safe_q[23];
Y5L721 = CARRY(Y5L721_cout_1);


--Y5_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X22_Y27_N6
--operation mode is arithmetic

Y5_safe_q[22]_carry_eqn = (!Y5L34 & Y5L021) # (Y5L34 & Y5L121);
Y5_safe_q[22]_lut_out = Y5_safe_q[22] $ !Y5_safe_q[22]_carry_eqn;
Y5_safe_q[22]_reg_input = !BB1L601Q & Y5_safe_q[22]_lut_out;
Y5_safe_q[22] = DFFEA(Y5_safe_q[22]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X22_Y27_N6
--operation mode is arithmetic

Y5L321_cout_0 = Y5_safe_q[22] & !Y5L021;
Y5L321 = CARRY(Y5L321_cout_0);

--Y5L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X22_Y27_N6
--operation mode is arithmetic

Y5L421_cout_1 = Y5_safe_q[22] & !Y5L121;
Y5L421 = CARRY(Y5L421_cout_1);


--FB2L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~381 at LC_X22_Y29_N3
--operation mode is normal

FB2L44 = !Y5_safe_q[24] & !Y5_safe_q[25] & !Y5_safe_q[22] & !Y5_safe_q[23];


--Y5_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X22_Y27_N5
--operation mode is arithmetic

Y5_safe_q[21]_carry_eqn = Y5L34;
Y5_safe_q[21]_lut_out = Y5_safe_q[21] $ Y5_safe_q[21]_carry_eqn;
Y5_safe_q[21]_reg_input = !BB1L601Q & Y5_safe_q[21]_lut_out;
Y5_safe_q[21] = DFFEA(Y5_safe_q[21]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X22_Y27_N5
--operation mode is arithmetic

Y5L021_cout_0 = !Y5L34 # !Y5_safe_q[21];
Y5L021 = CARRY(Y5L021_cout_0);

--Y5L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X22_Y27_N5
--operation mode is arithmetic

Y5L121_cout_1 = !Y5L34 # !Y5_safe_q[21];
Y5L121 = CARRY(Y5L121_cout_1);


--Y5_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X22_Y27_N4
--operation mode is arithmetic

Y5_safe_q[20]_carry_eqn = (!Y5L33 & Y5L611) # (Y5L33 & Y5L711);
Y5_safe_q[20]_lut_out = Y5_safe_q[20] $ !Y5_safe_q[20]_carry_eqn;
Y5_safe_q[20]_reg_input = !BB1L601Q & Y5_safe_q[20]_lut_out;
Y5_safe_q[20] = DFFEA(Y5_safe_q[20]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X22_Y27_N4
--operation mode is arithmetic

Y5L34 = CARRY(Y5_safe_q[20] & !Y5L711);


--Y5_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X22_Y27_N3
--operation mode is arithmetic

Y5_safe_q[19]_carry_eqn = (!Y5L33 & Y5L311) # (Y5L33 & Y5L411);
Y5_safe_q[19]_lut_out = Y5_safe_q[19] $ Y5_safe_q[19]_carry_eqn;
Y5_safe_q[19]_reg_input = !BB1L601Q & Y5_safe_q[19]_lut_out;
Y5_safe_q[19] = DFFEA(Y5_safe_q[19]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X22_Y27_N3
--operation mode is arithmetic

Y5L611_cout_0 = !Y5L311 # !Y5_safe_q[19];
Y5L611 = CARRY(Y5L611_cout_0);

--Y5L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X22_Y27_N3
--operation mode is arithmetic

Y5L711_cout_1 = !Y5L411 # !Y5_safe_q[19];
Y5L711 = CARRY(Y5L711_cout_1);


--Y5_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X22_Y27_N2
--operation mode is arithmetic

Y5_safe_q[18]_carry_eqn = (!Y5L33 & Y5L011) # (Y5L33 & Y5L111);
Y5_safe_q[18]_lut_out = Y5_safe_q[18] $ !Y5_safe_q[18]_carry_eqn;
Y5_safe_q[18]_reg_input = !BB1L601Q & Y5_safe_q[18]_lut_out;
Y5_safe_q[18] = DFFEA(Y5_safe_q[18]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X22_Y27_N2
--operation mode is arithmetic

Y5L311_cout_0 = Y5_safe_q[18] & !Y5L011;
Y5L311 = CARRY(Y5L311_cout_0);

--Y5L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X22_Y27_N2
--operation mode is arithmetic

Y5L411_cout_1 = Y5_safe_q[18] & !Y5L111;
Y5L411 = CARRY(Y5L411_cout_1);


--FB2L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~382 at LC_X22_Y29_N1
--operation mode is normal

FB2L54 = !Y5_safe_q[20] & !Y5_safe_q[19] & !Y5_safe_q[18] & !Y5_safe_q[21];


--Y5_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X22_Y29_N8
--operation mode is arithmetic

Y5_safe_q[4]_carry_eqn = (!Y5L3 & Y5L47) # (Y5L3 & Y5L57);
Y5_safe_q[4]_lut_out = Y5_safe_q[4] $ !Y5_safe_q[4]_carry_eqn;
Y5_safe_q[4]_reg_input = !BB1L601Q & Y5_safe_q[4]_lut_out;
Y5_safe_q[4] = DFFEA(Y5_safe_q[4]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X22_Y29_N8
--operation mode is arithmetic

Y5L77_cout_0 = Y5_safe_q[4] & !Y5L47;
Y5L77 = CARRY(Y5L77_cout_0);

--Y5L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X22_Y29_N8
--operation mode is arithmetic

Y5L87_cout_1 = Y5_safe_q[4] & !Y5L57;
Y5L87 = CARRY(Y5L87_cout_1);


--Y5_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X22_Y29_N7
--operation mode is arithmetic

Y5_safe_q[3]_carry_eqn = (!Y5L3 & Y5L17) # (Y5L3 & Y5L27);
Y5_safe_q[3]_lut_out = Y5_safe_q[3] $ Y5_safe_q[3]_carry_eqn;
Y5_safe_q[3]_reg_input = !BB1L601Q & Y5_safe_q[3]_lut_out;
Y5_safe_q[3] = DFFEA(Y5_safe_q[3]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X22_Y29_N7
--operation mode is arithmetic

Y5L47_cout_0 = !Y5L17 # !Y5_safe_q[3];
Y5L47 = CARRY(Y5L47_cout_0);

--Y5L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X22_Y29_N7
--operation mode is arithmetic

Y5L57_cout_1 = !Y5L27 # !Y5_safe_q[3];
Y5L57 = CARRY(Y5L57_cout_1);


--Y5_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X22_Y29_N6
--operation mode is arithmetic

Y5_safe_q[2]_carry_eqn = (!Y5L3 & Y5L86) # (Y5L3 & Y5L96);
Y5_safe_q[2]_lut_out = Y5_safe_q[2] $ !Y5_safe_q[2]_carry_eqn;
Y5_safe_q[2]_reg_input = !BB1L601Q & Y5_safe_q[2]_lut_out;
Y5_safe_q[2] = DFFEA(Y5_safe_q[2]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X22_Y29_N6
--operation mode is arithmetic

Y5L17_cout_0 = Y5_safe_q[2] & !Y5L86;
Y5L17 = CARRY(Y5L17_cout_0);

--Y5L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X22_Y29_N6
--operation mode is arithmetic

Y5L27_cout_1 = Y5_safe_q[2] & !Y5L96;
Y5L27 = CARRY(Y5L27_cout_1);


--Y5_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X22_Y29_N5
--operation mode is arithmetic

Y5_safe_q[1]_carry_eqn = Y5L3;
Y5_safe_q[1]_lut_out = Y5_safe_q[1] $ Y5_safe_q[1]_carry_eqn;
Y5_safe_q[1]_reg_input = !BB1L601Q & Y5_safe_q[1]_lut_out;
Y5_safe_q[1] = DFFEA(Y5_safe_q[1]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X22_Y29_N5
--operation mode is arithmetic

Y5L86_cout_0 = !Y5L3 # !Y5_safe_q[1];
Y5L86 = CARRY(Y5L86_cout_0);

--Y5L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X22_Y29_N5
--operation mode is arithmetic

Y5L96_cout_1 = !Y5L3 # !Y5_safe_q[1];
Y5L96 = CARRY(Y5L96_cout_1);


--FB2L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~383 at LC_X22_Y29_N0
--operation mode is normal

FB2L64 = !Y5_safe_q[3] & !Y5_safe_q[2] & !Y5_safe_q[1] & !Y5_safe_q[4];


--Y5_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X22_Y29_N4
--operation mode is arithmetic

Y5_safe_q[0]_lut_out = !Y5_safe_q[0];
Y5_safe_q[0]_reg_input = !BB1L601Q & Y5_safe_q[0]_lut_out;
Y5_safe_q[0] = DFFEA(Y5_safe_q[0]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );

--Y5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X22_Y29_N4
--operation mode is arithmetic

Y5L3 = CARRY(Y5_safe_q[0]);


--FB2L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~384 at LC_X22_Y29_N2
--operation mode is normal

FB2L74 = !Y5_safe_q[0] & FB2L64 & FB2L44 & FB2L54;


--FB2L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~385 at LC_X23_Y28_N2
--operation mode is normal

FB2L84 = FB2L74 & FB2L34 & FB2L83;


--BB1L261 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.tx_done~0 at LC_X29_Y24_N7
--operation mode is normal

BB1L261 = LB1L811Q # !BB1L661Q;


--BB1L131 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[16]~673 at LC_X23_Y26_N8
--operation mode is normal

BB1L131 = BB1L261 & GB4_reg[16] # !BB1L261 & FB2_crc_reg[16] & FB2L84;


--Y8_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X18_Y25_N5
--operation mode is arithmetic

Y8_safe_q[0]_lut_out = Y8_safe_q[0] $ BB1L841;
Y8_safe_q[0] = DFFEA(Y8_safe_q[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y8L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X18_Y25_N5
--operation mode is arithmetic

Y8L11_cout_0 = Y8_safe_q[0];
Y8L11 = CARRY(Y8L11_cout_0);

--Y8L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X18_Y25_N5
--operation mode is arithmetic

Y8L21_cout_1 = Y8_safe_q[0];
Y8L21 = CARRY(Y8L21_cout_1);


--Y8_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X18_Y25_N6
--operation mode is arithmetic

Y8_safe_q[1]_lut_out = Y8_safe_q[1] $ (BB1L841 & Y8L11);
Y8_safe_q[1] = DFFEA(Y8_safe_q[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y8L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X18_Y25_N6
--operation mode is arithmetic

Y8L41_cout_0 = !Y8L11 # !Y8_safe_q[1];
Y8L41 = CARRY(Y8L41_cout_0);

--Y8L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X18_Y25_N6
--operation mode is arithmetic

Y8L51_cout_1 = !Y8L21 # !Y8_safe_q[1];
Y8L51 = CARRY(Y8L51_cout_1);


--Y8_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X18_Y25_N7
--operation mode is arithmetic

Y8_safe_q[2]_lut_out = Y8_safe_q[2] $ (BB1L841 & !Y8L41);
Y8_safe_q[2] = DFFEA(Y8_safe_q[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y8L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X18_Y25_N7
--operation mode is arithmetic

Y8L71_cout_0 = Y8_safe_q[2] & !Y8L41;
Y8L71 = CARRY(Y8L71_cout_0);

--Y8L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X18_Y25_N7
--operation mode is arithmetic

Y8L81_cout_1 = Y8_safe_q[2] & !Y8L51;
Y8L81 = CARRY(Y8L81_cout_1);


--Y8_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X18_Y25_N8
--operation mode is normal

Y8_safe_q[3]_lut_out = Y8_safe_q[3] $ (BB1L841 & Y8L71);
Y8_safe_q[3] = DFFEA(Y8_safe_q[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--Y7_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X18_Y25_N0
--operation mode is arithmetic

Y7_safe_q[0]_lut_out = Y7_safe_q[0] $ LB1L911;
Y7_safe_q[0] = DFFEA(Y7_safe_q[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y7L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X18_Y25_N0
--operation mode is arithmetic

Y7L11_cout_0 = Y7_safe_q[0];
Y7L11 = CARRY(Y7L11_cout_0);

--Y7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X18_Y25_N0
--operation mode is arithmetic

Y7L21_cout_1 = Y7_safe_q[0];
Y7L21 = CARRY(Y7L21_cout_1);


--Y7_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X18_Y25_N1
--operation mode is arithmetic

Y7_safe_q[1]_lut_out = Y7_safe_q[1] $ (LB1L911 & Y7L11);
Y7_safe_q[1] = DFFEA(Y7_safe_q[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y7L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X18_Y25_N1
--operation mode is arithmetic

Y7L41_cout_0 = !Y7L11 # !Y7_safe_q[1];
Y7L41 = CARRY(Y7L41_cout_0);

--Y7L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X18_Y25_N1
--operation mode is arithmetic

Y7L51_cout_1 = !Y7L21 # !Y7_safe_q[1];
Y7L51 = CARRY(Y7L51_cout_1);


--Y7_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X18_Y25_N2
--operation mode is arithmetic

Y7_safe_q[2]_lut_out = Y7_safe_q[2] $ (LB1L911 & !Y7L41);
Y7_safe_q[2] = DFFEA(Y7_safe_q[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );

--Y7L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X18_Y25_N2
--operation mode is arithmetic

Y7L71_cout_0 = Y7_safe_q[2] & !Y7L41;
Y7L71 = CARRY(Y7L71_cout_0);

--Y7L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X18_Y25_N2
--operation mode is arithmetic

Y7L81_cout_1 = Y7_safe_q[2] & !Y7L51;
Y7L81 = CARRY(Y7L81_cout_1);


--Y7_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X18_Y25_N3
--operation mode is normal

Y7_safe_q[3]_lut_out = Y7_safe_q[3] $ (LB1L911 & Y7L71);
Y7_safe_q[3] = DFFEA(Y7_safe_q[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[24] at LC_X30_Y25_N7
--operation mode is normal

GB4_reg[24]_lut_out = GB4L93 # GB4L83 # GB4L43 & K51_reg_o[24];
GB4_reg[24] = DFFEA(GB4_reg[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[8] at LC_X23_Y24_N5
--operation mode is normal

FB2_crc_reg[8]_lut_out = !BB1L601Q & (FB2_crc_reg[32] $ GB4_reg[0] $ FB2_crc_reg[7]);
FB2_crc_reg[8] = DFFEA(FB2_crc_reg[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[24]~674 at LC_X23_Y25_N4
--operation mode is normal

BB1L931 = BB1L261 & GB4_reg[24] # !BB1L261 & FB2_crc_reg[8] & FB2L84;


--JB1L6Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22 at LC_X18_Y16_N0
--operation mode is normal

JB1L6Q_lut_out = KB1L4Q & (JB1L5Q # JB1L6Q);
JB1L6Q = DFFEA(JB1L6Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--JB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20 at LC_X18_Y16_N8
--operation mode is normal

JB1L4Q_lut_out = !JB1L8Q & (LB1L611Q # JB1L4Q & !JB1L2);
JB1L4Q = DFFEA(JB1L4Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--JB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|byte_count_ena~0 at LC_X18_Y16_N7
--operation mode is normal

JB1L1 = !JB1L5Q & !JB1L6Q & JB1L4Q;


--GB4_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[8] at LC_X21_Y25_N3
--operation mode is normal

GB4_reg[8]_lut_out = GB4L14 # GB4L04 # GB4L43 & K51_reg_o[8];
GB4_reg[8] = DFFEA(GB4_reg[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[24] at LC_X21_Y24_N7
--operation mode is normal

FB2_crc_reg[24]_lut_out = !BB1L601Q & (FB2_crc_reg[32] $ GB4_reg[0] $ FB2_crc_reg[23]);
FB2_crc_reg[24] = DFFEA(FB2_crc_reg[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[8]~675 at LC_X21_Y25_N1
--operation mode is normal

BB1L321 = BB1L261 & GB4_reg[8] # !BB1L261 & FB2_crc_reg[24] & FB2L84;


--GB4_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[0] at LC_X29_Y25_N4
--operation mode is normal

GB4_reg[0]_lut_out = GB4L34 # GB4L24 # GB4L43 & K51_reg_o[0];
GB4_reg[0] = DFFEA(GB4_reg[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[32] at LC_X24_Y24_N3
--operation mode is normal

FB2_crc_reg[32]_lut_out = FB2_crc_reg[31] & !BB1L601Q;
FB2_crc_reg[32] = DFFEA(FB2_crc_reg[32]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L511 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[0]~676 at LC_X19_Y25_N1
--operation mode is normal

BB1L511 = BB1L261 & GB4_reg[0] # !BB1L261 & FB2_crc_reg[32] & FB2L84;


--JB1L7Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23 at LC_X18_Y16_N1
--operation mode is normal

JB1L7Q_lut_out = JB1L6Q & !KB1L4Q & (!L9_count[1] # !L9_count[0]);
JB1L7Q = DFFEA(JB1L7Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--JB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.send~4 at LC_X18_Y16_N9
--operation mode is normal

JB1L3 = !JB1L4Q & LB1L611Q;


--L01L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|add~24 at LC_X13_Y17_N4
--operation mode is normal

L01L1 = L01_count[0] & L01_count[1];


--GB1_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[13] at LC_X34_Y8_N2
--operation mode is normal

GB1_reg[13]_lut_out = AB1L341Q & K12_reg_o[13] # !AB1L341Q & (AB1L831Q & K12_reg_o[13] # !AB1L831Q & GB1_reg[14]);
GB1_reg[13] = DFFEA(GB1_reg[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[13]~45 at LC_X36_Y19_N7
--operation mode is normal

AB1L411 = GB1_reg[13] & AB1L581Q;


--PB1L541 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~56 at LC_X36_Y7_N6
--operation mode is normal

PB1L541 = Y21_safe_q[1] & PB1L341 & Y21_safe_q[0];


--PB1L141 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned_o~10 at LC_X36_Y7_N7
--operation mode is normal

PB1L141 = PB1L711Q & !PB1L241 & PB1L541 # !PB1L711Q & lvds_sync;

--H1_frame_aligned_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|frame_aligned_reg at LC_X36_Y7_N7
--operation mode is normal

H1_frame_aligned_reg = DFFEA(PB1L141, GLOBAL(RB1__clk1), GLOBAL(rst_n), , PB1_row_switch_o, , );


--L31L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~76 at LC_X36_Y6_N1
--operation mode is normal

L31L2 = L31L1 & (!Y21_safe_q[0] # !Y21_safe_q[1] # !PB1L341);


--L31L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~77 at LC_X36_Y5_N9
--operation mode is normal

L31L3 = Y21_safe_q[11] & (Y21_safe_q[10] # Y21_safe_q[9] & !L31L2);


--PB1_row_switch_o is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o at LC_X36_Y15_N2
--operation mode is normal

PB1_row_switch_o = Y31_safe_q[1] & PB1L711Q & PB1L731 & Y31_safe_q[0];


--GB1_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[12] at LC_X34_Y8_N7
--operation mode is normal

GB1_reg[12]_lut_out = AB1L341Q & K12_reg_o[12] # !AB1L341Q & (AB1L831Q & K12_reg_o[12] # !AB1L831Q & GB1_reg[13]);
GB1_reg[12] = DFFEA(GB1_reg[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[12]~44 at LC_X34_Y18_N3
--operation mode is normal

AB1L311 = GB1_reg[12] & AB1L581Q;


--GB1_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[11] at LC_X34_Y6_N6
--operation mode is normal

GB1_reg[11]_lut_out = AB1L341Q & K12_reg_o[11] # !AB1L341Q & (AB1L831Q & K12_reg_o[11] # !AB1L831Q & GB1_reg[12]);
GB1_reg[11] = DFFEA(GB1_reg[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L211 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[11]~43 at LC_X34_Y20_N8
--operation mode is normal

AB1L211 = AB1L581Q & GB1_reg[11];


--GB1_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[10] at LC_X34_Y6_N8
--operation mode is normal

GB1_reg[10]_lut_out = AB1L341Q & K12_reg_o[10] # !AB1L341Q & (AB1L831Q & K12_reg_o[10] # !AB1L831Q & GB1_reg[11]);
GB1_reg[10] = DFFEA(GB1_reg[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]~42 at LC_X36_Y16_N8
--operation mode is normal

AB1L111 = GB1_reg[10] & AB1L581Q;


--GB1_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[9] at LC_X34_Y6_N7
--operation mode is normal

GB1_reg[9]_lut_out = AB1L831Q & K12_reg_o[9] # !AB1L831Q & (AB1L341Q & K12_reg_o[9] # !AB1L341Q & GB1_reg[10]);
GB1_reg[9] = DFFEA(GB1_reg[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[9]~41 at LC_X36_Y17_N6
--operation mode is normal

AB1L011 = AB1L581Q & GB1_reg[9];


--GB1_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[8] at LC_X34_Y6_N0
--operation mode is normal

GB1_reg[8]_lut_out = AB1L341Q & K12_reg_o[8] # !AB1L341Q & (AB1L831Q & K12_reg_o[8] # !AB1L831Q & GB1_reg[9]);
GB1_reg[8] = DFFEA(GB1_reg[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L901 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[8]~40 at LC_X34_Y18_N7
--operation mode is normal

AB1L901 = GB1_reg[8] & AB1L581Q;


--GB1_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[7] at LC_X34_Y6_N5
--operation mode is normal

GB1_reg[7]_lut_out = AB1L341Q & K12_reg_o[7] # !AB1L341Q & (AB1L831Q & K12_reg_o[7] # !AB1L831Q & GB1_reg[8]);
GB1_reg[7] = DFFEA(GB1_reg[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[7]~39 at LC_X34_Y18_N5
--operation mode is normal

AB1L801 = AB1L581Q & GB1_reg[7];


--GB1_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[6] at LC_X34_Y7_N3
--operation mode is normal

GB1_reg[6]_lut_out = AB1L341Q & K12_reg_o[6] # !AB1L341Q & (AB1L831Q & K12_reg_o[6] # !AB1L831Q & GB1_reg[7]);
GB1_reg[6] = DFFEA(GB1_reg[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[6]~38 at LC_X34_Y18_N2
--operation mode is normal

AB1L701 = AB1L581Q & GB1_reg[6];


--K91_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[13] at LC_X36_Y17_N2
--operation mode is normal

K91_reg_o[13]_lut_out = GB1_reg[13];
K91_reg_o[13] = DFFEA(K91_reg_o[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K31_reg_o[7] is dispatch:cmd0|reg:cmd0|reg_o[7] at LC_X28_Y20_N2
--operation mode is normal

K31_reg_o[7]_lut_out = AB1L781Q & K91_reg_o[7];
K31_reg_o[7] = DFFEA(K31_reg_o[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[2] is dispatch:cmd0|reg:cmd0|reg_o[2] at LC_X29_Y21_N8
--operation mode is normal

K31_reg_o[2]_lut_out = AB1L781Q & K91_reg_o[2];
K31_reg_o[2] = DFFEA(K31_reg_o[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[11] is dispatch:cmd0|reg:cmd0|reg_o[11] at LC_X28_Y20_N5
--operation mode is normal

K31_reg_o[11]_lut_out = AB1L781Q & K91_reg_o[11];
K31_reg_o[11] = DFFEA(K31_reg_o[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[1] is dispatch:cmd0|reg:cmd0|reg_o[1] at LC_X28_Y22_N1
--operation mode is normal

K31_reg_o[1]_lut_out = AB1L781Q & K91_reg_o[1];
K31_reg_o[1] = DFFEA(K31_reg_o[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[8] is dispatch:cmd0|reg:cmd0|reg_o[8] at LC_X29_Y21_N6
--operation mode is normal

K31_reg_o[8]_lut_out = AB1L781Q & K91_reg_o[8];
K31_reg_o[8] = DFFEA(K31_reg_o[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[0] is dispatch:cmd0|reg:cmd0|reg_o[0] at LC_X29_Y22_N2
--operation mode is normal

K31_reg_o[0]_lut_out = AB1L781Q & K91_reg_o[0];
K31_reg_o[0] = DFFEA(K31_reg_o[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[10] is dispatch:cmd0|reg:cmd0|reg_o[10] at LC_X29_Y21_N9
--operation mode is normal

K31_reg_o[10]_lut_out = AB1L781Q & K91_reg_o[10];
K31_reg_o[10] = DFFEA(K31_reg_o[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[4] is dispatch:cmd0|reg:cmd0|reg_o[4] at LC_X30_Y22_N5
--operation mode is normal

K31_reg_o[4]_lut_out = K91_reg_o[4] & AB1L781Q;
K31_reg_o[4] = DFFEA(K31_reg_o[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[6] is dispatch:cmd0|reg:cmd0|reg_o[6] at LC_X29_Y21_N7
--operation mode is normal

K31_reg_o[6]_lut_out = AB1L781Q & K91_reg_o[6];
K31_reg_o[6] = DFFEA(K31_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[12] is dispatch:cmd0|reg:cmd0|reg_o[12] at LC_X28_Y20_N4
--operation mode is normal

K31_reg_o[12]_lut_out = AB1L781Q & K91_reg_o[12];
K31_reg_o[12] = DFFEA(K31_reg_o[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[9] is dispatch:cmd0|reg:cmd0|reg_o[9] at LC_X29_Y21_N0
--operation mode is normal

K31_reg_o[9]_lut_out = AB1L781Q & K91_reg_o[9];
K31_reg_o[9] = DFFEA(K31_reg_o[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[5] is dispatch:cmd0|reg:cmd0|reg_o[5] at LC_X29_Y22_N9
--operation mode is normal

K31_reg_o[5]_lut_out = AB1L781Q & K91_reg_o[5];
K31_reg_o[5] = DFFEA(K31_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K31_reg_o[3] is dispatch:cmd0|reg:cmd0|reg_o[3] at LC_X29_Y22_N6
--operation mode is normal

K31_reg_o[3]_lut_out = AB1L781Q & K91_reg_o[3];
K31_reg_o[3] = DFFEA(K31_reg_o[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--C1L1 is dispatch:cmd0|next_state.reply~17 at LC_X30_Y23_N7
--operation mode is normal

C1L1 = !CB1L39Q & CB1L29Q;


--CB1L59Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23 at LC_X32_Y22_N4
--operation mode is normal

CB1L59Q_lut_out = A1L492 & CB1L19;
CB1L59Q = DFFEA(CB1L59Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--FB1_crc_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[32] at LC_X32_Y2_N9
--operation mode is normal

FB1_crc_reg[32]_lut_out = FB1_crc_reg[31] & !AB1L831Q;
FB1_crc_reg[32] = DFFEA(FB1_crc_reg[32]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[31] at LC_X32_Y2_N2
--operation mode is normal

FB1_crc_reg[31]_lut_out = !AB1L831Q & FB1_crc_reg[30];
FB1_crc_reg[31] = DFFEA(FB1_crc_reg[31]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[30] at LC_X32_Y2_N3
--operation mode is normal

FB1_crc_reg[30]_lut_out = FB1_crc_reg[29] & !AB1L831Q;
FB1_crc_reg[30] = DFFEA(FB1_crc_reg[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[29] at LC_X31_Y2_N8
--operation mode is normal

FB1_crc_reg[29]_lut_out = !AB1L831Q & FB1_crc_reg[28];
FB1_crc_reg[29] = DFFEA(FB1_crc_reg[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~287 at LC_X32_Y2_N5
--operation mode is normal

FB1L94 = FB1_crc_reg[31] # FB1_crc_reg[29] # FB1_crc_reg[30] # FB1_crc_reg[32];


--FB1_crc_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[28] at LC_X30_Y1_N9
--operation mode is normal

FB1_crc_reg[28]_lut_out = FB1_crc_reg[27] & !AB1L831Q;
FB1_crc_reg[28] = DFFEA(FB1_crc_reg[28]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[27] at LC_X30_Y1_N2
--operation mode is normal

FB1_crc_reg[27]_lut_out = !AB1L831Q & (FB1_crc_reg[26] $ GB1_reg[0] $ FB1_crc_reg[32]);
FB1_crc_reg[27] = DFFEA(FB1_crc_reg[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[26] at LC_X30_Y1_N3
--operation mode is normal

FB1_crc_reg[26]_lut_out = FB1_crc_reg[25] & !AB1L831Q;
FB1_crc_reg[26] = DFFEA(FB1_crc_reg[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[25] at LC_X32_Y1_N2
--operation mode is normal

FB1_crc_reg[25]_lut_out = !AB1L831Q & FB1_crc_reg[24];
FB1_crc_reg[25] = DFFEA(FB1_crc_reg[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~288 at LC_X30_Y1_N5
--operation mode is normal

FB1L05 = FB1_crc_reg[26] # FB1_crc_reg[28] # FB1_crc_reg[25] # FB1_crc_reg[27];


--FB1_crc_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[24] at LC_X31_Y1_N9
--operation mode is normal

FB1_crc_reg[24]_lut_out = !AB1L831Q & (FB1_crc_reg[23] $ FB1_crc_reg[32] $ GB1_reg[0]);
FB1_crc_reg[24] = DFFEA(FB1_crc_reg[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[23] at LC_X31_Y1_N2
--operation mode is normal

FB1_crc_reg[23]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[22] $ GB1_reg[0]);
FB1_crc_reg[23] = DFFEA(FB1_crc_reg[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[22] at LC_X31_Y1_N0
--operation mode is normal

FB1_crc_reg[22]_lut_out = !AB1L831Q & FB1_crc_reg[21];
FB1_crc_reg[22] = DFFEA(FB1_crc_reg[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[21] at LC_X31_Y1_N1
--operation mode is normal

FB1_crc_reg[21]_lut_out = !AB1L831Q & FB1_crc_reg[20];
FB1_crc_reg[21] = DFFEA(FB1_crc_reg[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~289 at LC_X31_Y1_N7
--operation mode is normal

FB1L15 = FB1_crc_reg[23] # FB1_crc_reg[22] # FB1_crc_reg[21] # FB1_crc_reg[24];


--FB1_crc_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[20] at LC_X31_Y2_N9
--operation mode is normal

FB1_crc_reg[20]_lut_out = FB1_crc_reg[19] & !AB1L831Q;
FB1_crc_reg[20] = DFFEA(FB1_crc_reg[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[19] at LC_X31_Y2_N5
--operation mode is normal

FB1_crc_reg[19]_lut_out = !AB1L831Q & FB1_crc_reg[18];
FB1_crc_reg[19] = DFFEA(FB1_crc_reg[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[18] at LC_X31_Y2_N4
--operation mode is normal

FB1_crc_reg[18]_lut_out = FB1_crc_reg[17] & !AB1L831Q;
FB1_crc_reg[18] = DFFEA(FB1_crc_reg[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[17] at LC_X30_Y2_N4
--operation mode is normal

FB1_crc_reg[17]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ GB1_reg[0] $ FB1_crc_reg[16]);
FB1_crc_reg[17] = DFFEA(FB1_crc_reg[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~290 at LC_X31_Y2_N6
--operation mode is normal

FB1L25 = FB1_crc_reg[18] # FB1_crc_reg[17] # FB1_crc_reg[19] # FB1_crc_reg[20];


--FB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~291 at LC_X31_Y2_N2
--operation mode is normal

FB1L35 = FB1L94 # FB1L15 # FB1L05 # FB1L25;


--FB1_crc_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[16] at LC_X30_Y2_N9
--operation mode is normal

FB1_crc_reg[16]_lut_out = FB1_crc_reg[15] & !AB1L831Q;
FB1_crc_reg[16] = DFFEA(FB1_crc_reg[16]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[15] at LC_X30_Y2_N3
--operation mode is normal

FB1_crc_reg[15]_lut_out = !AB1L831Q & FB1_crc_reg[14];
FB1_crc_reg[15] = DFFEA(FB1_crc_reg[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[14] at LC_X30_Y3_N2
--operation mode is normal

FB1_crc_reg[14]_lut_out = !AB1L831Q & FB1_crc_reg[13];
FB1_crc_reg[14] = DFFEA(FB1_crc_reg[14]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[13] at LC_X30_Y2_N1
--operation mode is normal

FB1_crc_reg[13]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ GB1_reg[0] $ FB1_crc_reg[12]);
FB1_crc_reg[13] = DFFEA(FB1_crc_reg[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~292 at LC_X30_Y2_N6
--operation mode is normal

FB1L45 = FB1_crc_reg[15] # FB1_crc_reg[13] # FB1_crc_reg[14] # FB1_crc_reg[16];


--FB1_crc_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[12] at LC_X30_Y2_N0
--operation mode is normal

FB1_crc_reg[12]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ GB1_reg[0] $ FB1_crc_reg[11]);
FB1_crc_reg[12] = DFFEA(FB1_crc_reg[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[11] at LC_X30_Y2_N8
--operation mode is normal

FB1_crc_reg[11]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[10] $ GB1_reg[0]);
FB1_crc_reg[11] = DFFEA(FB1_crc_reg[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[10] at LC_X30_Y2_N5
--operation mode is normal

FB1_crc_reg[10]_lut_out = !AB1L831Q & FB1_crc_reg[9];
FB1_crc_reg[10] = DFFEA(FB1_crc_reg[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[9] at LC_X30_Y1_N7
--operation mode is normal

FB1_crc_reg[9]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[8] $ GB1_reg[0]);
FB1_crc_reg[9] = DFFEA(FB1_crc_reg[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~293 at LC_X30_Y2_N7
--operation mode is normal

FB1L55 = FB1_crc_reg[11] # FB1_crc_reg[10] # FB1_crc_reg[9] # FB1_crc_reg[12];


--FB1_crc_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[8] at LC_X30_Y1_N0
--operation mode is normal

FB1_crc_reg[8]_lut_out = !AB1L831Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[7]);
FB1_crc_reg[8] = DFFEA(FB1_crc_reg[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[7] at LC_X30_Y1_N8
--operation mode is normal

FB1_crc_reg[7]_lut_out = FB1_crc_reg[6] & !AB1L831Q;
FB1_crc_reg[7] = DFFEA(FB1_crc_reg[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[6] at LC_X30_Y1_N6
--operation mode is normal

FB1_crc_reg[6]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[5] $ GB1_reg[0]);
FB1_crc_reg[6] = DFFEA(FB1_crc_reg[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5] at LC_X30_Y1_N1
--operation mode is normal

FB1_crc_reg[5]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[4] $ GB1_reg[0]);
FB1_crc_reg[5] = DFFEA(FB1_crc_reg[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~294 at LC_X30_Y1_N4
--operation mode is normal

FB1L65 = FB1_crc_reg[7] # FB1_crc_reg[6] # FB1_crc_reg[5] # FB1_crc_reg[8];


--FB1_crc_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[4] at LC_X31_Y1_N8
--operation mode is normal

FB1_crc_reg[4]_lut_out = !AB1L831Q & FB1_crc_reg[3];
FB1_crc_reg[4] = DFFEA(FB1_crc_reg[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[3] at LC_X31_Y1_N3
--operation mode is normal

FB1_crc_reg[3]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[2] $ GB1_reg[0]);
FB1_crc_reg[3] = DFFEA(FB1_crc_reg[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[2] at LC_X31_Y1_N6
--operation mode is normal

FB1_crc_reg[2]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ FB1_crc_reg[1] $ GB1_reg[0]);
FB1_crc_reg[2] = DFFEA(FB1_crc_reg[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1_crc_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[1] at LC_X31_Y1_N5
--operation mode is normal

FB1_crc_reg[1]_lut_out = !AB1L831Q & (FB1_crc_reg[32] $ GB1_reg[0]);
FB1_crc_reg[1] = DFFEA(FB1_crc_reg[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--FB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~295 at LC_X31_Y1_N4
--operation mode is normal

FB1L75 = FB1_crc_reg[3] # FB1_crc_reg[2] # FB1_crc_reg[1] # FB1_crc_reg[4];


--FB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~296 at LC_X30_Y2_N2
--operation mode is normal

FB1L85 = FB1L65 # FB1L45 # FB1L55 # FB1L75;


--AB1L041Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23 at LC_X32_Y2_N4
--operation mode is normal

AB1L041Q_lut_out = AB1L931Q & L2_count[1] & L2_count[0] & AB1L051;
AB1L041Q = DFFEA(AB1L041Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L081Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22 at LC_X34_Y14_N0
--operation mode is normal

AB1L081Q_lut_out = AB1L171 # !AB1L841 & AB1L281Q;
AB1L081Q = DFFEA(AB1L081Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB1_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[16] at LC_X34_Y8_N9
--operation mode is normal

GB1_reg[16]_lut_out = AB1L341Q & K12_reg_o[16] # !AB1L341Q & (AB1L831Q & K12_reg_o[16] # !AB1L831Q & GB1_reg[17]);
GB1_reg[16] = DFFEA(GB1_reg[16]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--L4_count is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter|count at LC_X33_Y9_N7
--operation mode is normal

L4_count_lut_out = !L4_count;
L4_count = DFFEA(L4_count_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L181Q, , );


--AB1L871Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20 at LC_X33_Y10_N6
--operation mode is normal

AB1L871Q_lut_out = !AB1L571 & !AB1L671 & (AB1L941 # !AB1L381Q);
AB1L871Q = DFFEA(AB1L871Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L791 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp1_ld~0 at LC_X33_Y10_N2
--operation mode is normal

AB1L791 = L4_count & !AB1L871Q;


--C1L4Q is dispatch:cmd0|pres_state~21 at LC_X30_Y24_N8
--operation mode is normal

C1L4Q_lut_out = BB1L761Q & C1L6Q;
C1L4Q = DFFEA(C1L4Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L881Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31 at LC_X31_Y20_N2
--operation mode is normal

AB1L881Q_lut_out = AB1L081Q & AB1L041Q & (FB1L35 # FB1L85);
AB1L881Q = DFFEA(AB1L881Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB1_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[18] at LC_X34_Y8_N3
--operation mode is normal

GB1_reg[18]_lut_out = AB1L831Q & K12_reg_o[18] # !AB1L831Q & (AB1L341Q & K12_reg_o[18] # !AB1L341Q & GB1_reg[19]);
GB1_reg[18] = DFFEA(GB1_reg[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--GB1_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[22] at LC_X33_Y8_N0
--operation mode is normal

GB1_reg[22]_lut_out = AB1L831Q & K12_reg_o[22] # !AB1L831Q & (AB1L341Q & K12_reg_o[22] # !AB1L341Q & GB1_reg[23]);
GB1_reg[22] = DFFEA(GB1_reg[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--GB1_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[19] at LC_X33_Y8_N3
--operation mode is normal

GB1_reg[19]_lut_out = AB1L341Q & K12_reg_o[19] # !AB1L341Q & (AB1L831Q & K12_reg_o[19] # !AB1L831Q & GB1_reg[20]);
GB1_reg[19] = DFFEA(GB1_reg[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--GB1_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[23] at LC_X33_Y8_N5
--operation mode is normal

GB1_reg[23]_lut_out = AB1L831Q & K12_reg_o[23] # !AB1L831Q & (AB1L341Q & K12_reg_o[23] # !AB1L341Q & GB1_reg[24]);
GB1_reg[23] = DFFEA(GB1_reg[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--GB1_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[20] at LC_X33_Y8_N8
--operation mode is normal

GB1_reg[20]_lut_out = AB1L341Q & K12_reg_o[20] # !AB1L341Q & (AB1L831Q & K12_reg_o[20] # !AB1L831Q & GB1_reg[21]);
GB1_reg[20] = DFFEA(GB1_reg[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--GB1_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[21] at LC_X33_Y8_N1
--operation mode is normal

GB1_reg[21]_lut_out = AB1L341Q & K12_reg_o[21] # !AB1L341Q & (AB1L831Q & K12_reg_o[21] # !AB1L831Q & GB1_reg[22]);
GB1_reg[21] = DFFEA(GB1_reg[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--GB1_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[17] at LC_X34_Y8_N5
--operation mode is normal

GB1_reg[17]_lut_out = AB1L831Q & K12_reg_o[17] # !AB1L831Q & (AB1L341Q & K12_reg_o[17] # !AB1L341Q & GB1_reg[18]);
GB1_reg[17] = DFFEA(GB1_reg[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--G1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0 at LC_X7_Y18_N7
--operation mode is normal

G1L8 = AMPP_FUNCTION(VB1_state[5], G1_OK_TO_UPDATE_IR_Q, SB4_Q[0]);


--V1_ir_loaded_address_reg[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at LC_X8_Y20_N4
--operation mode is normal

V1_ir_loaded_address_reg[1] = AMPP_FUNCTION(!A1L5, Y1_safe_q[1], !SB1_Q[0], V1L21);


--SB6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] at LC_X8_Y19_N9
--operation mode is normal

SB6_Q[3] = AMPP_FUNCTION(!A1L5, G1L61, V1_ir_loaded_address_reg[2], SB6_Q[4], SB6_Q[3], !G1L2, VB1_state[4], G1_IRSR_ENA);


--SB6_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] at LC_X8_Y19_N1
--operation mode is normal

SB6_Q[5] = AMPP_FUNCTION(!A1L5, G1L01, !G1L2, G1_IRSR_ENA);


--WB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[3] at LC_X7_Y17_N6
--operation mode is normal

WB1_dffe1a[3] = AMPP_FUNCTION(!A1L5, SB6_Q[3], G1L42, SB6_Q[1], SB6_Q[2], !G1L2, G1L7);


--G1L61 is sld_hub:sld_hub_inst|IR_MUX_SEL~7 at LC_X8_Y19_N8
--operation mode is normal

G1L61 = AMPP_FUNCTION(WB1_dffe1a[3], SB6_Q[5], SB6_Q[3]);


--G1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA at LC_X8_Y19_N4
--operation mode is normal

G1_IRSR_ENA = AMPP_FUNCTION(VB1_state[4], G1_jtag_debug_mode_usr1, VB1_state[3]);


--WB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[1] at LC_X7_Y17_N7
--operation mode is normal

WB1_dffe1a[1] = AMPP_FUNCTION(!A1L5, SB6_Q[3], G1L42, SB6_Q[1], SB6_Q[2], !G1L2, G1L7);


--G1L5 is sld_hub:sld_hub_inst|comb~66 at LC_X7_Y18_N2
--operation mode is normal

G1L5 = AMPP_FUNCTION(G1_OK_TO_UPDATE_IR_Q, VB1_state[8]);


--G1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~27 at LC_X7_Y18_N9
--operation mode is normal

G1L1 = AMPP_FUNCTION(WB1_dffe1a[2], SB5_Q[0], WB1_dffe1a[1], G1L5);


--WB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[7] at LC_X7_Y17_N3
--operation mode is normal

WB1_dffe1a[7] = AMPP_FUNCTION(!A1L5, SB6_Q[3], G1L42, SB6_Q[1], SB6_Q[2], !G1L2, G1L7);


--G1L3 is sld_hub:sld_hub_inst|comb~6 at LC_X7_Y18_N8
--operation mode is normal

G1L3 = AMPP_FUNCTION(G1_OK_TO_UPDATE_IR_Q, VB1_state[8], SB3_Q[0]);


--VB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X6_Y16_N4
--operation mode is normal

VB1_state[0] = AMPP_FUNCTION(!A1L5, VB1_state[9], VB1L91, A1L7, VB1_state[0], VCC);


--VB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X7_Y16_N9
--operation mode is normal

VB1_state[15] = AMPP_FUNCTION(!A1L5, VB1_state[14], VB1_state[12], A1L7, VCC);


--VB1L81 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~468 at LC_X7_Y16_N5
--operation mode is normal

VB1L81 = AMPP_FUNCTION(VB1_state[15], VB1_state[8], VB1_state[1]);


--G1L71 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 at LC_X7_Y18_N4
--operation mode is normal

G1L71 = AMPP_FUNCTION(VB1_state[4], G1_OK_TO_UPDATE_IR_Q, A1L7, G1_jtag_debug_mode_usr1);


--G1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC_X6_Y17_N7
--operation mode is normal

G1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L5, UB1_dffs[1], G1L03, G1L13, UB1_dffs[0], VB1_state[0], VB1_state[12]);


--G1L42 is sld_hub:sld_hub_inst|jtag_debug_mode~2 at LC_X7_Y17_N5
--operation mode is normal

G1L42 = AMPP_FUNCTION(G1_jtag_debug_mode_usr0, G1_jtag_debug_mode_usr1);


--SB6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1] at LC_X8_Y19_N5
--operation mode is normal

SB6_Q[1] = AMPP_FUNCTION(!A1L5, G1L61, SB6_Q[1], SB6_Q[2], V1_ir_loaded_address_reg[0], !G1L2, VB1_state[4], G1_IRSR_ENA);


--G1L6 is sld_hub:sld_hub_inst|comb~67 at LC_X6_Y18_N8
--operation mode is normal

G1L6 = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, G1_jtag_debug_mode_usr0, VB1_state[4], VB1_state[3]);


--G1L7 is sld_hub:sld_hub_inst|comb~68 at LC_X7_Y17_N9
--operation mode is normal

G1L7 = AMPP_FUNCTION(G1L6, A1L7, altera_internal_jtag);


--G1L82 is sld_hub:sld_hub_inst|process2~0 at LC_X9_Y18_N2
--operation mode is normal

G1L82 = AMPP_FUNCTION(VB1_state[4], VB1_state[8]);


--AB1L971Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21 at LC_X34_Y14_N2
--operation mode is normal

AB1L971Q_lut_out = AB1L471 # AB1L841 & AB1L281Q;
AB1L971Q = DFFEA(AB1L971Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K12_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[0] at LC_X32_Y5_N3
--operation mode is normal

K12_reg_o[0]_lut_out = K22_reg_o[0];
K12_reg_o[0] = DFFEA(K12_reg_o[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--AB1L831Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21 at LC_X31_Y3_N5
--operation mode is normal

AB1L831Q_lut_out = !AB1L071 & EB1L01Q & (AB1L141Q # !AB1L731Q);
AB1L831Q = DFFEA(AB1L831Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L341Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26 at LC_X34_Y2_N4
--operation mode is normal

AB1L341Q_lut_out = AB1L241Q & FB1L84 & EB1L01Q;
AB1L341Q = DFFEA(AB1L341Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L931Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22 at LC_X34_Y2_N3
--operation mode is normal

AB1L931Q_lut_out = AB1L831Q # AB1L341Q # !AB1L641 & AB1L931Q;
AB1L931Q = DFFEA(AB1L931Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1_data_shreg_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|data_shreg_ena at LC_X34_Y6_N4
--operation mode is normal

AB1_data_shreg_ena = AB1L831Q # AB1L931Q # AB1L341Q;


--L3L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~135 at LC_X35_Y15_N2
--operation mode is normal

L3L2 = !Y4_safe_q[2] # !Y4_safe_q[3] # !Y4_safe_q[1] # !Y4_safe_q[0];


--Y4_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X35_Y14_N0
--operation mode is arithmetic

Y4_safe_q[6]_carry_eqn = Y4L31;
Y4_safe_q[6]_lut_out = Y4_safe_q[6] $ !Y4_safe_q[6]_carry_eqn;
Y4_safe_q[6]_reg_input = !L3L1 & Y4_safe_q[6]_lut_out;
Y4_safe_q[6] = DFFEA(Y4_safe_q[6]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X35_Y14_N0
--operation mode is arithmetic

Y4L34_cout_0 = Y4_safe_q[6] & !Y4L31;
Y4L34 = CARRY(Y4L34_cout_0);

--Y4L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X35_Y14_N0
--operation mode is arithmetic

Y4L44_cout_1 = Y4_safe_q[6] & !Y4L31;
Y4L44 = CARRY(Y4L44_cout_1);


--Y4_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X35_Y14_N1
--operation mode is arithmetic

Y4_safe_q[7]_carry_eqn = (!Y4L31 & Y4L34) # (Y4L31 & Y4L44);
Y4_safe_q[7]_lut_out = Y4_safe_q[7] $ Y4_safe_q[7]_carry_eqn;
Y4_safe_q[7]_reg_input = !L3L1 & Y4_safe_q[7]_lut_out;
Y4_safe_q[7] = DFFEA(Y4_safe_q[7]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X35_Y14_N1
--operation mode is arithmetic

Y4L64_cout_0 = !Y4L34 # !Y4_safe_q[7];
Y4L64 = CARRY(Y4L64_cout_0);

--Y4L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X35_Y14_N1
--operation mode is arithmetic

Y4L74_cout_1 = !Y4L44 # !Y4_safe_q[7];
Y4L74 = CARRY(Y4L74_cout_1);


--L3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~136 at LC_X36_Y14_N2
--operation mode is normal

L3L3 = !Y4_safe_q[7] # !Y4_safe_q[4] # !Y4_safe_q[5] # !Y4_safe_q[6];


--Y4_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X35_Y14_N2
--operation mode is arithmetic

Y4_safe_q[8]_carry_eqn = (!Y4L31 & Y4L64) # (Y4L31 & Y4L74);
Y4_safe_q[8]_lut_out = Y4_safe_q[8] $ !Y4_safe_q[8]_carry_eqn;
Y4_safe_q[8]_reg_input = !L3L1 & Y4_safe_q[8]_lut_out;
Y4_safe_q[8] = DFFEA(Y4_safe_q[8]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X35_Y14_N2
--operation mode is arithmetic

Y4L94_cout_0 = Y4_safe_q[8] & !Y4L64;
Y4L94 = CARRY(Y4L94_cout_0);

--Y4L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X35_Y14_N2
--operation mode is arithmetic

Y4L05_cout_1 = Y4_safe_q[8] & !Y4L74;
Y4L05 = CARRY(Y4L05_cout_1);


--Y4_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X35_Y14_N3
--operation mode is arithmetic

Y4_safe_q[9]_carry_eqn = (!Y4L31 & Y4L94) # (Y4L31 & Y4L05);
Y4_safe_q[9]_lut_out = Y4_safe_q[9] $ Y4_safe_q[9]_carry_eqn;
Y4_safe_q[9]_reg_input = !L3L1 & Y4_safe_q[9]_lut_out;
Y4_safe_q[9] = DFFEA(Y4_safe_q[9]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X35_Y14_N3
--operation mode is arithmetic

Y4L25_cout_0 = !Y4L94 # !Y4_safe_q[9];
Y4L25 = CARRY(Y4L25_cout_0);

--Y4L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X35_Y14_N3
--operation mode is arithmetic

Y4L35_cout_1 = !Y4L05 # !Y4_safe_q[9];
Y4L35 = CARRY(Y4L35_cout_1);


--L3L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~137 at LC_X35_Y14_N7
--operation mode is normal

L3L4 = !Y4_safe_q[8] # !Y4_safe_q[9];


--Y4_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X35_Y14_N6
--operation mode is normal

Y4_safe_q[12]_carry_eqn = (!Y4L32 & Y4L65) # (Y4L32 & Y4L75);
Y4_safe_q[12]_lut_out = Y4_safe_q[12]_carry_eqn $ !Y4_safe_q[12];
Y4_safe_q[12]_reg_input = !L3L1 & Y4_safe_q[12]_lut_out;
Y4_safe_q[12] = DFFEA(Y4_safe_q[12]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );


--Y4_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X35_Y14_N4
--operation mode is arithmetic

Y4_safe_q[10]_carry_eqn = (!Y4L31 & Y4L25) # (Y4L31 & Y4L35);
Y4_safe_q[10]_lut_out = Y4_safe_q[10] $ !Y4_safe_q[10]_carry_eqn;
Y4_safe_q[10]_reg_input = !L3L1 & Y4_safe_q[10]_lut_out;
Y4_safe_q[10] = DFFEA(Y4_safe_q[10]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X35_Y14_N4
--operation mode is arithmetic

Y4L32 = CARRY(Y4_safe_q[10] & !Y4L35);


--Y4_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X35_Y14_N5
--operation mode is arithmetic

Y4_safe_q[11]_carry_eqn = Y4L32;
Y4_safe_q[11]_lut_out = Y4_safe_q[11] $ Y4_safe_q[11]_carry_eqn;
Y4_safe_q[11]_reg_input = !L3L1 & Y4_safe_q[11]_lut_out;
Y4_safe_q[11] = DFFEA(Y4_safe_q[11]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L541, , );

--Y4L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X35_Y14_N5
--operation mode is arithmetic

Y4L65_cout_0 = !Y4L32 # !Y4_safe_q[11];
Y4L65 = CARRY(Y4L65_cout_0);

--Y4L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X35_Y14_N5
--operation mode is arithmetic

Y4L75_cout_1 = !Y4L32 # !Y4_safe_q[11];
Y4L75 = CARRY(Y4L75_cout_1);


--L3L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~138 at LC_X35_Y13_N9
--operation mode is normal

L3L5 = L3L4 # !Y4_safe_q[12] # !Y4_safe_q[10] # !Y4_safe_q[11];


--AB1L481Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26 at LC_X33_Y9_N8
--operation mode is normal

AB1L481Q_lut_out = L4_count & AB1L181Q;
AB1L481Q = DFFEA(AB1L481Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L3L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count~13 at LC_X35_Y14_N9
--operation mode is normal

L3L1 = AB1L481Q # !L3L2 & !L3L3 & !L3L5;


--AB1L381Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25 at LC_X33_Y9_N2
--operation mode is normal

AB1L381Q_lut_out = AB1L041Q & AB1L681Q;
AB1L381Q = DFFEA(AB1L381Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L541 is dispatch:cmd0|dispatch_cmd_receive:receiver|data_word_count_ena~13 at LC_X35_Y13_N2
--operation mode is normal

AB1L281Q_qfbk = AB1L281Q;
AB1L541 = AB1L481Q # AB1L281Q_qfbk # AB1L381Q;

--AB1L281Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24 at LC_X35_Y13_N2
--operation mode is normal

AB1L281Q_sload_eqn = AB1L581Q;
AB1L281Q = DFFEA(AB1L281Q_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--VB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X6_Y16_N3
--operation mode is normal

VB1_state[12] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[10], VB1_state[11], VCC);


--VB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X7_Y16_N8
--operation mode is normal

VB1_state[2] = AMPP_FUNCTION(!A1L5, VB1_state[8], VB1_state[15], A1L7, VB1_state[1], VCC);


--G1L52 is sld_hub:sld_hub_inst|jtag_debug_mode~135 at LC_X7_Y16_N7
--operation mode is normal

G1L52 = AMPP_FUNCTION(VB1_state[12], A1L7, VB1_state[2]);


--VB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X6_Y18_N9
--operation mode is normal

VB1_state[7] = AMPP_FUNCTION(!A1L5, VB1_state[6], A1L7, VCC);


--UB1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X6_Y17_N9
--operation mode is normal

UB1_dffs[0] = AMPP_FUNCTION(!A1L5, UB1_dffs[1], VB1_state[0], VB1_state[11]);


--UB1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X6_Y17_N8
--operation mode is normal

UB1_dffs[1] = AMPP_FUNCTION(!A1L5, UB1_dffs[2], VB1_state[0], VB1_state[11]);


--UB1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X5_Y17_N9
--operation mode is normal

UB1_dffs[9] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VB1_state[0], VB1_state[11]);


--UB1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X5_Y17_N2
--operation mode is normal

UB1_dffs[7] = AMPP_FUNCTION(!A1L5, UB1_dffs[8], VB1_state[0], VB1_state[11]);


--UB1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X6_Y17_N3
--operation mode is normal

UB1_dffs[6] = AMPP_FUNCTION(!A1L5, UB1_dffs[7], VB1_state[0], VB1_state[11]);


--G1L03 is sld_hub:sld_hub_inst|reduce_nor~56 at LC_X6_Y17_N1
--operation mode is normal

G1L03 = AMPP_FUNCTION(UB1_dffs[6], UB1_dffs[9], UB1_dffs[7]);

--UB1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X6_Y17_N1
--operation mode is normal

UB1_dffs[8] = AMPP_FUNCTION(!A1L5, UB1_dffs[9], VB1_state[0], GND, VB1_state[11]);


--UB1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X6_Y17_N6
--operation mode is normal

UB1_dffs[2] = AMPP_FUNCTION(!A1L5, UB1_dffs[3], VB1_state[0], VB1_state[11]);


--UB1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X6_Y17_N4
--operation mode is normal

UB1_dffs[5] = AMPP_FUNCTION(!A1L5, UB1_dffs[6], VB1_state[0], GND, VB1_state[11]);


--UB1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X6_Y17_N0
--operation mode is normal

UB1_dffs[4] = AMPP_FUNCTION(!A1L5, UB1_dffs[5], VB1_state[0], VB1_state[11]);


--G1L13 is sld_hub:sld_hub_inst|reduce_nor~57 at LC_X6_Y17_N5
--operation mode is normal

G1L13 = AMPP_FUNCTION(UB1_dffs[5], UB1_dffs[4], UB1_dffs[2]);

--UB1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X6_Y17_N5
--operation mode is normal

UB1_dffs[3] = AMPP_FUNCTION(!A1L5, UB1_dffs[4], VB1_state[0], GND, VB1_state[11]);


--SB2_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1] at LC_X7_Y19_N3
--operation mode is normal

SB2_Q[1] = AMPP_FUNCTION(!A1L5, SB6_Q[1], !G1L2, G1L8);


--SB2_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3] at LC_X8_Y18_N9
--operation mode is normal

SB2_Q[3] = AMPP_FUNCTION(!A1L5, SB6_Q[3], !G1L2, GND, G1L8);


--SB2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0] at LC_X8_Y18_N3
--operation mode is normal

SB2_Q[0] = AMPP_FUNCTION(!A1L5, SB6_Q[0], !G1L2, G1L8);


--K12_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[1] at LC_X32_Y5_N4
--operation mode is normal

K12_reg_o[1]_sload_eqn = K22_reg_o[1];
K12_reg_o[1] = DFFEA(K12_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[2] at LC_X33_Y5_N8
--operation mode is normal

K12_reg_o[2]_sload_eqn = K22_reg_o[2];
K12_reg_o[2] = DFFEA(K12_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[3] at LC_X33_Y5_N7
--operation mode is normal

K12_reg_o[3]_lut_out = K22_reg_o[3];
K12_reg_o[3] = DFFEA(K12_reg_o[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--CB1L98 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]~62 at LC_X39_Y21_N2
--operation mode is normal

CB1L98 = CB1L39Q & DB1_q_b[30];

--K13_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30] at LC_X39_Y21_N2
--operation mode is normal

K13_reg_o[30] = DFFEA(CB1L98, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--QB1L3Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21 at LC_X40_Y20_N6
--operation mode is normal

QB1L3Q_lut_out = CB1L39Q & (QB1L3Q # A1L182 & QB1L871);
QB1L3Q = DFFEA(QB1L3Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--A1L572 is reduce_nor~39 at LC_X40_Y22_N7
--operation mode is normal

A1L572 = CB1L3 & CB1L4 & A1L182 & !CB1L2;


--QB1L191 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7 at LC_X34_Y20_N2
--operation mode is normal

QB1L191 = QB1L3Q & A1L572;


--CB1L88 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]~61 at LC_X36_Y20_N9
--operation mode is normal

CB1L88 = CB1L39Q & DB1_q_b[29];

--K13_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29] at LC_X36_Y20_N9
--operation mode is normal

K13_reg_o[29] = DFFEA(CB1L88, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L78 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[28]~60 at LC_X36_Y20_N3
--operation mode is normal

CB1L78 = CB1L39Q & DB1_q_b[28];

--K13_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[28] at LC_X36_Y20_N3
--operation mode is normal

K13_reg_o[28] = DFFEA(CB1L78, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L68 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[27]~59 at LC_X31_Y22_N7
--operation mode is normal

CB1L68 = CB1L39Q & DB1_q_b[27];

--K13_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27] at LC_X31_Y22_N7
--operation mode is normal

K13_reg_o[27] = DFFEA(CB1L68, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L58 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[26]~58 at LC_X39_Y22_N2
--operation mode is normal

CB1L58 = CB1L39Q & DB1_q_b[26];

--K13_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[26] at LC_X39_Y22_N2
--operation mode is normal

K13_reg_o[26] = DFFEA(CB1L58, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L48 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[25]~57 at LC_X36_Y20_N8
--operation mode is normal

CB1L48 = CB1L39Q & DB1_q_b[25];

--K13_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25] at LC_X36_Y20_N8
--operation mode is normal

K13_reg_o[25] = DFFEA(CB1L48, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L38 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[24]~56 at LC_X39_Y22_N8
--operation mode is normal

CB1L38 = CB1L39Q & DB1_q_b[24];

--K13_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[24] at LC_X39_Y22_N8
--operation mode is normal

K13_reg_o[24] = DFFEA(CB1L38, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L28 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[23]~55 at LC_X39_Y22_N6
--operation mode is normal

CB1L28 = CB1L39Q & DB1_q_b[23];

--K13_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[23] at LC_X39_Y22_N6
--operation mode is normal

K13_reg_o[23] = DFFEA(CB1L28, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L18 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[22]~54 at LC_X34_Y20_N9
--operation mode is normal

CB1L18 = CB1L39Q & DB1_q_b[22];

--K13_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[22] at LC_X34_Y20_N9
--operation mode is normal

K13_reg_o[22] = DFFEA(CB1L18, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L08 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[21]~53 at LC_X36_Y22_N0
--operation mode is normal

CB1L08 = CB1L39Q & DB1_q_b[21];

--K13_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21] at LC_X36_Y22_N0
--operation mode is normal

K13_reg_o[21] = DFFEA(CB1L08, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L97 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[20]~52 at LC_X35_Y20_N0
--operation mode is normal

CB1L97 = CB1L39Q & DB1_q_b[20];

--K13_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[20] at LC_X35_Y20_N0
--operation mode is normal

K13_reg_o[20] = DFFEA(CB1L97, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L87 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[19]~51 at LC_X34_Y20_N0
--operation mode is normal

CB1L87 = CB1L39Q & DB1_q_b[19];

--K13_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[19] at LC_X34_Y20_N0
--operation mode is normal

K13_reg_o[19] = DFFEA(CB1L87, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L77 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[18]~50 at LC_X35_Y20_N6
--operation mode is normal

CB1L77 = CB1L39Q & DB1_q_b[18];

--K13_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18] at LC_X35_Y20_N6
--operation mode is normal

K13_reg_o[18] = DFFEA(CB1L77, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L67 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]~49 at LC_X31_Y22_N8
--operation mode is normal

CB1L67 = DB1_q_b[17] & CB1L39Q;

--K13_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[17] at LC_X31_Y22_N8
--operation mode is normal

K13_reg_o[17] = DFFEA(CB1L67, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L57 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[16]~48 at LC_X34_Y20_N1
--operation mode is normal

CB1L57 = CB1L39Q & DB1_q_b[16];

--K13_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[16] at LC_X34_Y20_N1
--operation mode is normal

K13_reg_o[16] = DFFEA(CB1L57, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L47 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[15]~47 at LC_X39_Y20_N5
--operation mode is normal

CB1L47 = CB1L39Q & DB1_q_b[15];

--K13_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15] at LC_X39_Y20_N5
--operation mode is normal

K13_reg_o[15] = DFFEA(CB1L47, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L37 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[14]~46 at LC_X32_Y20_N2
--operation mode is normal

CB1L37 = CB1L39Q & DB1_q_b[14];

--K13_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[14] at LC_X32_Y20_N2
--operation mode is normal

K13_reg_o[14] = DFFEA(CB1L37, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--CB1L09 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[31]~63 at LC_X39_Y21_N3
--operation mode is normal

CB1L09 = DB1_q_b[31] & CB1L39Q;

--K13_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31] at LC_X39_Y21_N3
--operation mode is normal

K13_reg_o[31] = DFFEA(CB1L09, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L191, , );


--A1L472 is reduce_nor~38 at LC_X40_Y22_N1
--operation mode is normal

A1L472 = !CB1L3 & CB1L4 & A1L182 & CB1L2;


--QB1L1 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6 at LC_X35_Y23_N6
--operation mode is normal

QB1L1 = QB1L3Q & A1L472;


--PB1L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~8 at LC_X35_Y19_N8
--operation mode is arithmetic

PB1L51_carry_eqn = (!PB1L2 & PB1L31) # (PB1L2 & PB1L41);
PB1L51 = K72_reg_o[4] $ PB1L51_carry_eqn;

--PB1L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~8COUT0 at LC_X35_Y19_N8
--operation mode is arithmetic

PB1L71_cout_0 = K72_reg_o[4] # !PB1L31;
PB1L71 = CARRY(PB1L71_cout_0);

--PB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~8COUT1 at LC_X35_Y19_N8
--operation mode is arithmetic

PB1L81_cout_1 = K72_reg_o[4] # !PB1L41;
PB1L81 = CARRY(PB1L81_cout_1);


--PB1L031 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~246COUT0 at LC_X34_Y19_N5
--operation mode is arithmetic

PB1L031_cout_0 = PB1L11 & Y31_safe_q[3] & !PB1L621 # !PB1L11 & (Y31_safe_q[3] # !PB1L621);
PB1L031 = CARRY(PB1L031_cout_0);

--PB1L131 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~246COUT1 at LC_X34_Y19_N5
--operation mode is arithmetic

PB1L131_cout_1 = PB1L11 & Y31_safe_q[3] & !PB1L621 # !PB1L11 & (Y31_safe_q[3] # !PB1L621);
PB1L131 = CARRY(PB1L131_cout_1);


--K12_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[5] at LC_X33_Y5_N4
--operation mode is normal

K12_reg_o[5]_sload_eqn = K22_reg_o[5];
K12_reg_o[5] = DFFEA(K12_reg_o[5]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--V1_ram_rom_data_reg[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at LC_X14_Y22_N4
--operation mode is normal

V1_ram_rom_data_reg[7] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[7], U1_q_b[7], V1_ram_rom_data_reg[8], VCC, V1L9);


--U1_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[6] at M4K_X15_Y22
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 14, Port B Depth: 64, Port B Width: 14
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[6] = U1_q_b[6]_PORT_B_data_out[0];

--U1_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[28] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[28] = U1_q_b[6]_PORT_B_data_out[13];

--U1_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[27] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[27] = U1_q_b[6]_PORT_B_data_out[12];

--U1_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[26] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[26] = U1_q_b[6]_PORT_B_data_out[11];

--U1_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[24] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[24] = U1_q_b[6]_PORT_B_data_out[10];

--U1_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[23] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[23] = U1_q_b[6]_PORT_B_data_out[9];

--U1_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[22] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[22] = U1_q_b[6]_PORT_B_data_out[8];

--U1_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[21] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[21] = U1_q_b[6]_PORT_B_data_out[7];

--U1_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[20] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[20] = U1_q_b[6]_PORT_B_data_out[6];

--U1_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[19] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[19] = U1_q_b[6]_PORT_B_data_out[5];

--U1_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[17] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[17] = U1_q_b[6]_PORT_B_data_out[4];

--U1_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[10] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[10] = U1_q_b[6]_PORT_B_data_out[3];

--U1_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[9] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[9] = U1_q_b[6]_PORT_B_data_out[2];

--U1_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[7] at M4K_X15_Y22
U1_q_b[6]_PORT_A_data_in = BUS(CB1L56, CB1L66, CB1L86, CB1L96, CB1L67, CB1L87, CB1L97, CB1L08, CB1L18, CB1L28, CB1L38, CB1L58, CB1L68, CB1L78);
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = BUS(V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28]);
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = GLOBAL(RB1__clk1);
U1_q_b[6]_clock_1 = !GLOBAL(A1L5);
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[7] = U1_q_b[6]_PORT_B_data_out[1];


--K12_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[4] at LC_X30_Y5_N2
--operation mode is normal

K12_reg_o[4]_lut_out = K22_reg_o[4];
K12_reg_o[4] = DFFEA(K12_reg_o[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--V1_is_in_use_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at LC_X8_Y19_N6
--operation mode is normal

V1_is_in_use_reg = AMPP_FUNCTION(!A1L5, V1_is_in_use_reg, SB1_Q[0], SB1_Q[4], !G1L2);


--W2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X6_Y20_N9
--operation mode is normal

W2_WORD_SR[1] = AMPP_FUNCTION(!A1L5, W2_word_counter[2], W2_word_counter[1], VB1_state[4], W2_WORD_SR[2], !W1_clear_signal, G1L4);


--W2_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] at LC_X6_Y20_N1
--operation mode is normal

W2_word_counter[0] = AMPP_FUNCTION(!A1L5, W2L12, W2L1, W2_word_counter[4], !W1_clear_signal, W2L82);


--W2L91 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~515 at LC_X6_Y20_N2
--operation mode is normal

W2L91 = AMPP_FUNCTION(W2_word_counter[0], W2_word_counter[1], W2_word_counter[3]);

--W2_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2] at LC_X6_Y20_N2
--operation mode is normal

W2_word_counter[2] = AMPP_FUNCTION(!A1L5, W2L9, !W1_clear_signal, GND, W2L82);


--W2_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4] at LC_X6_Y20_N8
--operation mode is normal

W2_word_counter[4] = AMPP_FUNCTION(!A1L5, W2L12, W2L71, W2_word_counter[4], !W1_clear_signal, W2L82);


--W1_clear_signal is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal at LC_X8_Y17_N1
--operation mode is normal

W1_clear_signal = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, VB1_state[8]);


--G1L4 is sld_hub:sld_hub_inst|comb~8 at LC_X6_Y18_N7
--operation mode is normal

G1L4 = AMPP_FUNCTION(VB1_state[4], VB1_state[3], G1_jtag_debug_mode_usr0);


--G1L01 is sld_hub:sld_hub_inst|HUB_BYPASS_REG~1 at LC_X6_Y19_N8
--operation mode is normal

G1L01 = AMPP_FUNCTION(VB1_state[4], altera_internal_jtag);


--W1_WORD_SR[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at LC_X6_Y19_N2
--operation mode is normal

W1_WORD_SR[1] = AMPP_FUNCTION(!A1L5, W1L91, VB1_state[4], W1_WORD_SR[2], !W1_clear_signal, V1L8);


--W1_word_counter[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at LC_X5_Y19_N4
--operation mode is normal

W1_word_counter[4] = AMPP_FUNCTION(!A1L5, W1L12, W1L71, !W1_clear_signal, W1L82);


--W1L43 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~55 at LC_X5_Y19_N0
--operation mode is normal

W1L43 = AMPP_FUNCTION(W1_word_counter[4]);

--W1_word_counter[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at LC_X5_Y19_N0
--operation mode is normal

W1_word_counter[1] = AMPP_FUNCTION(!A1L5, W1L5, !W1_clear_signal, GND, W1L82);


--W1_word_counter[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at LC_X5_Y19_N1
--operation mode is normal

W1_word_counter[2] = AMPP_FUNCTION(!A1L5, W1L9, W1L12, !W1_clear_signal, W1L82);


--V1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~2 at LC_X6_Y19_N3
--operation mode is normal

V1L8 = AMPP_FUNCTION(VB1_state[4], VB1_state[3], G1_jtag_debug_mode_usr1, G1L62);


--LB1L511 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|next_state.some~51 at LC_X29_Y23_N4
--operation mode is normal

LB1L511 = BB1L741 & (JB1L8Q & LB1L811Q # !LB1L611Q) # !BB1L741 & JB1L8Q & LB1L811Q;


--LB1L231 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~311 at LC_X44_Y17_N1
--operation mode is normal

LB1L231 = Y6_safe_q[0] & !Y6_safe_q[31] & Y6_safe_q[3] & Y6_safe_q[2];


--LB1L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~1 at LC_X44_Y18_N4
--operation mode is normal

LB1L121 = LB1L231 & LB1L031 & BB1L841 & Y6_safe_q[1];


--LB1L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|item_counter~55 at LC_X44_Y17_N2
--operation mode is normal

LB1L311 = BB1L841 & (LB1L031 # Y6_safe_q[31]);


--LB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~3 at LC_X45_Y17_N4
--operation mode is arithmetic

LB1L1 = !Y6_safe_q[0];

--LB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~3COUT at LC_X45_Y17_N4
--operation mode is arithmetic

LB1L2 = CARRY(Y6_safe_q[0]);


--LB1L211 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|item_counter~0 at LC_X44_Y14_N8
--operation mode is normal

LB1L211 = JB1L8Q & !Y6_safe_q[31] & (Y6_safe_q[0] # !LB1L131);


--LB1L901 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~33 at LC_X45_Y14_N4
--operation mode is arithmetic

LB1L901_carry_eqn = (!LB1L29 & LB1L701) # (LB1L29 & LB1L801);
LB1L901 = Y6_safe_q[30] $ LB1L901_carry_eqn;

--LB1L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~33COUT at LC_X45_Y14_N4
--operation mode is arithmetic

LB1L011 = CARRY(Y6_safe_q[30] # !LB1L801);


--LB1L501 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~32 at LC_X45_Y14_N3
--operation mode is arithmetic

LB1L501_carry_eqn = (!LB1L29 & LB1L301) # (LB1L29 & LB1L401);
LB1L501 = Y6_safe_q[29] $ !LB1L501_carry_eqn;

--LB1L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~32COUT0 at LC_X45_Y14_N3
--operation mode is arithmetic

LB1L701_cout_0 = !Y6_safe_q[29] & !LB1L301;
LB1L701 = CARRY(LB1L701_cout_0);

--LB1L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~32COUT1 at LC_X45_Y14_N3
--operation mode is arithmetic

LB1L801_cout_1 = !Y6_safe_q[29] & !LB1L401;
LB1L801 = CARRY(LB1L801_cout_1);


--LB1L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~31 at LC_X45_Y14_N2
--operation mode is arithmetic

LB1L101_carry_eqn = (!LB1L29 & LB1L99) # (LB1L29 & LB1L001);
LB1L101 = Y6_safe_q[28] $ LB1L101_carry_eqn;

--LB1L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~31COUT0 at LC_X45_Y14_N2
--operation mode is arithmetic

LB1L301_cout_0 = Y6_safe_q[28] # !LB1L99;
LB1L301 = CARRY(LB1L301_cout_0);

--LB1L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~31COUT1 at LC_X45_Y14_N2
--operation mode is arithmetic

LB1L401_cout_1 = Y6_safe_q[28] # !LB1L001;
LB1L401 = CARRY(LB1L401_cout_1);


--LB1L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~30 at LC_X45_Y14_N1
--operation mode is arithmetic

LB1L79_carry_eqn = (!LB1L29 & LB1L59) # (LB1L29 & LB1L69);
LB1L79 = Y6_safe_q[27] $ !LB1L79_carry_eqn;

--LB1L99 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~30COUT0 at LC_X45_Y14_N1
--operation mode is arithmetic

LB1L99_cout_0 = !Y6_safe_q[27] & !LB1L59;
LB1L99 = CARRY(LB1L99_cout_0);

--LB1L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~30COUT1 at LC_X45_Y14_N1
--operation mode is arithmetic

LB1L001_cout_1 = !Y6_safe_q[27] & !LB1L69;
LB1L001 = CARRY(LB1L001_cout_1);


--LB1L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~29 at LC_X45_Y14_N0
--operation mode is arithmetic

LB1L39_carry_eqn = LB1L29;
LB1L39 = Y6_safe_q[26] $ LB1L39_carry_eqn;

--LB1L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~29COUT0 at LC_X45_Y14_N0
--operation mode is arithmetic

LB1L59_cout_0 = Y6_safe_q[26] # !LB1L29;
LB1L59 = CARRY(LB1L59_cout_0);

--LB1L69 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~29COUT1 at LC_X45_Y14_N0
--operation mode is arithmetic

LB1L69_cout_1 = Y6_safe_q[26] # !LB1L29;
LB1L69 = CARRY(LB1L69_cout_1);


--LB1L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~28 at LC_X45_Y15_N9
--operation mode is arithmetic

LB1L19_carry_eqn = (!LB1L47 & LB1L98) # (LB1L47 & LB1L09);
LB1L19 = Y6_safe_q[25] $ !LB1L19_carry_eqn;

--LB1L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~28COUT at LC_X45_Y15_N9
--operation mode is arithmetic

LB1L29 = CARRY(!Y6_safe_q[25] & !LB1L09);


--LB1L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~27 at LC_X45_Y15_N8
--operation mode is arithmetic

LB1L78_carry_eqn = (!LB1L47 & LB1L58) # (LB1L47 & LB1L68);
LB1L78 = Y6_safe_q[24] $ LB1L78_carry_eqn;

--LB1L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~27COUT0 at LC_X45_Y15_N8
--operation mode is arithmetic

LB1L98_cout_0 = Y6_safe_q[24] # !LB1L58;
LB1L98 = CARRY(LB1L98_cout_0);

--LB1L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~27COUT1 at LC_X45_Y15_N8
--operation mode is arithmetic

LB1L09_cout_1 = Y6_safe_q[24] # !LB1L68;
LB1L09 = CARRY(LB1L09_cout_1);


--LB1L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~26 at LC_X45_Y15_N7
--operation mode is arithmetic

LB1L38_carry_eqn = (!LB1L47 & LB1L18) # (LB1L47 & LB1L28);
LB1L38 = Y6_safe_q[23] $ !LB1L38_carry_eqn;

--LB1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~26COUT0 at LC_X45_Y15_N7
--operation mode is arithmetic

LB1L58_cout_0 = !Y6_safe_q[23] & !LB1L18;
LB1L58 = CARRY(LB1L58_cout_0);

--LB1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~26COUT1 at LC_X45_Y15_N7
--operation mode is arithmetic

LB1L68_cout_1 = !Y6_safe_q[23] & !LB1L28;
LB1L68 = CARRY(LB1L68_cout_1);


--LB1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~25 at LC_X45_Y15_N6
--operation mode is arithmetic

LB1L97_carry_eqn = (!LB1L47 & LB1L77) # (LB1L47 & LB1L87);
LB1L97 = Y6_safe_q[22] $ LB1L97_carry_eqn;

--LB1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~25COUT0 at LC_X45_Y15_N6
--operation mode is arithmetic

LB1L18_cout_0 = Y6_safe_q[22] # !LB1L77;
LB1L18 = CARRY(LB1L18_cout_0);

--LB1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~25COUT1 at LC_X45_Y15_N6
--operation mode is arithmetic

LB1L28_cout_1 = Y6_safe_q[22] # !LB1L87;
LB1L28 = CARRY(LB1L28_cout_1);


--LB1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~24 at LC_X45_Y15_N5
--operation mode is arithmetic

LB1L57_carry_eqn = LB1L47;
LB1L57 = Y6_safe_q[21] $ !LB1L57_carry_eqn;

--LB1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~24COUT0 at LC_X45_Y15_N5
--operation mode is arithmetic

LB1L77_cout_0 = !Y6_safe_q[21] & !LB1L47;
LB1L77 = CARRY(LB1L77_cout_0);

--LB1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~24COUT1 at LC_X45_Y15_N5
--operation mode is arithmetic

LB1L87_cout_1 = !Y6_safe_q[21] & !LB1L47;
LB1L87 = CARRY(LB1L87_cout_1);


--LB1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~23 at LC_X45_Y15_N4
--operation mode is arithmetic

LB1L37_carry_eqn = (!LB1L65 & LB1L17) # (LB1L65 & LB1L27);
LB1L37 = Y6_safe_q[20] $ LB1L37_carry_eqn;

--LB1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~23COUT at LC_X45_Y15_N4
--operation mode is arithmetic

LB1L47 = CARRY(Y6_safe_q[20] # !LB1L27);


--LB1L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~22 at LC_X45_Y15_N3
--operation mode is arithmetic

LB1L96_carry_eqn = (!LB1L65 & LB1L76) # (LB1L65 & LB1L86);
LB1L96 = Y6_safe_q[19] $ !LB1L96_carry_eqn;

--LB1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~22COUT0 at LC_X45_Y15_N3
--operation mode is arithmetic

LB1L17_cout_0 = !Y6_safe_q[19] & !LB1L76;
LB1L17 = CARRY(LB1L17_cout_0);

--LB1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~22COUT1 at LC_X45_Y15_N3
--operation mode is arithmetic

LB1L27_cout_1 = !Y6_safe_q[19] & !LB1L86;
LB1L27 = CARRY(LB1L27_cout_1);


--LB1L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~21 at LC_X45_Y15_N2
--operation mode is arithmetic

LB1L56_carry_eqn = (!LB1L65 & LB1L36) # (LB1L65 & LB1L46);
LB1L56 = Y6_safe_q[18] $ LB1L56_carry_eqn;

--LB1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~21COUT0 at LC_X45_Y15_N2
--operation mode is arithmetic

LB1L76_cout_0 = Y6_safe_q[18] # !LB1L36;
LB1L76 = CARRY(LB1L76_cout_0);

--LB1L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~21COUT1 at LC_X45_Y15_N2
--operation mode is arithmetic

LB1L86_cout_1 = Y6_safe_q[18] # !LB1L46;
LB1L86 = CARRY(LB1L86_cout_1);


--LB1L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~20 at LC_X45_Y15_N1
--operation mode is arithmetic

LB1L16_carry_eqn = (!LB1L65 & LB1L95) # (LB1L65 & LB1L06);
LB1L16 = Y6_safe_q[17] $ !LB1L16_carry_eqn;

--LB1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~20COUT0 at LC_X45_Y15_N1
--operation mode is arithmetic

LB1L36_cout_0 = !Y6_safe_q[17] & !LB1L95;
LB1L36 = CARRY(LB1L36_cout_0);

--LB1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~20COUT1 at LC_X45_Y15_N1
--operation mode is arithmetic

LB1L46_cout_1 = !Y6_safe_q[17] & !LB1L06;
LB1L46 = CARRY(LB1L46_cout_1);


--LB1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~19 at LC_X45_Y15_N0
--operation mode is arithmetic

LB1L75_carry_eqn = LB1L65;
LB1L75 = Y6_safe_q[16] $ LB1L75_carry_eqn;

--LB1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~19COUT0 at LC_X45_Y15_N0
--operation mode is arithmetic

LB1L95_cout_0 = Y6_safe_q[16] # !LB1L65;
LB1L95 = CARRY(LB1L95_cout_0);

--LB1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~19COUT1 at LC_X45_Y15_N0
--operation mode is arithmetic

LB1L06_cout_1 = Y6_safe_q[16] # !LB1L65;
LB1L06 = CARRY(LB1L06_cout_1);


--LB1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~18 at LC_X45_Y16_N9
--operation mode is arithmetic

LB1L55_carry_eqn = (!LB1L83 & LB1L35) # (LB1L83 & LB1L45);
LB1L55 = Y6_safe_q[15] $ !LB1L55_carry_eqn;

--LB1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~18COUT at LC_X45_Y16_N9
--operation mode is arithmetic

LB1L65 = CARRY(!Y6_safe_q[15] & !LB1L45);


--LB1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~17 at LC_X45_Y16_N8
--operation mode is arithmetic

LB1L15_carry_eqn = (!LB1L83 & LB1L94) # (LB1L83 & LB1L05);
LB1L15 = Y6_safe_q[14] $ LB1L15_carry_eqn;

--LB1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~17COUT0 at LC_X45_Y16_N8
--operation mode is arithmetic

LB1L35_cout_0 = Y6_safe_q[14] # !LB1L94;
LB1L35 = CARRY(LB1L35_cout_0);

--LB1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~17COUT1 at LC_X45_Y16_N8
--operation mode is arithmetic

LB1L45_cout_1 = Y6_safe_q[14] # !LB1L05;
LB1L45 = CARRY(LB1L45_cout_1);


--LB1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~16 at LC_X45_Y16_N7
--operation mode is arithmetic

LB1L74_carry_eqn = (!LB1L83 & LB1L54) # (LB1L83 & LB1L64);
LB1L74 = Y6_safe_q[13] $ !LB1L74_carry_eqn;

--LB1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~16COUT0 at LC_X45_Y16_N7
--operation mode is arithmetic

LB1L94_cout_0 = !Y6_safe_q[13] & !LB1L54;
LB1L94 = CARRY(LB1L94_cout_0);

--LB1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~16COUT1 at LC_X45_Y16_N7
--operation mode is arithmetic

LB1L05_cout_1 = !Y6_safe_q[13] & !LB1L64;
LB1L05 = CARRY(LB1L05_cout_1);


--LB1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~15 at LC_X45_Y16_N6
--operation mode is arithmetic

LB1L34_carry_eqn = (!LB1L83 & LB1L14) # (LB1L83 & LB1L24);
LB1L34 = Y6_safe_q[12] $ LB1L34_carry_eqn;

--LB1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~15COUT0 at LC_X45_Y16_N6
--operation mode is arithmetic

LB1L54_cout_0 = Y6_safe_q[12] # !LB1L14;
LB1L54 = CARRY(LB1L54_cout_0);

--LB1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~15COUT1 at LC_X45_Y16_N6
--operation mode is arithmetic

LB1L64_cout_1 = Y6_safe_q[12] # !LB1L24;
LB1L64 = CARRY(LB1L64_cout_1);


--LB1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~14 at LC_X45_Y16_N5
--operation mode is arithmetic

LB1L93_carry_eqn = LB1L83;
LB1L93 = Y6_safe_q[11] $ !LB1L93_carry_eqn;

--LB1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~14COUT0 at LC_X45_Y16_N5
--operation mode is arithmetic

LB1L14_cout_0 = !Y6_safe_q[11] & !LB1L83;
LB1L14 = CARRY(LB1L14_cout_0);

--LB1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~14COUT1 at LC_X45_Y16_N5
--operation mode is arithmetic

LB1L24_cout_1 = !Y6_safe_q[11] & !LB1L83;
LB1L24 = CARRY(LB1L24_cout_1);


--LB1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~13 at LC_X45_Y16_N4
--operation mode is arithmetic

LB1L73_carry_eqn = (!LB1L02 & LB1L53) # (LB1L02 & LB1L63);
LB1L73 = Y6_safe_q[10] $ LB1L73_carry_eqn;

--LB1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~13COUT at LC_X45_Y16_N4
--operation mode is arithmetic

LB1L83 = CARRY(Y6_safe_q[10] # !LB1L63);


--LB1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~12 at LC_X45_Y16_N3
--operation mode is arithmetic

LB1L33_carry_eqn = (!LB1L02 & LB1L13) # (LB1L02 & LB1L23);
LB1L33 = Y6_safe_q[9] $ !LB1L33_carry_eqn;

--LB1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~12COUT0 at LC_X45_Y16_N3
--operation mode is arithmetic

LB1L53_cout_0 = !Y6_safe_q[9] & !LB1L13;
LB1L53 = CARRY(LB1L53_cout_0);

--LB1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~12COUT1 at LC_X45_Y16_N3
--operation mode is arithmetic

LB1L63_cout_1 = !Y6_safe_q[9] & !LB1L23;
LB1L63 = CARRY(LB1L63_cout_1);


--LB1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~11 at LC_X45_Y16_N2
--operation mode is arithmetic

LB1L92_carry_eqn = (!LB1L02 & LB1L72) # (LB1L02 & LB1L82);
LB1L92 = Y6_safe_q[8] $ LB1L92_carry_eqn;

--LB1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~11COUT0 at LC_X45_Y16_N2
--operation mode is arithmetic

LB1L13_cout_0 = Y6_safe_q[8] # !LB1L72;
LB1L13 = CARRY(LB1L13_cout_0);

--LB1L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~11COUT1 at LC_X45_Y16_N2
--operation mode is arithmetic

LB1L23_cout_1 = Y6_safe_q[8] # !LB1L82;
LB1L23 = CARRY(LB1L23_cout_1);


--LB1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~10 at LC_X45_Y16_N1
--operation mode is arithmetic

LB1L52_carry_eqn = (!LB1L02 & LB1L32) # (LB1L02 & LB1L42);
LB1L52 = Y6_safe_q[7] $ !LB1L52_carry_eqn;

--LB1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~10COUT0 at LC_X45_Y16_N1
--operation mode is arithmetic

LB1L72_cout_0 = !Y6_safe_q[7] & !LB1L32;
LB1L72 = CARRY(LB1L72_cout_0);

--LB1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~10COUT1 at LC_X45_Y16_N1
--operation mode is arithmetic

LB1L82_cout_1 = !Y6_safe_q[7] & !LB1L42;
LB1L82 = CARRY(LB1L82_cout_1);


--LB1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~9 at LC_X45_Y16_N0
--operation mode is arithmetic

LB1L12_carry_eqn = LB1L02;
LB1L12 = Y6_safe_q[6] $ LB1L12_carry_eqn;

--LB1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~9COUT0 at LC_X45_Y16_N0
--operation mode is arithmetic

LB1L32_cout_0 = Y6_safe_q[6] # !LB1L02;
LB1L32 = CARRY(LB1L32_cout_0);

--LB1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~9COUT1 at LC_X45_Y16_N0
--operation mode is arithmetic

LB1L42_cout_1 = Y6_safe_q[6] # !LB1L02;
LB1L42 = CARRY(LB1L42_cout_1);


--LB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~8 at LC_X45_Y17_N9
--operation mode is arithmetic

LB1L91_carry_eqn = (!LB1L2 & LB1L71) # (LB1L2 & LB1L81);
LB1L91 = Y6_safe_q[5] $ !LB1L91_carry_eqn;

--LB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~8COUT at LC_X45_Y17_N9
--operation mode is arithmetic

LB1L02 = CARRY(!Y6_safe_q[5] & !LB1L81);


--LB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~7 at LC_X45_Y17_N8
--operation mode is arithmetic

LB1L51_carry_eqn = (!LB1L2 & LB1L31) # (LB1L2 & LB1L41);
LB1L51 = Y6_safe_q[4] $ LB1L51_carry_eqn;

--LB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~7COUT0 at LC_X45_Y17_N8
--operation mode is arithmetic

LB1L71_cout_0 = Y6_safe_q[4] # !LB1L31;
LB1L71 = CARRY(LB1L71_cout_0);

--LB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~7COUT1 at LC_X45_Y17_N8
--operation mode is arithmetic

LB1L81_cout_1 = Y6_safe_q[4] # !LB1L41;
LB1L81 = CARRY(LB1L81_cout_1);


--LB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~6 at LC_X45_Y17_N7
--operation mode is arithmetic

LB1L11_carry_eqn = (!LB1L2 & LB1L9) # (LB1L2 & LB1L01);
LB1L11 = Y6_safe_q[3] $ !LB1L11_carry_eqn;

--LB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~6COUT0 at LC_X45_Y17_N7
--operation mode is arithmetic

LB1L31_cout_0 = !Y6_safe_q[3] & !LB1L9;
LB1L31 = CARRY(LB1L31_cout_0);

--LB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~6COUT1 at LC_X45_Y17_N7
--operation mode is arithmetic

LB1L41_cout_1 = !Y6_safe_q[3] & !LB1L01;
LB1L41 = CARRY(LB1L41_cout_1);


--LB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~5 at LC_X45_Y17_N6
--operation mode is arithmetic

LB1L7_carry_eqn = (!LB1L2 & LB1L5) # (LB1L2 & LB1L6);
LB1L7 = Y6_safe_q[2] $ LB1L7_carry_eqn;

--LB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~5COUT0 at LC_X45_Y17_N6
--operation mode is arithmetic

LB1L9_cout_0 = Y6_safe_q[2] # !LB1L5;
LB1L9 = CARRY(LB1L9_cout_0);

--LB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~5COUT1 at LC_X45_Y17_N6
--operation mode is arithmetic

LB1L01_cout_1 = Y6_safe_q[2] # !LB1L6;
LB1L01 = CARRY(LB1L01_cout_1);


--LB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~4 at LC_X45_Y17_N5
--operation mode is arithmetic

LB1L3_carry_eqn = LB1L2;
LB1L3 = Y6_safe_q[1] $ !LB1L3_carry_eqn;

--LB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~4COUT0 at LC_X45_Y17_N5
--operation mode is arithmetic

LB1L5_cout_0 = !Y6_safe_q[1] & !LB1L2;
LB1L5 = CARRY(LB1L5_cout_0);

--LB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~4COUT1 at LC_X45_Y17_N5
--operation mode is arithmetic

LB1L6_cout_1 = !Y6_safe_q[1] & !LB1L2;
LB1L6 = CARRY(LB1L6_cout_1);


--JB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.idle~15 at LC_X18_Y16_N4
--operation mode is normal

JB1L2 = L9_count[0] & JB1L6Q & L9_count[1] & !KB1L4Q;


--LB1L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~34 at LC_X45_Y14_N5
--operation mode is normal

LB1L111_carry_eqn = LB1L011;
LB1L111 = LB1L111_carry_eqn $ !Y6_safe_q[31];


--BB1L801Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23 at LC_X21_Y26_N1
--operation mode is normal

BB1L801Q_lut_out = BB1L841 & !BB1L941 & BB1L701Q # !BB1L841 & (BB1L801Q # !BB1L941 & BB1L701Q);
BB1L801Q = DFFEA(BB1L801Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L461Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21 at LC_X29_Y24_N5
--operation mode is normal

BB1L461Q_lut_out = BB1L161 # !LB1L811Q & BB1L051 & BB1L561Q;
BB1L461Q = DFFEA(BB1L461Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58 at LC_X25_Y27_N2
--operation mode is arithmetic

BB1L28_carry_eqn = (!BB1L37 & BB1L08) # (BB1L37 & BB1L18);
BB1L28 = BB1L93 $ !BB1L28_carry_eqn;

--BB1L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58COUT0 at LC_X25_Y27_N2
--operation mode is arithmetic

BB1L48_cout_0 = !BB1L93 & !BB1L08;
BB1L48 = CARRY(BB1L48_cout_0);

--BB1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58COUT1 at LC_X25_Y27_N2
--operation mode is arithmetic

BB1L58_cout_1 = !BB1L93 & !BB1L18;
BB1L58 = CARRY(BB1L58_cout_1);


--Y9_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X28_Y26_N2
--operation mode is arithmetic

Y9_safe_q[9]_carry_eqn = (!Y9L51 & Y9L25) # (Y9L51 & Y9L35);
Y9_safe_q[9]_lut_out = Y9_safe_q[9] $ Y9_safe_q[9]_carry_eqn;
Y9_safe_q[9]_reg_input = !L8L5 & Y9_safe_q[9]_lut_out;
Y9_safe_q[9] = DFFEA(Y9_safe_q[9]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X28_Y26_N2
--operation mode is arithmetic

Y9L55_cout_0 = !Y9L25 # !Y9_safe_q[9];
Y9L55 = CARRY(Y9L55_cout_0);

--Y9L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X28_Y26_N2
--operation mode is arithmetic

Y9L65_cout_1 = !Y9L35 # !Y9_safe_q[9];
Y9L65 = CARRY(Y9L65_cout_1);


--BB1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52 at LC_X25_Y28_N6
--operation mode is arithmetic

BB1L06_carry_eqn = (!BB1L55 & BB1L85) # (BB1L55 & BB1L95);
BB1L06 = BB1L71 $ !BB1L06_carry_eqn;

--BB1L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52COUT0 at LC_X25_Y28_N6
--operation mode is arithmetic

BB1L26_cout_0 = !BB1L71 & !BB1L85;
BB1L26 = CARRY(BB1L26_cout_0);

--BB1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52COUT1 at LC_X25_Y28_N6
--operation mode is arithmetic

BB1L36_cout_1 = !BB1L71 & !BB1L95;
BB1L36 = CARRY(BB1L36_cout_1);


--Y9_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X28_Y27_N6
--operation mode is arithmetic

Y9_safe_q[3]_carry_eqn = (!Y9L5 & Y9L63) # (Y9L5 & Y9L73);
Y9_safe_q[3]_lut_out = Y9_safe_q[3] $ Y9_safe_q[3]_carry_eqn;
Y9_safe_q[3]_reg_input = !L8L5 & Y9_safe_q[3]_lut_out;
Y9_safe_q[3] = DFFEA(Y9_safe_q[3]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X28_Y27_N6
--operation mode is arithmetic

Y9L93_cout_0 = !Y9L63 # !Y9_safe_q[3];
Y9L93 = CARRY(Y9L93_cout_0);

--Y9L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X28_Y27_N6
--operation mode is arithmetic

Y9L04_cout_1 = !Y9L73 # !Y9_safe_q[3];
Y9L04 = CARRY(Y9L04_cout_1);


--BB1L151 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~159 at LC_X27_Y27_N9
--operation mode is normal

BB1L151 = Y9_safe_q[3] & (BB1L28 $ Y9_safe_q[9] # !BB1L06) # !Y9_safe_q[3] & (BB1L06 # BB1L28 $ Y9_safe_q[9]);


--BB1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57 at LC_X25_Y27_N1
--operation mode is arithmetic

BB1L87_carry_eqn = (!BB1L37 & BB1L67) # (BB1L37 & BB1L77);
BB1L87 = BB1L53 $ BB1L87_carry_eqn;

--BB1L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57COUT0 at LC_X25_Y27_N1
--operation mode is arithmetic

BB1L08_cout_0 = BB1L53 # !BB1L67;
BB1L08 = CARRY(BB1L08_cout_0);

--BB1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57COUT1 at LC_X25_Y27_N1
--operation mode is arithmetic

BB1L18_cout_1 = BB1L53 # !BB1L77;
BB1L18 = CARRY(BB1L18_cout_1);


--Y9_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X28_Y26_N1
--operation mode is arithmetic

Y9_safe_q[8]_carry_eqn = (!Y9L51 & Y9L94) # (Y9L51 & Y9L05);
Y9_safe_q[8]_lut_out = Y9_safe_q[8] $ !Y9_safe_q[8]_carry_eqn;
Y9_safe_q[8]_reg_input = !L8L5 & Y9_safe_q[8]_lut_out;
Y9_safe_q[8] = DFFEA(Y9_safe_q[8]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X28_Y26_N1
--operation mode is arithmetic

Y9L25_cout_0 = Y9_safe_q[8] & !Y9L94;
Y9L25 = CARRY(Y9L25_cout_0);

--Y9L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X28_Y26_N1
--operation mode is arithmetic

Y9L35_cout_1 = Y9_safe_q[8] & !Y9L05;
Y9L35 = CARRY(Y9L35_cout_1);


--BB1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49 at LC_X25_Y28_N3
--operation mode is arithmetic

BB1L05 = !BB1L7;

--BB1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49COUT0 at LC_X25_Y28_N3
--operation mode is arithmetic

BB1L25_cout_0 = BB1L7;
BB1L25 = CARRY(BB1L25_cout_0);

--BB1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49COUT1 at LC_X25_Y28_N3
--operation mode is arithmetic

BB1L35_cout_1 = BB1L7;
BB1L35 = CARRY(BB1L35_cout_1);


--Y9_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X28_Y27_N3
--operation mode is arithmetic

Y9_safe_q[0]_lut_out = !Y9_safe_q[0];
Y9_safe_q[0]_reg_input = !L8L5 & Y9_safe_q[0]_lut_out;
Y9_safe_q[0] = DFFEA(Y9_safe_q[0]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X28_Y27_N3
--operation mode is arithmetic

Y9L23_cout_0 = Y9_safe_q[0];
Y9L23 = CARRY(Y9L23_cout_0);

--Y9L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X28_Y27_N3
--operation mode is arithmetic

Y9L33_cout_1 = Y9_safe_q[0];
Y9L33 = CARRY(Y9L33_cout_1);


--BB1L251 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~160 at LC_X27_Y27_N8
--operation mode is normal

BB1L251 = BB1L05 & (BB1L87 $ Y9_safe_q[8] # !Y9_safe_q[0]) # !BB1L05 & (Y9_safe_q[0] # BB1L87 $ Y9_safe_q[8]);


--BB1L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54 at LC_X25_Y28_N8
--operation mode is arithmetic

BB1L86_carry_eqn = (!BB1L55 & BB1L66) # (BB1L55 & BB1L76);
BB1L86 = BB1L52 $ !BB1L86_carry_eqn;

--BB1L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54COUT0 at LC_X25_Y28_N8
--operation mode is arithmetic

BB1L07_cout_0 = !BB1L52 & !BB1L66;
BB1L07 = CARRY(BB1L07_cout_0);

--BB1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54COUT1 at LC_X25_Y28_N8
--operation mode is arithmetic

BB1L17_cout_1 = !BB1L52 & !BB1L76;
BB1L17 = CARRY(BB1L17_cout_1);


--Y9_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X28_Y27_N8
--operation mode is arithmetic

Y9_safe_q[5]_carry_eqn = (!Y9L5 & Y9L24) # (Y9L5 & Y9L34);
Y9_safe_q[5]_lut_out = Y9_safe_q[5] $ Y9_safe_q[5]_carry_eqn;
Y9_safe_q[5]_reg_input = !L8L5 & Y9_safe_q[5]_lut_out;
Y9_safe_q[5] = DFFEA(Y9_safe_q[5]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X28_Y27_N8
--operation mode is arithmetic

Y9L54_cout_0 = !Y9L24 # !Y9_safe_q[5];
Y9L54 = CARRY(Y9L54_cout_0);

--Y9L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X28_Y27_N8
--operation mode is arithmetic

Y9L64_cout_1 = !Y9L34 # !Y9_safe_q[5];
Y9L64 = CARRY(Y9L64_cout_1);


--BB1L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61 at LC_X25_Y27_N5
--operation mode is arithmetic

BB1L29_carry_eqn = BB1L19;
BB1L29 = BB1L94 $ BB1L29_carry_eqn;

--BB1L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61COUT0 at LC_X25_Y27_N5
--operation mode is arithmetic

BB1L49_cout_0 = BB1L94 # !BB1L19;
BB1L49 = CARRY(BB1L49_cout_0);

--BB1L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61COUT1 at LC_X25_Y27_N5
--operation mode is arithmetic

BB1L59_cout_1 = BB1L94 # !BB1L19;
BB1L59 = CARRY(BB1L59_cout_1);


--Y9_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X28_Y26_N5
--operation mode is arithmetic

Y9_safe_q[12]_carry_eqn = Y9L52;
Y9_safe_q[12]_lut_out = Y9_safe_q[12] $ !Y9_safe_q[12]_carry_eqn;
Y9_safe_q[12]_reg_input = !L8L5 & Y9_safe_q[12]_lut_out;
Y9_safe_q[12] = DFFEA(Y9_safe_q[12]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X28_Y26_N5
--operation mode is arithmetic

Y9L26_cout_0 = Y9_safe_q[12] & !Y9L52;
Y9L26 = CARRY(Y9L26_cout_0);

--Y9L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X28_Y26_N5
--operation mode is arithmetic

Y9L36_cout_1 = Y9_safe_q[12] & !Y9L52;
Y9L36 = CARRY(Y9L36_cout_1);


--BB1L351 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~161 at LC_X27_Y27_N3
--operation mode is normal

BB1L351 = BB1L86 & (BB1L29 $ Y9_safe_q[12] # !Y9_safe_q[5]) # !BB1L86 & (Y9_safe_q[5] # BB1L29 $ Y9_safe_q[12]);


--BB1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50 at LC_X25_Y28_N4
--operation mode is arithmetic

BB1L45 = BB1L9 $ !BB1L25;

--BB1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50COUT at LC_X25_Y28_N4
--operation mode is arithmetic

BB1L55 = CARRY(!BB1L9 & !BB1L35);


--Y9_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X28_Y27_N4
--operation mode is arithmetic

Y9_safe_q[1]_lut_out = Y9_safe_q[1] $ Y9L23;
Y9_safe_q[1]_reg_input = !L8L5 & Y9_safe_q[1]_lut_out;
Y9_safe_q[1] = DFFEA(Y9_safe_q[1]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT at LC_X28_Y27_N4
--operation mode is arithmetic

Y9L5 = CARRY(!Y9L33 # !Y9_safe_q[1]);


--BB1L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60 at LC_X25_Y27_N4
--operation mode is arithmetic

BB1L09_carry_eqn = (!BB1L37 & BB1L88) # (BB1L37 & BB1L98);
BB1L09 = BB1L54 $ !BB1L09_carry_eqn;

--BB1L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60COUT at LC_X25_Y27_N4
--operation mode is arithmetic

BB1L19 = CARRY(!BB1L54 & !BB1L98);


--Y9_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X28_Y26_N4
--operation mode is arithmetic

Y9_safe_q[11]_carry_eqn = (!Y9L51 & Y9L85) # (Y9L51 & Y9L95);
Y9_safe_q[11]_lut_out = Y9_safe_q[11] $ Y9_safe_q[11]_carry_eqn;
Y9_safe_q[11]_reg_input = !L8L5 & Y9_safe_q[11]_lut_out;
Y9_safe_q[11] = DFFEA(Y9_safe_q[11]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT at LC_X28_Y26_N4
--operation mode is arithmetic

Y9L52 = CARRY(!Y9L95 # !Y9_safe_q[11]);


--BB1L451 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~162 at LC_X27_Y27_N6
--operation mode is normal

BB1L451 = Y9_safe_q[1] & (BB1L09 $ Y9_safe_q[11] # !BB1L45) # !Y9_safe_q[1] & (BB1L45 # BB1L09 $ Y9_safe_q[11]);


--BB1L551 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~163 at LC_X27_Y27_N7
--operation mode is normal

BB1L551 = BB1L251 # BB1L151 # BB1L351 # BB1L451;


--BB1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59 at LC_X25_Y27_N3
--operation mode is arithmetic

BB1L68_carry_eqn = (!BB1L37 & BB1L48) # (BB1L37 & BB1L58);
BB1L68 = BB1L34 $ BB1L68_carry_eqn;

--BB1L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59COUT0 at LC_X25_Y27_N3
--operation mode is arithmetic

BB1L88_cout_0 = BB1L34 # !BB1L48;
BB1L88 = CARRY(BB1L88_cout_0);

--BB1L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59COUT1 at LC_X25_Y27_N3
--operation mode is arithmetic

BB1L98_cout_1 = BB1L34 # !BB1L58;
BB1L98 = CARRY(BB1L98_cout_1);


--Y9_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X28_Y26_N3
--operation mode is arithmetic

Y9_safe_q[10]_carry_eqn = (!Y9L51 & Y9L55) # (Y9L51 & Y9L65);
Y9_safe_q[10]_lut_out = Y9_safe_q[10] $ !Y9_safe_q[10]_carry_eqn;
Y9_safe_q[10]_reg_input = !L8L5 & Y9_safe_q[10]_lut_out;
Y9_safe_q[10] = DFFEA(Y9_safe_q[10]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10]~COUT0 at LC_X28_Y26_N3
--operation mode is arithmetic

Y9L85_cout_0 = Y9_safe_q[10] & !Y9L55;
Y9L85 = CARRY(Y9L85_cout_0);

--Y9L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10]~COUT1 at LC_X28_Y26_N3
--operation mode is arithmetic

Y9L95_cout_1 = Y9_safe_q[10] & !Y9L65;
Y9L95 = CARRY(Y9L95_cout_1);


--BB1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53 at LC_X25_Y28_N7
--operation mode is arithmetic

BB1L46_carry_eqn = (!BB1L55 & BB1L26) # (BB1L55 & BB1L36);
BB1L46 = BB1L12 $ BB1L46_carry_eqn;

--BB1L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53COUT0 at LC_X25_Y28_N7
--operation mode is arithmetic

BB1L66_cout_0 = BB1L12 # !BB1L26;
BB1L66 = CARRY(BB1L66_cout_0);

--BB1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53COUT1 at LC_X25_Y28_N7
--operation mode is arithmetic

BB1L76_cout_1 = BB1L12 # !BB1L36;
BB1L76 = CARRY(BB1L76_cout_1);


--Y9_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X28_Y27_N7
--operation mode is arithmetic

Y9_safe_q[4]_carry_eqn = (!Y9L5 & Y9L93) # (Y9L5 & Y9L04);
Y9_safe_q[4]_lut_out = Y9_safe_q[4] $ !Y9_safe_q[4]_carry_eqn;
Y9_safe_q[4]_reg_input = !L8L5 & Y9_safe_q[4]_lut_out;
Y9_safe_q[4] = DFFEA(Y9_safe_q[4]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X28_Y27_N7
--operation mode is arithmetic

Y9L24_cout_0 = Y9_safe_q[4] & !Y9L93;
Y9L24 = CARRY(Y9L24_cout_0);

--Y9L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X28_Y27_N7
--operation mode is arithmetic

Y9L34_cout_1 = Y9_safe_q[4] & !Y9L04;
Y9L34 = CARRY(Y9L34_cout_1);


--BB1L651 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~164 at LC_X27_Y26_N4
--operation mode is normal

BB1L651 = BB1L46 & (BB1L68 $ Y9_safe_q[10] # !Y9_safe_q[4]) # !BB1L46 & (Y9_safe_q[4] # BB1L68 $ Y9_safe_q[10]);


--BB1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56 at LC_X25_Y27_N0
--operation mode is arithmetic

BB1L47_carry_eqn = BB1L37;
BB1L47 = BB1L13 $ !BB1L47_carry_eqn;

--BB1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56COUT0 at LC_X25_Y27_N0
--operation mode is arithmetic

BB1L67_cout_0 = !BB1L13 & !BB1L37;
BB1L67 = CARRY(BB1L67_cout_0);

--BB1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56COUT1 at LC_X25_Y27_N0
--operation mode is arithmetic

BB1L77_cout_1 = !BB1L13 & !BB1L37;
BB1L77 = CARRY(BB1L77_cout_1);


--Y9_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X28_Y26_N0
--operation mode is arithmetic

Y9_safe_q[7]_carry_eqn = Y9L51;
Y9_safe_q[7]_lut_out = Y9_safe_q[7] $ Y9_safe_q[7]_carry_eqn;
Y9_safe_q[7]_reg_input = !L8L5 & Y9_safe_q[7]_lut_out;
Y9_safe_q[7] = DFFEA(Y9_safe_q[7]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X28_Y26_N0
--operation mode is arithmetic

Y9L94_cout_0 = !Y9L51 # !Y9_safe_q[7];
Y9L94 = CARRY(Y9L94_cout_0);

--Y9L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X28_Y26_N0
--operation mode is arithmetic

Y9L05_cout_1 = !Y9L51 # !Y9_safe_q[7];
Y9L05 = CARRY(Y9L05_cout_1);


--BB1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51 at LC_X25_Y28_N5
--operation mode is arithmetic

BB1L65_carry_eqn = BB1L55;
BB1L65 = BB1L31 $ BB1L65_carry_eqn;

--BB1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51COUT0 at LC_X25_Y28_N5
--operation mode is arithmetic

BB1L85_cout_0 = BB1L31 # !BB1L55;
BB1L85 = CARRY(BB1L85_cout_0);

--BB1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51COUT1 at LC_X25_Y28_N5
--operation mode is arithmetic

BB1L95_cout_1 = BB1L31 # !BB1L55;
BB1L95 = CARRY(BB1L95_cout_1);


--Y9_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X28_Y27_N5
--operation mode is arithmetic

Y9_safe_q[2]_carry_eqn = Y9L5;
Y9_safe_q[2]_lut_out = Y9_safe_q[2] $ !Y9_safe_q[2]_carry_eqn;
Y9_safe_q[2]_reg_input = !L8L5 & Y9_safe_q[2]_lut_out;
Y9_safe_q[2] = DFFEA(Y9_safe_q[2]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X28_Y27_N5
--operation mode is arithmetic

Y9L63_cout_0 = Y9_safe_q[2] & !Y9L5;
Y9L63 = CARRY(Y9L63_cout_0);

--Y9L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X28_Y27_N5
--operation mode is arithmetic

Y9L73_cout_1 = Y9_safe_q[2] & !Y9L5;
Y9L73 = CARRY(Y9L73_cout_1);


--BB1L751 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~165 at LC_X27_Y27_N1
--operation mode is normal

BB1L751 = BB1L47 & (BB1L65 $ Y9_safe_q[2] # !Y9_safe_q[7]) # !BB1L47 & (Y9_safe_q[7] # BB1L65 $ Y9_safe_q[2]);


--BB1L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~63 at LC_X25_Y27_N7
--operation mode is normal

BB1L001_carry_eqn = (!BB1L19 & BB1L89) # (BB1L19 & BB1L99);
BB1L001 = BB1L001_carry_eqn;


--BB1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55 at LC_X25_Y28_N9
--operation mode is arithmetic

BB1L27_carry_eqn = (!BB1L55 & BB1L07) # (BB1L55 & BB1L17);
BB1L27 = BB1L72 $ BB1L27_carry_eqn;

--BB1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55COUT at LC_X25_Y28_N9
--operation mode is arithmetic

BB1L37 = CARRY(BB1L72 # !BB1L17);


--Y9_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X28_Y27_N9
--operation mode is arithmetic

Y9_safe_q[6]_carry_eqn = (!Y9L5 & Y9L54) # (Y9L5 & Y9L64);
Y9_safe_q[6]_lut_out = Y9_safe_q[6] $ !Y9_safe_q[6]_carry_eqn;
Y9_safe_q[6]_reg_input = !L8L5 & Y9_safe_q[6]_lut_out;
Y9_safe_q[6] = DFFEA(Y9_safe_q[6]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );

--Y9L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT at LC_X28_Y27_N9
--operation mode is arithmetic

Y9L51 = CARRY(Y9_safe_q[6] & !Y9L64);


--BB1L861 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_stateNS~6 at LC_X25_Y27_N9
--operation mode is normal

BB1L861 = BB1L27 $ Y9_safe_q[6];


--BB1L69 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62 at LC_X25_Y27_N6
--operation mode is arithmetic

BB1L69_carry_eqn = (!BB1L19 & BB1L49) # (BB1L19 & BB1L59);
BB1L69 = !BB1L69_carry_eqn;

--BB1L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62COUT0 at LC_X25_Y27_N6
--operation mode is arithmetic

BB1L89_cout_0 = !BB1L49;
BB1L89 = CARRY(BB1L89_cout_0);

--BB1L99 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62COUT1 at LC_X25_Y27_N6
--operation mode is arithmetic

BB1L99_cout_1 = !BB1L59;
BB1L99 = CARRY(BB1L99_cout_1);


--Y9_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X28_Y26_N6
--operation mode is normal

Y9_safe_q[13]_carry_eqn = (!Y9L52 & Y9L26) # (Y9L52 & Y9L36);
Y9_safe_q[13]_lut_out = Y9_safe_q[13]_carry_eqn $ Y9_safe_q[13];
Y9_safe_q[13]_reg_input = !L8L5 & Y9_safe_q[13]_lut_out;
Y9_safe_q[13] = DFFEA(Y9_safe_q[13]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L961, , );


--BB1L851 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~166 at LC_X25_Y27_N8
--operation mode is normal

BB1L851 = BB1L001 # BB1L861 # Y9_safe_q[13] $ BB1L69;


--BB1L051 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~1 at LC_X27_Y27_N2
--operation mode is normal

BB1L051 = BB1L551 # BB1L851 # BB1L651 # BB1L751;


--GB5_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[4] at LC_X17_Y23_N1
--operation mode is normal

GB5_reg[4]_lut_out = KB1L3Q & GB5L91 & LB1L611Q # !KB1L3Q & GB5_reg[5];
GB5_reg[4] = DFFEA(GB5_reg[4]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~126 at LC_X17_Y25_N6
--operation mode is normal

GB5L61 = L9_count[1] & (L9_count[0] # MB1_q_b[18]) # !L9_count[1] & !L9_count[0] & MB1_q_b[2];


--GB5L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~127 at LC_X17_Y25_N7
--operation mode is normal

GB5L71 = GB5L61 & (MB1_q_b[26] # !L9_count[0]) # !GB5L61 & L9_count[0] & MB1_q_b[10];


--GB4_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[17] at LC_X22_Y25_N6
--operation mode is normal

GB4_reg[17]_lut_out = GB4L54 # GB4L44 # GB4L43 & K51_reg_o[17];
GB4_reg[17] = DFFEA(GB4_reg[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[15] at LC_X22_Y26_N8
--operation mode is normal

FB2_crc_reg[15]_lut_out = FB2_crc_reg[14] & !BB1L601Q;
FB2_crc_reg[15] = DFFEA(FB2_crc_reg[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L231 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[17]~677 at LC_X22_Y25_N9
--operation mode is normal

BB1L231 = BB1L261 & GB4_reg[17] # !BB1L261 & FB2_crc_reg[15] & FB2L84;


--GB4_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[25] at LC_X29_Y25_N7
--operation mode is normal

GB4_reg[25]_lut_out = GB4L74 # GB4L64 # GB4L43 & K51_reg_o[25];
GB4_reg[25] = DFFEA(GB4_reg[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[7] at LC_X22_Y24_N6
--operation mode is normal

FB2_crc_reg[7]_lut_out = FB2_crc_reg[6] & !BB1L601Q;
FB2_crc_reg[7] = DFFEA(FB2_crc_reg[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[25]~678 at LC_X23_Y26_N5
--operation mode is normal

BB1L041 = BB1L261 & GB4_reg[25] # !BB1L261 & FB2_crc_reg[7] & FB2L84;


--GB4_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[9] at LC_X28_Y25_N7
--operation mode is normal

GB4_reg[9]_lut_out = GB4L94 # GB4L84 # K51_reg_o[9] & GB4L43;
GB4_reg[9] = DFFEA(GB4_reg[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[23] at LC_X22_Y24_N9
--operation mode is normal

FB2_crc_reg[23]_lut_out = !BB1L601Q & (GB4_reg[0] $ FB2_crc_reg[22] $ FB2_crc_reg[32]);
FB2_crc_reg[23] = DFFEA(FB2_crc_reg[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[9]~679 at LC_X21_Y25_N5
--operation mode is normal

BB1L421 = BB1L261 & GB4_reg[9] # !BB1L261 & FB2_crc_reg[23] & FB2L84;


--GB4_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[1] at LC_X28_Y25_N4
--operation mode is normal

GB4_reg[1]_lut_out = GB4L15 # GB4L05 # K51_reg_o[1] & GB4L43;
GB4_reg[1] = DFFEA(GB4_reg[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[31] at LC_X24_Y24_N6
--operation mode is normal

FB2_crc_reg[31]_lut_out = FB2_crc_reg[30] & !BB1L601Q;
FB2_crc_reg[31] = DFFEA(FB2_crc_reg[31]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[1]~680 at LC_X25_Y25_N7
--operation mode is normal

BB1L611 = BB1L261 & GB4_reg[1] # !BB1L261 & FB2_crc_reg[31] & FB2L84;


--LB1L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|next_state.full~45 at LC_X44_Y18_N2
--operation mode is normal

LB1L411 = BB1L741 & LB1L031 & LB1L231 & Y6_safe_q[1];


--BB1L601Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21 at LC_X30_Y26_N9
--operation mode is normal

BB1L601Q_lut_out = BB1L461Q & !BB1L501Q;
BB1L601Q = DFFEA(BB1L601Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L901Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24 at LC_X23_Y26_N6
--operation mode is normal

BB1L901Q_lut_out = !FB2L84 & BB1L841 & BB1L801Q;
BB1L901Q = DFFEA(BB1L901Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state~2 at LC_X29_Y27_N7
--operation mode is normal

BB1L401 = BB1L901Q # BB1L601Q;


--L8L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~166 at LC_X27_Y27_N4
--operation mode is normal

L8L1 = !Y9_safe_q[8] & !Y9_safe_q[9] & !Y9_safe_q[5] & !Y9_safe_q[3];


--L8L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~167 at LC_X28_Y26_N7
--operation mode is normal

L8L2 = !Y9_safe_q[4] & !Y9_safe_q[12] & !Y9_safe_q[10] & !Y9_safe_q[11];


--L8L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~168 at LC_X29_Y27_N6
--operation mode is normal

L8L3 = !Y9_safe_q[6] & !Y9_safe_q[2];


--L8L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~169 at LC_X29_Y27_N9
--operation mode is normal

L8L4 = !Y9_safe_q[7] & L8L1 & L8L2 & L8L3;


--GB4L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6011 at LC_X29_Y27_N8
--operation mode is normal

GB4L53 = BB1L401 & (Y9_safe_q[0] # Y9_safe_q[13] # !L8L4);


--DB2_q_b[16] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16] at M4K_X37_Y25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[16] = DB2_q_b[16]_PORT_B_data_out[0];

--DB2_q_b[7] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[7] = DB2_q_b[16]_PORT_B_data_out[31];

--DB2_q_b[15] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[15] = DB2_q_b[16]_PORT_B_data_out[30];

--DB2_q_b[31] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[31] = DB2_q_b[16]_PORT_B_data_out[29];

--DB2_q_b[23] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[23] = DB2_q_b[16]_PORT_B_data_out[28];

--DB2_q_b[6] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[6] = DB2_q_b[16]_PORT_B_data_out[27];

--DB2_q_b[22] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[22] = DB2_q_b[16]_PORT_B_data_out[26];

--DB2_q_b[30] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[30] = DB2_q_b[16]_PORT_B_data_out[25];

--DB2_q_b[14] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[14] = DB2_q_b[16]_PORT_B_data_out[24];

--DB2_q_b[5] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[5] = DB2_q_b[16]_PORT_B_data_out[23];

--DB2_q_b[13] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[13] = DB2_q_b[16]_PORT_B_data_out[22];

--DB2_q_b[29] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[29] = DB2_q_b[16]_PORT_B_data_out[21];

--DB2_q_b[21] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[21] = DB2_q_b[16]_PORT_B_data_out[20];

--DB2_q_b[4] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[4] = DB2_q_b[16]_PORT_B_data_out[19];

--DB2_q_b[20] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[20] = DB2_q_b[16]_PORT_B_data_out[18];

--DB2_q_b[28] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[28] = DB2_q_b[16]_PORT_B_data_out[17];

--DB2_q_b[12] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[12] = DB2_q_b[16]_PORT_B_data_out[16];

--DB2_q_b[3] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[3] = DB2_q_b[16]_PORT_B_data_out[15];

--DB2_q_b[11] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[11] = DB2_q_b[16]_PORT_B_data_out[14];

--DB2_q_b[27] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[27] = DB2_q_b[16]_PORT_B_data_out[13];

--DB2_q_b[19] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[19] = DB2_q_b[16]_PORT_B_data_out[12];

--DB2_q_b[2] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[2] = DB2_q_b[16]_PORT_B_data_out[11];

--DB2_q_b[18] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[18] = DB2_q_b[16]_PORT_B_data_out[10];

--DB2_q_b[26] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[26] = DB2_q_b[16]_PORT_B_data_out[9];

--DB2_q_b[10] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[10] = DB2_q_b[16]_PORT_B_data_out[8];

--DB2_q_b[1] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[1] = DB2_q_b[16]_PORT_B_data_out[7];

--DB2_q_b[9] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[9] = DB2_q_b[16]_PORT_B_data_out[6];

--DB2_q_b[25] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[25] = DB2_q_b[16]_PORT_B_data_out[5];

--DB2_q_b[17] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[17] = DB2_q_b[16]_PORT_B_data_out[4];

--DB2_q_b[0] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[0] = DB2_q_b[16]_PORT_B_data_out[3];

--DB2_q_b[8] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[8] = DB2_q_b[16]_PORT_B_data_out[2];

--DB2_q_b[24] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24] at M4K_X37_Y25
DB2_q_b[16]_PORT_A_data_in = BUS(CB1L261, CB1L681, CB1L631, CB1L011, CB1L561, CB1L981, CB1L931, CB1L411, CB1L241, CB1L291, CB1L861, CB1L811, CB1L171, CB1L591, CB1L541, CB1L121, CB1L841, CB1L891, CB1L471, CB1L421, CB1L771, CB1L102, CB1L151, CB1L721, CB1L451, CB1L402, CB1L081, CB1L031, CB1L381, CB1L702, CB1L751, CB1L331);
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L101, CB1L201, CB1L301, CB1L401, CB1L501, CB1L601);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[24] = DB2_q_b[16]_PORT_B_data_out[1];


--BB1L201 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~12 at LC_X29_Y27_N0
--operation mode is normal

BB1L201 = !Y9_safe_q[1] & L8L4 & !Y9_safe_q[13];


--GB4L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6012 at LC_X24_Y26_N5
--operation mode is normal

K61_reg_o[16]_qfbk = K61_reg_o[16];
GB4L63 = GB4L53 & (BB1L201 & K61_reg_o[16]_qfbk # !BB1L201 & DB2_q_b[16]);

--K61_reg_o[16] is dispatch:cmd0|reg:reply1|reg_o[16] at LC_X24_Y26_N5
--operation mode is normal

K61_reg_o[16]_sload_eqn = K41_reg_o[16];
K61_reg_o[16] = DFFEA(K61_reg_o[16]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6013 at LC_X22_Y26_N7
--operation mode is normal

GB4L73 = !BB1L901Q & GB4_reg[17] & !BB1L601Q;


--K51_reg_o[16] is dispatch:cmd0|reg:reply0|reg_o[16] at LC_X27_Y24_N4
--operation mode is normal

K51_reg_o[16]_sload_eqn = K31_reg_o[16];
K51_reg_o[16] = DFFEA(K51_reg_o[16]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~13 at LC_X29_Y27_N3
--operation mode is normal

BB1L301 = L8L4 & !Y9_safe_q[0] & !Y9_safe_q[13];


--BB1L011Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25 at LC_X27_Y26_N2
--operation mode is normal

BB1L011Q_lut_out = BB1L841 & FB2L84 & BB1L801Q # !BB1L841 & BB1L011Q;
BB1L011Q = DFFEA(BB1L011Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L501Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20 at LC_X30_Y26_N6
--operation mode is normal

BB1L501Q_lut_out = BB1L841 & !BB1L011Q & (BB1L461Q # BB1L501Q) # !BB1L841 & (BB1L461Q # BB1L501Q);
BB1L501Q = DFFEA(BB1L501Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L061 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_or~22 at LC_X30_Y26_N7
--operation mode is normal

BB1L061 = !BB1L011Q & !BB1L801Q & BB1L501Q;


--BB1L701Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22 at LC_X21_Y26_N8
--operation mode is normal

BB1L701Q_lut_out = BB1L601Q # BB1L901Q # BB1L701Q & BB1L941;
BB1L701Q = DFFEA(BB1L701Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1_crc_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena at LC_X21_Y26_N3
--operation mode is normal

BB1_crc_ena = BB1L601Q # BB1L701Q;


--K52_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[0] at LC_X24_Y29_N0
--operation mode is normal

K52_reg_o[0]_lut_out = K51_reg_o[0];
K52_reg_o[0] = DFFEA(K52_reg_o[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[1] at LC_X24_Y29_N1
--operation mode is normal

K52_reg_o[1]_sload_eqn = K51_reg_o[1];
K52_reg_o[1] = DFFEA(K52_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[2] at LC_X24_Y29_N2
--operation mode is normal

K52_reg_o[2]_sload_eqn = K51_reg_o[2];
K52_reg_o[2] = DFFEA(K52_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[7] at LC_X25_Y28_N0
--operation mode is normal

K52_reg_o[7]_sload_eqn = K51_reg_o[7];
K52_reg_o[7] = DFFEA(K52_reg_o[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[6] at LC_X25_Y28_N2
--operation mode is normal

K52_reg_o[6]_sload_eqn = K51_reg_o[6];
K52_reg_o[6] = DFFEA(K52_reg_o[6]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[9] at LC_X28_Y28_N2
--operation mode is normal

K52_reg_o[9]_lut_out = K51_reg_o[9];
K52_reg_o[9] = DFFEA(K52_reg_o[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[4] at LC_X25_Y29_N9
--operation mode is normal

K52_reg_o[4]_sload_eqn = K51_reg_o[4];
K52_reg_o[4] = DFFEA(K52_reg_o[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[3] at LC_X25_Y29_N2
--operation mode is normal

K52_reg_o[3]_sload_eqn = K51_reg_o[3];
K52_reg_o[3] = DFFEA(K52_reg_o[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[12] at LC_X24_Y27_N2
--operation mode is normal

K52_reg_o[12]_sload_eqn = K51_reg_o[12];
K52_reg_o[12] = DFFEA(K52_reg_o[12]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[5] at LC_X24_Y29_N3
--operation mode is normal

K52_reg_o[5]_lut_out = K51_reg_o[5];
K52_reg_o[5] = DFFEA(K52_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[10] at LC_X27_Y28_N4
--operation mode is normal

K52_reg_o[10]_lut_out = K51_reg_o[10];
K52_reg_o[10] = DFFEA(K52_reg_o[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[11] at LC_X27_Y28_N2
--operation mode is normal

K52_reg_o[11]_lut_out = K51_reg_o[11];
K52_reg_o[11] = DFFEA(K52_reg_o[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--K52_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[8] at LC_X25_Y28_N1
--operation mode is normal

K52_reg_o[8]_sload_eqn = K51_reg_o[8];
K52_reg_o[8] = DFFEA(K52_reg_o[8]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !BB1L361Q, , );


--LB1L911 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|read_ena~0 at LC_X18_Y23_N2
--operation mode is normal

LB1L911 = JB1L8Q & LB1L611Q;


--GB4L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6015 at LC_X30_Y25_N6
--operation mode is normal

K61_reg_o[24]_qfbk = K61_reg_o[24];
GB4L83 = GB4L53 & (BB1L201 & K61_reg_o[24]_qfbk # !BB1L201 & DB2_q_b[24]);

--K61_reg_o[24] is dispatch:cmd0|reg:reply1|reg_o[24] at LC_X30_Y25_N6
--operation mode is normal

K61_reg_o[24]_sload_eqn = K41_reg_o[24];
K61_reg_o[24] = DFFEA(K61_reg_o[24]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6016 at LC_X30_Y25_N5
--operation mode is normal

GB4L93 = !BB1L901Q & !BB1L601Q & GB4_reg[25];


--K51_reg_o[24] is dispatch:cmd0|reg:reply0|reg_o[24] at LC_X30_Y21_N2
--operation mode is normal

K51_reg_o[24]_sload_eqn = K31_reg_o[24];
K51_reg_o[24] = DFFEA(K51_reg_o[24]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6018 at LC_X21_Y25_N2
--operation mode is normal

K61_reg_o[8]_qfbk = K61_reg_o[8];
GB4L04 = GB4L53 & (BB1L201 & K61_reg_o[8]_qfbk # !BB1L201 & DB2_q_b[8]);

--K61_reg_o[8] is dispatch:cmd0|reg:reply1|reg_o[8] at LC_X21_Y25_N2
--operation mode is normal

K61_reg_o[8]_sload_eqn = K41_reg_o[8];
K61_reg_o[8] = DFFEA(K61_reg_o[8]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6019 at LC_X21_Y26_N4
--operation mode is normal

GB4L14 = !BB1L901Q & !BB1L601Q & GB4_reg[9];


--K51_reg_o[8] is dispatch:cmd0|reg:reply0|reg_o[8] at LC_X27_Y23_N7
--operation mode is normal

K51_reg_o[8]_lut_out = K31_reg_o[8] & (K31_reg_o[13] # K31_reg_o[14] # !K31_reg_o[15]);
K51_reg_o[8] = DFFEA(K51_reg_o[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6021 at LC_X29_Y25_N3
--operation mode is normal

K61_reg_o[0]_qfbk = K61_reg_o[0];
GB4L24 = GB4L53 & (BB1L201 & K61_reg_o[0]_qfbk # !BB1L201 & DB2_q_b[0]);

--K61_reg_o[0] is dispatch:cmd0|reg:reply1|reg_o[0] at LC_X29_Y25_N3
--operation mode is normal

K61_reg_o[0]_sload_eqn = K41_reg_o[0];
K61_reg_o[0] = DFFEA(K61_reg_o[0]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6022 at LC_X28_Y25_N2
--operation mode is normal

GB4L34 = GB4_reg[1] & !BB1L901Q & !BB1L601Q;


--K51_reg_o[0] is dispatch:cmd0|reg:reply0|reg_o[0] at LC_X28_Y22_N2
--operation mode is normal

K51_reg_o[0]_lut_out = K31_reg_o[0] & (K31_reg_o[13] # K31_reg_o[14] # !K31_reg_o[15]);
K51_reg_o[0] = DFFEA(K51_reg_o[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K12_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[13] at LC_X32_Y4_N6
--operation mode is normal

K12_reg_o[13]_lut_out = K32_reg_o[5];
K12_reg_o[13] = DFFEA(K12_reg_o[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB1_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[14] at LC_X34_Y8_N0
--operation mode is normal

GB1_reg[14]_lut_out = AB1L341Q & K12_reg_o[14] # !AB1L341Q & (AB1L831Q & K12_reg_o[14] # !AB1L831Q & GB1_reg[15]);
GB1_reg[14] = DFFEA(GB1_reg[14]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--J1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|mux_en_wren~3 at LC_X35_Y22_N2
--operation mode is normal

J1L3 = J1L2Q & A1L382;


--K12_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[12] at LC_X30_Y6_N4
--operation mode is normal

K12_reg_o[12]_lut_out = K32_reg_o[4];
K12_reg_o[12] = DFFEA(K12_reg_o[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[11] at LC_X32_Y6_N9
--operation mode is normal

K12_reg_o[11]_lut_out = K32_reg_o[3];
K12_reg_o[11] = DFFEA(K12_reg_o[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[10] at LC_X32_Y4_N5
--operation mode is normal

K12_reg_o[10]_lut_out = K32_reg_o[2];
K12_reg_o[10] = DFFEA(K12_reg_o[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[9] at LC_X30_Y6_N6
--operation mode is normal

K12_reg_o[9]_sload_eqn = K32_reg_o[1];
K12_reg_o[9] = DFFEA(K12_reg_o[9]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[8] at LC_X32_Y6_N3
--operation mode is normal

K12_reg_o[8]_sload_eqn = K32_reg_o[0];
K12_reg_o[8] = DFFEA(K12_reg_o[8]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[7] at LC_X33_Y5_N9
--operation mode is normal

K12_reg_o[7]_sload_eqn = K22_reg_o[7];
K12_reg_o[7] = DFFEA(K12_reg_o[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[6] at LC_X32_Y5_N5
--operation mode is normal

K12_reg_o[6]_lut_out = K22_reg_o[6];
K12_reg_o[6] = DFFEA(K12_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB1_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15] at LC_X34_Y8_N6
--operation mode is normal

GB1_reg[15]_lut_out = AB1L341Q & K12_reg_o[15] # !AB1L341Q & (AB1L831Q & K12_reg_o[15] # !AB1L831Q & GB1_reg[16]);
GB1_reg[15] = DFFEA(GB1_reg[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L691 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld~0 at LC_X33_Y10_N5
--operation mode is normal

AB1L691 = !L4_count & !AB1L871Q;


--AB1_crc_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena at LC_X31_Y3_N3
--operation mode is normal

AB1_crc_ena = AB1L931Q # AB1L831Q;


--L2_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[4] at LC_X32_Y3_N9
--operation mode is normal

L2_count[4]_lut_out = !AB1L831Q & L2L71 & !L2_count[5] & !AB1L341Q;
L2_count[4] = DFFEA(L2_count[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L2_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[3] at LC_X32_Y3_N8
--operation mode is normal

L2_count[3]_lut_out = !AB1L831Q & !AB1L341Q & !L2_count[5] & L2L31;
L2_count[3] = DFFEA(L2_count[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L2_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[2] at LC_X32_Y3_N0
--operation mode is normal

L2_count[2]_lut_out = !L2_count[5] & !AB1L341Q & L2L9 & !AB1L831Q;
L2_count[2] = DFFEA(L2_count[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L2_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[5] at LC_X32_Y2_N8
--operation mode is normal

L2_count[5]_lut_out = !AB1L831Q & !AB1L341Q & (L2_count[5] # L2L12);
L2_count[5] = DFFEA(L2_count[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L051 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~361 at LC_X32_Y3_N7
--operation mode is normal

AB1L051 = L2_count[3] & L2_count[2] & !L2_count[5] & L2_count[4];


--L2_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[1] at LC_X32_Y2_N1
--operation mode is normal

L2_count[1]_lut_out = !L2_count[5] & L2L5 & !AB1L831Q & !AB1L341Q;
L2_count[1] = DFFEA(L2_count[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L2_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0] at LC_X32_Y2_N7
--operation mode is normal

L2_count[0]_lut_out = !L2_count[5] & !AB1L341Q & !AB1L831Q & L2L1;
L2_count[0] = DFFEA(L2_count[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K02_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[25] at LC_X33_Y17_N2
--operation mode is normal

K02_reg_o[25]_lut_out = GB1_reg[25];
K02_reg_o[25] = DFFEA(K02_reg_o[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[24] at LC_X33_Y17_N4
--operation mode is normal

K02_reg_o[24]_lut_out = GB1_reg[24];
K02_reg_o[24] = DFFEA(K02_reg_o[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--AB1L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~98 at LC_X33_Y18_N2
--operation mode is normal

K02_reg_o[26]_qfbk = K02_reg_o[26];
AB1L331 = K02_reg_o[24] & !K02_reg_o[25] & K02_reg_o[26]_qfbk # !K02_reg_o[24] & K02_reg_o[25];

--K02_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[26] at LC_X33_Y18_N2
--operation mode is normal

K02_reg_o[26]_sload_eqn = GB1_reg[26];
K02_reg_o[26] = DFFEA(K02_reg_o[26]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[30] at LC_X33_Y13_N8
--operation mode is normal

K02_reg_o[30]_sload_eqn = GB1_reg[30];
K02_reg_o[30] = DFFEA(K02_reg_o[30]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[29] at LC_X33_Y13_N2
--operation mode is normal

K02_reg_o[29]_lut_out = GB1_reg[29];
K02_reg_o[29] = DFFEA(K02_reg_o[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[28] at LC_X33_Y13_N3
--operation mode is normal

K02_reg_o[28]_sload_eqn = GB1_reg[28];
K02_reg_o[28] = DFFEA(K02_reg_o[28]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--AB1L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~99 at LC_X33_Y13_N7
--operation mode is normal

K02_reg_o[27]_qfbk = K02_reg_o[27];
AB1L431 = !K02_reg_o[29] & !K02_reg_o[28] & K02_reg_o[27]_qfbk & !K02_reg_o[30];

--K02_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[27] at LC_X33_Y13_N7
--operation mode is normal

K02_reg_o[27]_sload_eqn = GB1_reg[27];
K02_reg_o[27] = DFFEA(K02_reg_o[27]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--AB1L271 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~36 at LC_X33_Y13_N6
--operation mode is normal

K02_reg_o[31]_qfbk = K02_reg_o[31];
AB1L271 = AB1L431 & AB1L481Q & !K02_reg_o[31]_qfbk & AB1L331;

--K02_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[31] at LC_X33_Y13_N6
--operation mode is normal

K02_reg_o[31]_sload_eqn = GB1_reg[31];
K02_reg_o[31] = DFFEA(K02_reg_o[31]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--AB1L371 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~37 at LC_X36_Y17_N5
--operation mode is normal

K91_reg_o[14]_qfbk = K91_reg_o[14];
AB1L371 = !K91_reg_o[13] & !K91_reg_o[14]_qfbk & K91_reg_o[15];

--K91_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[14] at LC_X36_Y17_N5
--operation mode is normal

K91_reg_o[14]_sload_eqn = GB1_reg[14];
K91_reg_o[14] = DFFEA(K91_reg_o[14]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L171 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~56 at LC_X34_Y14_N1
--operation mode is normal

AB1L171 = AB1L371 & !AB1L041Q & AB1L081Q # !AB1L371 & (AB1L271 # !AB1L041Q & AB1L081Q);


--AB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18 at LC_X33_Y15_N5
--operation mode is arithmetic

AB1L05_carry_eqn = AB1L94;
AB1L05 = AB1L05_carry_eqn $ (AB1L741 & K91_reg_o[2]);

--AB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT0 at LC_X33_Y15_N5
--operation mode is arithmetic

AB1L25_cout_0 = AB1L741 & K91_reg_o[2] # !AB1L94;
AB1L25 = CARRY(AB1L25_cout_0);

--AB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT1 at LC_X33_Y15_N5
--operation mode is arithmetic

AB1L35_cout_1 = AB1L741 & K91_reg_o[2] # !AB1L94;
AB1L35 = CARRY(AB1L35_cout_1);


--AB1L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24 at LC_X33_Y14_N1
--operation mode is arithmetic

AB1L27_carry_eqn = (!AB1L76 & AB1L07) # (AB1L76 & AB1L17);
AB1L27 = AB1L27_carry_eqn $ (AB1L741 & K91_reg_o[8]);

--AB1L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT0 at LC_X33_Y14_N1
--operation mode is arithmetic

AB1L47_cout_0 = AB1L741 & K91_reg_o[8] # !AB1L07;
AB1L47 = CARRY(AB1L47_cout_0);

--AB1L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT1 at LC_X33_Y14_N1
--operation mode is arithmetic

AB1L57_cout_1 = AB1L741 & K91_reg_o[8] # !AB1L17;
AB1L57 = CARRY(AB1L57_cout_1);


--AB1L151 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~362 at LC_X34_Y14_N8
--operation mode is normal

AB1L151 = AB1L27 & (Y4_safe_q[2] $ AB1L05 # !Y4_safe_q[8]) # !AB1L27 & (Y4_safe_q[8] # Y4_safe_q[2] $ AB1L05);


--AB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16 at LC_X33_Y15_N3
--operation mode is arithmetic

AB1L44 = !K91_reg_o[0] # !AB1L741;

--AB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT0 at LC_X33_Y15_N3
--operation mode is arithmetic

AB1L64_cout_0 = AB1L741 & K91_reg_o[0];
AB1L64 = CARRY(AB1L64_cout_0);

--AB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT1 at LC_X33_Y15_N3
--operation mode is arithmetic

AB1L74_cout_1 = AB1L741 & K91_reg_o[0];
AB1L74 = CARRY(AB1L74_cout_1);


--AB1L67 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25 at LC_X33_Y14_N2
--operation mode is arithmetic

AB1L67_carry_eqn = (!AB1L76 & AB1L47) # (AB1L76 & AB1L57);
AB1L67 = AB1L67_carry_eqn $ (!K91_reg_o[9] # !AB1L741);

--AB1L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT0 at LC_X33_Y14_N2
--operation mode is arithmetic

AB1L87_cout_0 = !AB1L47 & (!K91_reg_o[9] # !AB1L741);
AB1L87 = CARRY(AB1L87_cout_0);

--AB1L97 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT1 at LC_X33_Y14_N2
--operation mode is arithmetic

AB1L97_cout_1 = !AB1L57 & (!K91_reg_o[9] # !AB1L741);
AB1L97 = CARRY(AB1L97_cout_1);


--AB1L251 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~363 at LC_X34_Y15_N8
--operation mode is normal

AB1L251 = AB1L67 & (AB1L44 $ Y4_safe_q[0] # !Y4_safe_q[9]) # !AB1L67 & (Y4_safe_q[9] # AB1L44 $ Y4_safe_q[0]);


--AB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17 at LC_X33_Y15_N4
--operation mode is arithmetic

AB1L84 = AB1L64 $ (!K91_reg_o[1] # !AB1L741);

--AB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17COUT at LC_X33_Y15_N4
--operation mode is arithmetic

AB1L94 = CARRY(!AB1L74 & (!K91_reg_o[1] # !AB1L741));


--AB1L26 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21 at LC_X33_Y15_N8
--operation mode is arithmetic

AB1L26_carry_eqn = (!AB1L94 & AB1L06) # (AB1L94 & AB1L16);
AB1L26 = AB1L26_carry_eqn $ (!K91_reg_o[5] # !AB1L741);

--AB1L46 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT0 at LC_X33_Y15_N8
--operation mode is arithmetic

AB1L46_cout_0 = !AB1L06 & (!K91_reg_o[5] # !AB1L741);
AB1L46 = CARRY(AB1L46_cout_0);

--AB1L56 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT1 at LC_X33_Y15_N8
--operation mode is arithmetic

AB1L56_cout_1 = !AB1L16 & (!K91_reg_o[5] # !AB1L741);
AB1L56 = CARRY(AB1L56_cout_1);


--AB1L351 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~364 at LC_X34_Y15_N3
--operation mode is normal

AB1L351 = Y4_safe_q[1] & (AB1L26 $ Y4_safe_q[5] # !AB1L84) # !Y4_safe_q[1] & (AB1L84 # AB1L26 $ Y4_safe_q[5]);


--AB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19 at LC_X33_Y15_N6
--operation mode is arithmetic

AB1L45_carry_eqn = (!AB1L94 & AB1L25) # (AB1L94 & AB1L35);
AB1L45 = AB1L45_carry_eqn $ (!K91_reg_o[3] # !AB1L741);

--AB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT0 at LC_X33_Y15_N6
--operation mode is arithmetic

AB1L65_cout_0 = !AB1L25 & (!K91_reg_o[3] # !AB1L741);
AB1L65 = CARRY(AB1L65_cout_0);

--AB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT1 at LC_X33_Y15_N6
--operation mode is arithmetic

AB1L75_cout_1 = !AB1L35 & (!K91_reg_o[3] # !AB1L741);
AB1L75 = CARRY(AB1L75_cout_1);


--AB1L08 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26 at LC_X33_Y14_N3
--operation mode is arithmetic

AB1L08_carry_eqn = (!AB1L76 & AB1L87) # (AB1L76 & AB1L97);
AB1L08 = AB1L08_carry_eqn $ (AB1L741 & K91_reg_o[10]);

--AB1L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT0 at LC_X33_Y14_N3
--operation mode is arithmetic

AB1L28_cout_0 = AB1L741 & K91_reg_o[10] # !AB1L87;
AB1L28 = CARRY(AB1L28_cout_0);

--AB1L38 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT1 at LC_X33_Y14_N3
--operation mode is arithmetic

AB1L38_cout_1 = AB1L741 & K91_reg_o[10] # !AB1L97;
AB1L38 = CARRY(AB1L38_cout_1);


--AB1L451 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~365 at LC_X33_Y15_N2
--operation mode is normal

AB1L451 = AB1L08 & (AB1L45 $ Y4_safe_q[3] # !Y4_safe_q[10]) # !AB1L08 & (Y4_safe_q[10] # AB1L45 $ Y4_safe_q[3]);


--AB1L551 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~366 at LC_X34_Y14_N3
--operation mode is normal

AB1L551 = AB1L351 # AB1L451 # AB1L251 # AB1L151;


--AB1L68 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28 at LC_X33_Y14_N5
--operation mode is arithmetic

AB1L68_carry_eqn = AB1L58;
AB1L68 = AB1L68_carry_eqn $ (AB1L741 & K91_reg_o[12]);

--AB1L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT0 at LC_X33_Y14_N5
--operation mode is arithmetic

AB1L88_cout_0 = AB1L741 & K91_reg_o[12] # !AB1L58;
AB1L88 = CARRY(AB1L88_cout_0);

--AB1L98 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT1 at LC_X33_Y14_N5
--operation mode is arithmetic

AB1L98_cout_1 = AB1L741 & K91_reg_o[12] # !AB1L58;
AB1L98 = CARRY(AB1L98_cout_1);


--AB1L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27 at LC_X33_Y14_N4
--operation mode is arithmetic

AB1L48_carry_eqn = (!AB1L76 & AB1L28) # (AB1L76 & AB1L38);
AB1L48 = AB1L48_carry_eqn $ (!K91_reg_o[11] # !AB1L741);

--AB1L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27COUT at LC_X33_Y14_N4
--operation mode is arithmetic

AB1L58 = CARRY(!AB1L38 & (!K91_reg_o[11] # !AB1L741));


--AB1L651 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~367 at LC_X34_Y14_N4
--operation mode is normal

AB1L651 = AB1L68 & (AB1L48 $ Y4_safe_q[11] # !Y4_safe_q[12]) # !AB1L68 & (Y4_safe_q[12] # AB1L48 $ Y4_safe_q[11]);


--AB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20 at LC_X33_Y15_N7
--operation mode is arithmetic

AB1L85_carry_eqn = (!AB1L94 & AB1L65) # (AB1L94 & AB1L75);
AB1L85 = AB1L85_carry_eqn $ (AB1L741 & K91_reg_o[4]);

--AB1L06 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT0 at LC_X33_Y15_N7
--operation mode is arithmetic

AB1L06_cout_0 = AB1L741 & K91_reg_o[4] # !AB1L65;
AB1L06 = CARRY(AB1L06_cout_0);

--AB1L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT1 at LC_X33_Y15_N7
--operation mode is arithmetic

AB1L16_cout_1 = AB1L741 & K91_reg_o[4] # !AB1L75;
AB1L16 = CARRY(AB1L16_cout_1);


--AB1L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23 at LC_X33_Y14_N0
--operation mode is arithmetic

AB1L86_carry_eqn = AB1L76;
AB1L86 = AB1L86_carry_eqn $ (!K91_reg_o[7] # !AB1L741);

--AB1L07 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT0 at LC_X33_Y14_N0
--operation mode is arithmetic

AB1L07_cout_0 = !AB1L76 & (!K91_reg_o[7] # !AB1L741);
AB1L07 = CARRY(AB1L07_cout_0);

--AB1L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT1 at LC_X33_Y14_N0
--operation mode is arithmetic

AB1L17_cout_1 = !AB1L76 & (!K91_reg_o[7] # !AB1L741);
AB1L17 = CARRY(AB1L17_cout_1);


--AB1L751 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~368 at LC_X35_Y14_N8
--operation mode is normal

AB1L751 = AB1L85 & (Y4_safe_q[7] $ AB1L86 # !Y4_safe_q[4]) # !AB1L85 & (Y4_safe_q[4] # Y4_safe_q[7] $ AB1L86);


--AB1L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29 at LC_X33_Y14_N6
--operation mode is arithmetic

AB1L09_carry_eqn = (!AB1L58 & AB1L88) # (AB1L58 & AB1L98);
AB1L09 = !AB1L09_carry_eqn;

--AB1L29 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT0 at LC_X33_Y14_N6
--operation mode is arithmetic

AB1L29_cout_0 = !AB1L88;
AB1L29 = CARRY(AB1L29_cout_0);

--AB1L39 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT1 at LC_X33_Y14_N6
--operation mode is arithmetic

AB1L39_cout_1 = !AB1L98;
AB1L39 = CARRY(AB1L39_cout_1);


--AB1L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~30 at LC_X33_Y14_N7
--operation mode is normal

AB1L49_carry_eqn = (!AB1L58 & AB1L29) # (AB1L58 & AB1L39);
AB1L49 = AB1L49_carry_eqn;


--AB1L66 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22 at LC_X33_Y15_N9
--operation mode is arithmetic

AB1L66_carry_eqn = (!AB1L94 & AB1L46) # (AB1L94 & AB1L56);
AB1L66 = AB1L66_carry_eqn $ (AB1L741 & K91_reg_o[6]);

--AB1L76 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22COUT at LC_X33_Y15_N9
--operation mode is arithmetic

AB1L76 = CARRY(AB1L741 & K91_reg_o[6] # !AB1L56);


--AB1L851 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~369 at LC_X33_Y14_N8
--operation mode is normal

AB1L851 = AB1L49 # AB1L09 # AB1L66 $ Y4_safe_q[6];


--AB1L841 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~8 at LC_X34_Y14_N7
--operation mode is normal

AB1L841 = AB1L651 # AB1L751 # AB1L551 # AB1L851;


--AB1L181Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23 at LC_X33_Y9_N9
--operation mode is normal

AB1L181Q_lut_out = AB1L041Q & !AB1L871Q;
AB1L181Q = DFFEA(AB1L181Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L671 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~18 at LC_X33_Y10_N8
--operation mode is normal

AB1L671 = AB1L781Q # AB1L881Q # !AB1L041Q & !AB1L871Q;


--AB1L571 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~4 at LC_X33_Y9_N4
--operation mode is normal

AB1L571 = !L4_count & AB1L181Q;


--AB1L741 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~3 at LC_X36_Y17_N9
--operation mode is normal

K91_reg_o[15]_qfbk = K91_reg_o[15];
AB1L741 = K91_reg_o[13] # K91_reg_o[14] # K91_reg_o[15]_qfbk;

--K91_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[15] at LC_X36_Y17_N9
--operation mode is normal

K91_reg_o[15]_sload_eqn = GB1_reg[15];
K91_reg_o[15] = DFFEA(K91_reg_o[15]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L981 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~17 at LC_X34_Y15_N0
--operation mode is normal

K91_reg_o[4]_qfbk = K91_reg_o[4];
AB1L981 = Y4_safe_q[4] $ (AB1L741 & K91_reg_o[4]_qfbk);

--K91_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[4] at LC_X34_Y15_N0
--operation mode is normal

K91_reg_o[4]_sload_eqn = GB1_reg[4];
K91_reg_o[4] = DFFEA(K91_reg_o[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L951 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~370 at LC_X34_Y15_N6
--operation mode is normal

K91_reg_o[10]_qfbk = K91_reg_o[10];
AB1L951 = AB1L981 # Y4_safe_q[10] $ (AB1L741 & K91_reg_o[10]_qfbk);

--K91_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[10] at LC_X34_Y15_N6
--operation mode is normal

K91_reg_o[10]_sload_eqn = GB1_reg[10];
K91_reg_o[10] = DFFEA(K91_reg_o[10]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L391 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~22 at LC_X34_Y15_N1
--operation mode is normal

K91_reg_o[9]_qfbk = K91_reg_o[9];
AB1L391 = Y4_safe_q[9] $ (AB1L741 & K91_reg_o[9]_qfbk);

--K91_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[9] at LC_X34_Y15_N1
--operation mode is normal

K91_reg_o[9]_sload_eqn = GB1_reg[9];
K91_reg_o[9] = DFFEA(K91_reg_o[9]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L061 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~371 at LC_X34_Y15_N2
--operation mode is normal

K91_reg_o[1]_qfbk = K91_reg_o[1];
AB1L061 = AB1L391 # Y4_safe_q[1] $ (AB1L741 & K91_reg_o[1]_qfbk);

--K91_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[1] at LC_X34_Y15_N2
--operation mode is normal

K91_reg_o[1]_sload_eqn = GB1_reg[1];
K91_reg_o[1] = DFFEA(K91_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L291 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~21 at LC_X33_Y15_N0
--operation mode is normal

K91_reg_o[8]_qfbk = K91_reg_o[8];
AB1L291 = Y4_safe_q[8] $ (AB1L741 & K91_reg_o[8]_qfbk);

--K91_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[8] at LC_X33_Y15_N0
--operation mode is normal

K91_reg_o[8]_sload_eqn = GB1_reg[8];
K91_reg_o[8] = DFFEA(K91_reg_o[8]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L161 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~372 at LC_X33_Y15_N1
--operation mode is normal

K91_reg_o[3]_qfbk = K91_reg_o[3];
AB1L161 = AB1L291 # Y4_safe_q[3] $ (AB1L741 & K91_reg_o[3]_qfbk);

--K91_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[3] at LC_X33_Y15_N1
--operation mode is normal

K91_reg_o[3]_sload_eqn = GB1_reg[3];
K91_reg_o[3] = DFFEA(K91_reg_o[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L091 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~18 at LC_X34_Y15_N9
--operation mode is normal

K91_reg_o[5]_qfbk = K91_reg_o[5];
AB1L091 = Y4_safe_q[5] $ (AB1L741 & K91_reg_o[5]_qfbk);

--K91_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[5] at LC_X34_Y15_N9
--operation mode is normal

K91_reg_o[5]_sload_eqn = GB1_reg[5];
K91_reg_o[5] = DFFEA(K91_reg_o[5]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L261 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~373 at LC_X34_Y15_N5
--operation mode is normal

K91_reg_o[0]_qfbk = K91_reg_o[0];
AB1L261 = AB1L091 # Y4_safe_q[0] $ (AB1L741 & K91_reg_o[0]_qfbk);

--K91_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[0] at LC_X34_Y15_N5
--operation mode is normal

K91_reg_o[0]_sload_eqn = GB1_reg[0];
K91_reg_o[0] = DFFEA(K91_reg_o[0]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L361 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~374 at LC_X34_Y15_N7
--operation mode is normal

AB1L361 = AB1L161 # AB1L951 # AB1L261 # AB1L061;


--AB1L191 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~19 at LC_X34_Y13_N4
--operation mode is normal

K91_reg_o[6]_qfbk = K91_reg_o[6];
AB1L191 = Y4_safe_q[6] $ (AB1L741 & K91_reg_o[6]_qfbk);

--K91_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[6] at LC_X34_Y13_N4
--operation mode is normal

K91_reg_o[6]_sload_eqn = GB1_reg[6];
K91_reg_o[6] = DFFEA(K91_reg_o[6]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L461 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~375 at LC_X34_Y14_N9
--operation mode is normal

K91_reg_o[7]_qfbk = K91_reg_o[7];
AB1L461 = AB1L191 # Y4_safe_q[7] $ (K91_reg_o[7]_qfbk & AB1L741);

--K91_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[7] at LC_X34_Y14_N9
--operation mode is normal

K91_reg_o[7]_sload_eqn = GB1_reg[7];
K91_reg_o[7] = DFFEA(K91_reg_o[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L491 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~24 at LC_X34_Y13_N5
--operation mode is normal

K91_reg_o[11]_qfbk = K91_reg_o[11];
AB1L491 = Y4_safe_q[11] $ (K91_reg_o[11]_qfbk & AB1L741);

--K91_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[11] at LC_X34_Y13_N5
--operation mode is normal

K91_reg_o[11]_sload_eqn = GB1_reg[11];
K91_reg_o[11] = DFFEA(K91_reg_o[11]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L561 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~376 at LC_X34_Y13_N1
--operation mode is normal

K91_reg_o[2]_qfbk = K91_reg_o[2];
AB1L561 = AB1L491 # Y4_safe_q[2] $ (AB1L741 & K91_reg_o[2]_qfbk);

--K91_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[2] at LC_X34_Y13_N1
--operation mode is normal

K91_reg_o[2]_sload_eqn = GB1_reg[2];
K91_reg_o[2] = DFFEA(K91_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L591 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~25 at LC_X34_Y13_N2
--operation mode is normal

K91_reg_o[12]_qfbk = K91_reg_o[12];
AB1L591 = Y4_safe_q[12] $ (K91_reg_o[12]_qfbk & AB1L741);

--K91_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[12] at LC_X34_Y13_N2
--operation mode is normal

K91_reg_o[12]_sload_eqn = GB1_reg[12];
K91_reg_o[12] = DFFEA(K91_reg_o[12]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--AB1L941 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~9 at LC_X34_Y13_N8
--operation mode is normal

AB1L941 = AB1L591 # AB1L461 # AB1L561 # AB1L361;


--C1L6Q is dispatch:cmd0|pres_state~23 at LC_X30_Y23_N5
--operation mode is normal

C1L6Q_lut_out = C1L2 # CB1L29Q & !CB1L39Q & C1L5Q;
C1L6Q = DFFEA(C1L6Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L761Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24 at LC_X29_Y25_N1
--operation mode is normal

BB1L761Q_lut_out = !BB1L261;
BB1L761Q = DFFEA(BB1L761Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K12_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[18] at LC_X33_Y6_N5
--operation mode is normal

K12_reg_o[18]_sload_eqn = K42_reg_o[2];
K12_reg_o[18] = DFFEA(K12_reg_o[18]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[22] at LC_X33_Y6_N7
--operation mode is normal

K12_reg_o[22]_lut_out = K42_reg_o[6];
K12_reg_o[22] = DFFEA(K12_reg_o[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[19] at LC_X33_Y7_N4
--operation mode is normal

K12_reg_o[19]_lut_out = K42_reg_o[3];
K12_reg_o[19] = DFFEA(K12_reg_o[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[23] at LC_X33_Y7_N3
--operation mode is normal

K12_reg_o[23]_lut_out = K42_reg_o[7];
K12_reg_o[23] = DFFEA(K12_reg_o[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB1_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[24] at LC_X33_Y8_N7
--operation mode is normal

GB1_reg[24]_lut_out = AB1L831Q & K12_reg_o[24] # !AB1L831Q & (AB1L341Q & K12_reg_o[24] # !AB1L341Q & GB1_reg[25]);
GB1_reg[24] = DFFEA(GB1_reg[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--K12_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[21] at LC_X33_Y7_N6
--operation mode is normal

K12_reg_o[21]_sload_eqn = K42_reg_o[5];
K12_reg_o[21] = DFFEA(K12_reg_o[21]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K12_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[17] at LC_X31_Y6_N8
--operation mode is normal

K12_reg_o[17]_lut_out = K42_reg_o[1];
K12_reg_o[17] = DFFEA(K12_reg_o[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--V1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process5~13 at LC_X8_Y18_N8
--operation mode is normal

V1L21 = AMPP_FUNCTION(SB1_Q[3], G1L62, G1_jtag_debug_mode_usr1, VB1_state[5]);


--V1_ir_loaded_address_reg[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at LC_X8_Y20_N8
--operation mode is normal

V1_ir_loaded_address_reg[2] = AMPP_FUNCTION(!A1L5, Y1_safe_q[2], !SB1_Q[0], GND, V1L21);


--SB6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] at LC_X8_Y19_N3
--operation mode is normal

SB6_Q[4] = AMPP_FUNCTION(!A1L5, SB6_Q[4], V1_ir_loaded_address_reg[3], SB6_Q[5], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--VB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X7_Y16_N4
--operation mode is normal

VB1_state[9] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[2], VCC);


--VB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC_X6_Y16_N7
--operation mode is normal

VB1_tms_cnt[2] = AMPP_FUNCTION(!A1L5, VB1_tms_cnt[2], VB1_tms_cnt[1], A1L7, VB1_tms_cnt[0], VCC);


--VB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC_X6_Y16_N0
--operation mode is normal

VB1_tms_cnt[1] = AMPP_FUNCTION(!A1L5, VB1_tms_cnt[0], VB1_tms_cnt[1], A1L7, VCC);


--VB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC_X6_Y16_N8
--operation mode is normal

VB1_tms_cnt[0] = AMPP_FUNCTION(!A1L5, VB1_tms_cnt[0], A1L7, VCC);


--VB1L91 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~472 at LC_X6_Y16_N9
--operation mode is normal

VB1L91 = AMPP_FUNCTION(VB1_tms_cnt[0], VB1_tms_cnt[1], VB1_tms_cnt[2]);


--VB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X6_Y16_N5
--operation mode is normal

VB1_state[14] = AMPP_FUNCTION(!A1L5, VB1_state[13], A1L7, VCC);


--V1_ir_loaded_address_reg[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at LC_X8_Y20_N2
--operation mode is normal

V1_ir_loaded_address_reg[0] = AMPP_FUNCTION(!A1L5, Y1_safe_q[0], !SB1_Q[0], V1L21);


--AB1L471 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~38 at LC_X34_Y14_N6
--operation mode is normal

AB1L471 = AB1L371 & (AB1L271 # !AB1L041Q & AB1L971Q) # !AB1L371 & !AB1L041Q & AB1L971Q;


--EB1L8Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22 at LC_X30_Y4_N1
--operation mode is normal

EB1L8Q_lut_out = HB1L21Q & EB1L7Q;
EB1L8Q = DFFEA(EB1L8Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L5_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[1] at LC_X30_Y4_N6
--operation mode is normal

L5_count[1]_lut_out = EB1L6Q & (L5_count[1] # L5_count[0]);
L5_count[1] = DFFEA(L5_count[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1_byte_count_ena, , );


--L5_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[0] at LC_X30_Y4_N7
--operation mode is normal

L5_count[0]_lut_out = EB1L6Q & (L5_count[1] # !L5_count[0]);
L5_count[0] = DFFEA(L5_count[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1_byte_count_ena, , );


--EB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_out_ld~0 at LC_X30_Y5_N5
--operation mode is normal

EB1L2 = EB1L8Q & L5_count[0] & L5_count[1];


--EB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~24 at LC_X30_Y4_N2
--operation mode is normal

EB1L01Q_lut_out = EB1L01Q & (EB1L4 # EB1L9Q & EB1L3) # !EB1L01Q & EB1L9Q & EB1L3;
EB1L01Q = DFFEA(EB1L01Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L141Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24 at LC_X31_Y3_N4
--operation mode is normal

AB1L141Q_lut_out = AB1L141Q & (AB1L071 # !EB1L01Q) # !AB1L141Q & !AB1L731Q & AB1L071 & EB1L01Q;
AB1L141Q = DFFEA(AB1L141Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L731Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20 at LC_X34_Y2_N8
--operation mode is normal

AB1L731Q_lut_out = AB1L731Q & (FB1L84 # !AB1L241Q) # !AB1L731Q & EB1L01Q & (FB1L84 # !AB1L241Q);
AB1L731Q = DFFEA(AB1L731Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L661 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~377 at LC_X33_Y7_N7
--operation mode is normal

K12_reg_o[16]_qfbk = K12_reg_o[16];
AB1L661 = K12_reg_o[22] # K12_reg_o[16]_qfbk # K12_reg_o[18] # !K12_reg_o[17];

--K12_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[16] at LC_X33_Y7_N7
--operation mode is normal

K12_reg_o[16]_sload_eqn = K42_reg_o[0];
K12_reg_o[16] = DFFEA(K12_reg_o[16]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--AB1L761 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~378 at LC_X33_Y7_N5
--operation mode is normal

K12_reg_o[20]_qfbk = K12_reg_o[20];
AB1L761 = K12_reg_o[20]_qfbk # !K12_reg_o[19] # !K12_reg_o[21] # !K12_reg_o[23];

--K12_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[20] at LC_X33_Y7_N5
--operation mode is normal

K12_reg_o[20]_sload_eqn = K42_reg_o[4];
K12_reg_o[20] = DFFEA(K12_reg_o[20]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--AB1L861 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~379 at LC_X33_Y7_N8
--operation mode is normal

AB1L861 = K12_reg_o[28] # K12_reg_o[30] # !K12_reg_o[29] # !K12_reg_o[27];


--AB1L961 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~380 at LC_X33_Y6_N2
--operation mode is normal

K12_reg_o[24]_qfbk = K12_reg_o[24];
AB1L961 = K12_reg_o[26] # K12_reg_o[24]_qfbk # !K12_reg_o[31] # !K12_reg_o[25];

--K12_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[24] at LC_X33_Y6_N2
--operation mode is normal

K12_reg_o[24]_sload_eqn = HB1L1;
K12_reg_o[24] = DFFEA(K12_reg_o[24]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--AB1L071 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~381 at LC_X33_Y7_N9
--operation mode is normal

AB1L071 = AB1L861 # AB1L761 # AB1L661 # AB1L961;


--AB1L241Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25 at LC_X34_Y2_N9
--operation mode is normal

AB1L241Q_lut_out = AB1L041Q # AB1L241Q & FB1L84 & !EB1L01Q;
AB1L241Q = DFFEA(AB1L241Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--AB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3 at LC_X34_Y4_N4
--operation mode is arithmetic

AB1L1 = !K81_reg_o[0];

--AB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3COUT at LC_X34_Y4_N4
--operation mode is arithmetic

AB1L2 = CARRY(K81_reg_o[0]);


--Y3_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X33_Y4_N9
--operation mode is arithmetic

Y3_safe_q[5]_carry_eqn = (!Y3L3 & Y3L77) # (Y3L3 & Y3L87);
Y3_safe_q[5]_lut_out = Y3_safe_q[5] $ Y3_safe_q[5]_carry_eqn;
Y3_safe_q[5]_reg_input = !AB1L831Q & Y3_safe_q[5]_lut_out;
Y3_safe_q[5] = DFFEA(Y3_safe_q[5]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X33_Y4_N9
--operation mode is arithmetic

Y3L31 = CARRY(!Y3L87 # !Y3_safe_q[5]);


--AB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4 at LC_X34_Y4_N5
--operation mode is arithmetic

AB1L3_carry_eqn = AB1L2;
AB1L3 = K81_reg_o[1] $ !AB1L3_carry_eqn;

--AB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT0 at LC_X34_Y4_N5
--operation mode is arithmetic

AB1L5_cout_0 = !K81_reg_o[1] & !AB1L2;
AB1L5 = CARRY(AB1L5_cout_0);

--AB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT1 at LC_X34_Y4_N5
--operation mode is arithmetic

AB1L6_cout_1 = !K81_reg_o[1] & !AB1L2;
AB1L6 = CARRY(AB1L6_cout_1);


--Y3_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X33_Y3_N0
--operation mode is arithmetic

Y3_safe_q[6]_carry_eqn = Y3L31;
Y3_safe_q[6]_lut_out = Y3_safe_q[6] $ !Y3_safe_q[6]_carry_eqn;
Y3_safe_q[6]_reg_input = !AB1L831Q & Y3_safe_q[6]_lut_out;
Y3_safe_q[6] = DFFEA(Y3_safe_q[6]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L18 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X33_Y3_N0
--operation mode is arithmetic

Y3L18_cout_0 = Y3_safe_q[6] & !Y3L31;
Y3L18 = CARRY(Y3L18_cout_0);

--Y3L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X33_Y3_N0
--operation mode is arithmetic

Y3L28_cout_1 = Y3_safe_q[6] & !Y3L31;
Y3L28 = CARRY(Y3L28_cout_1);


--FB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~357 at LC_X34_Y4_N1
--operation mode is normal

FB1L43 = AB1L1 & (AB1L3 $ Y3_safe_q[6] # !Y3_safe_q[5]) # !AB1L1 & (Y3_safe_q[5] # AB1L3 $ Y3_safe_q[6]);


--AB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5 at LC_X34_Y4_N6
--operation mode is arithmetic

AB1L7_carry_eqn = (!AB1L2 & AB1L5) # (AB1L2 & AB1L6);
AB1L7 = K81_reg_o[2] $ !AB1L7_carry_eqn;

--AB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT0 at LC_X34_Y4_N6
--operation mode is arithmetic

AB1L9_cout_0 = K81_reg_o[2] & !AB1L5;
AB1L9 = CARRY(AB1L9_cout_0);

--AB1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT1 at LC_X34_Y4_N6
--operation mode is arithmetic

AB1L01_cout_1 = K81_reg_o[2] & !AB1L6;
AB1L01 = CARRY(AB1L01_cout_1);


--Y3_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X33_Y3_N1
--operation mode is arithmetic

Y3_safe_q[7]_carry_eqn = (!Y3L31 & Y3L18) # (Y3L31 & Y3L28);
Y3_safe_q[7]_lut_out = Y3_safe_q[7] $ Y3_safe_q[7]_carry_eqn;
Y3_safe_q[7]_reg_input = !AB1L831Q & Y3_safe_q[7]_lut_out;
Y3_safe_q[7] = DFFEA(Y3_safe_q[7]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X33_Y3_N1
--operation mode is arithmetic

Y3L48_cout_0 = !Y3L18 # !Y3_safe_q[7];
Y3L48 = CARRY(Y3L48_cout_0);

--Y3L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X33_Y3_N1
--operation mode is arithmetic

Y3L58_cout_1 = !Y3L28 # !Y3_safe_q[7];
Y3L58 = CARRY(Y3L58_cout_1);


--AB1L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10 at LC_X34_Y3_N1
--operation mode is arithmetic

AB1L52_carry_eqn = (!AB1L02 & AB1L32) # (AB1L02 & AB1L42);
AB1L52 = K81_reg_o[7] $ AB1L52_carry_eqn;

--AB1L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT0 at LC_X34_Y3_N1
--operation mode is arithmetic

AB1L72_cout_0 = !AB1L32 # !K81_reg_o[7];
AB1L72 = CARRY(AB1L72_cout_0);

--AB1L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT1 at LC_X34_Y3_N1
--operation mode is arithmetic

AB1L82_cout_1 = !AB1L42 # !K81_reg_o[7];
AB1L82 = CARRY(AB1L82_cout_1);


--Y3_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X33_Y3_N6
--operation mode is arithmetic

Y3_safe_q[12]_carry_eqn = (!Y3L32 & Y3L49) # (Y3L32 & Y3L59);
Y3_safe_q[12]_lut_out = Y3_safe_q[12] $ !Y3_safe_q[12]_carry_eqn;
Y3_safe_q[12]_reg_input = !AB1L831Q & Y3_safe_q[12]_lut_out;
Y3_safe_q[12] = DFFEA(Y3_safe_q[12]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X33_Y3_N6
--operation mode is arithmetic

Y3L79_cout_0 = Y3_safe_q[12] & !Y3L49;
Y3L79 = CARRY(Y3L79_cout_0);

--Y3L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X33_Y3_N6
--operation mode is arithmetic

Y3L89_cout_1 = Y3_safe_q[12] & !Y3L59;
Y3L89 = CARRY(Y3L89_cout_1);


--FB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~358 at LC_X34_Y2_N1
--operation mode is normal

FB1L53 = AB1L7 & (AB1L52 $ Y3_safe_q[12] # !Y3_safe_q[7]) # !AB1L7 & (Y3_safe_q[7] # AB1L52 $ Y3_safe_q[12]);


--AB1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9 at LC_X34_Y3_N0
--operation mode is arithmetic

AB1L12_carry_eqn = AB1L02;
AB1L12 = K81_reg_o[6] $ !AB1L12_carry_eqn;

--AB1L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT0 at LC_X34_Y3_N0
--operation mode is arithmetic

AB1L32_cout_0 = K81_reg_o[6] & !AB1L02;
AB1L32 = CARRY(AB1L32_cout_0);

--AB1L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT1 at LC_X34_Y3_N0
--operation mode is arithmetic

AB1L42_cout_1 = K81_reg_o[6] & !AB1L02;
AB1L42 = CARRY(AB1L42_cout_1);


--Y3_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X33_Y3_N5
--operation mode is arithmetic

Y3_safe_q[11]_carry_eqn = Y3L32;
Y3_safe_q[11]_lut_out = Y3_safe_q[11] $ Y3_safe_q[11]_carry_eqn;
Y3_safe_q[11]_reg_input = !AB1L831Q & Y3_safe_q[11]_lut_out;
Y3_safe_q[11] = DFFEA(Y3_safe_q[11]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X33_Y3_N5
--operation mode is arithmetic

Y3L49_cout_0 = !Y3L32 # !Y3_safe_q[11];
Y3L49 = CARRY(Y3L49_cout_0);

--Y3L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X33_Y3_N5
--operation mode is arithmetic

Y3L59_cout_1 = !Y3L32 # !Y3_safe_q[11];
Y3L59 = CARRY(Y3L59_cout_1);


--AB1L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12 at LC_X34_Y3_N3
--operation mode is arithmetic

AB1L33_carry_eqn = (!AB1L02 & AB1L13) # (AB1L02 & AB1L23);
AB1L33 = K81_reg_o[9] $ AB1L33_carry_eqn;

--AB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT0 at LC_X34_Y3_N3
--operation mode is arithmetic

AB1L53_cout_0 = !AB1L13 # !K81_reg_o[9];
AB1L53 = CARRY(AB1L53_cout_0);

--AB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT1 at LC_X34_Y3_N3
--operation mode is arithmetic

AB1L63_cout_1 = !AB1L23 # !K81_reg_o[9];
AB1L63 = CARRY(AB1L63_cout_1);


--Y3_safe_q[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X33_Y3_N8
--operation mode is arithmetic

Y3_safe_q[14]_carry_eqn = (!Y3L32 & Y3L001) # (Y3L32 & Y3L101);
Y3_safe_q[14]_lut_out = Y3_safe_q[14] $ !Y3_safe_q[14]_carry_eqn;
Y3_safe_q[14]_reg_input = !AB1L831Q & Y3_safe_q[14]_lut_out;
Y3_safe_q[14] = DFFEA(Y3_safe_q[14]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X33_Y3_N8
--operation mode is arithmetic

Y3L301_cout_0 = Y3_safe_q[14] & !Y3L001;
Y3L301 = CARRY(Y3L301_cout_0);

--Y3L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X33_Y3_N8
--operation mode is arithmetic

Y3L401_cout_1 = Y3_safe_q[14] & !Y3L101;
Y3L401 = CARRY(Y3L401_cout_1);


--FB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~359 at LC_X34_Y3_N7
--operation mode is normal

FB1L63 = Y3_safe_q[11] & (AB1L33 $ Y3_safe_q[14] # !AB1L12) # !Y3_safe_q[11] & (AB1L12 # AB1L33 $ Y3_safe_q[14]);


--AB1L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7 at LC_X34_Y4_N8
--operation mode is arithmetic

AB1L51_carry_eqn = (!AB1L2 & AB1L31) # (AB1L2 & AB1L41);
AB1L51 = K81_reg_o[4] $ !AB1L51_carry_eqn;

--AB1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT0 at LC_X34_Y4_N8
--operation mode is arithmetic

AB1L71_cout_0 = K81_reg_o[4] & !AB1L31;
AB1L71 = CARRY(AB1L71_cout_0);

--AB1L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT1 at LC_X34_Y4_N8
--operation mode is arithmetic

AB1L81_cout_1 = K81_reg_o[4] & !AB1L41;
AB1L81 = CARRY(AB1L81_cout_1);


--Y3_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X33_Y3_N3
--operation mode is arithmetic

Y3_safe_q[9]_carry_eqn = (!Y3L31 & Y3L78) # (Y3L31 & Y3L88);
Y3_safe_q[9]_lut_out = Y3_safe_q[9] $ Y3_safe_q[9]_carry_eqn;
Y3_safe_q[9]_reg_input = !AB1L831Q & Y3_safe_q[9]_lut_out;
Y3_safe_q[9] = DFFEA(Y3_safe_q[9]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X33_Y3_N3
--operation mode is arithmetic

Y3L09_cout_0 = !Y3L78 # !Y3_safe_q[9];
Y3L09 = CARRY(Y3L09_cout_0);

--Y3L19 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X33_Y3_N3
--operation mode is arithmetic

Y3L19_cout_1 = !Y3L88 # !Y3_safe_q[9];
Y3L19 = CARRY(Y3L19_cout_1);


--AB1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6 at LC_X34_Y4_N7
--operation mode is arithmetic

AB1L11_carry_eqn = (!AB1L2 & AB1L9) # (AB1L2 & AB1L01);
AB1L11 = K81_reg_o[3] $ AB1L11_carry_eqn;

--AB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT0 at LC_X34_Y4_N7
--operation mode is arithmetic

AB1L31_cout_0 = !AB1L9 # !K81_reg_o[3];
AB1L31 = CARRY(AB1L31_cout_0);

--AB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT1 at LC_X34_Y4_N7
--operation mode is arithmetic

AB1L41_cout_1 = !AB1L01 # !K81_reg_o[3];
AB1L41 = CARRY(AB1L41_cout_1);


--Y3_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X33_Y3_N2
--operation mode is arithmetic

Y3_safe_q[8]_carry_eqn = (!Y3L31 & Y3L48) # (Y3L31 & Y3L58);
Y3_safe_q[8]_lut_out = Y3_safe_q[8] $ !Y3_safe_q[8]_carry_eqn;
Y3_safe_q[8]_reg_input = !AB1L831Q & Y3_safe_q[8]_lut_out;
Y3_safe_q[8] = DFFEA(Y3_safe_q[8]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L78 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X33_Y3_N2
--operation mode is arithmetic

Y3L78_cout_0 = Y3_safe_q[8] & !Y3L48;
Y3L78 = CARRY(Y3L78_cout_0);

--Y3L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X33_Y3_N2
--operation mode is arithmetic

Y3L88_cout_1 = Y3_safe_q[8] & !Y3L58;
Y3L88 = CARRY(Y3L88_cout_1);


--FB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~360 at LC_X34_Y3_N8
--operation mode is normal

FB1L73 = AB1L51 & (AB1L11 $ Y3_safe_q[8] # !Y3_safe_q[9]) # !AB1L51 & (Y3_safe_q[9] # AB1L11 $ Y3_safe_q[8]);


--FB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~361 at LC_X34_Y2_N2
--operation mode is normal

FB1L83 = FB1L63 # FB1L53 # FB1L73 # FB1L43;


--AB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~15 at LC_X34_Y3_N6
--operation mode is normal

AB1L34_carry_eqn = (!AB1L83 & AB1L14) # (AB1L83 & AB1L24);
AB1L34 = AB1L34_carry_eqn $ !K81_reg_o[12];


--Y3_safe_q[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X33_Y2_N1
--operation mode is arithmetic

Y3_safe_q[17]_carry_eqn = (!Y3L33 & Y3L701) # (Y3L33 & Y3L801);
Y3_safe_q[17]_lut_out = Y3_safe_q[17] $ Y3_safe_q[17]_carry_eqn;
Y3_safe_q[17]_reg_input = !AB1L831Q & Y3_safe_q[17]_lut_out;
Y3_safe_q[17] = DFFEA(Y3_safe_q[17]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X33_Y2_N1
--operation mode is arithmetic

Y3L011_cout_0 = !Y3L701 # !Y3_safe_q[17];
Y3L011 = CARRY(Y3L011_cout_0);

--Y3L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X33_Y2_N1
--operation mode is arithmetic

Y3L111_cout_1 = !Y3L801 # !Y3_safe_q[17];
Y3L111 = CARRY(Y3L111_cout_1);


--AB1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8 at LC_X34_Y4_N9
--operation mode is arithmetic

AB1L91_carry_eqn = (!AB1L2 & AB1L71) # (AB1L2 & AB1L81);
AB1L91 = K81_reg_o[5] $ AB1L91_carry_eqn;

--AB1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8COUT at LC_X34_Y4_N9
--operation mode is arithmetic

AB1L02 = CARRY(!AB1L81 # !K81_reg_o[5]);


--Y3_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X33_Y3_N4
--operation mode is arithmetic

Y3_safe_q[10]_carry_eqn = (!Y3L31 & Y3L09) # (Y3L31 & Y3L19);
Y3_safe_q[10]_lut_out = Y3_safe_q[10] $ !Y3_safe_q[10]_carry_eqn;
Y3_safe_q[10]_reg_input = !AB1L831Q & Y3_safe_q[10]_lut_out;
Y3_safe_q[10] = DFFEA(Y3_safe_q[10]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X33_Y3_N4
--operation mode is arithmetic

Y3L32 = CARRY(Y3_safe_q[10] & !Y3L19);


--FB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~362 at LC_X34_Y2_N6
--operation mode is normal

FB1L93 = Y3_safe_q[10] & (AB1L34 $ Y3_safe_q[17] # !AB1L91) # !Y3_safe_q[10] & (AB1L91 # AB1L34 $ Y3_safe_q[17]);


--AB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13 at LC_X34_Y3_N4
--operation mode is arithmetic

AB1L73_carry_eqn = (!AB1L02 & AB1L53) # (AB1L02 & AB1L63);
AB1L73 = K81_reg_o[10] $ !AB1L73_carry_eqn;

--AB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13COUT at LC_X34_Y3_N4
--operation mode is arithmetic

AB1L83 = CARRY(K81_reg_o[10] & !AB1L63);


--Y3_safe_q[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X33_Y3_N9
--operation mode is arithmetic

Y3_safe_q[15]_carry_eqn = (!Y3L32 & Y3L301) # (Y3L32 & Y3L401);
Y3_safe_q[15]_lut_out = Y3_safe_q[15] $ Y3_safe_q[15]_carry_eqn;
Y3_safe_q[15]_reg_input = !AB1L831Q & Y3_safe_q[15]_lut_out;
Y3_safe_q[15] = DFFEA(Y3_safe_q[15]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X33_Y3_N9
--operation mode is arithmetic

Y3L33 = CARRY(!Y3L401 # !Y3_safe_q[15]);


--AB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14 at LC_X34_Y3_N5
--operation mode is arithmetic

AB1L93_carry_eqn = AB1L83;
AB1L93 = K81_reg_o[11] $ AB1L93_carry_eqn;

--AB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT0 at LC_X34_Y3_N5
--operation mode is arithmetic

AB1L14_cout_0 = !AB1L83 # !K81_reg_o[11];
AB1L14 = CARRY(AB1L14_cout_0);

--AB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT1 at LC_X34_Y3_N5
--operation mode is arithmetic

AB1L24_cout_1 = !AB1L83 # !K81_reg_o[11];
AB1L24 = CARRY(AB1L24_cout_1);


--Y3_safe_q[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X33_Y2_N0
--operation mode is arithmetic

Y3_safe_q[16]_carry_eqn = Y3L33;
Y3_safe_q[16]_lut_out = Y3_safe_q[16] $ !Y3_safe_q[16]_carry_eqn;
Y3_safe_q[16]_reg_input = !AB1L831Q & Y3_safe_q[16]_lut_out;
Y3_safe_q[16] = DFFEA(Y3_safe_q[16]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X33_Y2_N0
--operation mode is arithmetic

Y3L701_cout_0 = Y3_safe_q[16] & !Y3L33;
Y3L701 = CARRY(Y3L701_cout_0);

--Y3L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X33_Y2_N0
--operation mode is arithmetic

Y3L801_cout_1 = Y3_safe_q[16] & !Y3L33;
Y3L801 = CARRY(Y3L801_cout_1);


--FB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~363 at LC_X34_Y3_N9
--operation mode is normal

FB1L04 = AB1L73 & (AB1L93 $ Y3_safe_q[16] # !Y3_safe_q[15]) # !AB1L73 & (Y3_safe_q[15] # AB1L93 $ Y3_safe_q[16]);


--Y3_safe_q[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X33_Y1_N5
--operation mode is normal

Y3_safe_q[31]_carry_eqn = Y3L36;
Y3_safe_q[31]_lut_out = Y3_safe_q[31] $ Y3_safe_q[31]_carry_eqn;
Y3_safe_q[31]_reg_input = !AB1L831Q & Y3_safe_q[31]_lut_out;
Y3_safe_q[31] = DFFEA(Y3_safe_q[31]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );


--Y3_safe_q[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X33_Y1_N4
--operation mode is arithmetic

Y3_safe_q[30]_carry_eqn = (!Y3L35 & Y3L241) # (Y3L35 & Y3L341);
Y3_safe_q[30]_lut_out = Y3_safe_q[30] $ !Y3_safe_q[30]_carry_eqn;
Y3_safe_q[30]_reg_input = !AB1L831Q & Y3_safe_q[30]_lut_out;
Y3_safe_q[30] = DFFEA(Y3_safe_q[30]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X33_Y1_N4
--operation mode is arithmetic

Y3L36 = CARRY(Y3_safe_q[30] & !Y3L341);


--AB1L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11 at LC_X34_Y3_N2
--operation mode is arithmetic

AB1L92_carry_eqn = (!AB1L02 & AB1L72) # (AB1L02 & AB1L82);
AB1L92 = K81_reg_o[8] $ !AB1L92_carry_eqn;

--AB1L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT0 at LC_X34_Y3_N2
--operation mode is arithmetic

AB1L13_cout_0 = K81_reg_o[8] & !AB1L72;
AB1L13 = CARRY(AB1L13_cout_0);

--AB1L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT1 at LC_X34_Y3_N2
--operation mode is arithmetic

AB1L23_cout_1 = K81_reg_o[8] & !AB1L82;
AB1L23 = CARRY(AB1L23_cout_1);


--Y3_safe_q[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X33_Y3_N7
--operation mode is arithmetic

Y3_safe_q[13]_carry_eqn = (!Y3L32 & Y3L79) # (Y3L32 & Y3L89);
Y3_safe_q[13]_lut_out = Y3_safe_q[13] $ Y3_safe_q[13]_carry_eqn;
Y3_safe_q[13]_reg_input = !AB1L831Q & Y3_safe_q[13]_lut_out;
Y3_safe_q[13] = DFFEA(Y3_safe_q[13]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X33_Y3_N7
--operation mode is arithmetic

Y3L001_cout_0 = !Y3L79 # !Y3_safe_q[13];
Y3L001 = CARRY(Y3L001_cout_0);

--Y3L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X33_Y3_N7
--operation mode is arithmetic

Y3L101_cout_1 = !Y3L89 # !Y3_safe_q[13];
Y3L101 = CARRY(Y3L101_cout_1);


--FB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~364 at LC_X33_Y1_N9
--operation mode is normal

FB1L14 = Y3_safe_q[31] # Y3_safe_q[30] # Y3_safe_q[13] $ AB1L92;


--Y3_safe_q[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X33_Y1_N3
--operation mode is arithmetic

Y3_safe_q[29]_carry_eqn = (!Y3L35 & Y3L931) # (Y3L35 & Y3L041);
Y3_safe_q[29]_lut_out = Y3_safe_q[29] $ Y3_safe_q[29]_carry_eqn;
Y3_safe_q[29]_reg_input = !AB1L831Q & Y3_safe_q[29]_lut_out;
Y3_safe_q[29] = DFFEA(Y3_safe_q[29]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L241 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X33_Y1_N3
--operation mode is arithmetic

Y3L241_cout_0 = !Y3L931 # !Y3_safe_q[29];
Y3L241 = CARRY(Y3L241_cout_0);

--Y3L341 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X33_Y1_N3
--operation mode is arithmetic

Y3L341_cout_1 = !Y3L041 # !Y3_safe_q[29];
Y3L341 = CARRY(Y3L341_cout_1);


--Y3_safe_q[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X33_Y1_N2
--operation mode is arithmetic

Y3_safe_q[28]_carry_eqn = (!Y3L35 & Y3L631) # (Y3L35 & Y3L731);
Y3_safe_q[28]_lut_out = Y3_safe_q[28] $ !Y3_safe_q[28]_carry_eqn;
Y3_safe_q[28]_reg_input = !AB1L831Q & Y3_safe_q[28]_lut_out;
Y3_safe_q[28] = DFFEA(Y3_safe_q[28]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L931 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X33_Y1_N2
--operation mode is arithmetic

Y3L931_cout_0 = Y3_safe_q[28] & !Y3L631;
Y3L931 = CARRY(Y3L931_cout_0);

--Y3L041 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X33_Y1_N2
--operation mode is arithmetic

Y3L041_cout_1 = Y3_safe_q[28] & !Y3L731;
Y3L041 = CARRY(Y3L041_cout_1);


--Y3_safe_q[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X33_Y1_N1
--operation mode is arithmetic

Y3_safe_q[27]_carry_eqn = (!Y3L35 & Y3L331) # (Y3L35 & Y3L431);
Y3_safe_q[27]_lut_out = Y3_safe_q[27] $ Y3_safe_q[27]_carry_eqn;
Y3_safe_q[27]_reg_input = !AB1L831Q & Y3_safe_q[27]_lut_out;
Y3_safe_q[27] = DFFEA(Y3_safe_q[27]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X33_Y1_N1
--operation mode is arithmetic

Y3L631_cout_0 = !Y3L331 # !Y3_safe_q[27];
Y3L631 = CARRY(Y3L631_cout_0);

--Y3L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X33_Y1_N1
--operation mode is arithmetic

Y3L731_cout_1 = !Y3L431 # !Y3_safe_q[27];
Y3L731 = CARRY(Y3L731_cout_1);


--Y3_safe_q[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X33_Y1_N0
--operation mode is arithmetic

Y3_safe_q[26]_carry_eqn = Y3L35;
Y3_safe_q[26]_lut_out = Y3_safe_q[26] $ !Y3_safe_q[26]_carry_eqn;
Y3_safe_q[26]_reg_input = !AB1L831Q & Y3_safe_q[26]_lut_out;
Y3_safe_q[26] = DFFEA(Y3_safe_q[26]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X33_Y1_N0
--operation mode is arithmetic

Y3L331_cout_0 = Y3_safe_q[26] & !Y3L35;
Y3L331 = CARRY(Y3L331_cout_0);

--Y3L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X33_Y1_N0
--operation mode is arithmetic

Y3L431_cout_1 = Y3_safe_q[26] & !Y3L35;
Y3L431 = CARRY(Y3L431_cout_1);


--FB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~365 at LC_X33_Y1_N6
--operation mode is normal

FB1L24 = Y3_safe_q[28] # Y3_safe_q[27] # Y3_safe_q[29] # Y3_safe_q[26];


--FB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~366 at LC_X34_Y2_N7
--operation mode is normal

FB1L34 = FB1L14 # FB1L24 # FB1L04 # FB1L93;


--Y3_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X33_Y4_N4
--operation mode is arithmetic

Y3_safe_q[0]_lut_out = !Y3_safe_q[0];
Y3_safe_q[0]_reg_input = !AB1L831Q & Y3_safe_q[0]_lut_out;
Y3_safe_q[0] = DFFEA(Y3_safe_q[0]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X33_Y4_N4
--operation mode is arithmetic

Y3L3 = CARRY(Y3_safe_q[0]);


--Y3_safe_q[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X33_Y2_N9
--operation mode is arithmetic

Y3_safe_q[25]_carry_eqn = (!Y3L34 & Y3L921) # (Y3L34 & Y3L031);
Y3_safe_q[25]_lut_out = Y3_safe_q[25] $ Y3_safe_q[25]_carry_eqn;
Y3_safe_q[25]_reg_input = !AB1L831Q & Y3_safe_q[25]_lut_out;
Y3_safe_q[25] = DFFEA(Y3_safe_q[25]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X33_Y2_N9
--operation mode is arithmetic

Y3L35 = CARRY(!Y3L031 # !Y3_safe_q[25]);


--Y3_safe_q[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X33_Y2_N8
--operation mode is arithmetic

Y3_safe_q[24]_carry_eqn = (!Y3L34 & Y3L621) # (Y3L34 & Y3L721);
Y3_safe_q[24]_lut_out = Y3_safe_q[24] $ !Y3_safe_q[24]_carry_eqn;
Y3_safe_q[24]_reg_input = !AB1L831Q & Y3_safe_q[24]_lut_out;
Y3_safe_q[24] = DFFEA(Y3_safe_q[24]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X33_Y2_N8
--operation mode is arithmetic

Y3L921_cout_0 = Y3_safe_q[24] & !Y3L621;
Y3L921 = CARRY(Y3L921_cout_0);

--Y3L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X33_Y2_N8
--operation mode is arithmetic

Y3L031_cout_1 = Y3_safe_q[24] & !Y3L721;
Y3L031 = CARRY(Y3L031_cout_1);


--Y3_safe_q[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X33_Y2_N7
--operation mode is arithmetic

Y3_safe_q[23]_carry_eqn = (!Y3L34 & Y3L321) # (Y3L34 & Y3L421);
Y3_safe_q[23]_lut_out = Y3_safe_q[23] $ Y3_safe_q[23]_carry_eqn;
Y3_safe_q[23]_reg_input = !AB1L831Q & Y3_safe_q[23]_lut_out;
Y3_safe_q[23] = DFFEA(Y3_safe_q[23]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X33_Y2_N7
--operation mode is arithmetic

Y3L621_cout_0 = !Y3L321 # !Y3_safe_q[23];
Y3L621 = CARRY(Y3L621_cout_0);

--Y3L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X33_Y2_N7
--operation mode is arithmetic

Y3L721_cout_1 = !Y3L421 # !Y3_safe_q[23];
Y3L721 = CARRY(Y3L721_cout_1);


--Y3_safe_q[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X33_Y2_N6
--operation mode is arithmetic

Y3_safe_q[22]_carry_eqn = (!Y3L34 & Y3L021) # (Y3L34 & Y3L121);
Y3_safe_q[22]_lut_out = Y3_safe_q[22] $ !Y3_safe_q[22]_carry_eqn;
Y3_safe_q[22]_reg_input = !AB1L831Q & Y3_safe_q[22]_lut_out;
Y3_safe_q[22] = DFFEA(Y3_safe_q[22]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X33_Y2_N6
--operation mode is arithmetic

Y3L321_cout_0 = Y3_safe_q[22] & !Y3L021;
Y3L321 = CARRY(Y3L321_cout_0);

--Y3L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X33_Y2_N6
--operation mode is arithmetic

Y3L421_cout_1 = Y3_safe_q[22] & !Y3L121;
Y3L421 = CARRY(Y3L421_cout_1);


--FB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~367 at LC_X32_Y2_N0
--operation mode is normal

FB1L44 = Y3_safe_q[23] # Y3_safe_q[22] # Y3_safe_q[24] # Y3_safe_q[25];


--Y3_safe_q[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X33_Y2_N5
--operation mode is arithmetic

Y3_safe_q[21]_carry_eqn = Y3L34;
Y3_safe_q[21]_lut_out = Y3_safe_q[21] $ Y3_safe_q[21]_carry_eqn;
Y3_safe_q[21]_reg_input = !AB1L831Q & Y3_safe_q[21]_lut_out;
Y3_safe_q[21] = DFFEA(Y3_safe_q[21]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X33_Y2_N5
--operation mode is arithmetic

Y3L021_cout_0 = !Y3L34 # !Y3_safe_q[21];
Y3L021 = CARRY(Y3L021_cout_0);

--Y3L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X33_Y2_N5
--operation mode is arithmetic

Y3L121_cout_1 = !Y3L34 # !Y3_safe_q[21];
Y3L121 = CARRY(Y3L121_cout_1);


--Y3_safe_q[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X33_Y2_N4
--operation mode is arithmetic

Y3_safe_q[20]_carry_eqn = (!Y3L33 & Y3L611) # (Y3L33 & Y3L711);
Y3_safe_q[20]_lut_out = Y3_safe_q[20] $ !Y3_safe_q[20]_carry_eqn;
Y3_safe_q[20]_reg_input = !AB1L831Q & Y3_safe_q[20]_lut_out;
Y3_safe_q[20] = DFFEA(Y3_safe_q[20]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X33_Y2_N4
--operation mode is arithmetic

Y3L34 = CARRY(Y3_safe_q[20] & !Y3L711);


--Y3_safe_q[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X33_Y2_N3
--operation mode is arithmetic

Y3_safe_q[19]_carry_eqn = (!Y3L33 & Y3L311) # (Y3L33 & Y3L411);
Y3_safe_q[19]_lut_out = Y3_safe_q[19] $ Y3_safe_q[19]_carry_eqn;
Y3_safe_q[19]_reg_input = !AB1L831Q & Y3_safe_q[19]_lut_out;
Y3_safe_q[19] = DFFEA(Y3_safe_q[19]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X33_Y2_N3
--operation mode is arithmetic

Y3L611_cout_0 = !Y3L311 # !Y3_safe_q[19];
Y3L611 = CARRY(Y3L611_cout_0);

--Y3L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X33_Y2_N3
--operation mode is arithmetic

Y3L711_cout_1 = !Y3L411 # !Y3_safe_q[19];
Y3L711 = CARRY(Y3L711_cout_1);


--Y3_safe_q[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X33_Y2_N2
--operation mode is arithmetic

Y3_safe_q[18]_carry_eqn = (!Y3L33 & Y3L011) # (Y3L33 & Y3L111);
Y3_safe_q[18]_lut_out = Y3_safe_q[18] $ !Y3_safe_q[18]_carry_eqn;
Y3_safe_q[18]_reg_input = !AB1L831Q & Y3_safe_q[18]_lut_out;
Y3_safe_q[18] = DFFEA(Y3_safe_q[18]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X33_Y2_N2
--operation mode is arithmetic

Y3L311_cout_0 = Y3_safe_q[18] & !Y3L011;
Y3L311 = CARRY(Y3L311_cout_0);

--Y3L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X33_Y2_N2
--operation mode is arithmetic

Y3L411_cout_1 = Y3_safe_q[18] & !Y3L111;
Y3L411 = CARRY(Y3L411_cout_1);


--FB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~368 at LC_X33_Y1_N7
--operation mode is normal

FB1L54 = Y3_safe_q[20] # Y3_safe_q[18] # Y3_safe_q[19] # Y3_safe_q[21];


--Y3_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X33_Y4_N8
--operation mode is arithmetic

Y3_safe_q[4]_carry_eqn = (!Y3L3 & Y3L47) # (Y3L3 & Y3L57);
Y3_safe_q[4]_lut_out = Y3_safe_q[4] $ !Y3_safe_q[4]_carry_eqn;
Y3_safe_q[4]_reg_input = !AB1L831Q & Y3_safe_q[4]_lut_out;
Y3_safe_q[4] = DFFEA(Y3_safe_q[4]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L77 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X33_Y4_N8
--operation mode is arithmetic

Y3L77_cout_0 = Y3_safe_q[4] & !Y3L47;
Y3L77 = CARRY(Y3L77_cout_0);

--Y3L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X33_Y4_N8
--operation mode is arithmetic

Y3L87_cout_1 = Y3_safe_q[4] & !Y3L57;
Y3L87 = CARRY(Y3L87_cout_1);


--Y3_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X33_Y4_N7
--operation mode is arithmetic

Y3_safe_q[3]_carry_eqn = (!Y3L3 & Y3L17) # (Y3L3 & Y3L27);
Y3_safe_q[3]_lut_out = Y3_safe_q[3] $ Y3_safe_q[3]_carry_eqn;
Y3_safe_q[3]_reg_input = !AB1L831Q & Y3_safe_q[3]_lut_out;
Y3_safe_q[3] = DFFEA(Y3_safe_q[3]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X33_Y4_N7
--operation mode is arithmetic

Y3L47_cout_0 = !Y3L17 # !Y3_safe_q[3];
Y3L47 = CARRY(Y3L47_cout_0);

--Y3L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X33_Y4_N7
--operation mode is arithmetic

Y3L57_cout_1 = !Y3L27 # !Y3_safe_q[3];
Y3L57 = CARRY(Y3L57_cout_1);


--Y3_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X33_Y4_N6
--operation mode is arithmetic

Y3_safe_q[2]_carry_eqn = (!Y3L3 & Y3L86) # (Y3L3 & Y3L96);
Y3_safe_q[2]_lut_out = Y3_safe_q[2] $ !Y3_safe_q[2]_carry_eqn;
Y3_safe_q[2]_reg_input = !AB1L831Q & Y3_safe_q[2]_lut_out;
Y3_safe_q[2] = DFFEA(Y3_safe_q[2]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X33_Y4_N6
--operation mode is arithmetic

Y3L17_cout_0 = Y3_safe_q[2] & !Y3L86;
Y3L17 = CARRY(Y3L17_cout_0);

--Y3L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X33_Y4_N6
--operation mode is arithmetic

Y3L27_cout_1 = Y3_safe_q[2] & !Y3L96;
Y3L27 = CARRY(Y3L27_cout_1);


--Y3_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X33_Y4_N5
--operation mode is arithmetic

Y3_safe_q[1]_carry_eqn = Y3L3;
Y3_safe_q[1]_lut_out = Y3_safe_q[1] $ Y3_safe_q[1]_carry_eqn;
Y3_safe_q[1]_reg_input = !AB1L831Q & Y3_safe_q[1]_lut_out;
Y3_safe_q[1] = DFFEA(Y3_safe_q[1]_reg_input, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_crc_ena, , );

--Y3L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X33_Y4_N5
--operation mode is arithmetic

Y3L86_cout_0 = !Y3L3 # !Y3_safe_q[1];
Y3L86 = CARRY(Y3L86_cout_0);

--Y3L96 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X33_Y4_N5
--operation mode is arithmetic

Y3L96_cout_1 = !Y3L3 # !Y3_safe_q[1];
Y3L96 = CARRY(Y3L96_cout_1);


--FB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~369 at LC_X33_Y4_N2
--operation mode is normal

FB1L64 = Y3_safe_q[3] # Y3_safe_q[2] # Y3_safe_q[1] # Y3_safe_q[4];


--FB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~370 at LC_X33_Y4_N1
--operation mode is normal

FB1L74 = Y3_safe_q[0] # FB1L44 # FB1L54 # FB1L64;


--FB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~371 at LC_X34_Y2_N5
--operation mode is normal

FB1L84 = FB1L74 # FB1L34 # FB1L83;


--AB1L641 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~2 at LC_X32_Y2_N6
--operation mode is normal

AB1L641 = L2_count[1] & L2_count[0] & AB1L051;


--AB1L681Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28 at LC_X33_Y9_N6
--operation mode is normal

AB1L681Q_lut_out = AB1L771 # AB1L941 & AB1L381Q;
AB1L681Q = DFFEA(AB1L681Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--VB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X6_Y16_N2
--operation mode is normal

VB1_state[11] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[10], VB1_state[14], VB1_state[11], VCC);


--VB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X6_Y16_N1
--operation mode is normal

VB1_state[10] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[9], VCC);


--VB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X6_Y18_N5
--operation mode is normal

VB1_state[6] = AMPP_FUNCTION(!A1L5, VB1_state[5], VB1_state[6], A1L7, VCC);


--K22_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[1] at LC_X32_Y5_N7
--operation mode is normal

K22_reg_o[1]_sload_eqn = HB1L2;
K22_reg_o[1] = DFFEA(K22_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--K22_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[2] at LC_X33_Y5_N3
--operation mode is normal

K22_reg_o[2]_lut_out = HB1L3;
K22_reg_o[2] = DFFEA(K22_reg_o[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--K22_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[3] at LC_X33_Y5_N6
--operation mode is normal

K22_reg_o[3]_sload_eqn = HB1L4;
K22_reg_o[3] = DFFEA(K22_reg_o[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--GB1_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[30] at LC_X34_Y7_N6
--operation mode is normal

GB1_reg[30]_lut_out = AB1L831Q & K12_reg_o[30] # !AB1L831Q & (AB1L341Q & K12_reg_o[30] # !AB1L341Q & GB1_reg[31]);
GB1_reg[30] = DFFEA(GB1_reg[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L131 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[30]~62 at LC_X35_Y13_N3
--operation mode is normal

AB1L131 = AB1L581Q & GB1_reg[30];


--QB1L871 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|next_state.wr~40 at LC_X40_Y19_N7
--operation mode is normal

QB1L871 = K31_reg_o[15] & !QB1L2Q & !K31_reg_o[13] & !K31_reg_o[14];


--GB1_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[29] at LC_X34_Y7_N4
--operation mode is normal

GB1_reg[29]_lut_out = AB1L831Q & K12_reg_o[29] # !AB1L831Q & (AB1L341Q & K12_reg_o[29] # !AB1L341Q & GB1_reg[30]);
GB1_reg[29] = DFFEA(GB1_reg[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[29]~61 at LC_X35_Y13_N6
--operation mode is normal

AB1L031 = GB1_reg[29] & AB1L581Q;


--GB1_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[28] at LC_X33_Y7_N0
--operation mode is normal

GB1_reg[28]_lut_out = AB1L831Q & K12_reg_o[28] # !AB1L831Q & (AB1L341Q & K12_reg_o[28] # !AB1L341Q & GB1_reg[29]);
GB1_reg[28] = DFFEA(GB1_reg[28]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[28]~60 at LC_X36_Y13_N5
--operation mode is normal

AB1L921 = AB1L581Q & GB1_reg[28];


--GB1_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[27] at LC_X33_Y7_N2
--operation mode is normal

GB1_reg[27]_lut_out = AB1L831Q & K12_reg_o[27] # !AB1L831Q & (AB1L341Q & K12_reg_o[27] # !AB1L341Q & GB1_reg[28]);
GB1_reg[27] = DFFEA(GB1_reg[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L821 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[27]~59 at LC_X35_Y13_N5
--operation mode is normal

AB1L821 = AB1L581Q & GB1_reg[27];


--GB1_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[26] at LC_X33_Y8_N6
--operation mode is normal

GB1_reg[26]_lut_out = AB1L831Q & K12_reg_o[26] # !AB1L831Q & (AB1L341Q & K12_reg_o[26] # !AB1L341Q & GB1_reg[27]);
GB1_reg[26] = DFFEA(GB1_reg[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]~58 at LC_X33_Y18_N8
--operation mode is normal

AB1L721 = AB1L581Q & GB1_reg[26];


--GB1_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[25] at LC_X33_Y8_N4
--operation mode is normal

GB1_reg[25]_lut_out = AB1L831Q & K12_reg_o[25] # !AB1L831Q & (AB1L341Q & K12_reg_o[25] # !AB1L341Q & GB1_reg[26]);
GB1_reg[25] = DFFEA(GB1_reg[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[25]~57 at LC_X33_Y17_N8
--operation mode is normal

AB1L621 = AB1L581Q & GB1_reg[25];


--AB1L521 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[24]~56 at LC_X33_Y17_N9
--operation mode is normal

AB1L521 = AB1L581Q & GB1_reg[24];


--AB1L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[23]~55 at LC_X36_Y14_N7
--operation mode is normal

AB1L421 = AB1L581Q & GB1_reg[23];


--AB1L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[22]~54 at LC_X40_Y19_N4
--operation mode is normal

AB1L321 = AB1L581Q & GB1_reg[22];


--AB1L221 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[21]~53 at LC_X36_Y13_N7
--operation mode is normal

AB1L221 = AB1L581Q & GB1_reg[21];


--AB1L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[20]~52 at LC_X36_Y14_N1
--operation mode is normal

AB1L121 = AB1L581Q & GB1_reg[20];


--AB1L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[19]~51 at LC_X39_Y17_N6
--operation mode is normal

AB1L021 = GB1_reg[19] & AB1L581Q;


--AB1L911 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]~50 at LC_X39_Y17_N4
--operation mode is normal

AB1L911 = GB1_reg[18] & AB1L581Q;


--AB1L811 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[17]~49 at LC_X36_Y14_N4
--operation mode is normal

AB1L811 = GB1_reg[17] & AB1L581Q;


--AB1L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[16]~48 at LC_X40_Y20_N4
--operation mode is normal

AB1L711 = AB1L581Q & GB1_reg[16];


--AB1L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[15]~47 at LC_X36_Y18_N8
--operation mode is normal

AB1L611 = AB1L581Q & GB1_reg[15];


--AB1L511 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[14]~46 at LC_X36_Y17_N8
--operation mode is normal

AB1L511 = AB1L581Q & GB1_reg[14];


--GB1_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[31] at LC_X34_Y7_N0
--operation mode is normal

GB1_reg[31]_lut_out = AB1L831Q & K12_reg_o[31] # !AB1L831Q & (AB1L341Q & K12_reg_o[31] # !AB1L341Q & GB1_reg[0]);
GB1_reg[31] = DFFEA(GB1_reg[31]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1_data_shreg_ena, , );


--AB1L231 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[31]~63 at LC_X34_Y13_N0
--operation mode is normal

AB1L231 = AB1L581Q & GB1_reg[31];


--PB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~7 at LC_X35_Y19_N7
--operation mode is arithmetic

PB1L11_carry_eqn = (!PB1L2 & PB1L9) # (PB1L2 & PB1L01);
PB1L11 = K72_reg_o[3] $ !PB1L11_carry_eqn;

--PB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~7COUT0 at LC_X35_Y19_N7
--operation mode is arithmetic

PB1L31_cout_0 = !K72_reg_o[3] & !PB1L9;
PB1L31 = CARRY(PB1L31_cout_0);

--PB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~7COUT1 at LC_X35_Y19_N7
--operation mode is arithmetic

PB1L41_cout_1 = !K72_reg_o[3] & !PB1L01;
PB1L41 = CARRY(PB1L41_cout_1);


--PB1L621 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~245 at LC_X34_Y19_N4
--operation mode is arithmetic

PB1L621 = CARRY(Y31_safe_q[2] & PB1L7 & !PB1L521 # !Y31_safe_q[2] & (PB1L7 # !PB1L521));


--K22_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[5] at LC_X33_Y5_N5
--operation mode is normal

K22_reg_o[5]_lut_out = HB1L6;
K22_reg_o[5] = DFFEA(K22_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--V1_ram_rom_data_reg[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] at LC_X14_Y21_N5
--operation mode is normal

V1_ram_rom_data_reg[8] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[9], U1_q_b[8], V1_ram_rom_data_reg[8], VCC, V1L9);


--K22_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[4] at LC_X30_Y5_N4
--operation mode is normal

K22_reg_o[4]_sload_eqn = HB1L5;
K22_reg_o[4] = DFFEA(K22_reg_o[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--SB1_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] at LC_X7_Y19_N5
--operation mode is normal

SB1_Q[4] = AMPP_FUNCTION(!A1L5, SB3_Q[0], SB2_Q[4], SB6_Q[4], !G1L2, G1L91);


--W2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X6_Y20_N4
--operation mode is normal

W2_WORD_SR[2] = AMPP_FUNCTION(!A1L5, W2L02, W2_WORD_SR[3], VB1_state[4], W2_word_counter[4], !W1_clear_signal, G1L4);


--W2L12 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|reduce_nor~23 at LC_X6_Y20_N0
--operation mode is normal

W2L12 = AMPP_FUNCTION(W2_word_counter[0], W2_word_counter[1], W2_word_counter[2]);

--W2_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3] at LC_X6_Y20_N0
--operation mode is normal

W2_word_counter[3] = AMPP_FUNCTION(!A1L5, W2L31, !W1_clear_signal, GND, W2L82);


--W2L1 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1 at LC_X7_Y20_N0
--operation mode is arithmetic

W2L1 = AMPP_FUNCTION(W2_word_counter[0]);

--W2L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1COUT0 at LC_X7_Y20_N0
--operation mode is arithmetic

W2L3 = AMPP_FUNCTION(W2_word_counter[0]);

--W2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1COUT1 at LC_X7_Y20_N0
--operation mode is arithmetic

W2L4 = AMPP_FUNCTION(W2_word_counter[0]);


--W2L82 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]~9 at LC_X6_Y18_N6
--operation mode is normal

W2L82 = AMPP_FUNCTION(VB1_state[4], VB1_state[3], G1_jtag_debug_mode_usr0);


--W2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2 at LC_X7_Y20_N1
--operation mode is arithmetic

W2L5 = AMPP_FUNCTION(W2_word_counter[1], W2L3, W2L4);

--W2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2COUT0 at LC_X7_Y20_N1
--operation mode is arithmetic

W2L7 = AMPP_FUNCTION(W2_word_counter[1], W2L3);

--W2L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2COUT1 at LC_X7_Y20_N1
--operation mode is arithmetic

W2L8 = AMPP_FUNCTION(W2_word_counter[1], W2L4);


--W2L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3 at LC_X7_Y20_N2
--operation mode is arithmetic

W2L9 = AMPP_FUNCTION(W2_word_counter[2], W2L7, W2L8);

--W2L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3COUT0 at LC_X7_Y20_N2
--operation mode is arithmetic

W2L11 = AMPP_FUNCTION(W2_word_counter[2], W2L7);

--W2L21 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3COUT1 at LC_X7_Y20_N2
--operation mode is arithmetic

W2L21 = AMPP_FUNCTION(W2_word_counter[2], W2L8);


--W2L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4 at LC_X7_Y20_N3
--operation mode is arithmetic

W2L31 = AMPP_FUNCTION(W2_word_counter[3], W2L11, W2L21);

--W2L51 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4COUT0 at LC_X7_Y20_N3
--operation mode is arithmetic

W2L51 = AMPP_FUNCTION(W2_word_counter[3], W2L11);

--W2L61 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4COUT1 at LC_X7_Y20_N3
--operation mode is arithmetic

W2L61 = AMPP_FUNCTION(W2_word_counter[3], W2L21);


--W2L71 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~5 at LC_X7_Y20_N4
--operation mode is normal

W2L71 = AMPP_FUNCTION(W2_word_counter[4], W2L51, W2L61);


--W1_WORD_SR[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at LC_X6_Y19_N9
--operation mode is normal

W1_WORD_SR[2] = AMPP_FUNCTION(!A1L5, W1L02, W1_word_counter[3], VB1_state[4], W1_WORD_SR[3], !W1_clear_signal, V1L8);


--W1_word_counter[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at LC_X5_Y19_N3
--operation mode is normal

W1_word_counter[0] = AMPP_FUNCTION(!A1L5, W1L1, W1L12, !W1_clear_signal, W1L82);


--W1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~378 at LC_X6_Y19_N6
--operation mode is normal

W1L91 = AMPP_FUNCTION(W1_word_counter[2], W1_word_counter[3], W1_word_counter[0], W1_word_counter[4]);


--W1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~5 at LC_X5_Y19_N9
--operation mode is normal

W1L71 = AMPP_FUNCTION(W1_word_counter[4], W1L51, W1L61);


--W1L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|reduce_nor~0 at LC_X5_Y19_N2
--operation mode is normal

W1L12 = AMPP_FUNCTION(W1_word_counter[0], W1L43, W1_word_counter[2]);

--W1_word_counter[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at LC_X5_Y19_N2
--operation mode is normal

W1_word_counter[3] = AMPP_FUNCTION(!A1L5, W1L31, !W1_clear_signal, GND, W1L82);


--W1L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 at LC_X6_Y19_N5
--operation mode is normal

W1L82 = AMPP_FUNCTION(VB1_state[4], VB1_state[3], G1_jtag_debug_mode_usr1, G1L62);


--W1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2 at LC_X5_Y19_N6
--operation mode is arithmetic

W1L5 = AMPP_FUNCTION(W1_word_counter[1], W1L3, W1L4);

--W1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2COUT0 at LC_X5_Y19_N6
--operation mode is arithmetic

W1L7 = AMPP_FUNCTION(W1_word_counter[1], W1L3);

--W1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2COUT1 at LC_X5_Y19_N6
--operation mode is arithmetic

W1L8 = AMPP_FUNCTION(W1_word_counter[1], W1L4);


--W1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3 at LC_X5_Y19_N7
--operation mode is arithmetic

W1L9 = AMPP_FUNCTION(W1_word_counter[2], W1L7, W1L8);

--W1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3COUT0 at LC_X5_Y19_N7
--operation mode is arithmetic

W1L11 = AMPP_FUNCTION(W1_word_counter[2], W1L7);

--W1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3COUT1 at LC_X5_Y19_N7
--operation mode is arithmetic

W1L21 = AMPP_FUNCTION(W1_word_counter[2], W1L8);


--L7_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[5] at LC_X21_Y26_N6
--operation mode is normal

L7_count[5]_lut_out = !BB1L901Q & !BB1L601Q & (L7_count[5] # L7L12);
L7_count[5] = DFFEA(L7_count[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L7_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[4] at LC_X21_Y27_N9
--operation mode is normal

L7_count[4]_lut_out = !L7_count[5] & !BB1L901Q & L7L71 & !BB1L601Q;
L7_count[4] = DFFEA(L7_count[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L7_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3] at LC_X21_Y27_N8
--operation mode is normal

L7_count[3]_lut_out = L7L31 & !BB1L601Q & !L7_count[5] & !BB1L901Q;
L7_count[3] = DFFEA(L7_count[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L7_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[2] at LC_X21_Y27_N7
--operation mode is normal

L7_count[2]_lut_out = !L7_count[5] & !BB1L901Q & L7L9 & !BB1L601Q;
L7_count[2] = DFFEA(L7_count[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L951 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~167 at LC_X21_Y27_N0
--operation mode is normal

BB1L951 = L7_count[5] # !L7_count[3] # !L7_count[4] # !L7_count[2];


--L7_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[1] at LC_X21_Y26_N9
--operation mode is normal

L7_count[1]_lut_out = !BB1L901Q & !BB1L601Q & !L7_count[5] & L7L5;
L7_count[1] = DFFEA(L7_count[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L7_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[0] at LC_X21_Y26_N5
--operation mode is normal

L7_count[0]_lut_out = !L7_count[5] & !BB1L601Q & !BB1L901Q & L7L1;
L7_count[0] = DFFEA(L7_count[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L941 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~0 at LC_X21_Y26_N7
--operation mode is normal

BB1L941 = BB1L951 # !L7_count[0] # !L7_count[1];


--BB1L361Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20 at LC_X30_Y24_N6
--operation mode is normal

BB1L361Q_lut_out = !BB1L761Q & (BB1L361Q # C1L6Q);
BB1L361Q = DFFEA(BB1L361Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L161 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.calc_crc~10 at LC_X30_Y24_N7
--operation mode is normal

BB1L161 = BB1L461Q & (!BB1L361Q & C1L6Q # !BB1L801Q) # !BB1L461Q & !BB1L361Q & C1L6Q;


--L8L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|LessThan~6 at LC_X29_Y27_N2
--operation mode is normal

L8L6 = !Y9_safe_q[1] # !Y9_safe_q[0];


--L8L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~170 at LC_X29_Y27_N5
--operation mode is normal

L8L5 = Y9_safe_q[13] & (!L8L4 # !L8L6) # !BB1L361Q;


--BB1L961 is dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_ena~1 at LC_X29_Y24_N4
--operation mode is normal

BB1L961 = !LB1L811Q & BB1L561Q # !BB1L361Q;


--GB5_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[5] at LC_X17_Y23_N6
--operation mode is normal

GB5_reg[5]_lut_out = KB1L3Q & GB5L12 & LB1L611Q # !KB1L3Q & GB5_reg[6];
GB5_reg[5] = DFFEA(GB5_reg[5]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~129 at LC_X17_Y25_N5
--operation mode is normal

GB5L81 = L9_count[0] & (L9_count[1] # MB1_q_b[11]) # !L9_count[0] & !L9_count[1] & MB1_q_b[3];


--GB5L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~130 at LC_X17_Y25_N9
--operation mode is normal

GB5L91 = GB5L81 & (MB1_q_b[27] # !L9_count[1]) # !GB5L81 & L9_count[1] & MB1_q_b[19];


--GB4_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[10] at LC_X27_Y25_N0
--operation mode is normal

GB4_reg[10]_lut_out = GB4L35 # GB4L25 # K51_reg_o[10] & GB4L43;
GB4_reg[10] = DFFEA(GB4_reg[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[22] at LC_X25_Y24_N2
--operation mode is normal

FB2_crc_reg[22]_lut_out = FB2_crc_reg[21] & !BB1L601Q;
FB2_crc_reg[22] = DFFEA(FB2_crc_reg[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L521 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[10]~681 at LC_X27_Y25_N8
--operation mode is normal

BB1L521 = BB1L261 & GB4_reg[10] # !BB1L261 & FB2_crc_reg[22] & FB2L84;


--GB4_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26] at LC_X29_Y25_N9
--operation mode is normal

GB4_reg[26]_lut_out = GB4L55 # GB4L45 # GB4L43 & K51_reg_o[26];
GB4_reg[26] = DFFEA(GB4_reg[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[6] at LC_X21_Y24_N2
--operation mode is normal

FB2_crc_reg[6]_lut_out = !BB1L601Q & (FB2_crc_reg[32] $ GB4_reg[0] $ FB2_crc_reg[5]);
FB2_crc_reg[6] = DFFEA(FB2_crc_reg[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L141 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[26]~682 at LC_X21_Y25_N8
--operation mode is normal

BB1L141 = BB1L261 & GB4_reg[26] # !BB1L261 & FB2_crc_reg[6] & FB2L84;


--GB4_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[18] at LC_X22_Y25_N2
--operation mode is normal

GB4_reg[18]_lut_out = GB4L75 # GB4L65 # GB4L43 & K51_reg_o[18];
GB4_reg[18] = DFFEA(GB4_reg[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[14] at LC_X22_Y26_N9
--operation mode is normal

FB2_crc_reg[14]_lut_out = FB2_crc_reg[13] & !BB1L601Q;
FB2_crc_reg[14] = DFFEA(FB2_crc_reg[14]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[18]~683 at LC_X22_Y25_N7
--operation mode is normal

BB1L331 = BB1L261 & GB4_reg[18] # !BB1L261 & FB2_crc_reg[14] & FB2L84;


--GB4_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[2] at LC_X28_Y25_N9
--operation mode is normal

GB4_reg[2]_lut_out = GB4L95 # GB4L85 # K51_reg_o[2] & GB4L43;
GB4_reg[2] = DFFEA(GB4_reg[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[30] at LC_X24_Y24_N8
--operation mode is normal

FB2_crc_reg[30]_lut_out = FB2_crc_reg[29] & !BB1L601Q;
FB2_crc_reg[30] = DFFEA(FB2_crc_reg[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[2]~684 at LC_X24_Y25_N0
--operation mode is normal

BB1L711 = BB1L261 & GB4_reg[2] # !BB1L261 & FB2_crc_reg[30] & FB2L84;


--GB4L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6024 at LC_X22_Y25_N5
--operation mode is normal

K61_reg_o[17]_qfbk = K61_reg_o[17];
GB4L44 = GB4L53 & (BB1L201 & K61_reg_o[17]_qfbk # !BB1L201 & DB2_q_b[17]);

--K61_reg_o[17] is dispatch:cmd0|reg:reply1|reg_o[17] at LC_X22_Y25_N5
--operation mode is normal

K61_reg_o[17]_sload_eqn = K41_reg_o[17];
K61_reg_o[17] = DFFEA(K61_reg_o[17]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6025 at LC_X22_Y24_N4
--operation mode is normal

GB4L54 = !BB1L901Q & GB4_reg[18] & !BB1L601Q;


--K51_reg_o[17] is dispatch:cmd0|reg:reply0|reg_o[17] at LC_X25_Y22_N2
--operation mode is normal

K51_reg_o[17]_lut_out = K31_reg_o[17];
K51_reg_o[17] = DFFEA(K51_reg_o[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6027 at LC_X29_Y25_N6
--operation mode is normal

K61_reg_o[25]_qfbk = K61_reg_o[25];
GB4L64 = GB4L53 & (BB1L201 & K61_reg_o[25]_qfbk # !BB1L201 & DB2_q_b[25]);

--K61_reg_o[25] is dispatch:cmd0|reg:reply1|reg_o[25] at LC_X29_Y25_N6
--operation mode is normal

K61_reg_o[25]_sload_eqn = K41_reg_o[25];
K61_reg_o[25] = DFFEA(K61_reg_o[25]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6028 at LC_X28_Y25_N6
--operation mode is normal

GB4L74 = !BB1L901Q & GB4_reg[26] & !BB1L601Q;


--K51_reg_o[25] is dispatch:cmd0|reg:reply0|reg_o[25] at LC_X31_Y23_N8
--operation mode is normal

K51_reg_o[25]_sload_eqn = K31_reg_o[25];
K51_reg_o[25] = DFFEA(K51_reg_o[25]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6030 at LC_X31_Y25_N8
--operation mode is normal

K61_reg_o[9]_qfbk = K61_reg_o[9];
GB4L84 = GB4L53 & (BB1L201 & K61_reg_o[9]_qfbk # !BB1L201 & DB2_q_b[9]);

--K61_reg_o[9] is dispatch:cmd0|reg:reply1|reg_o[9] at LC_X31_Y25_N8
--operation mode is normal

K61_reg_o[9]_sload_eqn = K41_reg_o[9];
K61_reg_o[9] = DFFEA(K61_reg_o[9]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6031 at LC_X27_Y25_N9
--operation mode is normal

GB4L94 = GB4_reg[10] & !BB1L901Q & !BB1L601Q;


--K51_reg_o[9] is dispatch:cmd0|reg:reply0|reg_o[9] at LC_X28_Y23_N0
--operation mode is normal

K51_reg_o[9]_lut_out = K31_reg_o[9] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[9] = DFFEA(K51_reg_o[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6033 at LC_X28_Y25_N3
--operation mode is normal

K61_reg_o[1]_qfbk = K61_reg_o[1];
GB4L05 = GB4L53 & (BB1L201 & K61_reg_o[1]_qfbk # !BB1L201 & DB2_q_b[1]);

--K61_reg_o[1] is dispatch:cmd0|reg:reply1|reg_o[1] at LC_X28_Y25_N3
--operation mode is normal

K61_reg_o[1]_sload_eqn = K41_reg_o[1];
K61_reg_o[1] = DFFEA(K61_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6034 at LC_X28_Y25_N5
--operation mode is normal

GB4L15 = !BB1L601Q & !BB1L901Q & GB4_reg[2];


--K51_reg_o[1] is dispatch:cmd0|reg:reply0|reg_o[1] at LC_X28_Y24_N4
--operation mode is normal

K51_reg_o[1]_lut_out = K31_reg_o[1] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[1] = DFFEA(K51_reg_o[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--CB1_reply_buf_wren_o is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_wren_o at LC_X41_Y24_N3
--operation mode is normal

CB1_reply_buf_wren_o = !K31_reg_o[13] & !K31_reg_o[14] & CB1L39Q & !K31_reg_o[15];


--K23_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[16] at LC_X33_Y21_N7
--operation mode is normal

K23_reg_o[16]_sload_eqn = CB1L57;
K23_reg_o[16] = DFFEA(K23_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L48 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4675 at LC_X33_Y21_N9
--operation mode is normal

K82_reg_o[16]_qfbk = K82_reg_o[16];
QB1L48 = A1L282 & (CB1L4 & K82_reg_o[16]_qfbk # !CB1L4 & K23_reg_o[16]);

--K82_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[16] at LC_X33_Y21_N9
--operation mode is normal

K82_reg_o[16]_sload_eqn = CB1L57;
K82_reg_o[16] = DFFEA(K82_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L58 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4676 at LC_X35_Y23_N0
--operation mode is normal

K72_reg_o[16]_qfbk = K72_reg_o[16];
QB1L58 = K13_reg_o[16] & (A1L572 # A1L472 & K72_reg_o[16]_qfbk) # !K13_reg_o[16] & A1L472 & K72_reg_o[16]_qfbk;

--K72_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[16] at LC_X35_Y23_N0
--operation mode is normal

K72_reg_o[16]_sload_eqn = CB1L57;
K72_reg_o[16] = DFFEA(K72_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--A1L672 is reduce_nor~40 at LC_X39_Y24_N4
--operation mode is normal

A1L672 = A1L182 & CB1L3 & CB1L2 & CB1L4;


--A1L372 is reduce_nor~35 at LC_X39_Y24_N8
--operation mode is normal

A1L372 = A1L182 & CB1L3 & !CB1L2 & !CB1L4;


--QB1L68 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4677 at LC_X35_Y24_N5
--operation mode is normal

K33_reg_o[16]_qfbk = K33_reg_o[16];
QB1L68 = K92_reg_o[16] & (A1L672 # A1L372 & K33_reg_o[16]_qfbk) # !K92_reg_o[16] & A1L372 & K33_reg_o[16]_qfbk;

--K33_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[16] at LC_X35_Y24_N5
--operation mode is normal

K33_reg_o[16]_sload_eqn = CB1L57;
K33_reg_o[16] = DFFEA(K33_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K43_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16] at LC_X34_Y23_N3
--operation mode is normal

K43_reg_o[16]_lut_out = CB1L57;
K43_reg_o[16] = DFFEA(K43_reg_o[16]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L78 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4678 at LC_X34_Y23_N9
--operation mode is normal

K03_reg_o[16]_qfbk = K03_reg_o[16];
QB1L78 = K43_reg_o[16] & (A1L772 # A1L872 & K03_reg_o[16]_qfbk) # !K43_reg_o[16] & A1L872 & K03_reg_o[16]_qfbk;

--K03_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[16] at LC_X34_Y23_N9
--operation mode is normal

K03_reg_o[16]_sload_eqn = CB1L57;
K03_reg_o[16] = DFFEA(K03_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L88 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4679 at LC_X34_Y23_N1
--operation mode is normal

QB1L88 = QB1L48 # QB1L78 # QB1L58 # QB1L68;


--S4_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16] at M4K_X37_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[16] = S4_q_b[16]_PORT_B_data_out[0];

--S4_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[7] = S4_q_b[16]_PORT_B_data_out[31];

--S4_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[15] = S4_q_b[16]_PORT_B_data_out[30];

--S4_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[31] = S4_q_b[16]_PORT_B_data_out[29];

--S4_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[23] = S4_q_b[16]_PORT_B_data_out[28];

--S4_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[6] = S4_q_b[16]_PORT_B_data_out[27];

--S4_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[22] = S4_q_b[16]_PORT_B_data_out[26];

--S4_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[30] = S4_q_b[16]_PORT_B_data_out[25];

--S4_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[14] = S4_q_b[16]_PORT_B_data_out[24];

--S4_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[5] = S4_q_b[16]_PORT_B_data_out[23];

--S4_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[13] = S4_q_b[16]_PORT_B_data_out[22];

--S4_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[29] = S4_q_b[16]_PORT_B_data_out[21];

--S4_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[21] = S4_q_b[16]_PORT_B_data_out[20];

--S4_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[4] = S4_q_b[16]_PORT_B_data_out[19];

--S4_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[20] = S4_q_b[16]_PORT_B_data_out[18];

--S4_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[28] = S4_q_b[16]_PORT_B_data_out[17];

--S4_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[12] = S4_q_b[16]_PORT_B_data_out[16];

--S4_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[3] = S4_q_b[16]_PORT_B_data_out[15];

--S4_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[11] = S4_q_b[16]_PORT_B_data_out[14];

--S4_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[27] = S4_q_b[16]_PORT_B_data_out[13];

--S4_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[19] = S4_q_b[16]_PORT_B_data_out[12];

--S4_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[2] = S4_q_b[16]_PORT_B_data_out[11];

--S4_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[18] = S4_q_b[16]_PORT_B_data_out[10];

--S4_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[26] = S4_q_b[16]_PORT_B_data_out[9];

--S4_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[10] = S4_q_b[16]_PORT_B_data_out[8];

--S4_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[1] = S4_q_b[16]_PORT_B_data_out[7];

--S4_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[9] = S4_q_b[16]_PORT_B_data_out[6];

--S4_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[25] = S4_q_b[16]_PORT_B_data_out[5];

--S4_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[17] = S4_q_b[16]_PORT_B_data_out[4];

--S4_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[0] = S4_q_b[16]_PORT_B_data_out[3];

--S4_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[8] = S4_q_b[16]_PORT_B_data_out[2];

--S4_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24] at M4K_X37_Y22
S4_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[24] = S4_q_b[16]_PORT_B_data_out[1];


--S2_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16] at M4K_X37_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[16] = S2_q_b[16]_PORT_B_data_out[0];

--S2_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[7] = S2_q_b[16]_PORT_B_data_out[31];

--S2_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[15] = S2_q_b[16]_PORT_B_data_out[30];

--S2_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[31] = S2_q_b[16]_PORT_B_data_out[29];

--S2_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[23] = S2_q_b[16]_PORT_B_data_out[28];

--S2_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[6] = S2_q_b[16]_PORT_B_data_out[27];

--S2_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[22] = S2_q_b[16]_PORT_B_data_out[26];

--S2_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[30] = S2_q_b[16]_PORT_B_data_out[25];

--S2_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[14] = S2_q_b[16]_PORT_B_data_out[24];

--S2_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[5] = S2_q_b[16]_PORT_B_data_out[23];

--S2_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[13] = S2_q_b[16]_PORT_B_data_out[22];

--S2_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[29] = S2_q_b[16]_PORT_B_data_out[21];

--S2_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[21] = S2_q_b[16]_PORT_B_data_out[20];

--S2_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[4] = S2_q_b[16]_PORT_B_data_out[19];

--S2_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[20] = S2_q_b[16]_PORT_B_data_out[18];

--S2_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[28] = S2_q_b[16]_PORT_B_data_out[17];

--S2_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[12] = S2_q_b[16]_PORT_B_data_out[16];

--S2_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[3] = S2_q_b[16]_PORT_B_data_out[15];

--S2_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[11] = S2_q_b[16]_PORT_B_data_out[14];

--S2_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[27] = S2_q_b[16]_PORT_B_data_out[13];

--S2_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[19] = S2_q_b[16]_PORT_B_data_out[12];

--S2_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[2] = S2_q_b[16]_PORT_B_data_out[11];

--S2_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[18] = S2_q_b[16]_PORT_B_data_out[10];

--S2_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[26] = S2_q_b[16]_PORT_B_data_out[9];

--S2_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[10] = S2_q_b[16]_PORT_B_data_out[8];

--S2_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[1] = S2_q_b[16]_PORT_B_data_out[7];

--S2_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[9] = S2_q_b[16]_PORT_B_data_out[6];

--S2_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[25] = S2_q_b[16]_PORT_B_data_out[5];

--S2_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[17] = S2_q_b[16]_PORT_B_data_out[4];

--S2_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[0] = S2_q_b[16]_PORT_B_data_out[3];

--S2_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[8] = S2_q_b[16]_PORT_B_data_out[2];

--S2_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24] at M4K_X37_Y23
S2_q_b[16]_PORT_A_data_in = BUS(CB1L57, CB1L38, CB1L76, CB1L95, CB1L67, CB1L48, CB1L86, CB1L06, CB1L96, CB1L58, CB1L77, CB1L16, CB1L87, CB1L68, CB1L07, CB1L26, CB1L17, CB1L78, CB1L97, CB1L36, CB1L08, CB1L88, CB1L27, CB1L46, CB1L37, CB1L98, CB1L18, CB1L56, CB1L28, CB1L09, CB1L47, CB1L66);
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L712, CB1L812, CB1L912, CB1L022, CB1L122, CB1L222);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = GLOBAL(RB1__clk1);
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[24] = S2_q_b[16]_PORT_B_data_out[1];


--CB1L851 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10507 at LC_X39_Y23_N6
--operation mode is normal

CB1L851 = A1L272 & (S4_q_b[16] # S2_q_b[16] & A1L972) # !A1L272 & S2_q_b[16] & A1L972;


--CB1L951 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10508 at LC_X36_Y23_N8
--operation mode is normal

K21_reg_o[16]_qfbk = K21_reg_o[16];
CB1L951 = CB1L851 # A1L382 & K21_reg_o[16]_qfbk;

--K21_reg_o[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[16] at LC_X36_Y23_N8
--operation mode is normal

K21_reg_o[16]_sload_eqn = CB1L57;
K21_reg_o[16] = DFFEA(K21_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--CB1L061 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10509 at LC_X40_Y20_N5
--operation mode is normal

CB1L061 = !K31_reg_o[14] & !K31_reg_o[13] & !K31_reg_o[15] & J1L8;


--CB1L89 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~4 at LC_X40_Y19_N5
--operation mode is normal

CB1L89 = K31_reg_o[13] # K31_reg_o[15] # K31_reg_o[14];


--CB1L161 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10510 at LC_X41_Y22_N4
--operation mode is normal

CB1L161 = CB1L6 & A1L782 & CB1L7 & !CB1L89;


--CB1L261 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10511 at LC_X36_Y23_N9
--operation mode is normal

CB1L261 = CB1L061 & (CB1L951 # CB1L161 & QB1L88) # !CB1L061 & CB1L161 & QB1L88;


--CB1L101 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[0]~6 at LC_X32_Y22_N8
--operation mode is normal

CB1L101 = Y01_safe_q[0] & !K31_reg_o[13] & !K31_reg_o[15] & !K31_reg_o[14];


--CB1L201 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[1]~7 at LC_X31_Y23_N2
--operation mode is normal

CB1L201 = !K31_reg_o[14] & !K31_reg_o[15] & !K31_reg_o[13] & Y01_safe_q[1];


--CB1L301 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[2]~8 at LC_X32_Y22_N7
--operation mode is normal

CB1L301 = !K31_reg_o[14] & !K31_reg_o[13] & !K31_reg_o[15] & Y01_safe_q[2];


--CB1L401 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[3]~9 at LC_X32_Y22_N9
--operation mode is normal

CB1L401 = Y01_safe_q[3] & !K31_reg_o[13] & !K31_reg_o[15] & !K31_reg_o[14];


--CB1L501 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[4]~10 at LC_X31_Y22_N9
--operation mode is normal

CB1L501 = Y01_safe_q[4] & !K31_reg_o[13] & !K31_reg_o[15] & !K31_reg_o[14];


--CB1L601 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]~11 at LC_X32_Y22_N2
--operation mode is normal

CB1L601 = Y01_safe_q[5] & !K31_reg_o[13] & !K31_reg_o[15] & !K31_reg_o[14];


--BB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~11 at LC_X30_Y27_N1
--operation mode is normal

BB1L1 = Y9_safe_q[1] $ Y9_safe_q[0];


--BB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~16 at LC_X29_Y27_N4
--operation mode is normal

BB1L2 = Y9_safe_q[2] $ (!Y9_safe_q[0] # !Y9_safe_q[1]);


--BB1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~21 at LC_X29_Y27_N1
--operation mode is normal

BB1L4 = Y9_safe_q[3] $ (!Y9_safe_q[2] & (!Y9_safe_q[0] # !Y9_safe_q[1]));


--BB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~17 at LC_X28_Y27_N0
--operation mode is normal

BB1L3 = Y9_safe_q[2] # Y9_safe_q[0] & Y9_safe_q[1];


--BB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~26 at LC_X28_Y27_N2
--operation mode is normal

BB1L5 = Y9_safe_q[4] $ (!BB1L3 & !Y9_safe_q[3]);


--BB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~31 at LC_X28_Y27_N1
--operation mode is normal

BB1L6 = Y9_safe_q[5] $ (!Y9_safe_q[3] & !Y9_safe_q[4] & !BB1L3);


--K31_reg_o[16] is dispatch:cmd0|reg:cmd0|reg_o[16] at LC_X31_Y22_N6
--operation mode is normal

K31_reg_o[16]_lut_out = AB1L781Q & K91_reg_o[16];
K31_reg_o[16] = DFFEA(K31_reg_o[16]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K51_reg_o[2] is dispatch:cmd0|reg:reply0|reg_o[2] at LC_X28_Y24_N2
--operation mode is normal

K51_reg_o[2]_lut_out = K31_reg_o[2] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[2] = DFFEA(K51_reg_o[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[7] is dispatch:cmd0|reg:reply0|reg_o[7] at LC_X27_Y21_N9
--operation mode is normal

K51_reg_o[7]_lut_out = K31_reg_o[7] & (K31_reg_o[13] # K31_reg_o[14] # !K31_reg_o[15]);
K51_reg_o[7] = DFFEA(K51_reg_o[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[6] is dispatch:cmd0|reg:reply0|reg_o[6] at LC_X27_Y23_N2
--operation mode is normal

K51_reg_o[6]_lut_out = K31_reg_o[6] & (K31_reg_o[13] # K31_reg_o[14] # !K31_reg_o[15]);
K51_reg_o[6] = DFFEA(K51_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[4] is dispatch:cmd0|reg:reply0|reg_o[4] at LC_X28_Y23_N6
--operation mode is normal

K51_reg_o[4]_lut_out = K31_reg_o[4] & (K31_reg_o[13] # K31_reg_o[14] # !K31_reg_o[15]);
K51_reg_o[4] = DFFEA(K51_reg_o[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[3] is dispatch:cmd0|reg:reply0|reg_o[3] at LC_X28_Y23_N4
--operation mode is normal

K51_reg_o[3]_lut_out = K31_reg_o[3] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[3] = DFFEA(K51_reg_o[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[12] is dispatch:cmd0|reg:reply0|reg_o[12] at LC_X28_Y23_N8
--operation mode is normal

K51_reg_o[12]_lut_out = K31_reg_o[12] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[12] = DFFEA(K51_reg_o[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[5] is dispatch:cmd0|reg:reply0|reg_o[5] at LC_X28_Y23_N7
--operation mode is normal

K51_reg_o[5]_lut_out = K31_reg_o[5] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[5] = DFFEA(K51_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[10] is dispatch:cmd0|reg:reply0|reg_o[10] at LC_X28_Y23_N5
--operation mode is normal

K51_reg_o[10]_lut_out = K31_reg_o[10] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[10] = DFFEA(K51_reg_o[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[11] is dispatch:cmd0|reg:reply0|reg_o[11] at LC_X28_Y23_N2
--operation mode is normal

K51_reg_o[11]_lut_out = K31_reg_o[11] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[11] = DFFEA(K51_reg_o[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K41_reg_o[24] is dispatch:cmd0|reg:cmd1|reg_o[24] at LC_X31_Y23_N4
--operation mode is normal

K41_reg_o[24]_lut_out = K02_reg_o[24] & AB1L781Q;
K41_reg_o[24] = DFFEA(K41_reg_o[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L481 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~10512 at LC_X39_Y23_N2
--operation mode is normal

CB1L481 = S2_q_b[24] & (A1L972 # A1L272 & S4_q_b[24]) # !S2_q_b[24] & A1L272 & S4_q_b[24];


--CB1L581 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~10513 at LC_X39_Y23_N3
--operation mode is normal

K21_reg_o[24]_qfbk = K21_reg_o[24];
CB1L581 = CB1L481 # A1L382 & K21_reg_o[24]_qfbk;

--K21_reg_o[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[24] at LC_X39_Y23_N3
--operation mode is normal

K21_reg_o[24]_sload_eqn = CB1L38;
K21_reg_o[24] = DFFEA(K21_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[24] at LC_X35_Y21_N3
--operation mode is normal

K23_reg_o[24]_sload_eqn = CB1L38;
K23_reg_o[24] = DFFEA(K23_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L421 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4680 at LC_X35_Y21_N7
--operation mode is normal

K82_reg_o[24]_qfbk = K82_reg_o[24];
QB1L421 = A1L282 & (CB1L4 & K82_reg_o[24]_qfbk # !CB1L4 & K23_reg_o[24]);

--K82_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[24] at LC_X35_Y21_N7
--operation mode is normal

K82_reg_o[24]_sload_eqn = CB1L38;
K82_reg_o[24] = DFFEA(K82_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L521 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4681 at LC_X39_Y22_N4
--operation mode is normal

K72_reg_o[24]_qfbk = K72_reg_o[24];
QB1L521 = A1L572 & (K13_reg_o[24] # K72_reg_o[24]_qfbk & A1L472) # !A1L572 & K72_reg_o[24]_qfbk & A1L472;

--K72_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[24] at LC_X39_Y22_N4
--operation mode is normal

K72_reg_o[24]_sload_eqn = CB1L38;
K72_reg_o[24] = DFFEA(K72_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--K92_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[24] at LC_X40_Y25_N7
--operation mode is normal

K92_reg_o[24]_lut_out = CB1L38;
K92_reg_o[24] = DFFEA(K92_reg_o[24]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L621 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4682 at LC_X40_Y24_N9
--operation mode is normal

K33_reg_o[24]_qfbk = K33_reg_o[24];
QB1L621 = K92_reg_o[24] & (A1L672 # K33_reg_o[24]_qfbk & A1L372) # !K92_reg_o[24] & K33_reg_o[24]_qfbk & A1L372;

--K33_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[24] at LC_X40_Y24_N9
--operation mode is normal

K33_reg_o[24]_sload_eqn = CB1L38;
K33_reg_o[24] = DFFEA(K33_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[24] at LC_X32_Y23_N1
--operation mode is normal

K03_reg_o[24]_sload_eqn = CB1L38;
K03_reg_o[24] = DFFEA(K03_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L721 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4683 at LC_X33_Y24_N6
--operation mode is normal

K43_reg_o[24]_qfbk = K43_reg_o[24];
QB1L721 = A1L872 & (K03_reg_o[24] # K43_reg_o[24]_qfbk & A1L772) # !A1L872 & K43_reg_o[24]_qfbk & A1L772;

--K43_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24] at LC_X33_Y24_N6
--operation mode is normal

K43_reg_o[24]_sload_eqn = CB1L38;
K43_reg_o[24] = DFFEA(K43_reg_o[24]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L821 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4684 at LC_X39_Y23_N1
--operation mode is normal

QB1L821 = QB1L621 # QB1L421 # QB1L521 # QB1L721;


--CB1L681 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~10514 at LC_X39_Y23_N4
--operation mode is normal

CB1L681 = CB1L061 & (CB1L581 # QB1L821 & CB1L161) # !CB1L061 & QB1L821 & CB1L161;


--K31_reg_o[24] is dispatch:cmd0|reg:cmd0|reg_o[24] at LC_X31_Y21_N4
--operation mode is normal

K31_reg_o[24]_lut_out = K91_reg_o[24] & AB1L781Q;
K31_reg_o[24] = DFFEA(K31_reg_o[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[8] is dispatch:cmd0|reg:cmd1|reg_o[8] at LC_X30_Y23_N4
--operation mode is normal

K41_reg_o[8]_lut_out = K02_reg_o[8] & AB1L781Q;
K41_reg_o[8] = DFFEA(K41_reg_o[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L431 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~10515 at LC_X34_Y22_N1
--operation mode is normal

CB1L431 = A1L972 & (S2_q_b[8] # A1L272 & S4_q_b[8]) # !A1L972 & A1L272 & S4_q_b[8];


--CB1L531 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~10516 at LC_X35_Y22_N1
--operation mode is normal

K21_reg_o[8]_qfbk = K21_reg_o[8];
CB1L531 = CB1L431 # A1L382 & K21_reg_o[8]_qfbk;

--K21_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[8] at LC_X35_Y22_N1
--operation mode is normal

K21_reg_o[8]_sload_eqn = CB1L76;
K21_reg_o[8] = DFFEA(K21_reg_o[8]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[8] at LC_X33_Y21_N4
--operation mode is normal

K23_reg_o[8]_lut_out = CB1L76;
K23_reg_o[8] = DFFEA(K23_reg_o[8]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L44 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4685 at LC_X33_Y21_N8
--operation mode is normal

K82_reg_o[8]_qfbk = K82_reg_o[8];
QB1L44 = A1L282 & (CB1L4 & K82_reg_o[8]_qfbk # !CB1L4 & K23_reg_o[8]);

--K82_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8] at LC_X33_Y21_N8
--operation mode is normal

K82_reg_o[8]_sload_eqn = CB1L76;
K82_reg_o[8] = DFFEA(K82_reg_o[8]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L54 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4686 at LC_X36_Y19_N1
--operation mode is normal

K72_reg_o[8]_qfbk = K72_reg_o[8];
QB1L54 = K13_reg_o[8] & (A1L572 # A1L472 & K72_reg_o[8]_qfbk) # !K13_reg_o[8] & A1L472 & K72_reg_o[8]_qfbk;

--K72_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[8] at LC_X36_Y19_N1
--operation mode is normal

K72_reg_o[8]_sload_eqn = CB1L76;
K72_reg_o[8] = DFFEA(K72_reg_o[8]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--K92_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[8] at LC_X40_Y25_N1
--operation mode is normal

K92_reg_o[8]_lut_out = CB1L76;
K92_reg_o[8] = DFFEA(K92_reg_o[8]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L64 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4687 at LC_X36_Y24_N6
--operation mode is normal

K33_reg_o[8]_qfbk = K33_reg_o[8];
QB1L64 = K92_reg_o[8] & (A1L672 # K33_reg_o[8]_qfbk & A1L372) # !K92_reg_o[8] & K33_reg_o[8]_qfbk & A1L372;

--K33_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8] at LC_X36_Y24_N6
--operation mode is normal

K33_reg_o[8]_sload_eqn = CB1L76;
K33_reg_o[8] = DFFEA(K33_reg_o[8]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[8] at LC_X32_Y24_N6
--operation mode is normal

K03_reg_o[8]_sload_eqn = CB1L76;
K03_reg_o[8] = DFFEA(K03_reg_o[8]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L74 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4688 at LC_X33_Y24_N5
--operation mode is normal

K43_reg_o[8]_qfbk = K43_reg_o[8];
QB1L74 = A1L772 & (K43_reg_o[8]_qfbk # K03_reg_o[8] & A1L872) # !A1L772 & K03_reg_o[8] & A1L872;

--K43_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8] at LC_X33_Y24_N5
--operation mode is normal

K43_reg_o[8]_sload_eqn = CB1L76;
K43_reg_o[8] = DFFEA(K43_reg_o[8]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L84 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4689 at LC_X36_Y22_N5
--operation mode is normal

QB1L84 = QB1L74 # QB1L64 # QB1L44 # QB1L54;


--CB1L631 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~10517 at LC_X36_Y22_N6
--operation mode is normal

CB1L631 = CB1L061 & (CB1L531 # CB1L161 & QB1L84) # !CB1L061 & CB1L161 & QB1L84;


--K41_reg_o[0] is dispatch:cmd0|reg:cmd1|reg_o[0] at LC_X31_Y22_N2
--operation mode is normal

K41_reg_o[0]_lut_out = AB1L781Q & K02_reg_o[0];
K41_reg_o[0] = DFFEA(K41_reg_o[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L701 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10518 at LC_X39_Y19_N0
--operation mode is normal

CB1L701 = A1L972 & (S2_q_b[0] # A1L272 & S4_q_b[0]) # !A1L972 & A1L272 & S4_q_b[0];


--CB1L801 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10519 at LC_X39_Y19_N1
--operation mode is normal

K21_reg_o[0]_qfbk = K21_reg_o[0];
CB1L801 = CB1L061 & (CB1L701 # A1L382 & K21_reg_o[0]_qfbk);

--K21_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[0] at LC_X39_Y19_N1
--operation mode is normal

K21_reg_o[0]_sload_eqn = CB1L95;
K21_reg_o[0] = DFFEA(K21_reg_o[0]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--E1L11Q is leds:leds_slave|pres_state~22 at LC_X41_Y19_N9
--operation mode is normal

E1L11Q_lut_out = !E1L9Q & E1L61 & (!CB1L39Q # !CB1L79);
E1L11Q = DFFEA(E1L11Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--CB1L901 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10520 at LC_X40_Y19_N8
--operation mode is normal

CB1L901 = E1L11Q & !CB1L89 & E1_led_data[0] & E1L61;


--K23_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[0] at LC_X34_Y21_N4
--operation mode is normal

K23_reg_o[0]_lut_out = CB1L95;
K23_reg_o[0] = DFFEA(K23_reg_o[0]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L4 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4690 at LC_X35_Y21_N9
--operation mode is normal

K82_reg_o[0]_qfbk = K82_reg_o[0];
QB1L4 = A1L282 & (CB1L4 & K82_reg_o[0]_qfbk # !CB1L4 & K23_reg_o[0]);

--K82_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0] at LC_X35_Y21_N9
--operation mode is normal

K82_reg_o[0]_sload_eqn = CB1L95;
K82_reg_o[0] = DFFEA(K82_reg_o[0]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L5 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4691 at LC_X36_Y19_N2
--operation mode is normal

K72_reg_o[0]_qfbk = K72_reg_o[0];
QB1L5 = K13_reg_o[0] & (A1L572 # A1L472 & K72_reg_o[0]_qfbk) # !K13_reg_o[0] & A1L472 & K72_reg_o[0]_qfbk;

--K72_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0] at LC_X36_Y19_N2
--operation mode is normal

K72_reg_o[0]_sload_eqn = CB1L95;
K72_reg_o[0] = DFFEA(K72_reg_o[0]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--K92_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[0] at LC_X40_Y25_N9
--operation mode is normal

K92_reg_o[0]_sload_eqn = CB1L95;
K92_reg_o[0] = DFFEA(K92_reg_o[0]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L6 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4692 at LC_X40_Y24_N0
--operation mode is normal

K33_reg_o[0]_qfbk = K33_reg_o[0];
QB1L6 = K92_reg_o[0] & (A1L672 # K33_reg_o[0]_qfbk & A1L372) # !K92_reg_o[0] & K33_reg_o[0]_qfbk & A1L372;

--K33_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[0] at LC_X40_Y24_N0
--operation mode is normal

K33_reg_o[0]_sload_eqn = CB1L95;
K33_reg_o[0] = DFFEA(K33_reg_o[0]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[0] at LC_X32_Y24_N5
--operation mode is normal

K03_reg_o[0]_lut_out = CB1L95;
K03_reg_o[0] = DFFEA(K03_reg_o[0]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L7 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4693 at LC_X33_Y24_N9
--operation mode is normal

K43_reg_o[0]_qfbk = K43_reg_o[0];
QB1L7 = K03_reg_o[0] & (A1L872 # K43_reg_o[0]_qfbk & A1L772) # !K03_reg_o[0] & K43_reg_o[0]_qfbk & A1L772;

--K43_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[0] at LC_X33_Y24_N9
--operation mode is normal

K43_reg_o[0]_sload_eqn = CB1L95;
K43_reg_o[0] = DFFEA(K43_reg_o[0]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L8 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4694 at LC_X39_Y19_N3
--operation mode is normal

QB1L8 = QB1L4 # QB1L6 # QB1L7 # QB1L5;


--CB1L011 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10521 at LC_X39_Y19_N4
--operation mode is normal

CB1L011 = CB1L901 # CB1L801 # CB1L161 & QB1L8;


--K32_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[5] at LC_X32_Y4_N4
--operation mode is normal

K32_reg_o[5]_sload_eqn = HB1L6;
K32_reg_o[5] = DFFEA(K32_reg_o[5]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K12_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[14] at LC_X32_Y6_N6
--operation mode is normal

K12_reg_o[14]_sload_eqn = K32_reg_o[6];
K12_reg_o[14] = DFFEA(K12_reg_o[14]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K32_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[4] at LC_X30_Y6_N2
--operation mode is normal

K32_reg_o[4]_sload_eqn = HB1L5;
K32_reg_o[4] = DFFEA(K32_reg_o[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K32_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[3] at LC_X32_Y6_N2
--operation mode is normal

K32_reg_o[3]_lut_out = HB1L4;
K32_reg_o[3] = DFFEA(K32_reg_o[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K32_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[2] at LC_X32_Y4_N8
--operation mode is normal

K32_reg_o[2]_sload_eqn = HB1L3;
K32_reg_o[2] = DFFEA(K32_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K32_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[1] at LC_X30_Y6_N5
--operation mode is normal

K32_reg_o[1]_sload_eqn = HB1L2;
K32_reg_o[1] = DFFEA(K32_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K32_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[0] at LC_X32_Y6_N1
--operation mode is normal

K32_reg_o[0]_sload_eqn = HB1L1;
K32_reg_o[0] = DFFEA(K32_reg_o[0]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K22_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[7] at LC_X33_Y5_N1
--operation mode is normal

K22_reg_o[7]_sload_eqn = HB1L8;
K22_reg_o[7] = DFFEA(K22_reg_o[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--K22_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[6] at LC_X33_Y5_N2
--operation mode is normal

K22_reg_o[6]_sload_eqn = HB1L7;
K22_reg_o[6] = DFFEA(K22_reg_o[6]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--K12_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[15] at LC_X33_Y6_N0
--operation mode is normal

K12_reg_o[15]_lut_out = K32_reg_o[7];
K12_reg_o[15] = DFFEA(K12_reg_o[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--L2L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5 at LC_X32_Y3_N5
--operation mode is arithmetic

L2L71_carry_eqn = (!L2L41 & GND) # (L2L41 & VCC);
L2L71 = L2_count[4] $ !L2L71_carry_eqn;

--L2L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT0 at LC_X32_Y3_N5
--operation mode is arithmetic

L2L91_cout_0 = L2_count[4] & !L2L41;
L2L91 = CARRY(L2L91_cout_0);

--L2L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT1 at LC_X32_Y3_N5
--operation mode is arithmetic

L2L02_cout_1 = L2_count[4] & !L2L41;
L2L02 = CARRY(L2L02_cout_1);


--L2L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4 at LC_X32_Y3_N4
--operation mode is arithmetic

L2L31 = L2_count[3] $ L2L11;

--L2L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4COUT at LC_X32_Y3_N4
--operation mode is arithmetic

L2L41 = L2L51;


--L2L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3 at LC_X32_Y3_N3
--operation mode is arithmetic

L2L9 = L2_count[2] $ !L2L7;

--L2L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT0 at LC_X32_Y3_N3
--operation mode is arithmetic

L2L11_cout_0 = L2_count[2] & !L2L7;
L2L11 = CARRY(L2L11_cout_0);

--L2L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT1 at LC_X32_Y3_N3
--operation mode is arithmetic

L2L21_cout_1 = L2_count[2] & !L2L8;
L2L21 = CARRY(L2L21_cout_1);


--L2L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~6 at LC_X32_Y3_N6
--operation mode is normal

L2L12_carry_eqn = (!L2L41 & L2L91) # (L2L41 & L2L02);
L2L12 = L2_count[5] $ L2L12_carry_eqn;


--L2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2 at LC_X32_Y3_N2
--operation mode is arithmetic

L2L5 = L2_count[1] $ L2L3;

--L2L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT0 at LC_X32_Y3_N2
--operation mode is arithmetic

L2L7_cout_0 = !L2L3 # !L2_count[1];
L2L7 = CARRY(L2L7_cout_0);

--L2L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT1 at LC_X32_Y3_N2
--operation mode is arithmetic

L2L8_cout_1 = !L2L4 # !L2_count[1];
L2L8 = CARRY(L2L8_cout_1);


--L2L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1 at LC_X32_Y3_N1
--operation mode is arithmetic

L2L1 = !L2_count[0];

--L2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT0 at LC_X32_Y3_N1
--operation mode is arithmetic

L2L3_cout_0 = L2_count[0];
L2L3 = CARRY(L2L3_cout_0);

--L2L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT1 at LC_X32_Y3_N1
--operation mode is arithmetic

L2L4_cout_1 = L2_count[0];
L2L4 = CARRY(L2L4_cout_1);


--K42_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[0] at LC_X33_Y6_N9
--operation mode is normal

K42_reg_o[0]_sload_eqn = HB1L1;
K42_reg_o[0] = DFFEA(K42_reg_o[0]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--C1L2 is dispatch:cmd0|next_state.reply~18 at LC_X30_Y23_N1
--operation mode is normal

C1L2 = AB1L881Q & (C1L6Q & !BB1L761Q # !C1L3Q) # !AB1L881Q & C1L6Q & !BB1L761Q;


--K42_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[2] at LC_X33_Y6_N3
--operation mode is normal

K42_reg_o[2]_sload_eqn = HB1L3;
K42_reg_o[2] = DFFEA(K42_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--K42_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[6] at LC_X33_Y6_N8
--operation mode is normal

K42_reg_o[6]_lut_out = HB1L7;
K42_reg_o[6] = DFFEA(K42_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--K42_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[3] at LC_X33_Y6_N1
--operation mode is normal

K42_reg_o[3]_sload_eqn = HB1L4;
K42_reg_o[3] = DFFEA(K42_reg_o[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--K42_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[7] at LC_X33_Y6_N4
--operation mode is normal

K42_reg_o[7]_sload_eqn = HB1L8;
K42_reg_o[7] = DFFEA(K42_reg_o[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--K42_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[4] at LC_X31_Y6_N5
--operation mode is normal

K42_reg_o[4]_lut_out = HB1L5;
K42_reg_o[4] = DFFEA(K42_reg_o[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--K42_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[5] at LC_X33_Y6_N6
--operation mode is normal

K42_reg_o[5]_lut_out = HB1L6;
K42_reg_o[5] = DFFEA(K42_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--K42_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[1] at LC_X31_Y6_N4
--operation mode is normal

K42_reg_o[1]_lut_out = HB1L2;
K42_reg_o[1] = DFFEA(K42_reg_o[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L41, , );


--V1_ir_loaded_address_reg[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at LC_X8_Y20_N6
--operation mode is normal

V1_ir_loaded_address_reg[3] = AMPP_FUNCTION(!A1L5, Y1_safe_q[3], !SB1_Q[0], V1L21);


--VB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X6_Y16_N6
--operation mode is normal

VB1_state[13] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[13], VB1_state[12], VCC);


--HB1L21Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~22 at LC_X29_Y4_N1
--operation mode is normal

HB1L21Q_lut_out = EB1L9Q & !HB1L31 & HB1L11Q # !EB1L9Q & (HB1L21Q # !HB1L31 & HB1L11Q);
HB1L21Q = DFFEA(HB1L21Q_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--GB2_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[1] at LC_X31_Y5_N5
--operation mode is normal

GB2_reg[1]_lut_out = HB1L01Q & GB2_reg[2];
GB2_reg[1] = DFFEA(GB2_reg[1]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[0]~14 at LC_X32_Y5_N9
--operation mode is normal

HB1L1 = HB1L21Q & GB2_reg[1];

--K22_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[0] at LC_X32_Y5_N9
--operation mode is normal

K22_reg_o[0] = DFFEA(HB1L1, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L21, , );


--EB1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte0_ld~0 at LC_X30_Y5_N9
--operation mode is normal

EB1L21 = EB1L8Q & !L5_count[0] & !L5_count[1];


--EB1L7Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21 at LC_X30_Y4_N9
--operation mode is normal

EB1L7Q_lut_out = EB1L5 # EB1L9Q & !EB1L3 # !EB1L6Q;
EB1L7Q = DFFEA(EB1L7Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--EB1L6Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20 at LC_X30_Y4_N0
--operation mode is normal

EB1L6Q_lut_out = HB1L21Q # !EB1L11Q;
EB1L6Q = DFFEA(EB1L6Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--EB1_byte_count_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte_count_ena at LC_X30_Y4_N5
--operation mode is normal

EB1L9Q_qfbk = EB1L9Q;
EB1_byte_count_ena = EB1L9Q_qfbk # !EB1L6Q;

--EB1L9Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~23 at LC_X30_Y4_N5
--operation mode is normal

EB1L9Q_sload_eqn = EB1L8Q;
EB1L9Q = DFFEA(EB1L9Q_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--EB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_out_ld~9 at LC_X30_Y4_N8
--operation mode is normal

EB1L3 = L5_count[0] & L5_count[1];


--EB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.ready~8 at LC_X32_Y4_N2
--operation mode is normal

EB1L4 = !AB1L341Q & !AB1L831Q & !AB1L141Q;


--GB2_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[7] at LC_X31_Y5_N8
--operation mode is normal

GB2_reg[7]_lut_out = HB1L01Q & GB2_reg[8];
GB2_reg[7] = DFFEA(GB2_reg[7]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[6]~8 at LC_X32_Y6_N8
--operation mode is normal

HB1L7 = HB1L21Q & GB2_reg[7];

--K12_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[30] at LC_X32_Y6_N8
--operation mode is normal

K12_reg_o[30] = DFFEA(HB1L7, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB2_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[5] at LC_X31_Y5_N6
--operation mode is normal

GB2_reg[5]_lut_out = HB1L01Q & GB2_reg[6];
GB2_reg[5] = DFFEA(GB2_reg[5]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[4]~10 at LC_X31_Y6_N2
--operation mode is normal

HB1L5 = HB1L21Q & GB2_reg[5];

--K12_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[28] at LC_X31_Y6_N2
--operation mode is normal

K12_reg_o[28] = DFFEA(HB1L5, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB2_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[6] at LC_X31_Y5_N3
--operation mode is normal

GB2_reg[6]_lut_out = HB1L01Q & GB2_reg[7];
GB2_reg[6] = DFFEA(GB2_reg[6]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[5]~9 at LC_X32_Y5_N6
--operation mode is normal

HB1L6 = GB2_reg[6] & HB1L21Q;

--K12_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[29] at LC_X32_Y5_N6
--operation mode is normal

K12_reg_o[29] = DFFEA(HB1L6, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB2_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[4] at LC_X31_Y5_N1
--operation mode is normal

GB2_reg[4]_lut_out = HB1L01Q & GB2_reg[5];
GB2_reg[4] = DFFEA(GB2_reg[4]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[3]~11 at LC_X32_Y5_N8
--operation mode is normal

HB1L4 = HB1L21Q & GB2_reg[4];

--K12_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[27] at LC_X32_Y5_N8
--operation mode is normal

K12_reg_o[27] = DFFEA(HB1L4, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB2_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[3] at LC_X31_Y5_N7
--operation mode is normal

GB2_reg[3]_lut_out = GB2_reg[4] & HB1L01Q;
GB2_reg[3] = DFFEA(GB2_reg[3]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[2]~12 at LC_X32_Y5_N2
--operation mode is normal

HB1L3 = HB1L21Q & GB2_reg[3];

--K12_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[26] at LC_X32_Y5_N2
--operation mode is normal

K12_reg_o[26] = DFFEA(HB1L3, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB2_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[2] at LC_X31_Y5_N2
--operation mode is normal

GB2_reg[2]_lut_out = HB1L01Q & GB2_reg[3];
GB2_reg[2] = DFFEA(GB2_reg[2]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[1]~13 at LC_X31_Y6_N6
--operation mode is normal

HB1L2 = HB1L21Q & GB2_reg[2];

--K12_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[25] at LC_X31_Y6_N6
--operation mode is normal

K12_reg_o[25] = DFFEA(HB1L2, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--GB2_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[8] at LC_X31_Y5_N4
--operation mode is normal

GB2_reg[8]_lut_out = HB1L01Q & GB2_reg[9];
GB2_reg[8] = DFFEA(GB2_reg[8]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--HB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[7]~15 at LC_X32_Y6_N4
--operation mode is normal

HB1L8 = HB1L21Q & GB2_reg[8];

--K12_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[31] at LC_X32_Y6_N4
--operation mode is normal

K12_reg_o[31] = DFFEA(HB1L8, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L2, , );


--K81_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[0] at LC_X34_Y5_N3
--operation mode is normal

K81_reg_o[0]_lut_out = K12_reg_o[0] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[0] = DFFEA(K81_reg_o[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[1] at LC_X34_Y4_N0
--operation mode is normal

K81_reg_o[1]_lut_out = K12_reg_o[1] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[1] = DFFEA(K81_reg_o[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[2] at LC_X34_Y5_N9
--operation mode is normal

K81_reg_o[2]_lut_out = K12_reg_o[2] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[2] = DFFEA(K81_reg_o[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[7] at LC_X34_Y4_N2
--operation mode is normal

K81_reg_o[7]_lut_out = K12_reg_o[7] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[7] = DFFEA(K81_reg_o[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[6] at LC_X34_Y4_N3
--operation mode is normal

K81_reg_o[6]_lut_out = K12_reg_o[6] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[6] = DFFEA(K81_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[9] at LC_X34_Y5_N8
--operation mode is normal

K81_reg_o[9]_lut_out = K12_reg_o[9] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[9] = DFFEA(K81_reg_o[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[4] at LC_X34_Y5_N7
--operation mode is normal

K81_reg_o[4]_lut_out = K12_reg_o[4] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[4] = DFFEA(K81_reg_o[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[3] at LC_X34_Y5_N2
--operation mode is normal

K81_reg_o[3]_lut_out = K12_reg_o[3] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[3] = DFFEA(K81_reg_o[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12] at LC_X34_Y5_N5
--operation mode is normal

K81_reg_o[12]_lut_out = K12_reg_o[12] & (K12_reg_o[14] # K12_reg_o[15] # K12_reg_o[13]);
K81_reg_o[12] = DFFEA(K81_reg_o[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[5] at LC_X34_Y5_N6
--operation mode is normal

K81_reg_o[5]_lut_out = K12_reg_o[5] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[5] = DFFEA(K81_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[10] at LC_X33_Y4_N3
--operation mode is normal

K81_reg_o[10]_lut_out = K12_reg_o[10] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[10] = DFFEA(K81_reg_o[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[11] at LC_X34_Y5_N4
--operation mode is normal

K81_reg_o[11]_lut_out = K12_reg_o[11] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[11] = DFFEA(K81_reg_o[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--K81_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[8] at LC_X34_Y5_N1
--operation mode is normal

K81_reg_o[8]_lut_out = K12_reg_o[8] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[8] = DFFEA(K81_reg_o[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L831Q, , );


--AB1L531 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~100 at LC_X33_Y13_N9
--operation mode is normal

AB1L531 = AB1L331 & AB1L431 & !K02_reg_o[31];


--AB1L771 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~49 at LC_X33_Y9_N5
--operation mode is normal

AB1L771 = AB1L481Q & (!AB1L041Q & AB1L681Q # !AB1L531) # !AB1L481Q & !AB1L041Q & AB1L681Q;


--PB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~6 at LC_X35_Y19_N6
--operation mode is arithmetic

PB1L7_carry_eqn = (!PB1L2 & PB1L5) # (PB1L2 & PB1L6);
PB1L7 = K72_reg_o[2] $ PB1L7_carry_eqn;

--PB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~6COUT0 at LC_X35_Y19_N6
--operation mode is arithmetic

PB1L9_cout_0 = K72_reg_o[2] # !PB1L5;
PB1L9 = CARRY(PB1L9_cout_0);

--PB1L01 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~6COUT1 at LC_X35_Y19_N6
--operation mode is arithmetic

PB1L01_cout_1 = K72_reg_o[2] # !PB1L6;
PB1L01 = CARRY(PB1L01_cout_1);


--PB1L421 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~244COUT0 at LC_X34_Y19_N3
--operation mode is arithmetic

PB1L421_cout_0 = PB1L3 & Y31_safe_q[1] & !PB1L021 # !PB1L3 & (Y31_safe_q[1] # !PB1L021);
PB1L421 = CARRY(PB1L421_cout_0);

--PB1L521 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~244COUT1 at LC_X34_Y19_N3
--operation mode is arithmetic

PB1L521_cout_1 = PB1L3 & Y31_safe_q[1] & !PB1L121 # !PB1L3 & (Y31_safe_q[1] # !PB1L121);
PB1L521 = CARRY(PB1L521_cout_1);


--V1_ram_rom_data_reg[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9] at LC_X14_Y22_N1
--operation mode is normal

V1_ram_rom_data_reg[9] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[9], U1_q_b[9], V1_ram_rom_data_reg[10], VCC, V1L9);


--SB2_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4] at LC_X7_Y19_N6
--operation mode is normal

SB2_Q[4] = AMPP_FUNCTION(!A1L5, SB6_Q[4], !G1L2, G1L8);


--W2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X6_Y20_N6
--operation mode is normal

W2_WORD_SR[3] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VB1_state[4], W2L81, !W1_clear_signal, G1L4);


--W2L02 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~517 at LC_X6_Y20_N3
--operation mode is normal

W2L02 = AMPP_FUNCTION(W2_word_counter[2], W2_word_counter[1], W2_word_counter[0], W2_word_counter[3]);


--W1_WORD_SR[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at LC_X6_Y19_N0
--operation mode is normal

W1_WORD_SR[3] = AMPP_FUNCTION(!A1L5, G1L01, !W1_clear_signal, V1L8);


--W1L02 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~384 at LC_X6_Y19_N4
--operation mode is normal

W1L02 = AMPP_FUNCTION(W1_word_counter[4], W1_word_counter[1], W1_word_counter[0], W1_word_counter[2]);


--W1L1 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1 at LC_X5_Y19_N5
--operation mode is arithmetic

W1L1 = AMPP_FUNCTION(W1_word_counter[0]);

--W1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1COUT0 at LC_X5_Y19_N5
--operation mode is arithmetic

W1L3 = AMPP_FUNCTION(W1_word_counter[0]);

--W1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1COUT1 at LC_X5_Y19_N5
--operation mode is arithmetic

W1L4 = AMPP_FUNCTION(W1_word_counter[0]);


--W1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4 at LC_X5_Y19_N8
--operation mode is arithmetic

W1L31 = AMPP_FUNCTION(W1_word_counter[3], W1L11, W1L21);

--W1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4COUT0 at LC_X5_Y19_N8
--operation mode is arithmetic

W1L51 = AMPP_FUNCTION(W1_word_counter[3], W1L11);

--W1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4COUT1 at LC_X5_Y19_N8
--operation mode is arithmetic

W1L61 = AMPP_FUNCTION(W1_word_counter[3], W1L21);


--L7L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~6 at LC_X21_Y27_N6
--operation mode is normal

L7L12_carry_eqn = (!L7L41 & L7L91) # (L7L41 & L7L02);
L7L12 = L7_count[5] $ L7L12_carry_eqn;


--L7L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5 at LC_X21_Y27_N5
--operation mode is arithmetic

L7L71_carry_eqn = (!L7L41 & GND) # (L7L41 & VCC);
L7L71 = L7_count[4] $ !L7L71_carry_eqn;

--L7L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT0 at LC_X21_Y27_N5
--operation mode is arithmetic

L7L91_cout_0 = L7_count[4] & !L7L41;
L7L91 = CARRY(L7L91_cout_0);

--L7L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT1 at LC_X21_Y27_N5
--operation mode is arithmetic

L7L02_cout_1 = L7_count[4] & !L7L41;
L7L02 = CARRY(L7L02_cout_1);


--L7L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4 at LC_X21_Y27_N4
--operation mode is arithmetic

L7L31 = L7_count[3] $ L7L11;

--L7L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4COUT at LC_X21_Y27_N4
--operation mode is arithmetic

L7L41 = L7L51;


--L7L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3 at LC_X21_Y27_N3
--operation mode is arithmetic

L7L9 = L7_count[2] $ !L7L7;

--L7L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT0 at LC_X21_Y27_N3
--operation mode is arithmetic

L7L11_cout_0 = L7_count[2] & !L7L7;
L7L11 = CARRY(L7L11_cout_0);

--L7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT1 at LC_X21_Y27_N3
--operation mode is arithmetic

L7L21_cout_1 = L7_count[2] & !L7L8;
L7L21 = CARRY(L7L21_cout_1);


--L7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2 at LC_X21_Y27_N2
--operation mode is arithmetic

L7L5 = L7_count[1] $ L7L3;

--L7L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT0 at LC_X21_Y27_N2
--operation mode is arithmetic

L7L7_cout_0 = !L7L3 # !L7_count[1];
L7L7 = CARRY(L7L7_cout_0);

--L7L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT1 at LC_X21_Y27_N2
--operation mode is arithmetic

L7L8_cout_1 = !L7L4 # !L7_count[1];
L7L8 = CARRY(L7L8_cout_1);


--L7L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1 at LC_X21_Y27_N1
--operation mode is arithmetic

L7L1 = !L7_count[0];

--L7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT0 at LC_X21_Y27_N1
--operation mode is arithmetic

L7L3_cout_0 = L7_count[0];
L7L3 = CARRY(L7L3_cout_0);

--L7L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT1 at LC_X21_Y27_N1
--operation mode is arithmetic

L7L4_cout_1 = L7_count[0];
L7L4 = CARRY(L7L4_cout_1);


--GB5_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[6] at LC_X17_Y23_N7
--operation mode is normal

GB5_reg[6]_lut_out = KB1L3Q & LB1L611Q & GB5L32 # !KB1L3Q & GB5_reg[7];
GB5_reg[6] = DFFEA(GB5_reg[6]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~132 at LC_X17_Y25_N3
--operation mode is normal

GB5L02 = L9_count[1] & (L9_count[0] # MB1_q_b[20]) # !L9_count[1] & !L9_count[0] & MB1_q_b[4];


--GB5L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~133 at LC_X17_Y25_N8
--operation mode is normal

GB5L12 = GB5L02 & (MB1_q_b[28] # !L9_count[0]) # !GB5L02 & L9_count[0] & MB1_q_b[12];


--GB4_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[19] at LC_X25_Y25_N4
--operation mode is normal

GB4_reg[19]_lut_out = GB4L16 # GB4L06 # K51_reg_o[19] & GB4L43;
GB4_reg[19] = DFFEA(GB4_reg[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[13] at LC_X22_Y24_N2
--operation mode is normal

FB2_crc_reg[13]_lut_out = !BB1L601Q & (GB4_reg[0] $ FB2_crc_reg[12] $ FB2_crc_reg[32]);
FB2_crc_reg[13] = DFFEA(FB2_crc_reg[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[19]~685 at LC_X22_Y25_N4
--operation mode is normal

BB1L431 = BB1L261 & GB4_reg[19] # !BB1L261 & FB2_crc_reg[13] & FB2L84;


--GB4_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[27] at LC_X29_Y25_N0
--operation mode is normal

GB4_reg[27]_lut_out = GB4L36 # GB4L26 # GB4L43 & K51_reg_o[27];
GB4_reg[27] = DFFEA(GB4_reg[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[5] at LC_X21_Y24_N0
--operation mode is normal

FB2_crc_reg[5]_lut_out = !BB1L601Q & (FB2_crc_reg[32] $ GB4_reg[0] $ FB2_crc_reg[4]);
FB2_crc_reg[5] = DFFEA(FB2_crc_reg[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[27]~686 at LC_X22_Y24_N3
--operation mode is normal

BB1L241 = BB1L261 & GB4_reg[27] # !BB1L261 & FB2_crc_reg[5] & FB2L84;


--GB4_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[11] at LC_X27_Y25_N4
--operation mode is normal

GB4_reg[11]_lut_out = GB4L56 # GB4L46 # K51_reg_o[11] & GB4L43;
GB4_reg[11] = DFFEA(GB4_reg[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[21] at LC_X25_Y24_N4
--operation mode is normal

FB2_crc_reg[21]_lut_out = FB2_crc_reg[20] & !BB1L601Q;
FB2_crc_reg[21] = DFFEA(FB2_crc_reg[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[11]~687 at LC_X25_Y25_N1
--operation mode is normal

BB1L621 = BB1L261 & GB4_reg[11] # !BB1L261 & FB2_crc_reg[21] & FB2L84;


--GB4_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[3] at LC_X24_Y25_N4
--operation mode is normal

GB4_reg[3]_lut_out = GB4L76 # GB4L66 # K51_reg_o[3] & GB4L43;
GB4_reg[3] = DFFEA(GB4_reg[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[29] at LC_X23_Y24_N4
--operation mode is normal

FB2_crc_reg[29]_lut_out = FB2_crc_reg[28] & !BB1L601Q;
FB2_crc_reg[29] = DFFEA(FB2_crc_reg[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L811 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[3]~688 at LC_X24_Y25_N6
--operation mode is normal

BB1L811 = BB1L261 & GB4_reg[3] # !BB1L261 & FB2_crc_reg[29] & FB2L84;


--GB4L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6036 at LC_X27_Y25_N2
--operation mode is normal

K61_reg_o[10]_qfbk = K61_reg_o[10];
GB4L25 = GB4L53 & (BB1L201 & K61_reg_o[10]_qfbk # !BB1L201 & DB2_q_b[10]);

--K61_reg_o[10] is dispatch:cmd0|reg:reply1|reg_o[10] at LC_X27_Y25_N2
--operation mode is normal

K61_reg_o[10]_sload_eqn = K41_reg_o[10];
K61_reg_o[10] = DFFEA(K61_reg_o[10]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6037 at LC_X27_Y25_N6
--operation mode is normal

GB4L35 = GB4_reg[11] & !BB1L901Q & !BB1L601Q;


--GB4L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6039 at LC_X29_Y25_N2
--operation mode is normal

K61_reg_o[26]_qfbk = K61_reg_o[26];
GB4L45 = GB4L53 & (BB1L201 & K61_reg_o[26]_qfbk # !BB1L201 & DB2_q_b[26]);

--K61_reg_o[26] is dispatch:cmd0|reg:reply1|reg_o[26] at LC_X29_Y25_N2
--operation mode is normal

K61_reg_o[26]_sload_eqn = K41_reg_o[26];
K61_reg_o[26] = DFFEA(K61_reg_o[26]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6040 at LC_X29_Y25_N5
--operation mode is normal

GB4L55 = !BB1L901Q & GB4_reg[27] & !BB1L601Q;


--K51_reg_o[26] is dispatch:cmd0|reg:reply0|reg_o[26] at LC_X32_Y22_N6
--operation mode is normal

K51_reg_o[26]_lut_out = K31_reg_o[26];
K51_reg_o[26] = DFFEA(K51_reg_o[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6042 at LC_X22_Y25_N1
--operation mode is normal

K61_reg_o[18]_qfbk = K61_reg_o[18];
GB4L65 = GB4L53 & (BB1L201 & K61_reg_o[18]_qfbk # !BB1L201 & DB2_q_b[18]);

--K61_reg_o[18] is dispatch:cmd0|reg:reply1|reg_o[18] at LC_X22_Y25_N1
--operation mode is normal

K61_reg_o[18]_sload_eqn = K41_reg_o[18];
K61_reg_o[18] = DFFEA(K61_reg_o[18]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6043 at LC_X22_Y24_N7
--operation mode is normal

GB4L75 = !BB1L901Q & GB4_reg[19] & !BB1L601Q;


--K51_reg_o[18] is dispatch:cmd0|reg:reply0|reg_o[18] at LC_X23_Y21_N2
--operation mode is normal

K51_reg_o[18]_lut_out = K31_reg_o[18];
K51_reg_o[18] = DFFEA(K51_reg_o[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6045 at LC_X28_Y25_N8
--operation mode is normal

K61_reg_o[2]_qfbk = K61_reg_o[2];
GB4L85 = GB4L53 & (BB1L201 & K61_reg_o[2]_qfbk # !BB1L201 & DB2_q_b[2]);

--K61_reg_o[2] is dispatch:cmd0|reg:reply1|reg_o[2] at LC_X28_Y25_N8
--operation mode is normal

K61_reg_o[2]_sload_eqn = K41_reg_o[2];
K61_reg_o[2] = DFFEA(K61_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6046 at LC_X27_Y25_N5
--operation mode is normal

GB4L95 = !BB1L601Q & !BB1L901Q & GB4_reg[3];


--CB1L361 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~10522 at LC_X39_Y25_N2
--operation mode is normal

CB1L361 = A1L272 & (S4_q_b[17] # A1L972 & S2_q_b[17]) # !A1L272 & A1L972 & S2_q_b[17];


--CB1L461 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~10523 at LC_X39_Y25_N3
--operation mode is normal

K21_reg_o[17]_qfbk = K21_reg_o[17];
CB1L461 = CB1L361 # A1L382 & K21_reg_o[17]_qfbk;

--K21_reg_o[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[17] at LC_X39_Y25_N3
--operation mode is normal

K21_reg_o[17]_sload_eqn = CB1L67;
K21_reg_o[17] = DFFEA(K21_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[17] at LC_X33_Y20_N3
--operation mode is normal

K23_reg_o[17]_sload_eqn = CB1L67;
K23_reg_o[17] = DFFEA(K23_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L98 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4695 at LC_X33_Y20_N8
--operation mode is normal

K82_reg_o[17]_qfbk = K82_reg_o[17];
QB1L98 = A1L282 & (CB1L4 & K82_reg_o[17]_qfbk # !CB1L4 & K23_reg_o[17]);

--K82_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[17] at LC_X33_Y20_N8
--operation mode is normal

K82_reg_o[17]_sload_eqn = CB1L67;
K82_reg_o[17] = DFFEA(K82_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L09 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4696 at LC_X34_Y20_N5
--operation mode is normal

K72_reg_o[17]_qfbk = K72_reg_o[17];
QB1L09 = K13_reg_o[17] & (A1L572 # A1L472 & K72_reg_o[17]_qfbk) # !K13_reg_o[17] & A1L472 & K72_reg_o[17]_qfbk;

--K72_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[17] at LC_X34_Y20_N5
--operation mode is normal

K72_reg_o[17]_sload_eqn = CB1L67;
K72_reg_o[17] = DFFEA(K72_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L19 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4697 at LC_X35_Y24_N2
--operation mode is normal

K33_reg_o[17]_qfbk = K33_reg_o[17];
QB1L19 = K92_reg_o[17] & (A1L672 # A1L372 & K33_reg_o[17]_qfbk) # !K92_reg_o[17] & A1L372 & K33_reg_o[17]_qfbk;

--K33_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[17] at LC_X35_Y24_N2
--operation mode is normal

K33_reg_o[17]_sload_eqn = CB1L67;
K33_reg_o[17] = DFFEA(K33_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[17] at LC_X32_Y24_N4
--operation mode is normal

K03_reg_o[17]_sload_eqn = CB1L67;
K03_reg_o[17] = DFFEA(K03_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L29 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4698 at LC_X33_Y24_N3
--operation mode is normal

K43_reg_o[17]_qfbk = K43_reg_o[17];
QB1L29 = A1L872 & (K03_reg_o[17] # K43_reg_o[17]_qfbk & A1L772) # !A1L872 & K43_reg_o[17]_qfbk & A1L772;

--K43_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17] at LC_X33_Y24_N3
--operation mode is normal

K43_reg_o[17]_sload_eqn = CB1L67;
K43_reg_o[17] = DFFEA(K43_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L39 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4699 at LC_X34_Y20_N6
--operation mode is normal

QB1L39 = QB1L29 # QB1L98 # QB1L09 # QB1L19;


--CB1L561 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~10524 at LC_X39_Y25_N1
--operation mode is normal

CB1L561 = CB1L161 & (QB1L39 # CB1L061 & CB1L461) # !CB1L161 & CB1L061 & CB1L461;


--K31_reg_o[17] is dispatch:cmd0|reg:cmd0|reg_o[17] at LC_X31_Y20_N5
--operation mode is normal

K31_reg_o[17]_lut_out = AB1L881Q # K91_reg_o[17] & AB1L781Q;
K31_reg_o[17] = DFFEA(K31_reg_o[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[25] is dispatch:cmd0|reg:cmd1|reg_o[25] at LC_X31_Y20_N7
--operation mode is normal

K41_reg_o[25]_lut_out = K02_reg_o[25] & AB1L781Q;
K41_reg_o[25] = DFFEA(K41_reg_o[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L781 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~10525 at LC_X36_Y21_N0
--operation mode is normal

CB1L781 = A1L972 & (S2_q_b[25] # A1L272 & S4_q_b[25]) # !A1L972 & A1L272 & S4_q_b[25];


--CB1L881 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~10526 at LC_X36_Y21_N1
--operation mode is normal

K21_reg_o[25]_qfbk = K21_reg_o[25];
CB1L881 = CB1L781 # A1L382 & K21_reg_o[25]_qfbk;

--K21_reg_o[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[25] at LC_X36_Y21_N1
--operation mode is normal

K21_reg_o[25]_sload_eqn = CB1L48;
K21_reg_o[25] = DFFEA(K21_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[25] at LC_X33_Y20_N4
--operation mode is normal

K23_reg_o[25]_sload_eqn = CB1L48;
K23_reg_o[25] = DFFEA(K23_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L921 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4700 at LC_X33_Y20_N2
--operation mode is normal

K82_reg_o[25]_qfbk = K82_reg_o[25];
QB1L921 = A1L282 & (CB1L4 & K82_reg_o[25]_qfbk # !CB1L4 & K23_reg_o[25]);

--K82_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[25] at LC_X33_Y20_N2
--operation mode is normal

K82_reg_o[25]_sload_eqn = CB1L48;
K82_reg_o[25] = DFFEA(K82_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L031 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4701 at LC_X36_Y20_N1
--operation mode is normal

K72_reg_o[25]_qfbk = K72_reg_o[25];
QB1L031 = K13_reg_o[25] & (A1L572 # A1L472 & K72_reg_o[25]_qfbk) # !K13_reg_o[25] & A1L472 & K72_reg_o[25]_qfbk;

--K72_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25] at LC_X36_Y20_N1
--operation mode is normal

K72_reg_o[25]_sload_eqn = CB1L48;
K72_reg_o[25] = DFFEA(K72_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--K92_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[25] at LC_X36_Y26_N4
--operation mode is normal

K92_reg_o[25]_sload_eqn = CB1L48;
K92_reg_o[25] = DFFEA(K92_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L131 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4702 at LC_X36_Y24_N4
--operation mode is normal

K33_reg_o[25]_qfbk = K33_reg_o[25];
QB1L131 = K92_reg_o[25] & (A1L672 # K33_reg_o[25]_qfbk & A1L372) # !K92_reg_o[25] & K33_reg_o[25]_qfbk & A1L372;

--K33_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[25] at LC_X36_Y24_N4
--operation mode is normal

K33_reg_o[25]_sload_eqn = CB1L48;
K33_reg_o[25] = DFFEA(K33_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[25] at LC_X33_Y23_N6
--operation mode is normal

K03_reg_o[25]_lut_out = CB1L48;
K03_reg_o[25] = DFFEA(K03_reg_o[25]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L231 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4703 at LC_X33_Y24_N7
--operation mode is normal

K43_reg_o[25]_qfbk = K43_reg_o[25];
QB1L231 = A1L872 & (K03_reg_o[25] # K43_reg_o[25]_qfbk & A1L772) # !A1L872 & K43_reg_o[25]_qfbk & A1L772;

--K43_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25] at LC_X33_Y24_N7
--operation mode is normal

K43_reg_o[25]_sload_eqn = CB1L48;
K43_reg_o[25] = DFFEA(K43_reg_o[25]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L331 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4704 at LC_X36_Y20_N0
--operation mode is normal

QB1L331 = QB1L231 # QB1L921 # QB1L031 # QB1L131;


--CB1L981 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~10527 at LC_X36_Y21_N8
--operation mode is normal

CB1L981 = CB1L061 & (CB1L881 # CB1L161 & QB1L331) # !CB1L061 & CB1L161 & QB1L331;


--K31_reg_o[25] is dispatch:cmd0|reg:cmd0|reg_o[25] at LC_X32_Y21_N4
--operation mode is normal

K31_reg_o[25]_lut_out = AB1L881Q # K91_reg_o[25] & AB1L781Q;
K31_reg_o[25] = DFFEA(K31_reg_o[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[9] is dispatch:cmd0|reg:cmd1|reg_o[9] at LC_X33_Y17_N5
--operation mode is normal

K41_reg_o[9]_lut_out = K02_reg_o[9] & AB1L781Q;
K41_reg_o[9] = DFFEA(K41_reg_o[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L731 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~10528 at LC_X39_Y25_N8
--operation mode is normal

CB1L731 = A1L272 & (S4_q_b[9] # A1L972 & S2_q_b[9]) # !A1L272 & A1L972 & S2_q_b[9];


--CB1L831 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~10529 at LC_X39_Y25_N9
--operation mode is normal

K21_reg_o[9]_qfbk = K21_reg_o[9];
CB1L831 = CB1L731 # A1L382 & K21_reg_o[9]_qfbk;

--K21_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[9] at LC_X39_Y25_N9
--operation mode is normal

K21_reg_o[9]_sload_eqn = CB1L86;
K21_reg_o[9] = DFFEA(K21_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[9] at LC_X40_Y26_N2
--operation mode is normal

K23_reg_o[9]_sload_eqn = CB1L86;
K23_reg_o[9] = DFFEA(K23_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L94 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4705 at LC_X40_Y26_N7
--operation mode is normal

K82_reg_o[9]_qfbk = K82_reg_o[9];
QB1L94 = A1L282 & (CB1L4 & K82_reg_o[9]_qfbk # !CB1L4 & K23_reg_o[9]);

--K82_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[9] at LC_X40_Y26_N7
--operation mode is normal

K82_reg_o[9]_sload_eqn = CB1L86;
K82_reg_o[9] = DFFEA(K82_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L05 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4706 at LC_X36_Y22_N9
--operation mode is normal

K72_reg_o[9]_qfbk = K72_reg_o[9];
QB1L05 = K13_reg_o[9] & (A1L572 # K72_reg_o[9]_qfbk & A1L472) # !K13_reg_o[9] & K72_reg_o[9]_qfbk & A1L472;

--K72_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9] at LC_X36_Y22_N9
--operation mode is normal

K72_reg_o[9]_sload_eqn = CB1L86;
K72_reg_o[9] = DFFEA(K72_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--K92_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[9] at LC_X39_Y26_N4
--operation mode is normal

K92_reg_o[9]_sload_eqn = CB1L86;
K92_reg_o[9] = DFFEA(K92_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L15 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4707 at LC_X39_Y26_N6
--operation mode is normal

K33_reg_o[9]_qfbk = K33_reg_o[9];
QB1L15 = K92_reg_o[9] & (A1L672 # K33_reg_o[9]_qfbk & A1L372) # !K92_reg_o[9] & K33_reg_o[9]_qfbk & A1L372;

--K33_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[9] at LC_X39_Y26_N6
--operation mode is normal

K33_reg_o[9]_sload_eqn = CB1L86;
K33_reg_o[9] = DFFEA(K33_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[9] at LC_X33_Y23_N3
--operation mode is normal

K03_reg_o[9]_sload_eqn = CB1L86;
K03_reg_o[9] = DFFEA(K03_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L25 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4708 at LC_X33_Y23_N7
--operation mode is normal

K43_reg_o[9]_qfbk = K43_reg_o[9];
QB1L25 = K03_reg_o[9] & (A1L872 # K43_reg_o[9]_qfbk & A1L772) # !K03_reg_o[9] & K43_reg_o[9]_qfbk & A1L772;

--K43_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9] at LC_X33_Y23_N7
--operation mode is normal

K43_reg_o[9]_sload_eqn = CB1L86;
K43_reg_o[9] = DFFEA(K43_reg_o[9]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L35 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4709 at LC_X36_Y25_N5
--operation mode is normal

QB1L35 = QB1L25 # QB1L05 # QB1L94 # QB1L15;


--CB1L931 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~10530 at LC_X36_Y25_N4
--operation mode is normal

CB1L931 = CB1L061 & (CB1L831 # CB1L161 & QB1L35) # !CB1L061 & CB1L161 & QB1L35;


--K41_reg_o[1] is dispatch:cmd0|reg:cmd1|reg_o[1] at LC_X30_Y21_N5
--operation mode is normal

K41_reg_o[1]_lut_out = AB1L781Q & K02_reg_o[1];
K41_reg_o[1] = DFFEA(K41_reg_o[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L111 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10531 at LC_X36_Y26_N0
--operation mode is normal

CB1L111 = A1L272 & (S4_q_b[1] # A1L972 & S2_q_b[1]) # !A1L272 & A1L972 & S2_q_b[1];


--CB1L211 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10532 at LC_X36_Y26_N1
--operation mode is normal

K21_reg_o[1]_qfbk = K21_reg_o[1];
CB1L211 = CB1L061 & (CB1L111 # A1L382 & K21_reg_o[1]_qfbk);

--K21_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[1] at LC_X36_Y26_N1
--operation mode is normal

K21_reg_o[1]_sload_eqn = CB1L06;
K21_reg_o[1] = DFFEA(K21_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--CB1L311 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10533 at LC_X41_Y21_N7
--operation mode is normal

CB1L311 = E1L11Q & !CB1L89 & E1_led_data[1] & E1L61;


--K23_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[1] at LC_X40_Y26_N3
--operation mode is normal

K23_reg_o[1]_sload_eqn = CB1L06;
K23_reg_o[1] = DFFEA(K23_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L9 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4710 at LC_X40_Y26_N6
--operation mode is normal

K82_reg_o[1]_qfbk = K82_reg_o[1];
QB1L9 = A1L282 & (CB1L4 & K82_reg_o[1]_qfbk # !CB1L4 & K23_reg_o[1]);

--K82_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[1] at LC_X40_Y26_N6
--operation mode is normal

K82_reg_o[1]_sload_eqn = CB1L06;
K82_reg_o[1] = DFFEA(K82_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L01 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4711 at LC_X35_Y19_N0
--operation mode is normal

K72_reg_o[1]_qfbk = K72_reg_o[1];
QB1L01 = K13_reg_o[1] & (A1L572 # A1L472 & K72_reg_o[1]_qfbk) # !K13_reg_o[1] & A1L472 & K72_reg_o[1]_qfbk;

--K72_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[1] at LC_X35_Y19_N0
--operation mode is normal

K72_reg_o[1]_sload_eqn = CB1L06;
K72_reg_o[1] = DFFEA(K72_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--K92_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[1] at LC_X39_Y27_N0
--operation mode is normal

K92_reg_o[1]_sload_eqn = CB1L06;
K92_reg_o[1] = DFFEA(K92_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L11 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4712 at LC_X39_Y26_N3
--operation mode is normal

K33_reg_o[1]_qfbk = K33_reg_o[1];
QB1L11 = K92_reg_o[1] & (A1L672 # K33_reg_o[1]_qfbk & A1L372) # !K92_reg_o[1] & K33_reg_o[1]_qfbk & A1L372;

--K33_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[1] at LC_X39_Y26_N3
--operation mode is normal

K33_reg_o[1]_sload_eqn = CB1L06;
K33_reg_o[1] = DFFEA(K33_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[1] at LC_X33_Y23_N1
--operation mode is normal

K03_reg_o[1]_sload_eqn = CB1L06;
K03_reg_o[1] = DFFEA(K03_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L21 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4713 at LC_X33_Y24_N4
--operation mode is normal

K43_reg_o[1]_qfbk = K43_reg_o[1];
QB1L21 = K03_reg_o[1] & (A1L872 # K43_reg_o[1]_qfbk & A1L772) # !K03_reg_o[1] & K43_reg_o[1]_qfbk & A1L772;

--K43_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1] at LC_X33_Y24_N4
--operation mode is normal

K43_reg_o[1]_sload_eqn = CB1L06;
K43_reg_o[1] = DFFEA(K43_reg_o[1]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L31 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4714 at LC_X36_Y26_N6
--operation mode is normal

QB1L31 = QB1L21 # QB1L9 # QB1L11 # QB1L01;


--CB1L411 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10534 at LC_X36_Y26_N7
--operation mode is normal

CB1L411 = CB1L311 # CB1L211 # CB1L161 & QB1L31;


--QB1L391 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3 at LC_X36_Y26_N3
--operation mode is normal

QB1L391 = A1L372 & QB1L3Q;


--PB1L311Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21 at LC_X36_Y7_N8
--operation mode is normal

PB1L311Q_lut_out = !PB1L241 & PB1L611Q & PB1L541;
PB1L311Q = DFFEA(PB1L311Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--QB1L661 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~280 at LC_X40_Y25_N6
--operation mode is normal

K92_reg_o[16]_qfbk = K92_reg_o[16];
QB1L661 = K92_reg_o[24] # K92_reg_o[8] # K92_reg_o[16]_qfbk # K92_reg_o[0];

--K92_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[16] at LC_X40_Y25_N6
--operation mode is normal

K92_reg_o[16]_sload_eqn = CB1L57;
K92_reg_o[16] = DFFEA(K92_reg_o[16]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L761 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~281 at LC_X39_Y26_N9
--operation mode is normal

K92_reg_o[17]_qfbk = K92_reg_o[17];
QB1L761 = K92_reg_o[9] # K92_reg_o[25] # K92_reg_o[17]_qfbk # K92_reg_o[1];

--K92_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[17] at LC_X39_Y26_N9
--operation mode is normal

K92_reg_o[17]_sload_eqn = CB1L67;
K92_reg_o[17] = DFFEA(K92_reg_o[17]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[29] at LC_X36_Y24_N2
--operation mode is normal

K92_reg_o[29]_lut_out = CB1L88;
K92_reg_o[29] = DFFEA(K92_reg_o[29]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[28] at LC_X36_Y27_N2
--operation mode is normal

K92_reg_o[28]_sload_eqn = CB1L78;
K92_reg_o[28] = DFFEA(K92_reg_o[28]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[27] at LC_X35_Y24_N9
--operation mode is normal

K92_reg_o[27]_sload_eqn = CB1L68;
K92_reg_o[27] = DFFEA(K92_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L861 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~282 at LC_X36_Y24_N7
--operation mode is normal

K92_reg_o[30]_qfbk = K92_reg_o[30];
QB1L861 = K92_reg_o[29] # K92_reg_o[27] # K92_reg_o[30]_qfbk # K92_reg_o[28];

--K92_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[30] at LC_X36_Y24_N7
--operation mode is normal

K92_reg_o[30]_sload_eqn = CB1L98;
K92_reg_o[30] = DFFEA(K92_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[23] at LC_X34_Y26_N4
--operation mode is normal

K92_reg_o[23]_sload_eqn = CB1L28;
K92_reg_o[23] = DFFEA(K92_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[22] at LC_X34_Y26_N1
--operation mode is normal

K92_reg_o[22]_sload_eqn = CB1L18;
K92_reg_o[22] = DFFEA(K92_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[21] at LC_X34_Y26_N7
--operation mode is normal

K92_reg_o[21]_sload_eqn = CB1L08;
K92_reg_o[21] = DFFEA(K92_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L961 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~283 at LC_X34_Y26_N8
--operation mode is normal

K92_reg_o[26]_qfbk = K92_reg_o[26];
QB1L961 = K92_reg_o[21] # K92_reg_o[22] # K92_reg_o[26]_qfbk # K92_reg_o[23];

--K92_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[26] at LC_X34_Y26_N8
--operation mode is normal

K92_reg_o[26]_sload_eqn = CB1L58;
K92_reg_o[26] = DFFEA(K92_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L071 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~284 at LC_X36_Y27_N3
--operation mode is normal

QB1L071 = QB1L961 # QB1L661 # QB1L861 # QB1L761;


--K92_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[19] at LC_X40_Y25_N4
--operation mode is normal

K92_reg_o[19]_sload_eqn = CB1L87;
K92_reg_o[19] = DFFEA(K92_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L171 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~285 at LC_X40_Y25_N8
--operation mode is normal

K92_reg_o[20]_qfbk = K92_reg_o[20];
QB1L171 = K92_reg_o[20]_qfbk # K92_reg_o[19];

--K92_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[20] at LC_X40_Y25_N8
--operation mode is normal

K92_reg_o[20]_sload_eqn = CB1L97;
K92_reg_o[20] = DFFEA(K92_reg_o[20]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[15] at LC_X40_Y24_N7
--operation mode is normal

K92_reg_o[15]_lut_out = CB1L47;
K92_reg_o[15] = DFFEA(K92_reg_o[15]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[13] at LC_X36_Y24_N3
--operation mode is normal

K92_reg_o[13]_sload_eqn = CB1L27;
K92_reg_o[13] = DFFEA(K92_reg_o[13]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[12] at LC_X40_Y25_N0
--operation mode is normal

K92_reg_o[12]_sload_eqn = CB1L17;
K92_reg_o[12] = DFFEA(K92_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[11] at LC_X40_Y27_N5
--operation mode is normal

K92_reg_o[11]_lut_out = CB1L07;
K92_reg_o[11] = DFFEA(K92_reg_o[11]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L271 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~286 at LC_X40_Y24_N5
--operation mode is normal

K92_reg_o[14]_qfbk = K92_reg_o[14];
QB1L271 = K92_reg_o[13] # K92_reg_o[12] # K92_reg_o[14]_qfbk # K92_reg_o[11];

--K92_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[14] at LC_X40_Y24_N5
--operation mode is normal

K92_reg_o[14]_sload_eqn = CB1L37;
K92_reg_o[14] = DFFEA(K92_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L371 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~287 at LC_X40_Y24_N6
--operation mode is normal

K92_reg_o[18]_qfbk = K92_reg_o[18];
QB1L371 = K92_reg_o[15] # QB1L271 # K92_reg_o[18]_qfbk # QB1L171;

--K92_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[18] at LC_X40_Y24_N6
--operation mode is normal

K92_reg_o[18]_sload_eqn = CB1L77;
K92_reg_o[18] = DFFEA(K92_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[7] at LC_X40_Y27_N1
--operation mode is normal

K92_reg_o[7]_sload_eqn = CB1L66;
K92_reg_o[7] = DFFEA(K92_reg_o[7]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[6] at LC_X39_Y26_N5
--operation mode is normal

K92_reg_o[6]_sload_eqn = CB1L56;
K92_reg_o[6] = DFFEA(K92_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[5] at LC_X39_Y26_N8
--operation mode is normal

K92_reg_o[5]_lut_out = CB1L46;
K92_reg_o[5] = DFFEA(K92_reg_o[5]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L471 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~288 at LC_X39_Y26_N7
--operation mode is normal

K92_reg_o[10]_qfbk = K92_reg_o[10];
QB1L471 = K92_reg_o[5] # K92_reg_o[6] # K92_reg_o[10]_qfbk # K92_reg_o[7];

--K92_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[10] at LC_X39_Y26_N7
--operation mode is normal

K92_reg_o[10]_sload_eqn = CB1L96;
K92_reg_o[10] = DFFEA(K92_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[3] at LC_X34_Y26_N6
--operation mode is normal

K92_reg_o[3]_sload_eqn = CB1L26;
K92_reg_o[3] = DFFEA(K92_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[2] at LC_X34_Y26_N3
--operation mode is normal

K92_reg_o[2]_lut_out = CB1L16;
K92_reg_o[2] = DFFEA(K92_reg_o[2]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--K92_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[31] at LC_X35_Y24_N7
--operation mode is normal

K92_reg_o[31]_lut_out = CB1L09;
K92_reg_o[31] = DFFEA(K92_reg_o[31]_lut_out, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1L571 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~289 at LC_X35_Y24_N4
--operation mode is normal

K92_reg_o[4]_qfbk = K92_reg_o[4];
QB1L571 = K92_reg_o[31] # K92_reg_o[3] # K92_reg_o[4]_qfbk # K92_reg_o[2];

--K92_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[4] at LC_X35_Y24_N4
--operation mode is normal

K92_reg_o[4]_sload_eqn = CB1L36;
K92_reg_o[4] = DFFEA(K92_reg_o[4]_sload_eqn, GLOBAL(RB1__clk1), !GLOBAL(QB1_init_window_rst), , QB1L671, , );


--QB1_init_window_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o at LC_X36_Y27_N5
--operation mode is normal

QB1_init_window_req_o = QB1L571 # QB1L471 # QB1L071 # QB1L371;


--QB1_init_window_rst is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_rst at LC_X36_Y7_N9
--operation mode is normal

QB1_init_window_rst = PB1L311Q & QB1_init_window_req_o # !rst_n;


--QB1L671 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_wren~8 at LC_X39_Y24_N5
--operation mode is normal

QB1L671 = QB1L3Q & A1L672;


--QB1L971 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2 at LC_X33_Y23_N5
--operation mode is normal

QB1L971 = !CB1L3 & A1L182 & QB1L3Q & A1L682;


--QB1L491 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~4 at LC_X33_Y23_N4
--operation mode is normal

QB1L491 = CB1L3 & A1L182 & QB1L3Q & A1L682;


--K91_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[16] at LC_X33_Y16_N3
--operation mode is normal

K91_reg_o[16]_sload_eqn = GB1_reg[16];
K91_reg_o[16] = DFFEA(K91_reg_o[16]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[24] at LC_X33_Y16_N5
--operation mode is normal

K91_reg_o[24]_lut_out = GB1_reg[24];
K91_reg_o[24] = DFFEA(K91_reg_o[24]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[8] at LC_X33_Y18_N9
--operation mode is normal

K02_reg_o[8]_lut_out = GB1_reg[8];
K02_reg_o[8] = DFFEA(K02_reg_o[8]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[0] at LC_X33_Y16_N4
--operation mode is normal

K02_reg_o[0]_sload_eqn = GB1_reg[0];
K02_reg_o[0] = DFFEA(K02_reg_o[0]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--EB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte1_ld~0 at LC_X30_Y5_N8
--operation mode is normal

EB1L31 = EB1L8Q & L5_count[0] & !L5_count[1];


--K32_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[6] at LC_X32_Y6_N7
--operation mode is normal

K32_reg_o[6]_lut_out = HB1L7;
K32_reg_o[6] = DFFEA(K32_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--K32_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[7] at LC_X32_Y6_N5
--operation mode is normal

K32_reg_o[7]_lut_out = HB1L8;
K32_reg_o[7] = DFFEA(K32_reg_o[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , EB1L31, , );


--EB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte2_ld~0 at LC_X30_Y5_N6
--operation mode is normal

EB1L41 = EB1L8Q & !L5_count[0] & L5_count[1];


--HB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~21 at LC_X29_Y4_N4
--operation mode is normal

HB1L11Q_lut_out = HB1L11Q & (HB1L31 # !HB1L01Q & !lvds_cmd) # !HB1L11Q & !HB1L01Q & !lvds_cmd;
HB1L11Q = DFFEA(HB1L11Q_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[2] at LC_X28_Y4_N9
--operation mode is normal

L6_count[2]_lut_out = HB1L01Q & L6L9 & L6L43;
L6_count[2] = DFFEA(L6_count[2]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[1] at LC_X28_Y4_N0
--operation mode is normal

L6_count[1]_lut_out = L6L5 & HB1L01Q & L6L43;
L6_count[1] = DFFEA(L6_count[1]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[0] at LC_X29_Y4_N0
--operation mode is normal

L6_count[0]_lut_out = L6L1 & HB1L01Q & L6L43;
L6_count[0] = DFFEA(L6_count[0]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6_count[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[6] at LC_X29_Y4_N7
--operation mode is normal

L6_count[6]_lut_out = HB1L01Q & (L6L52 # !L6L43);
L6_count[6] = DFFEA(L6_count[6]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--HB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~45 at LC_X29_Y4_N2
--operation mode is normal

HB1L41 = L6_count[2] # L6_count[0] # L6_count[1] # !L6_count[6];


--L6_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[5] at LC_X29_Y4_N9
--operation mode is normal

L6_count[5]_lut_out = HB1L01Q & L6L43 & L6L12;
L6_count[5] = DFFEA(L6_count[5]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[3] at LC_X28_Y4_N8
--operation mode is normal

L6_count[3]_lut_out = L6L31 & HB1L01Q & L6L43;
L6_count[3] = DFFEA(L6_count[3]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[4] at LC_X29_Y4_N8
--operation mode is normal

L6_count[4]_lut_out = HB1L01Q & (L6L71 # !L6L43);
L6_count[4] = DFFEA(L6_count[4]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--HB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~10 at LC_X29_Y4_N3
--operation mode is normal

HB1L31 = L6_count[5] # L6_count[3] # HB1L41 # !L6_count[4];


--HB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~20 at LC_X29_Y5_N5
--operation mode is normal

HB1L01Q_lut_out = EB1L9Q & !HB1L21Q & (HB1L01Q # !lvds_cmd) # !EB1L9Q & (HB1L01Q # !lvds_cmd);
HB1L01Q = DFFEA(HB1L01Q_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , , , );


--L6L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|LessThan~26 at LC_X29_Y4_N5
--operation mode is normal

L6L43 = !L6_count[5] & !L6_count[4] # !L6_count[6];


--HB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|data_buf_ena~14 at LC_X29_Y4_N6
--operation mode is normal

HB1L9 = !L6_count[1] & L6_count[0] & L6_count[2] & L6L43;


--EB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.recv~3 at LC_X30_Y4_N4
--operation mode is normal

EB1L5 = !HB1L21Q & EB1L7Q;


--EB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~25 at LC_X30_Y4_N3
--operation mode is normal

EB1L11Q_lut_out = HB1L21Q & (EB1L11Q # !EB1L4 & EB1L01Q) # !HB1L21Q & !EB1L4 & EB1L01Q;
EB1L11Q = DFFEA(EB1L11Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB2_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[9] at LC_X31_Y5_N0
--operation mode is normal

GB2_reg[9]_lut_out = HB1L01Q & (GB3_reg[2] & (GB3_reg[1] # GB3_reg[0]) # !GB3_reg[2] & GB3_reg[1] & GB3_reg[0]);
GB2_reg[9] = DFFEA(GB2_reg[9]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , HB1L9, , );


--PB1L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~5 at LC_X35_Y19_N5
--operation mode is arithmetic

PB1L3_carry_eqn = PB1L2;
PB1L3 = K72_reg_o[1] $ !PB1L3_carry_eqn;

--PB1L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~5COUT0 at LC_X35_Y19_N5
--operation mode is arithmetic

PB1L5_cout_0 = !K72_reg_o[1] & !PB1L2;
PB1L5 = CARRY(PB1L5_cout_0);

--PB1L6 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~5COUT1 at LC_X35_Y19_N5
--operation mode is arithmetic

PB1L6_cout_1 = !K72_reg_o[1] & !PB1L2;
PB1L6 = CARRY(PB1L6_cout_1);


--PB1L021 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~243COUT0 at LC_X34_Y19_N2
--operation mode is arithmetic

PB1L021_cout_0 = PB1L1 & !Y31_safe_q[0];
PB1L021 = CARRY(PB1L021_cout_0);

--PB1L121 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~243COUT1 at LC_X34_Y19_N2
--operation mode is arithmetic

PB1L121_cout_1 = PB1L1 & !Y31_safe_q[0];
PB1L121 = CARRY(PB1L121_cout_1);


--V1_ram_rom_data_reg[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] at LC_X14_Y22_N0
--operation mode is normal

V1_ram_rom_data_reg[10] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[11], U1_q_b[10], V1_ram_rom_data_reg[10], VCC, V1L9);


--W2L81 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~506 at LC_X6_Y20_N5
--operation mode is normal

W2L81 = AMPP_FUNCTION(W2_word_counter[2], W2_word_counter[3], W2_word_counter[0]);

--W2_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1] at LC_X6_Y20_N5
--operation mode is normal

W2_word_counter[1] = AMPP_FUNCTION(!A1L5, W2L5, !W1_clear_signal, GND, W2L82);


--GB5_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[7] at LC_X17_Y23_N3
--operation mode is normal

GB5_reg[7]_lut_out = KB1L3Q & GB5L52 & LB1L611Q # !KB1L3Q & GB5_reg[8];
GB5_reg[7] = DFFEA(GB5_reg[7]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~135 at LC_X17_Y24_N3
--operation mode is normal

GB5L22 = L9_count[0] & (L9_count[1] # MB1_q_b[13]) # !L9_count[0] & !L9_count[1] & MB1_q_b[5];


--GB5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~136 at LC_X17_Y24_N4
--operation mode is normal

GB5L32 = GB5L22 & (MB1_q_b[29] # !L9_count[1]) # !GB5L22 & MB1_q_b[21] & L9_count[1];


--GB4_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[12] at LC_X24_Y25_N9
--operation mode is normal

GB4_reg[12]_lut_out = GB4L96 # GB4L86 # K51_reg_o[12] & GB4L43;
GB4_reg[12] = DFFEA(GB4_reg[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[20] at LC_X24_Y24_N0
--operation mode is normal

FB2_crc_reg[20]_lut_out = FB2_crc_reg[19] & !BB1L601Q;
FB2_crc_reg[20] = DFFEA(FB2_crc_reg[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[12]~689 at LC_X24_Y25_N7
--operation mode is normal

BB1L721 = BB1L261 & GB4_reg[12] # !BB1L261 & FB2_crc_reg[20] & FB2L84;


--GB4_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[28] at LC_X30_Y26_N2
--operation mode is normal

GB4_reg[28]_lut_out = GB4L17 # GB4L07 # GB4L43 & K51_reg_o[28];
GB4_reg[28] = DFFEA(GB4_reg[28]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[4] at LC_X19_Y25_N9
--operation mode is normal

FB2_crc_reg[4]_lut_out = FB2_crc_reg[3] & !BB1L601Q;
FB2_crc_reg[4] = DFFEA(FB2_crc_reg[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[28]~690 at LC_X19_Y25_N7
--operation mode is normal

BB1L341 = BB1L261 & GB4_reg[28] # !BB1L261 & FB2_crc_reg[4] & FB2L84;


--GB4_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[20] at LC_X31_Y25_N7
--operation mode is normal

GB4_reg[20]_lut_out = GB4L37 # GB4L27 # GB4L43 & K51_reg_o[20];
GB4_reg[20] = DFFEA(GB4_reg[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12] at LC_X24_Y24_N7
--operation mode is normal

FB2_crc_reg[12]_lut_out = !BB1L601Q & (FB2_crc_reg[11] $ FB2_crc_reg[32] $ GB4_reg[0]);
FB2_crc_reg[12] = DFFEA(FB2_crc_reg[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L531 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[20]~691 at LC_X22_Y25_N0
--operation mode is normal

BB1L531 = BB1L261 & GB4_reg[20] # !BB1L261 & FB2_crc_reg[12] & FB2L84;


--GB4_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[4] at LC_X23_Y25_N3
--operation mode is normal

GB4_reg[4]_lut_out = GB4L57 # GB4L47 # K51_reg_o[4] & GB4L43;
GB4_reg[4] = DFFEA(GB4_reg[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[28] at LC_X23_Y24_N9
--operation mode is normal

FB2_crc_reg[28]_lut_out = !BB1L601Q & FB2_crc_reg[27];
FB2_crc_reg[28] = DFFEA(FB2_crc_reg[28]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L911 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[4]~692 at LC_X23_Y24_N2
--operation mode is normal

BB1L911 = BB1L261 & GB4_reg[4] # !BB1L261 & FB2_crc_reg[28] & FB2L84;


--GB4L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6048 at LC_X25_Y25_N3
--operation mode is normal

K61_reg_o[19]_qfbk = K61_reg_o[19];
GB4L06 = GB4L53 & (BB1L201 & K61_reg_o[19]_qfbk # !BB1L201 & DB2_q_b[19]);

--K61_reg_o[19] is dispatch:cmd0|reg:reply1|reg_o[19] at LC_X25_Y25_N3
--operation mode is normal

K61_reg_o[19]_sload_eqn = K41_reg_o[19];
K61_reg_o[19] = DFFEA(K61_reg_o[19]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6049 at LC_X25_Y25_N2
--operation mode is normal

GB4L16 = !BB1L901Q & GB4_reg[20] & !BB1L601Q;


--K51_reg_o[19] is dispatch:cmd0|reg:reply0|reg_o[19] at LC_X27_Y24_N2
--operation mode is normal

K51_reg_o[19]_sload_eqn = K31_reg_o[19];
K51_reg_o[19] = DFFEA(K51_reg_o[19]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6051 at LC_X29_Y25_N8
--operation mode is normal

K61_reg_o[27]_qfbk = K61_reg_o[27];
GB4L26 = GB4L53 & (BB1L201 & K61_reg_o[27]_qfbk # !BB1L201 & DB2_q_b[27]);

--K61_reg_o[27] is dispatch:cmd0|reg:reply1|reg_o[27] at LC_X29_Y25_N8
--operation mode is normal

K61_reg_o[27]_sload_eqn = K41_reg_o[27];
K61_reg_o[27] = DFFEA(K61_reg_o[27]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6052 at LC_X29_Y26_N4
--operation mode is normal

GB4L36 = !BB1L901Q & GB4_reg[28] & !BB1L601Q;


--K51_reg_o[27] is dispatch:cmd0|reg:reply0|reg_o[27] at LC_X31_Y24_N4
--operation mode is normal

K51_reg_o[27]_sload_eqn = K31_reg_o[27];
K51_reg_o[27] = DFFEA(K51_reg_o[27]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6054 at LC_X27_Y25_N3
--operation mode is normal

K61_reg_o[11]_qfbk = K61_reg_o[11];
GB4L46 = GB4L53 & (BB1L201 & K61_reg_o[11]_qfbk # !BB1L201 & DB2_q_b[11]);

--K61_reg_o[11] is dispatch:cmd0|reg:reply1|reg_o[11] at LC_X27_Y25_N3
--operation mode is normal

K61_reg_o[11]_sload_eqn = K41_reg_o[11];
K61_reg_o[11] = DFFEA(K61_reg_o[11]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6055 at LC_X25_Y25_N5
--operation mode is normal

GB4L56 = !BB1L901Q & GB4_reg[12] & !BB1L601Q;


--GB4L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6057 at LC_X24_Y25_N3
--operation mode is normal

K61_reg_o[3]_qfbk = K61_reg_o[3];
GB4L66 = GB4L53 & (BB1L201 & K61_reg_o[3]_qfbk # !BB1L201 & DB2_q_b[3]);

--K61_reg_o[3] is dispatch:cmd0|reg:reply1|reg_o[3] at LC_X24_Y25_N3
--operation mode is normal

K61_reg_o[3]_sload_eqn = K41_reg_o[3];
K61_reg_o[3] = DFFEA(K61_reg_o[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6058 at LC_X24_Y24_N4
--operation mode is normal

GB4L76 = !BB1L601Q & !BB1L901Q & GB4_reg[4];


--K41_reg_o[10] is dispatch:cmd0|reg:cmd1|reg_o[10] at LC_X33_Y18_N6
--operation mode is normal

K41_reg_o[10]_lut_out = AB1L781Q & K02_reg_o[10];
K41_reg_o[10] = DFFEA(K41_reg_o[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L041 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~10535 at LC_X35_Y25_N7
--operation mode is normal

CB1L041 = A1L272 & (S4_q_b[10] # A1L972 & S2_q_b[10]) # !A1L272 & A1L972 & S2_q_b[10];


--CB1L141 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~10536 at LC_X35_Y25_N8
--operation mode is normal

K21_reg_o[10]_qfbk = K21_reg_o[10];
CB1L141 = CB1L041 # A1L382 & K21_reg_o[10]_qfbk;

--K21_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[10] at LC_X35_Y25_N8
--operation mode is normal

K21_reg_o[10]_sload_eqn = CB1L96;
K21_reg_o[10] = DFFEA(K21_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[10] at LC_X33_Y22_N3
--operation mode is normal

K23_reg_o[10]_sload_eqn = CB1L96;
K23_reg_o[10] = DFFEA(K23_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L45 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4715 at LC_X33_Y25_N8
--operation mode is normal

K82_reg_o[10]_qfbk = K82_reg_o[10];
QB1L45 = A1L282 & (CB1L4 & K82_reg_o[10]_qfbk # !CB1L4 & K23_reg_o[10]);

--K82_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[10] at LC_X33_Y25_N8
--operation mode is normal

K82_reg_o[10]_sload_eqn = CB1L96;
K82_reg_o[10] = DFFEA(K82_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L55 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4716 at LC_X36_Y22_N4
--operation mode is normal

K72_reg_o[10]_qfbk = K72_reg_o[10];
QB1L55 = K13_reg_o[10] & (A1L572 # K72_reg_o[10]_qfbk & A1L472) # !K13_reg_o[10] & K72_reg_o[10]_qfbk & A1L472;

--K72_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10] at LC_X36_Y22_N4
--operation mode is normal

K72_reg_o[10]_sload_eqn = CB1L96;
K72_reg_o[10] = DFFEA(K72_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L65 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4717 at LC_X39_Y26_N0
--operation mode is normal

K33_reg_o[10]_qfbk = K33_reg_o[10];
QB1L65 = K92_reg_o[10] & (A1L672 # K33_reg_o[10]_qfbk & A1L372) # !K92_reg_o[10] & K33_reg_o[10]_qfbk & A1L372;

--K33_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[10] at LC_X39_Y26_N0
--operation mode is normal

K33_reg_o[10]_sload_eqn = CB1L96;
K33_reg_o[10] = DFFEA(K33_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[10] at LC_X35_Y26_N5
--operation mode is normal

K03_reg_o[10]_lut_out = CB1L96;
K03_reg_o[10] = DFFEA(K03_reg_o[10]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L75 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4718 at LC_X35_Y25_N2
--operation mode is normal

K43_reg_o[10]_qfbk = K43_reg_o[10];
QB1L75 = A1L872 & (K03_reg_o[10] # A1L772 & K43_reg_o[10]_qfbk) # !A1L872 & A1L772 & K43_reg_o[10]_qfbk;

--K43_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10] at LC_X35_Y25_N2
--operation mode is normal

K43_reg_o[10]_sload_eqn = CB1L96;
K43_reg_o[10] = DFFEA(K43_reg_o[10]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L85 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4719 at LC_X35_Y25_N1
--operation mode is normal

QB1L85 = QB1L75 # QB1L45 # QB1L55 # QB1L65;


--CB1L241 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~10537 at LC_X35_Y25_N9
--operation mode is normal

CB1L241 = CB1L161 & (QB1L85 # CB1L061 & CB1L141) # !CB1L161 & CB1L061 & CB1L141;


--K41_reg_o[26] is dispatch:cmd0|reg:cmd1|reg_o[26] at LC_X31_Y21_N9
--operation mode is normal

K41_reg_o[26]_lut_out = K02_reg_o[26] & AB1L781Q;
K41_reg_o[26] = DFFEA(K41_reg_o[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L091 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~10538 at LC_X39_Y25_N4
--operation mode is normal

CB1L091 = A1L272 & (S4_q_b[26] # A1L972 & S2_q_b[26]) # !A1L272 & A1L972 & S2_q_b[26];


--CB1L191 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~10539 at LC_X39_Y25_N5
--operation mode is normal

K21_reg_o[26]_qfbk = K21_reg_o[26];
CB1L191 = CB1L091 # A1L382 & K21_reg_o[26]_qfbk;

--K21_reg_o[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[26] at LC_X39_Y25_N5
--operation mode is normal

K21_reg_o[26]_sload_eqn = CB1L58;
K21_reg_o[26] = DFFEA(K21_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[26] at LC_X33_Y22_N6
--operation mode is normal

K23_reg_o[26]_sload_eqn = CB1L58;
K23_reg_o[26] = DFFEA(K23_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L431 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4720 at LC_X40_Y22_N8
--operation mode is normal

K82_reg_o[26]_qfbk = K82_reg_o[26];
QB1L431 = A1L282 & (CB1L4 & K82_reg_o[26]_qfbk # !CB1L4 & K23_reg_o[26]);

--K82_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[26] at LC_X40_Y22_N8
--operation mode is normal

K82_reg_o[26]_sload_eqn = CB1L58;
K82_reg_o[26] = DFFEA(K82_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L531 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4721 at LC_X39_Y22_N9
--operation mode is normal

K72_reg_o[26]_qfbk = K72_reg_o[26];
QB1L531 = K13_reg_o[26] & (A1L572 # K72_reg_o[26]_qfbk & A1L472) # !K13_reg_o[26] & K72_reg_o[26]_qfbk & A1L472;

--K72_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[26] at LC_X39_Y22_N9
--operation mode is normal

K72_reg_o[26]_sload_eqn = CB1L58;
K72_reg_o[26] = DFFEA(K72_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L631 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4722 at LC_X34_Y26_N2
--operation mode is normal

K33_reg_o[26]_qfbk = K33_reg_o[26];
QB1L631 = K92_reg_o[26] & (A1L672 # K33_reg_o[26]_qfbk & A1L372) # !K92_reg_o[26] & K33_reg_o[26]_qfbk & A1L372;

--K33_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[26] at LC_X34_Y26_N2
--operation mode is normal

K33_reg_o[26]_sload_eqn = CB1L58;
K33_reg_o[26] = DFFEA(K33_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[26] at LC_X35_Y26_N1
--operation mode is normal

K03_reg_o[26]_lut_out = CB1L58;
K03_reg_o[26] = DFFEA(K03_reg_o[26]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L731 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4723 at LC_X34_Y24_N3
--operation mode is normal

K43_reg_o[26]_qfbk = K43_reg_o[26];
QB1L731 = K03_reg_o[26] & (A1L872 # A1L772 & K43_reg_o[26]_qfbk) # !K03_reg_o[26] & A1L772 & K43_reg_o[26]_qfbk;

--K43_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26] at LC_X34_Y24_N3
--operation mode is normal

K43_reg_o[26]_sload_eqn = CB1L58;
K43_reg_o[26] = DFFEA(K43_reg_o[26]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L831 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4724 at LC_X39_Y25_N6
--operation mode is normal

QB1L831 = QB1L731 # QB1L431 # QB1L531 # QB1L631;


--CB1L291 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~10540 at LC_X39_Y25_N7
--operation mode is normal

CB1L291 = CB1L161 & (QB1L831 # CB1L061 & CB1L191) # !CB1L161 & CB1L061 & CB1L191;


--K31_reg_o[26] is dispatch:cmd0|reg:cmd0|reg_o[26] at LC_X33_Y12_N3
--operation mode is normal

K31_reg_o[26]_lut_out = AB1L781Q & K91_reg_o[26];
K31_reg_o[26] = DFFEA(K31_reg_o[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L661 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~10541 at LC_X34_Y22_N4
--operation mode is normal

CB1L661 = A1L972 & (S2_q_b[18] # A1L272 & S4_q_b[18]) # !A1L972 & A1L272 & S4_q_b[18];


--CB1L761 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~10542 at LC_X34_Y22_N5
--operation mode is normal

K21_reg_o[18]_qfbk = K21_reg_o[18];
CB1L761 = CB1L661 # A1L382 & K21_reg_o[18]_qfbk;

--K21_reg_o[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[18] at LC_X34_Y22_N5
--operation mode is normal

K21_reg_o[18]_sload_eqn = CB1L77;
K21_reg_o[18] = DFFEA(K21_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[18] at LC_X35_Y21_N0
--operation mode is normal

K23_reg_o[18]_lut_out = CB1L77;
K23_reg_o[18] = DFFEA(K23_reg_o[18]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L49 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4725 at LC_X35_Y21_N1
--operation mode is normal

K82_reg_o[18]_qfbk = K82_reg_o[18];
QB1L49 = A1L282 & (CB1L4 & K82_reg_o[18]_qfbk # !CB1L4 & K23_reg_o[18]);

--K82_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18] at LC_X35_Y21_N1
--operation mode is normal

K82_reg_o[18]_sload_eqn = CB1L77;
K82_reg_o[18] = DFFEA(K82_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L59 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4726 at LC_X35_Y20_N7
--operation mode is normal

K72_reg_o[18]_qfbk = K72_reg_o[18];
QB1L59 = K13_reg_o[18] & (A1L572 # A1L472 & K72_reg_o[18]_qfbk) # !K13_reg_o[18] & A1L472 & K72_reg_o[18]_qfbk;

--K72_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18] at LC_X35_Y20_N7
--operation mode is normal

K72_reg_o[18]_sload_eqn = CB1L77;
K72_reg_o[18] = DFFEA(K72_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L69 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4727 at LC_X40_Y24_N3
--operation mode is normal

K33_reg_o[18]_qfbk = K33_reg_o[18];
QB1L69 = K92_reg_o[18] & (A1L672 # K33_reg_o[18]_qfbk & A1L372) # !K92_reg_o[18] & K33_reg_o[18]_qfbk & A1L372;

--K33_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[18] at LC_X40_Y24_N3
--operation mode is normal

K33_reg_o[18]_sload_eqn = CB1L77;
K33_reg_o[18] = DFFEA(K33_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[18] at LC_X34_Y24_N9
--operation mode is normal

K03_reg_o[18]_sload_eqn = CB1L77;
K03_reg_o[18] = DFFEA(K03_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L79 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4728 at LC_X34_Y24_N2
--operation mode is normal

K43_reg_o[18]_qfbk = K43_reg_o[18];
QB1L79 = K03_reg_o[18] & (A1L872 # K43_reg_o[18]_qfbk & A1L772) # !K03_reg_o[18] & K43_reg_o[18]_qfbk & A1L772;

--K43_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18] at LC_X34_Y24_N2
--operation mode is normal

K43_reg_o[18]_sload_eqn = CB1L77;
K43_reg_o[18] = DFFEA(K43_reg_o[18]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L89 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4729 at LC_X35_Y20_N8
--operation mode is normal

QB1L89 = QB1L49 # QB1L79 # QB1L59 # QB1L69;


--CB1L861 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~10543 at LC_X34_Y22_N6
--operation mode is normal

CB1L861 = CB1L161 & (QB1L89 # CB1L061 & CB1L761) # !CB1L161 & CB1L061 & CB1L761;


--K31_reg_o[18] is dispatch:cmd0|reg:cmd0|reg_o[18] at LC_X31_Y20_N6
--operation mode is normal

K31_reg_o[18]_lut_out = AB1L781Q & K91_reg_o[18];
K31_reg_o[18] = DFFEA(K31_reg_o[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[2] is dispatch:cmd0|reg:cmd1|reg_o[2] at LC_X30_Y22_N2
--operation mode is normal

K41_reg_o[2]_lut_out = AB1L781Q & K02_reg_o[2];
K41_reg_o[2] = DFFEA(K41_reg_o[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L511 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10544 at LC_X40_Y23_N7
--operation mode is normal

CB1L511 = A1L972 & (S2_q_b[2] # A1L272 & S4_q_b[2]) # !A1L972 & A1L272 & S4_q_b[2];


--CB1L611 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10545 at LC_X40_Y23_N8
--operation mode is normal

K21_reg_o[2]_qfbk = K21_reg_o[2];
CB1L611 = CB1L061 & (CB1L511 # A1L382 & K21_reg_o[2]_qfbk);

--K21_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[2] at LC_X40_Y23_N8
--operation mode is normal

K21_reg_o[2]_sload_eqn = CB1L16;
K21_reg_o[2] = DFFEA(K21_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--CB1L711 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10546 at LC_X41_Y20_N5
--operation mode is normal

CB1L711 = E1L11Q & E1_led_data[2] & E1L61 & !CB1L89;


--K23_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[2] at LC_X41_Y25_N7
--operation mode is normal

K23_reg_o[2]_sload_eqn = CB1L16;
K23_reg_o[2] = DFFEA(K23_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L41 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4730 at LC_X41_Y25_N8
--operation mode is normal

K82_reg_o[2]_qfbk = K82_reg_o[2];
QB1L41 = A1L282 & (CB1L4 & K82_reg_o[2]_qfbk # !CB1L4 & K23_reg_o[2]);

--K82_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[2] at LC_X41_Y25_N8
--operation mode is normal

K82_reg_o[2]_sload_eqn = CB1L16;
K82_reg_o[2] = DFFEA(K82_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L51 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4731 at LC_X40_Y19_N9
--operation mode is normal

K72_reg_o[2]_qfbk = K72_reg_o[2];
QB1L51 = K13_reg_o[2] & (A1L572 # K72_reg_o[2]_qfbk & A1L472) # !K13_reg_o[2] & K72_reg_o[2]_qfbk & A1L472;

--K72_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2] at LC_X40_Y19_N9
--operation mode is normal

K72_reg_o[2]_sload_eqn = CB1L16;
K72_reg_o[2] = DFFEA(K72_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L61 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4732 at LC_X36_Y24_N5
--operation mode is normal

K33_reg_o[2]_qfbk = K33_reg_o[2];
QB1L61 = K92_reg_o[2] & (A1L672 # K33_reg_o[2]_qfbk & A1L372) # !K92_reg_o[2] & K33_reg_o[2]_qfbk & A1L372;

--K33_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[2] at LC_X36_Y24_N5
--operation mode is normal

K33_reg_o[2]_sload_eqn = CB1L16;
K33_reg_o[2] = DFFEA(K33_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[2] at LC_X34_Y24_N7
--operation mode is normal

K03_reg_o[2]_sload_eqn = CB1L16;
K03_reg_o[2] = DFFEA(K03_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L71 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4733 at LC_X34_Y24_N5
--operation mode is normal

K43_reg_o[2]_qfbk = K43_reg_o[2];
QB1L71 = K03_reg_o[2] & (A1L872 # K43_reg_o[2]_qfbk & A1L772) # !K03_reg_o[2] & K43_reg_o[2]_qfbk & A1L772;

--K43_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2] at LC_X34_Y24_N5
--operation mode is normal

K43_reg_o[2]_sload_eqn = CB1L16;
K43_reg_o[2] = DFFEA(K43_reg_o[2]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L81 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4734 at LC_X41_Y25_N5
--operation mode is normal

QB1L81 = QB1L41 # QB1L71 # QB1L61 # QB1L51;


--CB1L811 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10547 at LC_X41_Y25_N2
--operation mode is normal

CB1L811 = CB1L711 # CB1L611 # CB1L161 & QB1L81;


--K91_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[17] at LC_X34_Y12_N2
--operation mode is normal

K91_reg_o[17]_lut_out = GB1_reg[17];
K91_reg_o[17] = DFFEA(K91_reg_o[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[25] at LC_X33_Y12_N1
--operation mode is normal

K91_reg_o[25]_lut_out = GB1_reg[25];
K91_reg_o[25] = DFFEA(K91_reg_o[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[9] at LC_X34_Y17_N4
--operation mode is normal

K02_reg_o[9]_lut_out = GB1_reg[9];
K02_reg_o[9] = DFFEA(K02_reg_o[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[1] at LC_X34_Y17_N8
--operation mode is normal

K02_reg_o[1]_sload_eqn = GB1_reg[1];
K02_reg_o[1] = DFFEA(K02_reg_o[1]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--PB1L611Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24 at LC_X36_Y7_N5
--operation mode is normal

PB1L611Q_lut_out = PB1L511Q # PB1L441 & (PB1L611Q # PB1L931);
PB1L611Q = DFFEA(PB1L611Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--L6L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3 at LC_X28_Y4_N3
--operation mode is arithmetic

L6L9 = L6_count[2] $ !L6L7;

--L6L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3COUT0 at LC_X28_Y4_N3
--operation mode is arithmetic

L6L11_cout_0 = L6_count[2] & !L6L7;
L6L11 = CARRY(L6L11_cout_0);

--L6L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3COUT1 at LC_X28_Y4_N3
--operation mode is arithmetic

L6L21_cout_1 = L6_count[2] & !L6L8;
L6L21 = CARRY(L6L21_cout_1);


--L6L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2 at LC_X28_Y4_N2
--operation mode is arithmetic

L6L5 = L6_count[1] $ L6L3;

--L6L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2COUT0 at LC_X28_Y4_N2
--operation mode is arithmetic

L6L7_cout_0 = !L6L3 # !L6_count[1];
L6L7 = CARRY(L6L7_cout_0);

--L6L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2COUT1 at LC_X28_Y4_N2
--operation mode is arithmetic

L6L8_cout_1 = !L6L4 # !L6_count[1];
L6L8 = CARRY(L6L8_cout_1);


--L6L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1 at LC_X28_Y4_N1
--operation mode is arithmetic

L6L1 = !L6_count[0];

--L6L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1COUT0 at LC_X28_Y4_N1
--operation mode is arithmetic

L6L3_cout_0 = L6_count[0];
L6L3 = CARRY(L6L3_cout_0);

--L6L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1COUT1 at LC_X28_Y4_N1
--operation mode is arithmetic

L6L4_cout_1 = L6_count[0];
L6L4 = CARRY(L6L4_cout_1);


--L6L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~7 at LC_X28_Y4_N7
--operation mode is normal

L6L52_carry_eqn = (!L6L41 & L6L32) # (L6L41 & L6L42);
L6L52 = L6L52_carry_eqn $ !L6_count[6];


--L6L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6 at LC_X28_Y4_N6
--operation mode is arithmetic

L6L12_carry_eqn = (!L6L41 & L6L91) # (L6L41 & L6L02);
L6L12 = L6_count[5] $ L6L12_carry_eqn;

--L6L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6COUT0 at LC_X28_Y4_N6
--operation mode is arithmetic

L6L32_cout_0 = !L6L91 # !L6_count[5];
L6L32 = CARRY(L6L32_cout_0);

--L6L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6COUT1 at LC_X28_Y4_N6
--operation mode is arithmetic

L6L42_cout_1 = !L6L02 # !L6_count[5];
L6L42 = CARRY(L6L42_cout_1);


--L6L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4 at LC_X28_Y4_N4
--operation mode is arithmetic

L6L31 = L6_count[3] $ L6L11;

--L6L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4COUT at LC_X28_Y4_N4
--operation mode is arithmetic

L6L41 = L6L51;


--L6L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5 at LC_X28_Y4_N5
--operation mode is arithmetic

L6L71_carry_eqn = (!L6L41 & GND) # (L6L41 & VCC);
L6L71 = L6_count[4] $ !L6L71_carry_eqn;

--L6L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5COUT0 at LC_X28_Y4_N5
--operation mode is arithmetic

L6L91_cout_0 = L6_count[4] & !L6L41;
L6L91 = CARRY(L6L91_cout_0);

--L6L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5COUT1 at LC_X28_Y4_N5
--operation mode is arithmetic

L6L02_cout_1 = L6_count[4] & !L6L41;
L6L02 = CARRY(L6L02_cout_1);


--GB3_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample|reg[2] at LC_X29_Y5_N2
--operation mode is normal

GB3_reg[2]_lut_out = HB1L01Q & lvds_cmd;
GB3_reg[2] = DFFEA(GB3_reg[2]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , !HB1L21Q, , );


--GB3_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample|reg[0] at LC_X31_Y5_N9
--operation mode is normal

GB3_reg[0]_lut_out = HB1L01Q & GB3_reg[1];
GB3_reg[0] = DFFEA(GB3_reg[0]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , !HB1L21Q, , );


--GB3_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample|reg[1] at LC_X29_Y5_N4
--operation mode is normal

GB3_reg[1]_lut_out = HB1L01Q & GB3_reg[2];
GB3_reg[1] = DFFEA(GB3_reg[1]_lut_out, GLOBAL(RB1__clk2), GLOBAL(rst_n), , !HB1L21Q, , );


--PB1L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~4 at LC_X35_Y19_N4
--operation mode is arithmetic

PB1L1 = !K72_reg_o[0];

--PB1L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~4COUT at LC_X35_Y19_N4
--operation mode is arithmetic

PB1L2 = CARRY(K72_reg_o[0]);


--V1_ram_rom_data_reg[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] at LC_X17_Y21_N7
--operation mode is normal

V1_ram_rom_data_reg[11] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[11], V1L01, U1_q_b[11], V1_ram_rom_data_reg[12], VCC, V1L9);


--GB5_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[8] at LC_X17_Y23_N2
--operation mode is normal

GB5_reg[8]_lut_out = KB1L3Q & GB5L72 & LB1L611Q # !KB1L3Q & GB5_reg[9];
GB5_reg[8] = DFFEA(GB5_reg[8]_lut_out, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~138 at LC_X17_Y24_N8
--operation mode is normal

GB5L42 = L9_count[1] & (L9_count[0] # MB1_q_b[22]) # !L9_count[1] & !L9_count[0] & MB1_q_b[6];


--GB5L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~139 at LC_X17_Y24_N9
--operation mode is normal

GB5L52 = GB5L42 & (MB1_q_b[30] # !L9_count[0]) # !GB5L42 & L9_count[0] & MB1_q_b[14];


--GB4_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[21] at LC_X31_Y25_N1
--operation mode is normal

GB4_reg[21]_lut_out = GB4L77 # GB4L67 # GB4L43 & K51_reg_o[21];
GB4_reg[21] = DFFEA(GB4_reg[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[11] at LC_X24_Y24_N2
--operation mode is normal

FB2_crc_reg[11]_lut_out = !BB1L601Q & (GB4_reg[0] $ FB2_crc_reg[10] $ FB2_crc_reg[32]);
FB2_crc_reg[11] = DFFEA(FB2_crc_reg[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[21]~693 at LC_X27_Y25_N1
--operation mode is normal

BB1L631 = BB1L261 & GB4_reg[21] # !BB1L261 & FB2_crc_reg[11] & FB2L84;


--GB4_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[29] at LC_X30_Y26_N5
--operation mode is normal

GB4_reg[29]_lut_out = GB4L97 # GB4L87 # K51_reg_o[29] & GB4L43;
GB4_reg[29] = DFFEA(GB4_reg[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[3] at LC_X19_Y25_N2
--operation mode is normal

FB2_crc_reg[3]_lut_out = !BB1L601Q & (GB4_reg[0] $ FB2_crc_reg[2] $ FB2_crc_reg[32]);
FB2_crc_reg[3] = DFFEA(FB2_crc_reg[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L441 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[29]~694 at LC_X19_Y25_N4
--operation mode is normal

BB1L441 = BB1L261 & GB4_reg[29] # !BB1L261 & FB2_crc_reg[3] & FB2L84;


--GB4_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[13] at LC_X25_Y25_N9
--operation mode is normal

GB4_reg[13]_lut_out = GB4L18 # GB4L08 # K51_reg_o[13] & GB4L43;
GB4_reg[13] = DFFEA(GB4_reg[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[19] at LC_X24_Y24_N1
--operation mode is normal

FB2_crc_reg[19]_lut_out = FB2_crc_reg[18] & !BB1L601Q;
FB2_crc_reg[19] = DFFEA(FB2_crc_reg[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L821 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[13]~695 at LC_X25_Y25_N6
--operation mode is normal

BB1L821 = BB1L261 & GB4_reg[13] # !BB1L261 & FB2_crc_reg[19] & FB2L84;


--GB4_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[5] at LC_X23_Y25_N6
--operation mode is normal

GB4_reg[5]_lut_out = GB4L38 # GB4L28 # K51_reg_o[5] & GB4L43;
GB4_reg[5] = DFFEA(GB4_reg[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[27] at LC_X23_Y24_N7
--operation mode is normal

FB2_crc_reg[27]_lut_out = !BB1L601Q & (FB2_crc_reg[32] $ GB4_reg[0] $ FB2_crc_reg[26]);
FB2_crc_reg[27] = DFFEA(FB2_crc_reg[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[5]~696 at LC_X23_Y25_N7
--operation mode is normal

BB1L021 = BB1L261 & GB4_reg[5] # !BB1L261 & FB2_crc_reg[27] & FB2L84;


--GB4L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6060 at LC_X24_Y25_N8
--operation mode is normal

K61_reg_o[12]_qfbk = K61_reg_o[12];
GB4L86 = GB4L53 & (BB1L201 & K61_reg_o[12]_qfbk # !BB1L201 & DB2_q_b[12]);

--K61_reg_o[12] is dispatch:cmd0|reg:reply1|reg_o[12] at LC_X24_Y25_N8
--operation mode is normal

K61_reg_o[12]_sload_eqn = K41_reg_o[12];
K61_reg_o[12] = DFFEA(K61_reg_o[12]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6061 at LC_X25_Y25_N0
--operation mode is normal

GB4L96 = GB4_reg[13] & !BB1L901Q & !BB1L601Q;


--GB4L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6063 at LC_X30_Y26_N1
--operation mode is normal

K61_reg_o[28]_qfbk = K61_reg_o[28];
GB4L07 = GB4L53 & (BB1L201 & K61_reg_o[28]_qfbk # !BB1L201 & DB2_q_b[28]);

--K61_reg_o[28] is dispatch:cmd0|reg:reply1|reg_o[28] at LC_X30_Y26_N1
--operation mode is normal

K61_reg_o[28]_sload_eqn = K41_reg_o[28];
K61_reg_o[28] = DFFEA(K61_reg_o[28]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6064 at LC_X30_Y26_N8
--operation mode is normal

GB4L17 = !BB1L901Q & GB4_reg[29] & !BB1L601Q;


--K51_reg_o[28] is dispatch:cmd0|reg:reply0|reg_o[28] at LC_X31_Y23_N5
--operation mode is normal

K51_reg_o[28]_sload_eqn = K31_reg_o[28];
K51_reg_o[28] = DFFEA(K51_reg_o[28]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6066 at LC_X31_Y25_N6
--operation mode is normal

K61_reg_o[20]_qfbk = K61_reg_o[20];
GB4L27 = GB4L53 & (BB1L201 & K61_reg_o[20]_qfbk # !BB1L201 & DB2_q_b[20]);

--K61_reg_o[20] is dispatch:cmd0|reg:reply1|reg_o[20] at LC_X31_Y25_N6
--operation mode is normal

K61_reg_o[20]_sload_eqn = K41_reg_o[20];
K61_reg_o[20] = DFFEA(K61_reg_o[20]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6067 at LC_X31_Y25_N9
--operation mode is normal

GB4L37 = GB4_reg[21] & !BB1L601Q & !BB1L901Q;


--K51_reg_o[20] is dispatch:cmd0|reg:reply0|reg_o[20] at LC_X31_Y21_N5
--operation mode is normal

K51_reg_o[20]_sload_eqn = K31_reg_o[20];
K51_reg_o[20] = DFFEA(K51_reg_o[20]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6069 at LC_X23_Y25_N2
--operation mode is normal

K61_reg_o[4]_qfbk = K61_reg_o[4];
GB4L47 = GB4L53 & (BB1L201 & K61_reg_o[4]_qfbk # !BB1L201 & DB2_q_b[4]);

--K61_reg_o[4] is dispatch:cmd0|reg:reply1|reg_o[4] at LC_X23_Y25_N2
--operation mode is normal

K61_reg_o[4]_sload_eqn = K41_reg_o[4];
K61_reg_o[4] = DFFEA(K61_reg_o[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6070 at LC_X23_Y25_N0
--operation mode is normal

GB4L57 = GB4_reg[5] & !BB1L901Q & !BB1L601Q;


--CB1L961 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~10548 at LC_X39_Y24_N1
--operation mode is normal

CB1L961 = A1L272 & (S4_q_b[19] # A1L972 & S2_q_b[19]) # !A1L272 & A1L972 & S2_q_b[19];


--CB1L071 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~10549 at LC_X39_Y24_N2
--operation mode is normal

K21_reg_o[19]_qfbk = K21_reg_o[19];
CB1L071 = CB1L961 # A1L382 & K21_reg_o[19]_qfbk;

--K21_reg_o[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[19] at LC_X39_Y24_N2
--operation mode is normal

K21_reg_o[19]_sload_eqn = CB1L87;
K21_reg_o[19] = DFFEA(K21_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[19] at LC_X33_Y25_N3
--operation mode is normal

K23_reg_o[19]_sload_eqn = CB1L87;
K23_reg_o[19] = DFFEA(K23_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L99 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4735 at LC_X33_Y25_N2
--operation mode is normal

K82_reg_o[19]_qfbk = K82_reg_o[19];
QB1L99 = A1L282 & (CB1L4 & K82_reg_o[19]_qfbk # !CB1L4 & K23_reg_o[19]);

--K82_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[19] at LC_X33_Y25_N2
--operation mode is normal

K82_reg_o[19]_sload_eqn = CB1L87;
K82_reg_o[19] = DFFEA(K82_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L001 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4736 at LC_X39_Y24_N0
--operation mode is normal

K72_reg_o[19]_qfbk = K72_reg_o[19];
QB1L001 = K13_reg_o[19] & (A1L572 # K72_reg_o[19]_qfbk & A1L472) # !K13_reg_o[19] & K72_reg_o[19]_qfbk & A1L472;

--K72_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[19] at LC_X39_Y24_N0
--operation mode is normal

K72_reg_o[19]_sload_eqn = CB1L87;
K72_reg_o[19] = DFFEA(K72_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L101 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4737 at LC_X40_Y25_N5
--operation mode is normal

K33_reg_o[19]_qfbk = K33_reg_o[19];
QB1L101 = K92_reg_o[19] & (A1L672 # A1L372 & K33_reg_o[19]_qfbk) # !K92_reg_o[19] & A1L372 & K33_reg_o[19]_qfbk;

--K33_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[19] at LC_X40_Y25_N5
--operation mode is normal

K33_reg_o[19]_sload_eqn = CB1L87;
K33_reg_o[19] = DFFEA(K33_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[19] at LC_X32_Y23_N8
--operation mode is normal

K03_reg_o[19]_sload_eqn = CB1L87;
K03_reg_o[19] = DFFEA(K03_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L201 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4738 at LC_X32_Y24_N7
--operation mode is normal

K43_reg_o[19]_qfbk = K43_reg_o[19];
QB1L201 = K03_reg_o[19] & (A1L872 # K43_reg_o[19]_qfbk & A1L772) # !K03_reg_o[19] & K43_reg_o[19]_qfbk & A1L772;

--K43_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19] at LC_X32_Y24_N7
--operation mode is normal

K43_reg_o[19]_sload_eqn = CB1L87;
K43_reg_o[19] = DFFEA(K43_reg_o[19]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L301 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4739 at LC_X39_Y24_N7
--operation mode is normal

QB1L301 = QB1L201 # QB1L001 # QB1L101 # QB1L99;


--CB1L171 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~10550 at LC_X39_Y24_N3
--operation mode is normal

CB1L171 = CB1L161 & (QB1L301 # CB1L061 & CB1L071) # !CB1L161 & CB1L061 & CB1L071;


--K31_reg_o[19] is dispatch:cmd0|reg:cmd0|reg_o[19] at LC_X31_Y23_N9
--operation mode is normal

K31_reg_o[19]_lut_out = AB1L881Q # K91_reg_o[19] & AB1L781Q;
K31_reg_o[19] = DFFEA(K31_reg_o[19]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[27] is dispatch:cmd0|reg:cmd1|reg_o[27] at LC_X30_Y20_N7
--operation mode is normal

K41_reg_o[27]_lut_out = AB1L781Q & K02_reg_o[27];
K41_reg_o[27] = DFFEA(K41_reg_o[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L391 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~10551 at LC_X40_Y22_N4
--operation mode is normal

CB1L391 = A1L272 & (S4_q_b[27] # A1L972 & S2_q_b[27]) # !A1L272 & A1L972 & S2_q_b[27];


--CB1L491 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~10552 at LC_X40_Y22_N5
--operation mode is normal

K21_reg_o[27]_qfbk = K21_reg_o[27];
CB1L491 = CB1L391 # A1L382 & K21_reg_o[27]_qfbk;

--K21_reg_o[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[27] at LC_X40_Y22_N5
--operation mode is normal

K21_reg_o[27]_sload_eqn = CB1L68;
K21_reg_o[27] = DFFEA(K21_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[27] at LC_X33_Y21_N2
--operation mode is normal

K23_reg_o[27]_lut_out = CB1L68;
K23_reg_o[27] = DFFEA(K23_reg_o[27]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L931 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4740 at LC_X34_Y21_N9
--operation mode is normal

K82_reg_o[27]_qfbk = K82_reg_o[27];
QB1L931 = A1L282 & (CB1L4 & K82_reg_o[27]_qfbk # !CB1L4 & K23_reg_o[27]);

--K82_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[27] at LC_X34_Y21_N9
--operation mode is normal

K82_reg_o[27]_sload_eqn = CB1L68;
K82_reg_o[27] = DFFEA(K82_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L041 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4741 at LC_X39_Y22_N7
--operation mode is normal

K72_reg_o[27]_qfbk = K72_reg_o[27];
QB1L041 = K13_reg_o[27] & (A1L572 # K72_reg_o[27]_qfbk & A1L472) # !K13_reg_o[27] & K72_reg_o[27]_qfbk & A1L472;

--K72_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27] at LC_X39_Y22_N7
--operation mode is normal

K72_reg_o[27]_sload_eqn = CB1L68;
K72_reg_o[27] = DFFEA(K72_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L141 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4742 at LC_X40_Y24_N4
--operation mode is normal

K33_reg_o[27]_qfbk = K33_reg_o[27];
QB1L141 = K92_reg_o[27] & (A1L672 # A1L372 & K33_reg_o[27]_qfbk) # !K92_reg_o[27] & A1L372 & K33_reg_o[27]_qfbk;

--K33_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[27] at LC_X40_Y24_N4
--operation mode is normal

K33_reg_o[27]_sload_eqn = CB1L68;
K33_reg_o[27] = DFFEA(K33_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[27] at LC_X34_Y23_N7
--operation mode is normal

K03_reg_o[27]_sload_eqn = CB1L68;
K03_reg_o[27] = DFFEA(K03_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L241 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4743 at LC_X34_Y24_N4
--operation mode is normal

K43_reg_o[27]_qfbk = K43_reg_o[27];
QB1L241 = K03_reg_o[27] & (A1L872 # K43_reg_o[27]_qfbk & A1L772) # !K03_reg_o[27] & K43_reg_o[27]_qfbk & A1L772;

--K43_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27] at LC_X34_Y24_N4
--operation mode is normal

K43_reg_o[27]_sload_eqn = CB1L68;
K43_reg_o[27] = DFFEA(K43_reg_o[27]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L341 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4744 at LC_X39_Y22_N3
--operation mode is normal

QB1L341 = QB1L041 # QB1L141 # QB1L931 # QB1L241;


--CB1L591 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~10553 at LC_X40_Y22_N6
--operation mode is normal

CB1L591 = CB1L161 & (QB1L341 # CB1L061 & CB1L491) # !CB1L161 & CB1L061 & CB1L491;


--K31_reg_o[27] is dispatch:cmd0|reg:cmd0|reg_o[27] at LC_X33_Y18_N5
--operation mode is normal

K31_reg_o[27]_lut_out = AB1L881Q # K91_reg_o[27] & AB1L781Q;
K31_reg_o[27] = DFFEA(K31_reg_o[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[11] is dispatch:cmd0|reg:cmd1|reg_o[11] at LC_X30_Y21_N4
--operation mode is normal

K41_reg_o[11]_lut_out = AB1L781Q & K02_reg_o[11];
K41_reg_o[11] = DFFEA(K41_reg_o[11]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L341 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~10554 at LC_X41_Y24_N4
--operation mode is normal

CB1L341 = A1L272 & (S4_q_b[11] # A1L972 & S2_q_b[11]) # !A1L272 & A1L972 & S2_q_b[11];


--CB1L441 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~10555 at LC_X41_Y24_N5
--operation mode is normal

K21_reg_o[11]_qfbk = K21_reg_o[11];
CB1L441 = CB1L341 # A1L382 & K21_reg_o[11]_qfbk;

--K21_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[11] at LC_X41_Y24_N5
--operation mode is normal

K21_reg_o[11]_sload_eqn = CB1L07;
K21_reg_o[11] = DFFEA(K21_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[11] at LC_X41_Y25_N9
--operation mode is normal

K23_reg_o[11]_sload_eqn = CB1L07;
K23_reg_o[11] = DFFEA(K23_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L95 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4745 at LC_X41_Y25_N6
--operation mode is normal

K82_reg_o[11]_qfbk = K82_reg_o[11];
QB1L95 = A1L282 & (CB1L4 & K82_reg_o[11]_qfbk # !CB1L4 & K23_reg_o[11]);

--K82_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[11] at LC_X41_Y25_N6
--operation mode is normal

K82_reg_o[11]_sload_eqn = CB1L07;
K82_reg_o[11] = DFFEA(K82_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L06 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4746 at LC_X40_Y19_N6
--operation mode is normal

K72_reg_o[11]_qfbk = K72_reg_o[11];
QB1L06 = K13_reg_o[11] & (A1L572 # K72_reg_o[11]_qfbk & A1L472) # !K13_reg_o[11] & K72_reg_o[11]_qfbk & A1L472;

--K72_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[11] at LC_X40_Y19_N6
--operation mode is normal

K72_reg_o[11]_sload_eqn = CB1L07;
K72_reg_o[11] = DFFEA(K72_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L16 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4747 at LC_X40_Y27_N0
--operation mode is normal

K33_reg_o[11]_qfbk = K33_reg_o[11];
QB1L16 = A1L672 & (K92_reg_o[11] # K33_reg_o[11]_qfbk & A1L372) # !A1L672 & K33_reg_o[11]_qfbk & A1L372;

--K33_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[11] at LC_X40_Y27_N0
--operation mode is normal

K33_reg_o[11]_sload_eqn = CB1L07;
K33_reg_o[11] = DFFEA(K33_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[11] at LC_X34_Y24_N0
--operation mode is normal

K03_reg_o[11]_sload_eqn = CB1L07;
K03_reg_o[11] = DFFEA(K03_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L26 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4748 at LC_X34_Y24_N1
--operation mode is normal

K43_reg_o[11]_qfbk = K43_reg_o[11];
QB1L26 = K03_reg_o[11] & (A1L872 # K43_reg_o[11]_qfbk & A1L772) # !K03_reg_o[11] & K43_reg_o[11]_qfbk & A1L772;

--K43_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11] at LC_X34_Y24_N1
--operation mode is normal

K43_reg_o[11]_sload_eqn = CB1L07;
K43_reg_o[11] = DFFEA(K43_reg_o[11]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L36 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4749 at LC_X41_Y24_N7
--operation mode is normal

QB1L36 = QB1L26 # QB1L16 # QB1L95 # QB1L06;


--CB1L541 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~10556 at LC_X41_Y24_N6
--operation mode is normal

CB1L541 = CB1L061 & (CB1L441 # CB1L161 & QB1L36) # !CB1L061 & CB1L161 & QB1L36;


--K41_reg_o[3] is dispatch:cmd0|reg:cmd1|reg_o[3] at LC_X30_Y22_N6
--operation mode is normal

K41_reg_o[3]_lut_out = AB1L781Q & K02_reg_o[3];
K41_reg_o[3] = DFFEA(K41_reg_o[3]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L911 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~10557 at LC_X39_Y19_N6
--operation mode is normal

CB1L911 = A1L972 & (S2_q_b[3] # A1L272 & S4_q_b[3]) # !A1L972 & A1L272 & S4_q_b[3];


--CB1L021 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~10558 at LC_X39_Y19_N7
--operation mode is normal

K21_reg_o[3]_qfbk = K21_reg_o[3];
CB1L021 = CB1L911 # A1L382 & K21_reg_o[3]_qfbk;

--K21_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[3] at LC_X39_Y19_N7
--operation mode is normal

K21_reg_o[3]_sload_eqn = CB1L26;
K21_reg_o[3] = DFFEA(K21_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[3] at LC_X41_Y25_N0
--operation mode is normal

K23_reg_o[3]_lut_out = CB1L26;
K23_reg_o[3] = DFFEA(K23_reg_o[3]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L91 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4750 at LC_X41_Y25_N1
--operation mode is normal

K82_reg_o[3]_qfbk = K82_reg_o[3];
QB1L91 = A1L282 & (CB1L4 & K82_reg_o[3]_qfbk # !CB1L4 & K23_reg_o[3]);

--K82_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[3] at LC_X41_Y25_N1
--operation mode is normal

K82_reg_o[3]_sload_eqn = CB1L26;
K82_reg_o[3] = DFFEA(K82_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L02 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4751 at LC_X39_Y19_N2
--operation mode is normal

K72_reg_o[3]_qfbk = K72_reg_o[3];
QB1L02 = K13_reg_o[3] & (A1L572 # K72_reg_o[3]_qfbk & A1L472) # !K13_reg_o[3] & K72_reg_o[3]_qfbk & A1L472;

--K72_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3] at LC_X39_Y19_N2
--operation mode is normal

K72_reg_o[3]_sload_eqn = CB1L26;
K72_reg_o[3] = DFFEA(K72_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L12 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4752 at LC_X36_Y24_N9
--operation mode is normal

K33_reg_o[3]_qfbk = K33_reg_o[3];
QB1L12 = K92_reg_o[3] & (A1L672 # K33_reg_o[3]_qfbk & A1L372) # !K92_reg_o[3] & K33_reg_o[3]_qfbk & A1L372;

--K33_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[3] at LC_X36_Y24_N9
--operation mode is normal

K33_reg_o[3]_sload_eqn = CB1L26;
K33_reg_o[3] = DFFEA(K33_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[3] at LC_X34_Y24_N8
--operation mode is normal

K03_reg_o[3]_sload_eqn = CB1L26;
K03_reg_o[3] = DFFEA(K03_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L22 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4753 at LC_X34_Y24_N6
--operation mode is normal

K43_reg_o[3]_qfbk = K43_reg_o[3];
QB1L22 = K03_reg_o[3] & (A1L872 # K43_reg_o[3]_qfbk & A1L772) # !K03_reg_o[3] & K43_reg_o[3]_qfbk & A1L772;

--K43_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3] at LC_X34_Y24_N6
--operation mode is normal

K43_reg_o[3]_sload_eqn = CB1L26;
K43_reg_o[3] = DFFEA(K43_reg_o[3]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L32 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4754 at LC_X40_Y25_N3
--operation mode is normal

QB1L32 = QB1L91 # QB1L22 # QB1L12 # QB1L02;


--CB1L121 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~10559 at LC_X40_Y25_N2
--operation mode is normal

CB1L121 = CB1L161 & (QB1L32 # CB1L061 & CB1L021) # !CB1L161 & CB1L061 & CB1L021;


--K02_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[10] at LC_X33_Y16_N2
--operation mode is normal

K02_reg_o[10]_sload_eqn = GB1_reg[10];
K02_reg_o[10] = DFFEA(K02_reg_o[10]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K91_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[26] at LC_X33_Y10_N4
--operation mode is normal

K91_reg_o[26]_lut_out = GB1_reg[26];
K91_reg_o[26] = DFFEA(K91_reg_o[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[18] at LC_X34_Y17_N9
--operation mode is normal

K91_reg_o[18]_sload_eqn = GB1_reg[18];
K91_reg_o[18] = DFFEA(K91_reg_o[18]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[2] at LC_X32_Y21_N6
--operation mode is normal

K02_reg_o[2]_sload_eqn = GB1_reg[2];
K02_reg_o[2] = DFFEA(K02_reg_o[2]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--PB1L511Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23 at LC_X36_Y7_N0
--operation mode is normal

PB1L511Q_lut_out = !PB1L211Q & PB1L541 & !PB1L241 & QB1_init_window_req_o;
PB1L511Q = DFFEA(PB1L511Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--PB1L211Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20 at LC_X36_Y7_N3
--operation mode is normal

PB1L211Q_lut_out = PB1L411Q & PB1L441 & (PB1L211Q # QB1_init_window_req_o) # !PB1L411Q & (PB1L211Q # QB1_init_window_req_o);
PB1L211Q = DFFEA(PB1L211Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--PB1L931 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set~12 at LC_X36_Y7_N4
--operation mode is normal

PB1L931 = !PB1L211Q & QB1_init_window_req_o;


--V1_ram_rom_data_reg[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] at LC_X17_Y21_N4
--operation mode is normal

V1_ram_rom_data_reg[12] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[13], V1L01, U1_q_b[12], V1_ram_rom_data_reg[12], VCC, V1L9);


--GB5_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[9] at LC_X17_Y23_N8
--operation mode is normal

GB5_reg[9]_sload_eqn = KB1L3Q;
GB5_reg[9] = DFFEA(GB5_reg[9]_sload_eqn, GLOBAL(KB1_tx_clk), GLOBAL(rst_n), , KB1L2Q, , );


--GB5L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~141 at LC_X17_Y24_N5
--operation mode is normal

GB5L62 = L9_count[0] & (L9_count[1] # MB1_q_b[15]) # !L9_count[0] & MB1_q_b[7] & !L9_count[1];


--GB5L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~142 at LC_X17_Y24_N6
--operation mode is normal

GB5L72 = GB5L62 & (MB1_q_b[31] # !L9_count[1]) # !GB5L62 & L9_count[1] & MB1_q_b[23];


--GB4_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[14] at LC_X24_Y26_N9
--operation mode is normal

GB4_reg[14]_lut_out = GB4L58 # GB4L48 # GB4L43 & K51_reg_o[14];
GB4_reg[14] = DFFEA(GB4_reg[14]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[18] at LC_X24_Y24_N5
--operation mode is normal

FB2_crc_reg[18]_lut_out = FB2_crc_reg[17] & !BB1L601Q;
FB2_crc_reg[18] = DFFEA(FB2_crc_reg[18]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[14]~697 at LC_X24_Y26_N7
--operation mode is normal

BB1L921 = BB1L261 & GB4_reg[14] # !BB1L261 & FB2_crc_reg[18] & FB2L84;


--GB4_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30] at LC_X32_Y25_N5
--operation mode is normal

GB4_reg[30]_lut_out = BB1L601Q & BB1L211 # !BB1L601Q & (BB1L901Q & BB1L211 # !BB1L901Q & GB4_reg[31]);
GB4_reg[30] = DFFEA(GB4_reg[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[2] at LC_X19_Y25_N5
--operation mode is normal

FB2_crc_reg[2]_lut_out = !BB1L601Q & (GB4_reg[0] $ FB2_crc_reg[1] $ FB2_crc_reg[32]);
FB2_crc_reg[2] = DFFEA(FB2_crc_reg[2]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L541 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[30]~698 at LC_X19_Y25_N8
--operation mode is normal

BB1L541 = BB1L261 & GB4_reg[30] # !BB1L261 & FB2_crc_reg[2] & FB2L84;


--GB4_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[22] at LC_X31_Y25_N3
--operation mode is normal

GB4_reg[22]_lut_out = GB4L78 # GB4L68 # GB4L43 & K51_reg_o[22];
GB4_reg[22] = DFFEA(GB4_reg[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[10] at LC_X23_Y24_N6
--operation mode is normal

FB2_crc_reg[10]_lut_out = !BB1L601Q & FB2_crc_reg[9];
FB2_crc_reg[10] = DFFEA(FB2_crc_reg[10]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[22]~699 at LC_X23_Y25_N8
--operation mode is normal

BB1L731 = BB1L261 & GB4_reg[22] # !BB1L261 & FB2_crc_reg[10] & FB2L84;


--GB4_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[6] at LC_X23_Y25_N1
--operation mode is normal

GB4_reg[6]_lut_out = GB4L98 # GB4L88 # K51_reg_o[6] & GB4L43;
GB4_reg[6] = DFFEA(GB4_reg[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[26] at LC_X22_Y24_N5
--operation mode is normal

FB2_crc_reg[26]_lut_out = FB2_crc_reg[25] & !BB1L601Q;
FB2_crc_reg[26] = DFFEA(FB2_crc_reg[26]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[6]~700 at LC_X22_Y25_N8
--operation mode is normal

BB1L121 = BB1L261 & GB4_reg[6] # !BB1L261 & FB2_crc_reg[26] & FB2L84;


--GB4L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6072 at LC_X31_Y25_N0
--operation mode is normal

K61_reg_o[21]_qfbk = K61_reg_o[21];
GB4L67 = GB4L53 & (BB1L201 & K61_reg_o[21]_qfbk # !BB1L201 & DB2_q_b[21]);

--K61_reg_o[21] is dispatch:cmd0|reg:reply1|reg_o[21] at LC_X31_Y25_N0
--operation mode is normal

K61_reg_o[21]_sload_eqn = K41_reg_o[21];
K61_reg_o[21] = DFFEA(K61_reg_o[21]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6073 at LC_X31_Y25_N5
--operation mode is normal

GB4L77 = GB4_reg[22] & !BB1L601Q & !BB1L901Q;


--K51_reg_o[21] is dispatch:cmd0|reg:reply0|reg_o[21] at LC_X31_Y24_N5
--operation mode is normal

K51_reg_o[21]_sload_eqn = K31_reg_o[21];
K51_reg_o[21] = DFFEA(K51_reg_o[21]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6075 at LC_X30_Y26_N4
--operation mode is normal

K61_reg_o[29]_qfbk = K61_reg_o[29];
GB4L87 = GB4L53 & (BB1L201 & K61_reg_o[29]_qfbk # !BB1L201 & DB2_q_b[29]);

--K61_reg_o[29] is dispatch:cmd0|reg:reply1|reg_o[29] at LC_X30_Y26_N4
--operation mode is normal

K61_reg_o[29]_sload_eqn = K41_reg_o[29];
K61_reg_o[29] = DFFEA(K61_reg_o[29]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6076 at LC_X30_Y26_N3
--operation mode is normal

GB4L97 = !BB1L901Q & GB4_reg[30] & !BB1L601Q;


--K51_reg_o[29] is dispatch:cmd0|reg:reply0|reg_o[29] at LC_X30_Y22_N9
--operation mode is normal

K51_reg_o[29]_sload_eqn = K31_reg_o[29];
K51_reg_o[29] = DFFEA(K51_reg_o[29]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6078 at LC_X25_Y25_N8
--operation mode is normal

K61_reg_o[13]_qfbk = K61_reg_o[13];
GB4L08 = GB4L53 & (BB1L201 & K61_reg_o[13]_qfbk # !BB1L201 & DB2_q_b[13]);

--K61_reg_o[13] is dispatch:cmd0|reg:reply1|reg_o[13] at LC_X25_Y25_N8
--operation mode is normal

K61_reg_o[13]_sload_eqn = K41_reg_o[13];
K61_reg_o[13] = DFFEA(K61_reg_o[13]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6079 at LC_X25_Y26_N2
--operation mode is normal

GB4L18 = !BB1L901Q & GB4_reg[14] & !BB1L601Q;


--K51_reg_o[13] is dispatch:cmd0|reg:reply0|reg_o[13] at LC_X27_Y24_N6
--operation mode is normal

K51_reg_o[13]_sload_eqn = K31_reg_o[13];
K51_reg_o[13] = DFFEA(K51_reg_o[13]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6081 at LC_X23_Y25_N5
--operation mode is normal

K61_reg_o[5]_qfbk = K61_reg_o[5];
GB4L28 = GB4L53 & (BB1L201 & K61_reg_o[5]_qfbk # !BB1L201 & DB2_q_b[5]);

--K61_reg_o[5] is dispatch:cmd0|reg:reply1|reg_o[5] at LC_X23_Y25_N5
--operation mode is normal

K61_reg_o[5]_sload_eqn = K41_reg_o[5];
K61_reg_o[5] = DFFEA(K61_reg_o[5]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6082 at LC_X23_Y25_N9
--operation mode is normal

GB4L38 = !BB1L901Q & GB4_reg[6] & !BB1L601Q;


--K41_reg_o[12] is dispatch:cmd0|reg:cmd1|reg_o[12] at LC_X31_Y23_N7
--operation mode is normal

K41_reg_o[12]_lut_out = K02_reg_o[12] & AB1L781Q;
K41_reg_o[12] = DFFEA(K41_reg_o[12]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L641 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~10560 at LC_X36_Y26_N8
--operation mode is normal

CB1L641 = A1L272 & (S4_q_b[12] # A1L972 & S2_q_b[12]) # !A1L272 & A1L972 & S2_q_b[12];


--CB1L741 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~10561 at LC_X36_Y26_N5
--operation mode is normal

K21_reg_o[12]_qfbk = K21_reg_o[12];
CB1L741 = CB1L641 # A1L382 & K21_reg_o[12]_qfbk;

--K21_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[12] at LC_X36_Y26_N5
--operation mode is normal

K21_reg_o[12]_sload_eqn = CB1L17;
K21_reg_o[12] = DFFEA(K21_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[12] at LC_X33_Y26_N1
--operation mode is normal

K23_reg_o[12]_sload_eqn = CB1L17;
K23_reg_o[12] = DFFEA(K23_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L46 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4755 at LC_X33_Y26_N2
--operation mode is normal

K82_reg_o[12]_qfbk = K82_reg_o[12];
QB1L46 = A1L282 & (CB1L4 & K82_reg_o[12]_qfbk # !CB1L4 & K23_reg_o[12]);

--K82_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[12] at LC_X33_Y26_N2
--operation mode is normal

K82_reg_o[12]_sload_eqn = CB1L17;
K82_reg_o[12] = DFFEA(K82_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L56 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4756 at LC_X35_Y23_N1
--operation mode is normal

K72_reg_o[12]_qfbk = K72_reg_o[12];
QB1L56 = K13_reg_o[12] & (A1L572 # A1L472 & K72_reg_o[12]_qfbk) # !K13_reg_o[12] & A1L472 & K72_reg_o[12]_qfbk;

--K72_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[12] at LC_X35_Y23_N1
--operation mode is normal

K72_reg_o[12]_sload_eqn = CB1L17;
K72_reg_o[12] = DFFEA(K72_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L66 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4757 at LC_X39_Y26_N2
--operation mode is normal

K33_reg_o[12]_qfbk = K33_reg_o[12];
QB1L66 = K92_reg_o[12] & (A1L672 # K33_reg_o[12]_qfbk & A1L372) # !K92_reg_o[12] & K33_reg_o[12]_qfbk & A1L372;

--K33_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[12] at LC_X39_Y26_N2
--operation mode is normal

K33_reg_o[12]_sload_eqn = CB1L17;
K33_reg_o[12] = DFFEA(K33_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[12] at LC_X32_Y26_N4
--operation mode is normal

K03_reg_o[12]_sload_eqn = CB1L17;
K03_reg_o[12] = DFFEA(K03_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L76 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4758 at LC_X32_Y26_N5
--operation mode is normal

K43_reg_o[12]_qfbk = K43_reg_o[12];
QB1L76 = K03_reg_o[12] & (A1L872 # K43_reg_o[12]_qfbk & A1L772) # !K03_reg_o[12] & K43_reg_o[12]_qfbk & A1L772;

--K43_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12] at LC_X32_Y26_N5
--operation mode is normal

K43_reg_o[12]_sload_eqn = CB1L17;
K43_reg_o[12] = DFFEA(K43_reg_o[12]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L86 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4759 at LC_X35_Y26_N8
--operation mode is normal

QB1L86 = QB1L76 # QB1L46 # QB1L66 # QB1L56;


--CB1L841 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~10562 at LC_X36_Y26_N9
--operation mode is normal

CB1L841 = CB1L061 & (CB1L741 # CB1L161 & QB1L86) # !CB1L061 & CB1L161 & QB1L86;


--K41_reg_o[28] is dispatch:cmd0|reg:cmd1|reg_o[28] at LC_X30_Y20_N4
--operation mode is normal

K41_reg_o[28]_lut_out = K02_reg_o[28] & AB1L781Q;
K41_reg_o[28] = DFFEA(K41_reg_o[28]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L691 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~10563 at LC_X36_Y23_N0
--operation mode is normal

CB1L691 = S2_q_b[28] & (A1L972 # S4_q_b[28] & A1L272) # !S2_q_b[28] & S4_q_b[28] & A1L272;


--CB1L791 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~10564 at LC_X36_Y23_N1
--operation mode is normal

K21_reg_o[28]_qfbk = K21_reg_o[28];
CB1L791 = CB1L691 # A1L382 & K21_reg_o[28]_qfbk;

--K21_reg_o[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[28] at LC_X36_Y23_N1
--operation mode is normal

K21_reg_o[28]_sload_eqn = CB1L78;
K21_reg_o[28] = DFFEA(K21_reg_o[28]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[28] at LC_X35_Y21_N6
--operation mode is normal

K23_reg_o[28]_lut_out = CB1L78;
K23_reg_o[28] = DFFEA(K23_reg_o[28]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L441 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4760 at LC_X35_Y23_N8
--operation mode is normal

K82_reg_o[28]_qfbk = K82_reg_o[28];
QB1L441 = A1L282 & (CB1L4 & K82_reg_o[28]_qfbk # !CB1L4 & K23_reg_o[28]);

--K82_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28] at LC_X35_Y23_N8
--operation mode is normal

K82_reg_o[28]_sload_eqn = CB1L78;
K82_reg_o[28] = DFFEA(K82_reg_o[28]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L541 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4761 at LC_X35_Y23_N7
--operation mode is normal

K72_reg_o[28]_qfbk = K72_reg_o[28];
QB1L541 = K13_reg_o[28] & (A1L572 # A1L472 & K72_reg_o[28]_qfbk) # !K13_reg_o[28] & A1L472 & K72_reg_o[28]_qfbk;

--K72_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[28] at LC_X35_Y23_N7
--operation mode is normal

K72_reg_o[28]_sload_eqn = CB1L78;
K72_reg_o[28] = DFFEA(K72_reg_o[28]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L641 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4762 at LC_X36_Y24_N0
--operation mode is normal

K33_reg_o[28]_qfbk = K33_reg_o[28];
QB1L641 = K92_reg_o[28] & (A1L672 # A1L372 & K33_reg_o[28]_qfbk) # !K92_reg_o[28] & A1L372 & K33_reg_o[28]_qfbk;

--K33_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28] at LC_X36_Y24_N0
--operation mode is normal

K33_reg_o[28]_sload_eqn = CB1L78;
K33_reg_o[28] = DFFEA(K33_reg_o[28]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[28] at LC_X35_Y26_N7
--operation mode is normal

K03_reg_o[28]_lut_out = CB1L78;
K03_reg_o[28] = DFFEA(K03_reg_o[28]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L741 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4763 at LC_X34_Y23_N4
--operation mode is normal

K43_reg_o[28]_qfbk = K43_reg_o[28];
QB1L741 = K03_reg_o[28] & (A1L872 # A1L772 & K43_reg_o[28]_qfbk) # !K03_reg_o[28] & A1L772 & K43_reg_o[28]_qfbk;

--K43_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28] at LC_X34_Y23_N4
--operation mode is normal

K43_reg_o[28]_sload_eqn = CB1L78;
K43_reg_o[28] = DFFEA(K43_reg_o[28]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L841 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4764 at LC_X35_Y23_N3
--operation mode is normal

QB1L841 = QB1L441 # QB1L741 # QB1L541 # QB1L641;


--CB1L891 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~10565 at LC_X36_Y23_N2
--operation mode is normal

CB1L891 = CB1L061 & (CB1L791 # CB1L161 & QB1L841) # !CB1L061 & CB1L161 & QB1L841;


--K31_reg_o[28] is dispatch:cmd0|reg:cmd0|reg_o[28] at LC_X31_Y21_N6
--operation mode is normal

K31_reg_o[28]_lut_out = K91_reg_o[28] & AB1L781Q;
K31_reg_o[28] = DFFEA(K31_reg_o[28]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L271 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~10566 at LC_X35_Y22_N8
--operation mode is normal

CB1L271 = A1L272 & (S4_q_b[20] # A1L972 & S2_q_b[20]) # !A1L272 & A1L972 & S2_q_b[20];


--CB1L371 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~10567 at LC_X35_Y22_N9
--operation mode is normal

K21_reg_o[20]_qfbk = K21_reg_o[20];
CB1L371 = CB1L271 # A1L382 & K21_reg_o[20]_qfbk;

--K21_reg_o[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[20] at LC_X35_Y22_N9
--operation mode is normal

K21_reg_o[20]_sload_eqn = CB1L97;
K21_reg_o[20] = DFFEA(K21_reg_o[20]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[20] at LC_X35_Y21_N8
--operation mode is normal

K23_reg_o[20]_lut_out = CB1L97;
K23_reg_o[20] = DFFEA(K23_reg_o[20]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L401 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4765 at LC_X35_Y21_N4
--operation mode is normal

K82_reg_o[20]_qfbk = K82_reg_o[20];
QB1L401 = A1L282 & (CB1L4 & K82_reg_o[20]_qfbk # !CB1L4 & K23_reg_o[20]);

--K82_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[20] at LC_X35_Y21_N4
--operation mode is normal

K82_reg_o[20]_sload_eqn = CB1L97;
K82_reg_o[20] = DFFEA(K82_reg_o[20]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L501 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4766 at LC_X36_Y22_N8
--operation mode is normal

K72_reg_o[20]_qfbk = K72_reg_o[20];
QB1L501 = K13_reg_o[20] & (A1L572 # K72_reg_o[20]_qfbk & A1L472) # !K13_reg_o[20] & K72_reg_o[20]_qfbk & A1L472;

--K72_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[20] at LC_X36_Y22_N8
--operation mode is normal

K72_reg_o[20]_sload_eqn = CB1L97;
K72_reg_o[20] = DFFEA(K72_reg_o[20]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L601 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4767 at LC_X40_Y24_N2
--operation mode is normal

K33_reg_o[20]_qfbk = K33_reg_o[20];
QB1L601 = K92_reg_o[20] & (A1L672 # A1L372 & K33_reg_o[20]_qfbk) # !K92_reg_o[20] & A1L372 & K33_reg_o[20]_qfbk;

--K33_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[20] at LC_X40_Y24_N2
--operation mode is normal

K33_reg_o[20]_sload_eqn = CB1L97;
K33_reg_o[20] = DFFEA(K33_reg_o[20]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[20] at LC_X34_Y23_N2
--operation mode is normal

K03_reg_o[20]_lut_out = CB1L97;
K03_reg_o[20] = DFFEA(K03_reg_o[20]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L701 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4768 at LC_X34_Y23_N0
--operation mode is normal

K43_reg_o[20]_qfbk = K43_reg_o[20];
QB1L701 = K03_reg_o[20] & (A1L872 # K43_reg_o[20]_qfbk & A1L772) # !K03_reg_o[20] & K43_reg_o[20]_qfbk & A1L772;

--K43_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20] at LC_X34_Y23_N0
--operation mode is normal

K43_reg_o[20]_sload_eqn = CB1L97;
K43_reg_o[20] = DFFEA(K43_reg_o[20]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L801 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4769 at LC_X35_Y22_N7
--operation mode is normal

QB1L801 = QB1L401 # QB1L501 # QB1L601 # QB1L701;


--CB1L471 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~10568 at LC_X35_Y22_N0
--operation mode is normal

CB1L471 = CB1L061 & (CB1L371 # CB1L161 & QB1L801) # !CB1L061 & CB1L161 & QB1L801;


--K31_reg_o[20] is dispatch:cmd0|reg:cmd0|reg_o[20] at LC_X32_Y21_N8
--operation mode is normal

K31_reg_o[20]_lut_out = AB1L781Q & K91_reg_o[20];
K31_reg_o[20] = DFFEA(K31_reg_o[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[4] is dispatch:cmd0|reg:cmd1|reg_o[4] at LC_X30_Y22_N4
--operation mode is normal

K41_reg_o[4]_lut_out = K02_reg_o[4] & AB1L781Q;
K41_reg_o[4] = DFFEA(K41_reg_o[4]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L221 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~10569 at LC_X40_Y23_N0
--operation mode is normal

CB1L221 = A1L972 & (S2_q_b[4] # A1L272 & S4_q_b[4]) # !A1L972 & A1L272 & S4_q_b[4];


--CB1L321 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~10570 at LC_X40_Y23_N1
--operation mode is normal

K21_reg_o[4]_qfbk = K21_reg_o[4];
CB1L321 = CB1L221 # A1L382 & K21_reg_o[4]_qfbk;

--K21_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[4] at LC_X40_Y23_N1
--operation mode is normal

K21_reg_o[4]_sload_eqn = CB1L36;
K21_reg_o[4] = DFFEA(K21_reg_o[4]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[4] at LC_X33_Y21_N1
--operation mode is normal

K23_reg_o[4]_lut_out = CB1L36;
K23_reg_o[4] = DFFEA(K23_reg_o[4]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L42 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4770 at LC_X34_Y21_N3
--operation mode is normal

K82_reg_o[4]_qfbk = K82_reg_o[4];
QB1L42 = A1L282 & (CB1L4 & K82_reg_o[4]_qfbk # !CB1L4 & K23_reg_o[4]);

--K82_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[4] at LC_X34_Y21_N3
--operation mode is normal

K82_reg_o[4]_sload_eqn = CB1L36;
K82_reg_o[4] = DFFEA(K82_reg_o[4]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L52 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4771 at LC_X36_Y22_N3
--operation mode is normal

K72_reg_o[4]_qfbk = K72_reg_o[4];
QB1L52 = K13_reg_o[4] & (A1L572 # A1L472 & K72_reg_o[4]_qfbk) # !K13_reg_o[4] & A1L472 & K72_reg_o[4]_qfbk;

--K72_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[4] at LC_X36_Y22_N3
--operation mode is normal

K72_reg_o[4]_sload_eqn = CB1L36;
K72_reg_o[4] = DFFEA(K72_reg_o[4]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L62 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4772 at LC_X36_Y24_N1
--operation mode is normal

K33_reg_o[4]_qfbk = K33_reg_o[4];
QB1L62 = K92_reg_o[4] & (A1L672 # K33_reg_o[4]_qfbk & A1L372) # !K92_reg_o[4] & K33_reg_o[4]_qfbk & A1L372;

--K33_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[4] at LC_X36_Y24_N1
--operation mode is normal

K33_reg_o[4]_sload_eqn = CB1L36;
K33_reg_o[4] = DFFEA(K33_reg_o[4]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[4] at LC_X32_Y23_N5
--operation mode is normal

K03_reg_o[4]_lut_out = CB1L36;
K03_reg_o[4] = DFFEA(K03_reg_o[4]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L72 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4773 at LC_X33_Y23_N2
--operation mode is normal

K43_reg_o[4]_qfbk = K43_reg_o[4];
QB1L72 = K03_reg_o[4] & (A1L872 # K43_reg_o[4]_qfbk & A1L772) # !K03_reg_o[4] & K43_reg_o[4]_qfbk & A1L772;

--K43_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4] at LC_X33_Y23_N2
--operation mode is normal

K43_reg_o[4]_sload_eqn = CB1L36;
K43_reg_o[4] = DFFEA(K43_reg_o[4]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L82 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4774 at LC_X40_Y23_N5
--operation mode is normal

QB1L82 = QB1L72 # QB1L42 # QB1L52 # QB1L62;


--CB1L421 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~10571 at LC_X40_Y23_N2
--operation mode is normal

CB1L421 = CB1L061 & (CB1L321 # CB1L161 & QB1L82) # !CB1L061 & CB1L161 & QB1L82;


--K91_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[19] at LC_X33_Y16_N1
--operation mode is normal

K91_reg_o[19]_sload_eqn = GB1_reg[19];
K91_reg_o[19] = DFFEA(K91_reg_o[19]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[27] at LC_X33_Y12_N7
--operation mode is normal

K91_reg_o[27]_lut_out = GB1_reg[27];
K91_reg_o[27] = DFFEA(K91_reg_o[27]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[11] at LC_X32_Y21_N7
--operation mode is normal

K02_reg_o[11]_sload_eqn = GB1_reg[11];
K02_reg_o[11] = DFFEA(K02_reg_o[11]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[3] at LC_X33_Y19_N4
--operation mode is normal

K02_reg_o[3]_sload_eqn = GB1_reg[3];
K02_reg_o[3] = DFFEA(K02_reg_o[3]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--PB1L411Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22 at LC_X36_Y7_N2
--operation mode is normal

PB1L411Q_lut_out = PB1L311Q # PB1L411Q & (PB1L241 # !PB1L541);
PB1L411Q = DFFEA(PB1L411Q_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--V1_ram_rom_data_reg[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] at LC_X17_Y21_N3
--operation mode is normal

V1_ram_rom_data_reg[13] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[13], V1L01, U1_q_b[13], V1_ram_rom_data_reg[14], VCC, V1L9);


--GB4_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[23] at LC_X30_Y25_N9
--operation mode is normal

GB4_reg[23]_lut_out = GB4L19 # GB4L09 # GB4L43 & K51_reg_o[23];
GB4_reg[23] = DFFEA(GB4_reg[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[9] at LC_X23_Y24_N8
--operation mode is normal

FB2_crc_reg[9]_lut_out = !BB1L601Q & (FB2_crc_reg[8] $ GB4_reg[0] $ FB2_crc_reg[32]);
FB2_crc_reg[9] = DFFEA(FB2_crc_reg[9]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L831 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[23]~701 at LC_X27_Y25_N7
--operation mode is normal

BB1L831 = BB1L261 & GB4_reg[23] # !BB1L261 & FB2_crc_reg[9] & FB2L84;


--GB4_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[31] at LC_X32_Y25_N2
--operation mode is normal

GB4_reg[31]_lut_out = BB1L601Q & BB1L411 # !BB1L601Q & (BB1L901Q & BB1L411 # !BB1L901Q & GB4_reg[0]);
GB4_reg[31] = DFFEA(GB4_reg[31]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[1] at LC_X19_Y25_N3
--operation mode is normal

FB2_crc_reg[1]_lut_out = !BB1L601Q & (FB2_crc_reg[32] $ GB4_reg[0]);
FB2_crc_reg[1] = DFFEA(FB2_crc_reg[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L641 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[31]~702 at LC_X19_Y25_N6
--operation mode is normal

BB1L641 = BB1L261 & GB4_reg[31] # !BB1L261 & FB2_crc_reg[1] & FB2L84;


--GB4_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[15] at LC_X24_Y26_N3
--operation mode is normal

GB4_reg[15]_lut_out = GB4L39 # GB4L29 # K51_reg_o[15] & GB4L43;
GB4_reg[15] = DFFEA(GB4_reg[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[17] at LC_X24_Y24_N9
--operation mode is normal

FB2_crc_reg[17]_lut_out = !BB1L601Q & (FB2_crc_reg[16] $ FB2_crc_reg[32] $ GB4_reg[0]);
FB2_crc_reg[17] = DFFEA(FB2_crc_reg[17]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[15]~703 at LC_X24_Y25_N2
--operation mode is normal

BB1L031 = BB1L261 & GB4_reg[15] # !BB1L261 & FB2_crc_reg[17] & FB2L84;


--GB4_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[7] at LC_X21_Y25_N7
--operation mode is normal

GB4_reg[7]_lut_out = GB4L59 # GB4L49 # GB4L43 & K51_reg_o[7];
GB4_reg[7] = DFFEA(GB4_reg[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1L061, , );


--FB2_crc_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[25] at LC_X21_Y24_N6
--operation mode is normal

FB2_crc_reg[25]_lut_out = FB2_crc_reg[24] & !BB1L601Q;
FB2_crc_reg[25] = DFFEA(FB2_crc_reg[25]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , BB1_crc_ena, , );


--BB1L221 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[7]~704 at LC_X21_Y25_N4
--operation mode is normal

BB1L221 = BB1L261 & GB4_reg[7] # !BB1L261 & FB2_crc_reg[25] & FB2L84;


--GB4L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6084 at LC_X24_Y26_N8
--operation mode is normal

K61_reg_o[14]_qfbk = K61_reg_o[14];
GB4L48 = GB4L53 & (BB1L201 & K61_reg_o[14]_qfbk # !BB1L201 & DB2_q_b[14]);

--K61_reg_o[14] is dispatch:cmd0|reg:reply1|reg_o[14] at LC_X24_Y26_N8
--operation mode is normal

K61_reg_o[14]_sload_eqn = K41_reg_o[14];
K61_reg_o[14] = DFFEA(K61_reg_o[14]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6085 at LC_X24_Y26_N1
--operation mode is normal

GB4L58 = GB4_reg[15] & !BB1L901Q & !BB1L601Q;


--K51_reg_o[14] is dispatch:cmd0|reg:reply0|reg_o[14] at LC_X27_Y24_N5
--operation mode is normal

K51_reg_o[14]_sload_eqn = K31_reg_o[14];
K51_reg_o[14] = DFFEA(K51_reg_o[14]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~0 at LC_X32_Y25_N3
--operation mode is normal

K71_reg_o[30]_qfbk = K71_reg_o[30];
BB1L111 = BB1L301 & (BB1L201 # K71_reg_o[30]_qfbk) # !BB1L301 & !BB1L201 & DB2_q_b[30];

--K71_reg_o[30] is dispatch:cmd0|reg:reply2|reg_o[30] at LC_X32_Y25_N3
--operation mode is normal

K71_reg_o[30]_sload_eqn = C1_status_reg[0];
K71_reg_o[30] = DFFEA(K71_reg_o[30]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[30] is dispatch:cmd0|reg:reply0|reg_o[30] at LC_X34_Y18_N4
--operation mode is normal

K51_reg_o[30]_lut_out = K31_reg_o[30];
K51_reg_o[30] = DFFEA(K51_reg_o[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L211 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~1 at LC_X32_Y25_N4
--operation mode is normal

K61_reg_o[30]_qfbk = K61_reg_o[30];
BB1L211 = BB1L111 & (K51_reg_o[30] # !BB1L201) # !BB1L111 & BB1L201 & K61_reg_o[30]_qfbk;

--K61_reg_o[30] is dispatch:cmd0|reg:reply1|reg_o[30] at LC_X32_Y25_N4
--operation mode is normal

K61_reg_o[30]_sload_eqn = K41_reg_o[30];
K61_reg_o[30] = DFFEA(K61_reg_o[30]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6088 at LC_X31_Y25_N2
--operation mode is normal

K61_reg_o[22]_qfbk = K61_reg_o[22];
GB4L68 = GB4L53 & (BB1L201 & K61_reg_o[22]_qfbk # !BB1L201 & DB2_q_b[22]);

--K61_reg_o[22] is dispatch:cmd0|reg:reply1|reg_o[22] at LC_X31_Y25_N2
--operation mode is normal

K61_reg_o[22]_sload_eqn = K41_reg_o[22];
K61_reg_o[22] = DFFEA(K61_reg_o[22]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6089 at LC_X30_Y25_N2
--operation mode is normal

GB4L78 = !BB1L901Q & GB4_reg[23] & !BB1L601Q;


--K51_reg_o[22] is dispatch:cmd0|reg:reply0|reg_o[22] at LC_X35_Y13_N4
--operation mode is normal

K51_reg_o[22]_sload_eqn = K31_reg_o[22];
K51_reg_o[22] = DFFEA(K51_reg_o[22]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6091 at LC_X24_Y25_N1
--operation mode is normal

K61_reg_o[6]_qfbk = K61_reg_o[6];
GB4L88 = GB4L53 & (BB1L201 & K61_reg_o[6]_qfbk # !BB1L201 & DB2_q_b[6]);

--K61_reg_o[6] is dispatch:cmd0|reg:reply1|reg_o[6] at LC_X24_Y25_N1
--operation mode is normal

K61_reg_o[6]_sload_eqn = K41_reg_o[6];
K61_reg_o[6] = DFFEA(K61_reg_o[6]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6092 at LC_X21_Y25_N9
--operation mode is normal

GB4L98 = !BB1L601Q & !BB1L901Q & GB4_reg[7];


--CB1L571 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~10572 at LC_X39_Y25_N0
--operation mode is normal

CB1L571 = A1L272 & (S4_q_b[21] # A1L972 & S2_q_b[21]) # !A1L272 & A1L972 & S2_q_b[21];


--CB1L671 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~10573 at LC_X35_Y25_N6
--operation mode is normal

K21_reg_o[21]_qfbk = K21_reg_o[21];
CB1L671 = CB1L571 # A1L382 & K21_reg_o[21]_qfbk;

--K21_reg_o[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[21] at LC_X35_Y25_N6
--operation mode is normal

K21_reg_o[21]_sload_eqn = CB1L08;
K21_reg_o[21] = DFFEA(K21_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[21] at LC_X33_Y22_N7
--operation mode is normal

K23_reg_o[21]_sload_eqn = CB1L08;
K23_reg_o[21] = DFFEA(K23_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L901 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4775 at LC_X33_Y22_N4
--operation mode is normal

K82_reg_o[21]_qfbk = K82_reg_o[21];
QB1L901 = A1L282 & (CB1L4 & K82_reg_o[21]_qfbk # !CB1L4 & K23_reg_o[21]);

--K82_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[21] at LC_X33_Y22_N4
--operation mode is normal

K82_reg_o[21]_sload_eqn = CB1L08;
K82_reg_o[21] = DFFEA(K82_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L011 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4776 at LC_X36_Y22_N1
--operation mode is normal

K72_reg_o[21]_qfbk = K72_reg_o[21];
QB1L011 = K13_reg_o[21] & (A1L572 # A1L472 & K72_reg_o[21]_qfbk) # !K13_reg_o[21] & A1L472 & K72_reg_o[21]_qfbk;

--K72_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21] at LC_X36_Y22_N1
--operation mode is normal

K72_reg_o[21]_sload_eqn = CB1L08;
K72_reg_o[21] = DFFEA(K72_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L111 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4777 at LC_X34_Y26_N9
--operation mode is normal

K33_reg_o[21]_qfbk = K33_reg_o[21];
QB1L111 = K92_reg_o[21] & (A1L672 # K33_reg_o[21]_qfbk & A1L372) # !K92_reg_o[21] & K33_reg_o[21]_qfbk & A1L372;

--K33_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[21] at LC_X34_Y26_N9
--operation mode is normal

K33_reg_o[21]_sload_eqn = CB1L08;
K33_reg_o[21] = DFFEA(K33_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[21] at LC_X35_Y26_N3
--operation mode is normal

K03_reg_o[21]_sload_eqn = CB1L08;
K03_reg_o[21] = DFFEA(K03_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L211 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4778 at LC_X35_Y26_N4
--operation mode is normal

K43_reg_o[21]_qfbk = K43_reg_o[21];
QB1L211 = K03_reg_o[21] & (A1L872 # A1L772 & K43_reg_o[21]_qfbk) # !K03_reg_o[21] & A1L772 & K43_reg_o[21]_qfbk;

--K43_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21] at LC_X35_Y26_N4
--operation mode is normal

K43_reg_o[21]_sload_eqn = CB1L08;
K43_reg_o[21] = DFFEA(K43_reg_o[21]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L311 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4779 at LC_X35_Y26_N9
--operation mode is normal

QB1L311 = QB1L211 # QB1L111 # QB1L011 # QB1L901;


--CB1L771 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~10574 at LC_X35_Y25_N0
--operation mode is normal

CB1L771 = CB1L161 & (QB1L311 # CB1L061 & CB1L671) # !CB1L161 & CB1L061 & CB1L671;


--K31_reg_o[21] is dispatch:cmd0|reg:cmd0|reg_o[21] at LC_X33_Y12_N2
--operation mode is normal

K31_reg_o[21]_lut_out = AB1L881Q # AB1L781Q & K91_reg_o[21];
K31_reg_o[21] = DFFEA(K31_reg_o[21]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[29] is dispatch:cmd0|reg:cmd1|reg_o[29] at LC_X33_Y13_N4
--operation mode is normal

K41_reg_o[29]_lut_out = AB1L781Q & K02_reg_o[29];
K41_reg_o[29] = DFFEA(K41_reg_o[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L991 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~10575 at LC_X36_Y21_N6
--operation mode is normal

CB1L991 = A1L972 & (S2_q_b[29] # A1L272 & S4_q_b[29]) # !A1L972 & A1L272 & S4_q_b[29];


--CB1L002 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~10576 at LC_X36_Y21_N7
--operation mode is normal

K21_reg_o[29]_qfbk = K21_reg_o[29];
CB1L002 = CB1L991 # A1L382 & K21_reg_o[29]_qfbk;

--K21_reg_o[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[29] at LC_X36_Y21_N7
--operation mode is normal

K21_reg_o[29]_sload_eqn = CB1L88;
K21_reg_o[29] = DFFEA(K21_reg_o[29]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[29] at LC_X33_Y21_N0
--operation mode is normal

K23_reg_o[29]_sload_eqn = CB1L88;
K23_reg_o[29] = DFFEA(K23_reg_o[29]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L941 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4780 at LC_X33_Y21_N6
--operation mode is normal

K82_reg_o[29]_qfbk = K82_reg_o[29];
QB1L941 = A1L282 & (CB1L4 & K82_reg_o[29]_qfbk # !CB1L4 & K23_reg_o[29]);

--K82_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[29] at LC_X33_Y21_N6
--operation mode is normal

K82_reg_o[29]_sload_eqn = CB1L88;
K82_reg_o[29] = DFFEA(K82_reg_o[29]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L051 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4781 at LC_X36_Y21_N9
--operation mode is normal

K72_reg_o[29]_qfbk = K72_reg_o[29];
QB1L051 = K13_reg_o[29] & (A1L572 # K72_reg_o[29]_qfbk & A1L472) # !K13_reg_o[29] & K72_reg_o[29]_qfbk & A1L472;

--K72_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29] at LC_X36_Y21_N9
--operation mode is normal

K72_reg_o[29]_sload_eqn = CB1L88;
K72_reg_o[29] = DFFEA(K72_reg_o[29]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L151 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4782 at LC_X36_Y24_N8
--operation mode is normal

K33_reg_o[29]_qfbk = K33_reg_o[29];
QB1L151 = K92_reg_o[29] & (A1L672 # K33_reg_o[29]_qfbk & A1L372) # !K92_reg_o[29] & K33_reg_o[29]_qfbk & A1L372;

--K33_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29] at LC_X36_Y24_N8
--operation mode is normal

K33_reg_o[29]_sload_eqn = CB1L88;
K33_reg_o[29] = DFFEA(K33_reg_o[29]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[29] at LC_X33_Y19_N6
--operation mode is normal

K03_reg_o[29]_lut_out = CB1L88;
K03_reg_o[29] = DFFEA(K03_reg_o[29]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L251 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4783 at LC_X32_Y20_N8
--operation mode is normal

K43_reg_o[29]_qfbk = K43_reg_o[29];
QB1L251 = A1L872 & (K03_reg_o[29] # K43_reg_o[29]_qfbk & A1L772) # !A1L872 & K43_reg_o[29]_qfbk & A1L772;

--K43_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29] at LC_X32_Y20_N8
--operation mode is normal

K43_reg_o[29]_sload_eqn = CB1L88;
K43_reg_o[29] = DFFEA(K43_reg_o[29]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L351 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4784 at LC_X36_Y21_N3
--operation mode is normal

QB1L351 = QB1L941 # QB1L051 # QB1L151 # QB1L251;


--CB1L102 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~10577 at LC_X36_Y21_N4
--operation mode is normal

CB1L102 = CB1L061 & (CB1L002 # CB1L161 & QB1L351) # !CB1L061 & CB1L161 & QB1L351;


--K31_reg_o[29] is dispatch:cmd0|reg:cmd0|reg_o[29] at LC_X33_Y18_N4
--operation mode is normal

K31_reg_o[29]_lut_out = AB1L881Q # AB1L781Q & K91_reg_o[29];
K31_reg_o[29] = DFFEA(K31_reg_o[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[13] is dispatch:cmd0|reg:cmd1|reg_o[13] at LC_X30_Y24_N5
--operation mode is normal

K41_reg_o[13]_lut_out = K02_reg_o[13] & AB1L781Q;
K41_reg_o[13] = DFFEA(K41_reg_o[13]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L941 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~10578 at LC_X34_Y22_N7
--operation mode is normal

CB1L941 = A1L972 & (S2_q_b[13] # A1L272 & S4_q_b[13]) # !A1L972 & A1L272 & S4_q_b[13];


--CB1L051 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~10579 at LC_X34_Y22_N8
--operation mode is normal

K21_reg_o[13]_qfbk = K21_reg_o[13];
CB1L051 = CB1L941 # A1L382 & K21_reg_o[13]_qfbk;

--K21_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[13] at LC_X34_Y22_N8
--operation mode is normal

K21_reg_o[13]_sload_eqn = CB1L27;
K21_reg_o[13] = DFFEA(K21_reg_o[13]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[13] at LC_X33_Y22_N0
--operation mode is normal

K23_reg_o[13]_lut_out = CB1L27;
K23_reg_o[13] = DFFEA(K23_reg_o[13]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L96 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4785 at LC_X33_Y22_N2
--operation mode is normal

K82_reg_o[13]_qfbk = K82_reg_o[13];
QB1L96 = A1L282 & (CB1L4 & K82_reg_o[13]_qfbk # !CB1L4 & K23_reg_o[13]);

--K82_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[13] at LC_X33_Y22_N2
--operation mode is normal

K82_reg_o[13]_sload_eqn = CB1L27;
K82_reg_o[13] = DFFEA(K82_reg_o[13]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L07 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4786 at LC_X34_Y22_N2
--operation mode is normal

K72_reg_o[13]_qfbk = K72_reg_o[13];
QB1L07 = K13_reg_o[13] & (A1L572 # K72_reg_o[13]_qfbk & A1L472) # !K13_reg_o[13] & K72_reg_o[13]_qfbk & A1L472;

--K72_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[13] at LC_X34_Y22_N2
--operation mode is normal

K72_reg_o[13]_sload_eqn = CB1L27;
K72_reg_o[13] = DFFEA(K72_reg_o[13]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L17 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4787 at LC_X35_Y24_N0
--operation mode is normal

K33_reg_o[13]_qfbk = K33_reg_o[13];
QB1L17 = K92_reg_o[13] & (A1L672 # A1L372 & K33_reg_o[13]_qfbk) # !K92_reg_o[13] & A1L372 & K33_reg_o[13]_qfbk;

--K33_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[13] at LC_X35_Y24_N0
--operation mode is normal

K33_reg_o[13]_sload_eqn = CB1L27;
K33_reg_o[13] = DFFEA(K33_reg_o[13]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[13] at LC_X33_Y19_N2
--operation mode is normal

K03_reg_o[13]_lut_out = CB1L27;
K03_reg_o[13] = DFFEA(K03_reg_o[13]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L27 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4788 at LC_X32_Y22_N5
--operation mode is normal

K43_reg_o[13]_qfbk = K43_reg_o[13];
QB1L27 = K03_reg_o[13] & (A1L872 # K43_reg_o[13]_qfbk & A1L772) # !K03_reg_o[13] & K43_reg_o[13]_qfbk & A1L772;

--K43_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13] at LC_X32_Y22_N5
--operation mode is normal

K43_reg_o[13]_sload_eqn = CB1L27;
K43_reg_o[13] = DFFEA(K43_reg_o[13]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L37 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4789 at LC_X34_Y22_N3
--operation mode is normal

QB1L37 = QB1L07 # QB1L96 # QB1L27 # QB1L17;


--CB1L151 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~10580 at LC_X34_Y22_N9
--operation mode is normal

CB1L151 = CB1L161 & (QB1L37 # CB1L061 & CB1L051) # !CB1L161 & CB1L061 & CB1L051;


--K41_reg_o[5] is dispatch:cmd0|reg:cmd1|reg_o[5] at LC_X31_Y22_N3
--operation mode is normal

K41_reg_o[5]_lut_out = AB1L781Q & K02_reg_o[5];
K41_reg_o[5] = DFFEA(K41_reg_o[5]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L521 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~10581 at LC_X35_Y22_N3
--operation mode is normal

CB1L521 = A1L272 & (S4_q_b[5] # A1L972 & S2_q_b[5]) # !A1L272 & A1L972 & S2_q_b[5];


--CB1L621 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~10582 at LC_X35_Y22_N4
--operation mode is normal

K21_reg_o[5]_qfbk = K21_reg_o[5];
CB1L621 = CB1L521 # A1L382 & K21_reg_o[5]_qfbk;

--K21_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[5] at LC_X35_Y22_N4
--operation mode is normal

K21_reg_o[5]_sload_eqn = CB1L46;
K21_reg_o[5] = DFFEA(K21_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[5] at LC_X34_Y19_N8
--operation mode is normal

K23_reg_o[5]_sload_eqn = CB1L46;
K23_reg_o[5] = DFFEA(K23_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L92 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4790 at LC_X34_Y21_N7
--operation mode is normal

K82_reg_o[5]_qfbk = K82_reg_o[5];
QB1L92 = A1L282 & (CB1L4 & K82_reg_o[5]_qfbk # !CB1L4 & K23_reg_o[5]);

--K82_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[5] at LC_X34_Y21_N7
--operation mode is normal

K82_reg_o[5]_sload_eqn = CB1L46;
K82_reg_o[5] = DFFEA(K82_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L03 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4791 at LC_X35_Y19_N1
--operation mode is normal

K72_reg_o[5]_qfbk = K72_reg_o[5];
QB1L03 = K13_reg_o[5] & (A1L572 # A1L472 & K72_reg_o[5]_qfbk) # !K13_reg_o[5] & A1L472 & K72_reg_o[5]_qfbk;

--K72_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[5] at LC_X35_Y19_N1
--operation mode is normal

K72_reg_o[5]_sload_eqn = CB1L46;
K72_reg_o[5] = DFFEA(K72_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L13 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4792 at LC_X35_Y19_N2
--operation mode is normal

K33_reg_o[5]_qfbk = K33_reg_o[5];
QB1L13 = A1L672 & (K92_reg_o[5] # K33_reg_o[5]_qfbk & A1L372) # !A1L672 & K33_reg_o[5]_qfbk & A1L372;

--K33_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[5] at LC_X35_Y19_N2
--operation mode is normal

K33_reg_o[5]_sload_eqn = CB1L46;
K33_reg_o[5] = DFFEA(K33_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[5] at LC_X33_Y19_N8
--operation mode is normal

K03_reg_o[5]_sload_eqn = CB1L46;
K03_reg_o[5] = DFFEA(K03_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L23 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4793 at LC_X34_Y19_N9
--operation mode is normal

K43_reg_o[5]_qfbk = K43_reg_o[5];
QB1L23 = K03_reg_o[5] & (A1L872 # A1L772 & K43_reg_o[5]_qfbk) # !K03_reg_o[5] & A1L772 & K43_reg_o[5]_qfbk;

--K43_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5] at LC_X34_Y19_N9
--operation mode is normal

K43_reg_o[5]_sload_eqn = CB1L46;
K43_reg_o[5] = DFFEA(K43_reg_o[5]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L33 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4794 at LC_X35_Y19_N3
--operation mode is normal

QB1L33 = QB1L92 # QB1L23 # QB1L03 # QB1L13;


--CB1L721 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~10583 at LC_X35_Y22_N5
--operation mode is normal

CB1L721 = CB1L061 & (CB1L621 # CB1L161 & QB1L33) # !CB1L061 & CB1L161 & QB1L33;


--K02_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[12] at LC_X34_Y17_N6
--operation mode is normal

K02_reg_o[12]_sload_eqn = GB1_reg[12];
K02_reg_o[12] = DFFEA(K02_reg_o[12]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K91_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[28] at LC_X33_Y11_N7
--operation mode is normal

K91_reg_o[28]_sload_eqn = GB1_reg[28];
K91_reg_o[28] = DFFEA(K91_reg_o[28]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[20] at LC_X33_Y12_N9
--operation mode is normal

K91_reg_o[20]_lut_out = GB1_reg[20];
K91_reg_o[20] = DFFEA(K91_reg_o[20]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[4] at LC_X34_Y17_N5
--operation mode is normal

K02_reg_o[4]_sload_eqn = GB1_reg[4];
K02_reg_o[4] = DFFEA(K02_reg_o[4]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--V1_ram_rom_data_reg[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] at LC_X17_Y21_N6
--operation mode is normal

V1_ram_rom_data_reg[14] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[15], V1L01, U1_q_b[14], V1_ram_rom_data_reg[14], VCC, V1L9);


--GB4L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6094 at LC_X30_Y25_N8
--operation mode is normal

K61_reg_o[23]_qfbk = K61_reg_o[23];
GB4L09 = GB4L53 & (BB1L201 & K61_reg_o[23]_qfbk # !BB1L201 & DB2_q_b[23]);

--K61_reg_o[23] is dispatch:cmd0|reg:reply1|reg_o[23] at LC_X30_Y25_N8
--operation mode is normal

K61_reg_o[23]_sload_eqn = K41_reg_o[23];
K61_reg_o[23] = DFFEA(K61_reg_o[23]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6095 at LC_X30_Y25_N3
--operation mode is normal

GB4L19 = !BB1L901Q & GB4_reg[24] & !BB1L601Q;


--K51_reg_o[23] is dispatch:cmd0|reg:reply0|reg_o[23] at LC_X30_Y23_N3
--operation mode is normal

K51_reg_o[23]_sload_eqn = K31_reg_o[23];
K51_reg_o[23] = DFFEA(K51_reg_o[23]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~2 at LC_X32_Y25_N0
--operation mode is normal

K61_reg_o[31]_qfbk = K61_reg_o[31];
BB1L311 = BB1L201 & (BB1L301 # K61_reg_o[31]_qfbk) # !BB1L201 & !BB1L301 & DB2_q_b[31];

--K61_reg_o[31] is dispatch:cmd0|reg:reply1|reg_o[31] at LC_X32_Y25_N0
--operation mode is normal

K61_reg_o[31]_sload_eqn = K41_reg_o[31];
K61_reg_o[31] = DFFEA(K61_reg_o[31]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K51_reg_o[31] is dispatch:cmd0|reg:reply0|reg_o[31] at LC_X32_Y22_N3
--operation mode is normal

K51_reg_o[31]_sload_eqn = K31_reg_o[31];
K51_reg_o[31] = DFFEA(K51_reg_o[31]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--BB1L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~3 at LC_X32_Y25_N1
--operation mode is normal

K71_reg_o[31]_qfbk = K71_reg_o[31];
BB1L411 = BB1L311 & (K51_reg_o[31] # !BB1L301) # !BB1L311 & BB1L301 & K71_reg_o[31]_qfbk;

--K71_reg_o[31] is dispatch:cmd0|reg:reply2|reg_o[31] at LC_X32_Y25_N1
--operation mode is normal

K71_reg_o[31]_sload_eqn = C1_status_reg[1];
K71_reg_o[31] = DFFEA(K71_reg_o[31]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6098 at LC_X24_Y26_N2
--operation mode is normal

K61_reg_o[15]_qfbk = K61_reg_o[15];
GB4L29 = GB4L53 & (BB1L201 & K61_reg_o[15]_qfbk # !BB1L201 & DB2_q_b[15]);

--K61_reg_o[15] is dispatch:cmd0|reg:reply1|reg_o[15] at LC_X24_Y26_N2
--operation mode is normal

K61_reg_o[15]_sload_eqn = K41_reg_o[15];
K61_reg_o[15] = DFFEA(K61_reg_o[15]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6099 at LC_X24_Y26_N4
--operation mode is normal

GB4L39 = !BB1L901Q & !BB1L601Q & GB4_reg[16];


--K51_reg_o[15] is dispatch:cmd0|reg:reply0|reg_o[15] at LC_X27_Y24_N8
--operation mode is normal

K51_reg_o[15]_lut_out = K31_reg_o[15];
K51_reg_o[15] = DFFEA(K51_reg_o[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6101 at LC_X21_Y25_N6
--operation mode is normal

K61_reg_o[7]_qfbk = K61_reg_o[7];
GB4L49 = GB4L53 & (BB1L201 & K61_reg_o[7]_qfbk # !BB1L201 & DB2_q_b[7]);

--K61_reg_o[7] is dispatch:cmd0|reg:reply1|reg_o[7] at LC_X21_Y25_N6
--operation mode is normal

K61_reg_o[7]_sload_eqn = K41_reg_o[7];
K61_reg_o[7] = DFFEA(K61_reg_o[7]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--GB4L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6102 at LC_X21_Y25_N0
--operation mode is normal

GB4L59 = GB4_reg[8] & !BB1L901Q & !BB1L601Q;


--K41_reg_o[14] is dispatch:cmd0|reg:cmd1|reg_o[14] at LC_X30_Y23_N6
--operation mode is normal

K41_reg_o[14]_lut_out = K02_reg_o[14] & AB1L781Q;
K41_reg_o[14] = DFFEA(K41_reg_o[14]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L251 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~10584 at LC_X36_Y25_N0
--operation mode is normal

CB1L251 = A1L272 & (S4_q_b[14] # A1L972 & S2_q_b[14]) # !A1L272 & A1L972 & S2_q_b[14];


--CB1L351 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~10585 at LC_X36_Y25_N1
--operation mode is normal

K21_reg_o[14]_qfbk = K21_reg_o[14];
CB1L351 = CB1L251 # A1L382 & K21_reg_o[14]_qfbk;

--K21_reg_o[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[14] at LC_X36_Y25_N1
--operation mode is normal

K21_reg_o[14]_sload_eqn = CB1L37;
K21_reg_o[14] = DFFEA(K21_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[14] at LC_X33_Y25_N4
--operation mode is normal

K23_reg_o[14]_sload_eqn = CB1L37;
K23_reg_o[14] = DFFEA(K23_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L47 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4795 at LC_X33_Y25_N9
--operation mode is normal

K82_reg_o[14]_qfbk = K82_reg_o[14];
QB1L47 = A1L282 & (CB1L4 & K82_reg_o[14]_qfbk # !CB1L4 & K23_reg_o[14]);

--K82_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[14] at LC_X33_Y25_N9
--operation mode is normal

K82_reg_o[14]_sload_eqn = CB1L37;
K82_reg_o[14] = DFFEA(K82_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L57 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4796 at LC_X35_Y20_N1
--operation mode is normal

K72_reg_o[14]_qfbk = K72_reg_o[14];
QB1L57 = K13_reg_o[14] & (A1L572 # A1L472 & K72_reg_o[14]_qfbk) # !K13_reg_o[14] & A1L472 & K72_reg_o[14]_qfbk;

--K72_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[14] at LC_X35_Y20_N1
--operation mode is normal

K72_reg_o[14]_sload_eqn = CB1L37;
K72_reg_o[14] = DFFEA(K72_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L67 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4797 at LC_X40_Y24_N1
--operation mode is normal

K33_reg_o[14]_qfbk = K33_reg_o[14];
QB1L67 = K92_reg_o[14] & (A1L672 # A1L372 & K33_reg_o[14]_qfbk) # !K92_reg_o[14] & A1L372 & K33_reg_o[14]_qfbk;

--K33_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[14] at LC_X40_Y24_N1
--operation mode is normal

K33_reg_o[14]_sload_eqn = CB1L37;
K33_reg_o[14] = DFFEA(K33_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[14] at LC_X32_Y24_N1
--operation mode is normal

K03_reg_o[14]_sload_eqn = CB1L37;
K03_reg_o[14] = DFFEA(K03_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L77 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4798 at LC_X32_Y24_N2
--operation mode is normal

K43_reg_o[14]_qfbk = K43_reg_o[14];
QB1L77 = A1L872 & (K03_reg_o[14] # A1L772 & K43_reg_o[14]_qfbk) # !A1L872 & A1L772 & K43_reg_o[14]_qfbk;

--K43_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14] at LC_X32_Y24_N2
--operation mode is normal

K43_reg_o[14]_sload_eqn = CB1L37;
K43_reg_o[14] = DFFEA(K43_reg_o[14]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L87 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4799 at LC_X36_Y25_N2
--operation mode is normal

QB1L87 = QB1L67 # QB1L47 # QB1L57 # QB1L77;


--CB1L451 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~10586 at LC_X36_Y25_N3
--operation mode is normal

CB1L451 = CB1L061 & (CB1L351 # CB1L161 & QB1L87) # !CB1L061 & CB1L161 & QB1L87;


--K41_reg_o[30] is dispatch:cmd0|reg:cmd1|reg_o[30] at LC_X32_Y21_N5
--operation mode is normal

K41_reg_o[30]_lut_out = K02_reg_o[30] & AB1L781Q;
K41_reg_o[30] = DFFEA(K41_reg_o[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--C1_status_reg[0] is dispatch:cmd0|status_reg[0] at LC_X32_Y25_N9
--operation mode is normal

C1_status_reg[0]_lut_out = !C1L4Q & (AB1L881Q # C1_status_reg[0]);
C1_status_reg[0] = DFFEA(C1_status_reg[0]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--CB1L202 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~10587 at LC_X36_Y25_N9
--operation mode is normal

CB1L202 = A1L272 & (S4_q_b[30] # A1L972 & S2_q_b[30]) # !A1L272 & A1L972 & S2_q_b[30];


--CB1L302 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~10588 at LC_X36_Y25_N7
--operation mode is normal

K21_reg_o[30]_qfbk = K21_reg_o[30];
CB1L302 = CB1L202 # A1L382 & K21_reg_o[30]_qfbk;

--K21_reg_o[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[30] at LC_X36_Y25_N7
--operation mode is normal

K21_reg_o[30]_sload_eqn = CB1L98;
K21_reg_o[30] = DFFEA(K21_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[30] at LC_X35_Y21_N2
--operation mode is normal

K23_reg_o[30]_sload_eqn = CB1L98;
K23_reg_o[30] = DFFEA(K23_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L451 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4800 at LC_X35_Y21_N5
--operation mode is normal

K82_reg_o[30]_qfbk = K82_reg_o[30];
QB1L451 = A1L282 & (CB1L4 & K82_reg_o[30]_qfbk # !CB1L4 & K23_reg_o[30]);

--K82_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[30] at LC_X35_Y21_N5
--operation mode is normal

K82_reg_o[30]_sload_eqn = CB1L98;
K82_reg_o[30] = DFFEA(K82_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L551 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4801 at LC_X36_Y23_N3
--operation mode is normal

K72_reg_o[30]_qfbk = K72_reg_o[30];
QB1L551 = K13_reg_o[30] & (A1L572 # K72_reg_o[30]_qfbk & A1L472) # !K13_reg_o[30] & K72_reg_o[30]_qfbk & A1L472;

--K72_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30] at LC_X36_Y23_N3
--operation mode is normal

K72_reg_o[30]_sload_eqn = CB1L98;
K72_reg_o[30] = DFFEA(K72_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L651 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4802 at LC_X35_Y24_N3
--operation mode is normal

K33_reg_o[30]_qfbk = K33_reg_o[30];
QB1L651 = A1L372 & (K33_reg_o[30]_qfbk # K92_reg_o[30] & A1L672) # !A1L372 & K92_reg_o[30] & A1L672;

--K33_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30] at LC_X35_Y24_N3
--operation mode is normal

K33_reg_o[30]_sload_eqn = CB1L98;
K33_reg_o[30] = DFFEA(K33_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[30] at LC_X31_Y24_N7
--operation mode is normal

K03_reg_o[30]_sload_eqn = CB1L98;
K03_reg_o[30] = DFFEA(K03_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L751 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4803 at LC_X32_Y24_N9
--operation mode is normal

K43_reg_o[30]_qfbk = K43_reg_o[30];
QB1L751 = A1L772 & (K43_reg_o[30]_qfbk # A1L872 & K03_reg_o[30]) # !A1L772 & A1L872 & K03_reg_o[30];

--K43_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30] at LC_X32_Y24_N9
--operation mode is normal

K43_reg_o[30]_sload_eqn = CB1L98;
K43_reg_o[30] = DFFEA(K43_reg_o[30]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L851 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4804 at LC_X35_Y24_N1
--operation mode is normal

QB1L851 = QB1L751 # QB1L451 # QB1L651 # QB1L551;


--CB1L402 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~10589 at LC_X36_Y25_N8
--operation mode is normal

CB1L402 = CB1L061 & (CB1L302 # CB1L161 & QB1L851) # !CB1L061 & CB1L161 & QB1L851;


--K31_reg_o[30] is dispatch:cmd0|reg:cmd0|reg_o[30] at LC_X34_Y13_N6
--operation mode is normal

K31_reg_o[30]_lut_out = K91_reg_o[30] & AB1L781Q;
K31_reg_o[30] = DFFEA(K31_reg_o[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L871 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~10590 at LC_X35_Y25_N3
--operation mode is normal

CB1L871 = A1L272 & (S4_q_b[22] # A1L972 & S2_q_b[22]) # !A1L272 & A1L972 & S2_q_b[22];


--CB1L971 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~10591 at LC_X35_Y25_N4
--operation mode is normal

K21_reg_o[22]_qfbk = K21_reg_o[22];
CB1L971 = CB1L871 # A1L382 & K21_reg_o[22]_qfbk;

--K21_reg_o[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[22] at LC_X35_Y25_N4
--operation mode is normal

K21_reg_o[22]_sload_eqn = CB1L18;
K21_reg_o[22] = DFFEA(K21_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[22] at LC_X34_Y21_N0
--operation mode is normal

K23_reg_o[22]_sload_eqn = CB1L18;
K23_reg_o[22] = DFFEA(K23_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L411 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4805 at LC_X34_Y21_N5
--operation mode is normal

K82_reg_o[22]_qfbk = K82_reg_o[22];
QB1L411 = A1L282 & (CB1L4 & K82_reg_o[22]_qfbk # !CB1L4 & K23_reg_o[22]);

--K82_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[22] at LC_X34_Y21_N5
--operation mode is normal

K82_reg_o[22]_sload_eqn = CB1L18;
K82_reg_o[22] = DFFEA(K82_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L511 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4806 at LC_X34_Y20_N3
--operation mode is normal

K72_reg_o[22]_qfbk = K72_reg_o[22];
QB1L511 = K13_reg_o[22] & (A1L572 # A1L472 & K72_reg_o[22]_qfbk) # !K13_reg_o[22] & A1L472 & K72_reg_o[22]_qfbk;

--K72_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[22] at LC_X34_Y20_N3
--operation mode is normal

K72_reg_o[22]_sload_eqn = CB1L18;
K72_reg_o[22] = DFFEA(K72_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L611 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4807 at LC_X35_Y24_N6
--operation mode is normal

K33_reg_o[22]_qfbk = K33_reg_o[22];
QB1L611 = K92_reg_o[22] & (A1L672 # K33_reg_o[22]_qfbk & A1L372) # !K92_reg_o[22] & K33_reg_o[22]_qfbk & A1L372;

--K33_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[22] at LC_X35_Y24_N6
--operation mode is normal

K33_reg_o[22]_sload_eqn = CB1L18;
K33_reg_o[22] = DFFEA(K33_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[22] at LC_X32_Y26_N2
--operation mode is normal

K03_reg_o[22]_sload_eqn = CB1L18;
K03_reg_o[22] = DFFEA(K03_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L711 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4808 at LC_X33_Y24_N1
--operation mode is normal

K43_reg_o[22]_qfbk = K43_reg_o[22];
QB1L711 = K03_reg_o[22] & (A1L872 # K43_reg_o[22]_qfbk & A1L772) # !K03_reg_o[22] & K43_reg_o[22]_qfbk & A1L772;

--K43_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22] at LC_X33_Y24_N1
--operation mode is normal

K43_reg_o[22]_sload_eqn = CB1L18;
K43_reg_o[22] = DFFEA(K43_reg_o[22]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L811 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4809 at LC_X34_Y20_N4
--operation mode is normal

QB1L811 = QB1L411 # QB1L711 # QB1L611 # QB1L511;


--CB1L081 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~10592 at LC_X34_Y25_N1
--operation mode is normal

CB1L081 = CB1L061 & (CB1L971 # CB1L161 & QB1L811) # !CB1L061 & CB1L161 & QB1L811;


--K31_reg_o[22] is dispatch:cmd0|reg:cmd0|reg_o[22] at LC_X35_Y12_N2
--operation mode is normal

K31_reg_o[22]_lut_out = AB1L781Q & K91_reg_o[22];
K31_reg_o[22] = DFFEA(K31_reg_o[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[6] is dispatch:cmd0|reg:cmd1|reg_o[6] at LC_X29_Y23_N6
--operation mode is normal

K41_reg_o[6]_lut_out = AB1L781Q & K02_reg_o[6];
K41_reg_o[6] = DFFEA(K41_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L821 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~10593 at LC_X34_Y25_N2
--operation mode is normal

CB1L821 = A1L272 & (S4_q_b[6] # A1L972 & S2_q_b[6]) # !A1L272 & A1L972 & S2_q_b[6];


--CB1L921 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~10594 at LC_X34_Y25_N3
--operation mode is normal

K21_reg_o[6]_qfbk = K21_reg_o[6];
CB1L921 = CB1L821 # A1L382 & K21_reg_o[6]_qfbk;

--K21_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[6] at LC_X34_Y25_N3
--operation mode is normal

K21_reg_o[6]_sload_eqn = CB1L56;
K21_reg_o[6] = DFFEA(K21_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[6] at LC_X33_Y25_N6
--operation mode is normal

K23_reg_o[6]_sload_eqn = CB1L56;
K23_reg_o[6] = DFFEA(K23_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L43 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4810 at LC_X33_Y25_N7
--operation mode is normal

K82_reg_o[6]_qfbk = K82_reg_o[6];
QB1L43 = A1L282 & (CB1L4 & K82_reg_o[6]_qfbk # !CB1L4 & K23_reg_o[6]);

--K82_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6] at LC_X33_Y25_N7
--operation mode is normal

K82_reg_o[6]_sload_eqn = CB1L56;
K82_reg_o[6] = DFFEA(K82_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L53 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4811 at LC_X39_Y22_N0
--operation mode is normal

K72_reg_o[6]_qfbk = K72_reg_o[6];
QB1L53 = A1L572 & (K13_reg_o[6] # K72_reg_o[6]_qfbk & A1L472) # !A1L572 & K72_reg_o[6]_qfbk & A1L472;

--K72_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[6] at LC_X39_Y22_N0
--operation mode is normal

K72_reg_o[6]_sload_eqn = CB1L56;
K72_reg_o[6] = DFFEA(K72_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L63 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4812 at LC_X39_Y26_N1
--operation mode is normal

K33_reg_o[6]_qfbk = K33_reg_o[6];
QB1L63 = K92_reg_o[6] & (A1L672 # K33_reg_o[6]_qfbk & A1L372) # !K92_reg_o[6] & K33_reg_o[6]_qfbk & A1L372;

--K33_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[6] at LC_X39_Y26_N1
--operation mode is normal

K33_reg_o[6]_sload_eqn = CB1L56;
K33_reg_o[6] = DFFEA(K33_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[6] at LC_X32_Y24_N8
--operation mode is normal

K03_reg_o[6]_sload_eqn = CB1L56;
K03_reg_o[6] = DFFEA(K03_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L73 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4813 at LC_X32_Y24_N3
--operation mode is normal

K43_reg_o[6]_qfbk = K43_reg_o[6];
QB1L73 = K03_reg_o[6] & (A1L872 # K43_reg_o[6]_qfbk & A1L772) # !K03_reg_o[6] & K43_reg_o[6]_qfbk & A1L772;

--K43_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6] at LC_X32_Y24_N3
--operation mode is normal

K43_reg_o[6]_sload_eqn = CB1L56;
K43_reg_o[6] = DFFEA(K43_reg_o[6]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L83 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4814 at LC_X34_Y25_N5
--operation mode is normal

QB1L83 = QB1L43 # QB1L73 # QB1L53 # QB1L63;


--CB1L031 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~10595 at LC_X34_Y25_N4
--operation mode is normal

CB1L031 = CB1L061 & (CB1L921 # CB1L161 & QB1L83) # !CB1L061 & CB1L161 & QB1L83;


--K91_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[21] at LC_X33_Y12_N8
--operation mode is normal

K91_reg_o[21]_sload_eqn = GB1_reg[21];
K91_reg_o[21] = DFFEA(K91_reg_o[21]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[29] at LC_X33_Y12_N6
--operation mode is normal

K91_reg_o[29]_lut_out = GB1_reg[29];
K91_reg_o[29] = DFFEA(K91_reg_o[29]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[13] at LC_X33_Y19_N5
--operation mode is normal

K02_reg_o[13]_sload_eqn = GB1_reg[13];
K02_reg_o[13] = DFFEA(K02_reg_o[13]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[5] at LC_X34_Y18_N9
--operation mode is normal

K02_reg_o[5]_sload_eqn = GB1_reg[5];
K02_reg_o[5] = DFFEA(K02_reg_o[5]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--V1_ram_rom_data_reg[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] at LC_X17_Y21_N5
--operation mode is normal

V1_ram_rom_data_reg[15] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[15], V1L01, U1_q_b[15], V1_ram_rom_data_reg[16], VCC, V1L9);


--CB1L181 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~10596 at LC_X34_Y25_N6
--operation mode is normal

CB1L181 = A1L272 & (S4_q_b[23] # A1L972 & S2_q_b[23]) # !A1L272 & A1L972 & S2_q_b[23];


--CB1L281 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~10597 at LC_X34_Y25_N7
--operation mode is normal

K21_reg_o[23]_qfbk = K21_reg_o[23];
CB1L281 = CB1L181 # A1L382 & K21_reg_o[23]_qfbk;

--K21_reg_o[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[23] at LC_X34_Y25_N7
--operation mode is normal

K21_reg_o[23]_sload_eqn = CB1L28;
K21_reg_o[23] = DFFEA(K21_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[23] at LC_X33_Y22_N9
--operation mode is normal

K23_reg_o[23]_sload_eqn = CB1L28;
K23_reg_o[23] = DFFEA(K23_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L911 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4815 at LC_X33_Y22_N8
--operation mode is normal

K82_reg_o[23]_qfbk = K82_reg_o[23];
QB1L911 = A1L282 & (CB1L4 & K82_reg_o[23]_qfbk # !CB1L4 & K23_reg_o[23]);

--K82_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[23] at LC_X33_Y22_N8
--operation mode is normal

K82_reg_o[23]_sload_eqn = CB1L28;
K82_reg_o[23] = DFFEA(K82_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L021 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4816 at LC_X39_Y22_N5
--operation mode is normal

K72_reg_o[23]_qfbk = K72_reg_o[23];
QB1L021 = A1L572 & (K13_reg_o[23] # K72_reg_o[23]_qfbk & A1L472) # !A1L572 & K72_reg_o[23]_qfbk & A1L472;

--K72_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[23] at LC_X39_Y22_N5
--operation mode is normal

K72_reg_o[23]_sload_eqn = CB1L28;
K72_reg_o[23] = DFFEA(K72_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L121 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4817 at LC_X34_Y26_N5
--operation mode is normal

K33_reg_o[23]_qfbk = K33_reg_o[23];
QB1L121 = K92_reg_o[23] & (A1L672 # K33_reg_o[23]_qfbk & A1L372) # !K92_reg_o[23] & K33_reg_o[23]_qfbk & A1L372;

--K33_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[23] at LC_X34_Y26_N5
--operation mode is normal

K33_reg_o[23]_sload_eqn = CB1L28;
K33_reg_o[23] = DFFEA(K33_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[23] at LC_X33_Y23_N8
--operation mode is normal

K03_reg_o[23]_sload_eqn = CB1L28;
K03_reg_o[23] = DFFEA(K03_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L221 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4818 at LC_X33_Y23_N0
--operation mode is normal

K43_reg_o[23]_qfbk = K43_reg_o[23];
QB1L221 = K03_reg_o[23] & (A1L872 # K43_reg_o[23]_qfbk & A1L772) # !K03_reg_o[23] & K43_reg_o[23]_qfbk & A1L772;

--K43_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23] at LC_X33_Y23_N0
--operation mode is normal

K43_reg_o[23]_sload_eqn = CB1L28;
K43_reg_o[23] = DFFEA(K43_reg_o[23]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L321 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4819 at LC_X34_Y25_N8
--operation mode is normal

QB1L321 = QB1L911 # QB1L021 # QB1L221 # QB1L121;


--CB1L381 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~10598 at LC_X34_Y25_N9
--operation mode is normal

CB1L381 = CB1L061 & (CB1L281 # CB1L161 & QB1L321) # !CB1L061 & CB1L161 & QB1L321;


--K31_reg_o[23] is dispatch:cmd0|reg:cmd0|reg_o[23] at LC_X31_Y21_N2
--operation mode is normal

K31_reg_o[23]_lut_out = AB1L881Q # K91_reg_o[23] & AB1L781Q;
K31_reg_o[23] = DFFEA(K31_reg_o[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--C1_status_reg[1] is dispatch:cmd0|status_reg[1] at LC_X32_Y25_N8
--operation mode is normal

C1_status_reg[1]_lut_out = !C1L4Q & (C1_status_reg[1] # CB1L59Q & !AB1L881Q);
C1_status_reg[1] = DFFEA(C1_status_reg[1]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , , , );


--K41_reg_o[31] is dispatch:cmd0|reg:cmd1|reg_o[31] at LC_X33_Y13_N1
--operation mode is normal

K41_reg_o[31]_lut_out = AB1L781Q & K02_reg_o[31];
K41_reg_o[31] = DFFEA(K41_reg_o[31]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L502 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~10599 at LC_X39_Y21_N4
--operation mode is normal

CB1L502 = A1L972 & (S2_q_b[31] # A1L272 & S4_q_b[31]) # !A1L972 & A1L272 & S4_q_b[31];


--CB1L602 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~10600 at LC_X39_Y21_N5
--operation mode is normal

K21_reg_o[31]_qfbk = K21_reg_o[31];
CB1L602 = CB1L502 # A1L382 & K21_reg_o[31]_qfbk;

--K21_reg_o[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[31] at LC_X39_Y21_N5
--operation mode is normal

K21_reg_o[31]_sload_eqn = CB1L09;
K21_reg_o[31] = DFFEA(K21_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[31] at LC_X34_Y21_N6
--operation mode is normal

K23_reg_o[31]_sload_eqn = CB1L09;
K23_reg_o[31] = DFFEA(K23_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L951 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4820 at LC_X34_Y21_N2
--operation mode is normal

K82_reg_o[31]_qfbk = K82_reg_o[31];
QB1L951 = A1L282 & (CB1L4 & K82_reg_o[31]_qfbk # !CB1L4 & K23_reg_o[31]);

--K82_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[31] at LC_X34_Y21_N2
--operation mode is normal

K82_reg_o[31]_sload_eqn = CB1L09;
K82_reg_o[31] = DFFEA(K82_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L061 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4821 at LC_X35_Y20_N2
--operation mode is normal

K72_reg_o[31]_qfbk = K72_reg_o[31];
QB1L061 = K13_reg_o[31] & (A1L572 # A1L472 & K72_reg_o[31]_qfbk) # !K13_reg_o[31] & A1L472 & K72_reg_o[31]_qfbk;

--K72_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31] at LC_X35_Y20_N2
--operation mode is normal

K72_reg_o[31]_sload_eqn = CB1L09;
K72_reg_o[31] = DFFEA(K72_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L161 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4822 at LC_X35_Y24_N8
--operation mode is normal

K33_reg_o[31]_qfbk = K33_reg_o[31];
QB1L161 = K92_reg_o[31] & (A1L672 # K33_reg_o[31]_qfbk & A1L372) # !K92_reg_o[31] & K33_reg_o[31]_qfbk & A1L372;

--K33_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[31] at LC_X35_Y24_N8
--operation mode is normal

K33_reg_o[31]_sload_eqn = CB1L09;
K33_reg_o[31] = DFFEA(K33_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[31] at LC_X33_Y23_N9
--operation mode is normal

K03_reg_o[31]_sload_eqn = CB1L09;
K03_reg_o[31] = DFFEA(K03_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L261 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4823 at LC_X33_Y24_N0
--operation mode is normal

K43_reg_o[31]_qfbk = K43_reg_o[31];
QB1L261 = A1L872 & (K03_reg_o[31] # K43_reg_o[31]_qfbk & A1L772) # !A1L872 & K43_reg_o[31]_qfbk & A1L772;

--K43_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31] at LC_X33_Y24_N0
--operation mode is normal

K43_reg_o[31]_sload_eqn = CB1L09;
K43_reg_o[31] = DFFEA(K43_reg_o[31]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L361 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4824 at LC_X35_Y20_N9
--operation mode is normal

QB1L361 = QB1L951 # QB1L261 # QB1L161 # QB1L061;


--CB1L702 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~10601 at LC_X36_Y21_N5
--operation mode is normal

CB1L702 = CB1L061 & (CB1L602 # CB1L161 & QB1L361) # !CB1L061 & CB1L161 & QB1L361;


--K31_reg_o[31] is dispatch:cmd0|reg:cmd0|reg_o[31] at LC_X33_Y13_N5
--operation mode is normal

K31_reg_o[31]_lut_out = AB1L881Q # AB1L781Q & K91_reg_o[31];
K31_reg_o[31] = DFFEA(K31_reg_o[31]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--K41_reg_o[15] is dispatch:cmd0|reg:cmd1|reg_o[15] at LC_X30_Y23_N8
--operation mode is normal

K41_reg_o[15]_lut_out = AB1L781Q & K02_reg_o[15];
K41_reg_o[15] = DFFEA(K41_reg_o[15]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L551 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~10602 at LC_X39_Y23_N7
--operation mode is normal

CB1L551 = A1L272 & (S4_q_b[15] # S2_q_b[15] & A1L972) # !A1L272 & S2_q_b[15] & A1L972;


--CB1L651 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~10603 at LC_X39_Y23_N8
--operation mode is normal

K21_reg_o[15]_qfbk = K21_reg_o[15];
CB1L651 = CB1L551 # A1L382 & K21_reg_o[15]_qfbk;

--K21_reg_o[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[15] at LC_X39_Y23_N8
--operation mode is normal

K21_reg_o[15]_sload_eqn = CB1L47;
K21_reg_o[15] = DFFEA(K21_reg_o[15]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[15] at LC_X33_Y20_N9
--operation mode is normal

K23_reg_o[15]_lut_out = CB1L47;
K23_reg_o[15] = DFFEA(K23_reg_o[15]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L97 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4825 at LC_X34_Y21_N8
--operation mode is normal

K82_reg_o[15]_qfbk = K82_reg_o[15];
QB1L97 = A1L282 & (CB1L4 & K82_reg_o[15]_qfbk # !CB1L4 & K23_reg_o[15]);

--K82_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[15] at LC_X34_Y21_N8
--operation mode is normal

K82_reg_o[15]_sload_eqn = CB1L47;
K82_reg_o[15] = DFFEA(K82_reg_o[15]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L08 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4826 at LC_X39_Y20_N2
--operation mode is normal

K72_reg_o[15]_qfbk = K72_reg_o[15];
QB1L08 = K13_reg_o[15] & (A1L572 # K72_reg_o[15]_qfbk & A1L472) # !K13_reg_o[15] & K72_reg_o[15]_qfbk & A1L472;

--K72_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15] at LC_X39_Y20_N2
--operation mode is normal

K72_reg_o[15]_sload_eqn = CB1L47;
K72_reg_o[15] = DFFEA(K72_reg_o[15]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L18 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4827 at LC_X40_Y23_N3
--operation mode is normal

K33_reg_o[15]_qfbk = K33_reg_o[15];
QB1L18 = A1L672 & (K92_reg_o[15] # A1L372 & K33_reg_o[15]_qfbk) # !A1L672 & A1L372 & K33_reg_o[15]_qfbk;

--K33_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[15] at LC_X40_Y23_N3
--operation mode is normal

K33_reg_o[15]_sload_eqn = CB1L47;
K33_reg_o[15] = DFFEA(K33_reg_o[15]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[15] at LC_X32_Y23_N6
--operation mode is normal

K03_reg_o[15]_sload_eqn = CB1L47;
K03_reg_o[15] = DFFEA(K03_reg_o[15]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L28 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4828 at LC_X32_Y23_N9
--operation mode is normal

K43_reg_o[15]_qfbk = K43_reg_o[15];
QB1L28 = A1L872 & (K03_reg_o[15] # K43_reg_o[15]_qfbk & A1L772) # !A1L872 & K43_reg_o[15]_qfbk & A1L772;

--K43_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15] at LC_X32_Y23_N9
--operation mode is normal

K43_reg_o[15]_sload_eqn = CB1L47;
K43_reg_o[15] = DFFEA(K43_reg_o[15]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L38 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4829 at LC_X39_Y23_N5
--operation mode is normal

QB1L38 = QB1L18 # QB1L97 # QB1L28 # QB1L08;


--CB1L751 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~10604 at LC_X39_Y23_N9
--operation mode is normal

CB1L751 = CB1L161 & (QB1L38 # CB1L061 & CB1L651) # !CB1L161 & CB1L061 & CB1L651;


--K41_reg_o[7] is dispatch:cmd0|reg:cmd1|reg_o[7] at LC_X30_Y23_N9
--operation mode is normal

K41_reg_o[7]_lut_out = AB1L781Q & K02_reg_o[7];
K41_reg_o[7] = DFFEA(K41_reg_o[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--CB1L131 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~10605 at LC_X36_Y23_N4
--operation mode is normal

CB1L131 = A1L272 & (S4_q_b[7] # S2_q_b[7] & A1L972) # !A1L272 & S2_q_b[7] & A1L972;


--CB1L231 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~10606 at LC_X36_Y23_N5
--operation mode is normal

K21_reg_o[7]_qfbk = K21_reg_o[7];
CB1L231 = CB1L131 # A1L382 & K21_reg_o[7]_qfbk;

--K21_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[7] at LC_X36_Y23_N5
--operation mode is normal

K21_reg_o[7]_sload_eqn = CB1L66;
K21_reg_o[7] = DFFEA(K21_reg_o[7]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , J1L3, , );


--K23_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[7] at LC_X33_Y21_N5
--operation mode is normal

K23_reg_o[7]_lut_out = CB1L66;
K23_reg_o[7] = DFFEA(K23_reg_o[7]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L291, , );


--QB1L93 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4830 at LC_X35_Y23_N4
--operation mode is normal

K82_reg_o[7]_qfbk = K82_reg_o[7];
QB1L93 = A1L282 & (CB1L4 & K82_reg_o[7]_qfbk # !CB1L4 & K23_reg_o[7]);

--K82_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[7] at LC_X35_Y23_N4
--operation mode is normal

K82_reg_o[7]_sload_eqn = CB1L66;
K82_reg_o[7] = DFFEA(K82_reg_o[7]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L461, , );


--QB1L04 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4831 at LC_X35_Y23_N5
--operation mode is normal

K72_reg_o[7]_qfbk = K72_reg_o[7];
QB1L04 = K13_reg_o[7] & (A1L572 # A1L472 & K72_reg_o[7]_qfbk) # !K13_reg_o[7] & A1L472 & K72_reg_o[7]_qfbk;

--K72_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[7] at LC_X35_Y23_N5
--operation mode is normal

K72_reg_o[7]_sload_eqn = CB1L66;
K72_reg_o[7] = DFFEA(K72_reg_o[7]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L1, , );


--QB1L14 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4832 at LC_X40_Y24_N8
--operation mode is normal

K33_reg_o[7]_qfbk = K33_reg_o[7];
QB1L14 = K92_reg_o[7] & (A1L672 # A1L372 & K33_reg_o[7]_qfbk) # !K92_reg_o[7] & A1L372 & K33_reg_o[7]_qfbk;

--K33_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[7] at LC_X40_Y24_N8
--operation mode is normal

K33_reg_o[7]_sload_eqn = CB1L66;
K33_reg_o[7] = DFFEA(K33_reg_o[7]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L391, , );


--K03_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[7] at LC_X34_Y23_N8
--operation mode is normal

K03_reg_o[7]_lut_out = CB1L66;
K03_reg_o[7] = DFFEA(K03_reg_o[7]_lut_out, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L971, , );


--QB1L24 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4833 at LC_X34_Y23_N6
--operation mode is normal

K43_reg_o[7]_qfbk = K43_reg_o[7];
QB1L24 = K03_reg_o[7] & (A1L872 # A1L772 & K43_reg_o[7]_qfbk) # !K03_reg_o[7] & A1L772 & K43_reg_o[7]_qfbk;

--K43_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7] at LC_X34_Y23_N6
--operation mode is normal

K43_reg_o[7]_sload_eqn = CB1L66;
K43_reg_o[7] = DFFEA(K43_reg_o[7]_sload_eqn, GLOBAL(RB1__clk1), GLOBAL(rst_n), , QB1L491, , );


--QB1L34 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4834 at LC_X35_Y23_N9
--operation mode is normal

QB1L34 = QB1L93 # QB1L04 # QB1L14 # QB1L24;


--CB1L331 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~10607 at LC_X36_Y23_N6
--operation mode is normal

CB1L331 = CB1L061 & (CB1L231 # CB1L161 & QB1L34) # !CB1L061 & CB1L161 & QB1L34;


--K02_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[14] at LC_X33_Y17_N6
--operation mode is normal

K02_reg_o[14]_sload_eqn = GB1_reg[14];
K02_reg_o[14] = DFFEA(K02_reg_o[14]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K91_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[30] at LC_X34_Y13_N3
--operation mode is normal

K91_reg_o[30]_lut_out = GB1_reg[30];
K91_reg_o[30] = DFFEA(K91_reg_o[30]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[22] at LC_X35_Y11_N2
--operation mode is normal

K91_reg_o[22]_lut_out = GB1_reg[22];
K91_reg_o[22] = DFFEA(K91_reg_o[22]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[6] at LC_X34_Y18_N1
--operation mode is normal

K02_reg_o[6]_lut_out = GB1_reg[6];
K02_reg_o[6] = DFFEA(K02_reg_o[6]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--V1_ram_rom_data_reg[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] at LC_X17_Y21_N8
--operation mode is normal

V1_ram_rom_data_reg[16] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[17], V1L01, U1_q_b[16], V1_ram_rom_data_reg[16], VCC, V1L9);


--K91_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[23] at LC_X33_Y14_N9
--operation mode is normal

K91_reg_o[23]_lut_out = GB1_reg[23];
K91_reg_o[23] = DFFEA(K91_reg_o[23]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K91_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[31] at LC_X33_Y12_N4
--operation mode is normal

K91_reg_o[31]_sload_eqn = GB1_reg[31];
K91_reg_o[31] = DFFEA(K91_reg_o[31]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L691, , );


--K02_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[15] at LC_X34_Y18_N0
--operation mode is normal

K02_reg_o[15]_sload_eqn = GB1_reg[15];
K02_reg_o[15] = DFFEA(K02_reg_o[15]_sload_eqn, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--K02_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[7] at LC_X34_Y18_N8
--operation mode is normal

K02_reg_o[7]_lut_out = GB1_reg[7];
K02_reg_o[7] = DFFEA(K02_reg_o[7]_lut_out, GLOBAL(RB1__clk0), GLOBAL(rst_n), , AB1L791, , );


--V1_ram_rom_data_reg[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] at LC_X14_Y21_N9
--operation mode is normal

V1_ram_rom_data_reg[17] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[18], U1_q_b[17], V1_ram_rom_data_reg[17], VCC, V1L9);


--V1_ram_rom_data_reg[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] at LC_X14_Y21_N6
--operation mode is normal

V1_ram_rom_data_reg[18] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[19], U1_q_b[18], V1_ram_rom_data_reg[18], VCC, V1L9);


--V1_ram_rom_data_reg[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] at LC_X14_Y22_N6
--operation mode is normal

V1_ram_rom_data_reg[19] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[19], U1_q_b[19], V1_ram_rom_data_reg[20], VCC, V1L9);


--V1_ram_rom_data_reg[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] at LC_X14_Y22_N2
--operation mode is normal

V1_ram_rom_data_reg[20] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[21], U1_q_b[20], V1_ram_rom_data_reg[20], VCC, V1L9);


--V1_ram_rom_data_reg[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] at LC_X17_Y22_N7
--operation mode is normal

V1_ram_rom_data_reg[21] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[22], V1L01, U1_q_b[21], V1_ram_rom_data_reg[21], VCC, V1L9);


--V1_ram_rom_data_reg[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] at LC_X17_Y22_N4
--operation mode is normal

V1_ram_rom_data_reg[22] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[22], V1L01, U1_q_b[22], V1_ram_rom_data_reg[23], VCC, V1L9);


--V1_ram_rom_data_reg[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] at LC_X17_Y22_N3
--operation mode is normal

V1_ram_rom_data_reg[23] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[24], V1L01, U1_q_b[23], V1_ram_rom_data_reg[23], VCC, V1L9);


--V1_ram_rom_data_reg[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] at LC_X17_Y22_N9
--operation mode is normal

V1_ram_rom_data_reg[24] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[25], V1L01, U1_q_b[24], V1_ram_rom_data_reg[24], VCC, V1L9);


--V1_ram_rom_data_reg[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] at LC_X17_Y22_N5
--operation mode is normal

V1_ram_rom_data_reg[25] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[25], V1L01, U1_q_b[25], V1_ram_rom_data_reg[26], VCC, V1L9);


--V1_ram_rom_data_reg[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] at LC_X17_Y22_N6
--operation mode is normal

V1_ram_rom_data_reg[26] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[27], V1L01, U1_q_b[26], V1_ram_rom_data_reg[26], VCC, V1L9);


--V1_ram_rom_data_reg[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] at LC_X17_Y22_N8
--operation mode is normal

V1_ram_rom_data_reg[27] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[28], V1L01, U1_q_b[27], V1_ram_rom_data_reg[27], VCC, V1L9);


--V1_ram_rom_data_reg[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] at LC_X17_Y22_N2
--operation mode is normal

V1_ram_rom_data_reg[28] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[29], V1L01, U1_q_b[28], V1_ram_rom_data_reg[28], VCC, V1L9);


--V1_ram_rom_data_reg[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] at LC_X17_Y21_N2
--operation mode is normal

V1_ram_rom_data_reg[29] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[29], V1L01, U1_q_b[29], V1_ram_rom_data_reg[30], VCC, V1L9);


--V1_ram_rom_data_reg[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] at LC_X17_Y21_N9
--operation mode is normal

V1_ram_rom_data_reg[30] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[31], V1L01, U1_q_b[30], V1_ram_rom_data_reg[30], VCC, V1L9);


--V1_ram_rom_data_reg[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] at LC_X14_Y21_N7
--operation mode is normal

V1_ram_rom_data_reg[31] = AMPP_FUNCTION(!A1L5, V1L01, V1_ram_rom_data_reg[31], U1_q_b[31], altera_internal_jtag, VCC, V1L9);


--GB4L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6010 at LC_X29_Y26_N2
--operation mode is normal

GB4L43 = BB1L201 & BB1L301 & (BB1L601Q # BB1L901Q);


--A1L772 is reduce_nor~261 at LC_X33_Y24_N2
--operation mode is normal

A1L772 = CB1L39Q & K41_reg_o[17] & A1L682 & A1L182;


--A1L872 is reduce_nor~263 at LC_X33_Y24_N8
--operation mode is normal

A1L872 = A1L682 & A1L182 & (!K41_reg_o[17] # !CB1L39Q);


--A1L972 is reduce_nor~265 at LC_X40_Y22_N0
--operation mode is normal

A1L972 = CB1L39Q & A1L682 & K41_reg_o[17] & A1L082;


--QB1L461 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~16 at LC_X33_Y22_N5
--operation mode is normal

QB1L461 = K41_reg_o[18] & QB1L3Q & CB1L39Q & A1L282;


--QB1L291 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~12 at LC_X33_Y21_N3
--operation mode is normal

QB1L291 = QB1L3Q & A1L282 & (!K41_reg_o[18] # !CB1L39Q);


--A1L082 is reduce_nor~267 at LC_X41_Y22_N2
--operation mode is normal

A1L082 = A1L782 & (!K41_reg_o[20] & !K41_reg_o[21] # !CB1L39Q);


--A1L182 is reduce_nor~271 at LC_X40_Y21_N2
--operation mode is normal

A1L182 = K41_reg_o[20] & K41_reg_o[21] & CB1L39Q & A1L782;


--A1L282 is reduce_nor~275 at LC_X34_Y21_N1
--operation mode is normal

A1L282 = A1L182 & (!K41_reg_o[17] & !K41_reg_o[16] # !CB1L39Q);


--J1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~46 at LC_X41_Y20_N6
--operation mode is normal

J1L7 = K41_reg_o[16] & (!K41_reg_o[18] # !K41_reg_o[17]) # !K41_reg_o[16] & K41_reg_o[17] & !K41_reg_o[18];


--J1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~50 at LC_X41_Y20_N1
--operation mode is normal

J1L8 = !K41_reg_o[21] & CB1L39Q & !K41_reg_o[20] & J1L9;


--J1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~54 at LC_X41_Y20_N0
--operation mode is normal

J1L9 = !K41_reg_o[19] & !K41_reg_o[23] & !K41_reg_o[22] & J1L7;


--A1L382 is reduce_nor~587 at LC_X41_Y21_N9
--operation mode is normal

A1L382 = K41_reg_o[18] & CB1L39Q & K41_reg_o[16] & A1L482;


--A1L482 is reduce_nor~591 at LC_X41_Y21_N8
--operation mode is normal

A1L482 = !K41_reg_o[22] & !K41_reg_o[21] & !K41_reg_o[20] & A1L582;


--A1L582 is reduce_nor~593 at LC_X40_Y21_N0
--operation mode is normal

A1L582 = !K41_reg_o[19] & !K41_reg_o[17] & !K41_reg_o[23];


--A1L592 is slave_err~334 at LC_X41_Y23_N9
--operation mode is normal

A1L592 = K41_reg_o[19] & !K41_reg_o[17] & !K41_reg_o[16] # !K41_reg_o[19] & (K41_reg_o[20] # !K41_reg_o[17] & !K41_reg_o[16]);


--A1L692 is slave_err~335 at LC_X41_Y23_N5
--operation mode is normal

A1L692 = A1L592 # K41_reg_o[18] & K41_reg_o[17] # !CB1L39Q;


--lvds_spare is lvds_spare at PIN_V24
--operation mode is input

lvds_spare = INPUT();


--ttl_nrx[3] is ttl_nrx[3] at PIN_W28
--operation mode is input

ttl_nrx[3] = INPUT();


--ttl_nrx[2] is ttl_nrx[2] at PIN_U20
--operation mode is input

ttl_nrx[2] = INPUT();


--ttl_nrx[1] is ttl_nrx[1] at PIN_U19
--operation mode is input

ttl_nrx[1] = INPUT();


--eeprom_si is eeprom_si at PIN_T20
--operation mode is input

eeprom_si = INPUT();


--dip_sw3 is dip_sw3 at PIN_M2
--operation mode is input

dip_sw3 = INPUT();


--dip_sw4 is dip_sw4 at PIN_N1
--operation mode is input

dip_sw4 = INPUT();


--slot_id[3] is slot_id[3] at PIN_T26
--operation mode is input

slot_id[3] = INPUT();


--slot_id[2] is slot_id[2] at PIN_T25
--operation mode is input

slot_id[2] = INPUT();


--slot_id[1] is slot_id[1] at PIN_V26
--operation mode is input

slot_id[1] = INPUT();


--slot_id[0] is slot_id[0] at PIN_V25
--operation mode is input

slot_id[0] = INPUT();


--rs232_rx is rs232_rx at PIN_AF9
--operation mode is input

rs232_rx = INPUT();


--rst_n is rst_n at PIN_AC9
--operation mode is input

rst_n = INPUT();






--lvds_sync is lvds_sync at PIN_AA28
--operation mode is input

lvds_sync = INPUT();


--inclk is inclk at PIN_K17
--operation mode is input

inclk = INPUT();


--lvds_cmd is lvds_cmd at PIN_V23
--operation mode is input

lvds_cmd = INPUT();


--lvds_txa is lvds_txa at PIN_V19
--operation mode is output

lvds_txa = OUTPUT(KB1L6);


--lvds_txb is lvds_txb at PIN_V20
--operation mode is output

lvds_txb = OUTPUT(!A1L233);


--ttl_tx[3] is ttl_tx[3] at PIN_Y28
--operation mode is output

ttl_tx[3] = OUTPUT(!A1L233);


--ttl_tx[2] is ttl_tx[2] at PIN_U21
--operation mode is output

ttl_tx[2] = OUTPUT(!A1L233);


--ttl_tx[1] is ttl_tx[1] at PIN_Y26
--operation mode is output

ttl_tx[1] = OUTPUT(!A1L233);


--ttl_txena[3] is ttl_txena[3] at PIN_Y27
--operation mode is output

ttl_txena[3] = OUTPUT(!A1L233);


--ttl_txena[2] is ttl_txena[2] at PIN_U22
--operation mode is output

ttl_txena[2] = OUTPUT(!A1L233);


--ttl_txena[1] is ttl_txena[1] at PIN_Y25
--operation mode is output

ttl_txena[1] = OUTPUT(!A1L233);


--eeprom_so is eeprom_so at PIN_T19
--operation mode is output

eeprom_so = OUTPUT(!A1L233);


--eeprom_sck is eeprom_sck at PIN_U26
--operation mode is output

eeprom_sck = OUTPUT(!A1L233);


--eeprom_cs is eeprom_cs at PIN_U25
--operation mode is output

eeprom_cs = OUTPUT(!A1L233);


--dac_data0[13] is dac_data0[13] at PIN_M27
--operation mode is output

dac_data0[13] = OUTPUT(K11_reg_o[13]);


--dac_data0[12] is dac_data0[12] at PIN_L27
--operation mode is output

dac_data0[12] = OUTPUT(K11_reg_o[12]);


--dac_data0[11] is dac_data0[11] at PIN_H27
--operation mode is output

dac_data0[11] = OUTPUT(K11_reg_o[11]);


--dac_data0[10] is dac_data0[10] at PIN_L26
--operation mode is output

dac_data0[10] = OUTPUT(K11_reg_o[10]);


--dac_data0[9] is dac_data0[9] at PIN_L25
--operation mode is output

dac_data0[9] = OUTPUT(K11_reg_o[9]);


--dac_data0[8] is dac_data0[8] at PIN_H25
--operation mode is output

dac_data0[8] = OUTPUT(K11_reg_o[8]);


--dac_data0[7] is dac_data0[7] at PIN_N24
--operation mode is output

dac_data0[7] = OUTPUT(K11_reg_o[7]);


--dac_data0[6] is dac_data0[6] at PIN_N23
--operation mode is output

dac_data0[6] = OUTPUT(K11_reg_o[6]);


--dac_data0[5] is dac_data0[5] at PIN_L23
--operation mode is output

dac_data0[5] = OUTPUT(K11_reg_o[5]);


--dac_data0[4] is dac_data0[4] at PIN_N22
--operation mode is output

dac_data0[4] = OUTPUT(K11_reg_o[4]);


--dac_data0[3] is dac_data0[3] at PIN_N21
--operation mode is output

dac_data0[3] = OUTPUT(K11_reg_o[3]);


--dac_data0[2] is dac_data0[2] at PIN_L21
--operation mode is output

dac_data0[2] = OUTPUT(K11_reg_o[2]);


--dac_data0[1] is dac_data0[1] at PIN_N20
--operation mode is output

dac_data0[1] = OUTPUT(K11_reg_o[1]);


--dac_data0[0] is dac_data0[0] at PIN_N19
--operation mode is output

dac_data0[0] = OUTPUT(K11_reg_o[0]);


--dac_data1[13] is dac_data1[13] at PIN_M24
--operation mode is output

dac_data1[13] = OUTPUT(K11_reg_o[13]);


--dac_data1[12] is dac_data1[12] at PIN_M23
--operation mode is output

dac_data1[12] = OUTPUT(K11_reg_o[12]);


--dac_data1[11] is dac_data1[11] at PIN_L24
--operation mode is output

dac_data1[11] = OUTPUT(K11_reg_o[11]);


--dac_data1[10] is dac_data1[10] at PIN_K28
--operation mode is output

dac_data1[10] = OUTPUT(K11_reg_o[10]);


--dac_data1[9] is dac_data1[9] at PIN_K27
--operation mode is output

dac_data1[9] = OUTPUT(K11_reg_o[9]);


--dac_data1[8] is dac_data1[8] at PIN_J28
--operation mode is output

dac_data1[8] = OUTPUT(K11_reg_o[8]);


--dac_data1[7] is dac_data1[7] at PIN_J27
--operation mode is output

dac_data1[7] = OUTPUT(K11_reg_o[7]);


--dac_data1[6] is dac_data1[6] at PIN_H28
--operation mode is output

dac_data1[6] = OUTPUT(K11_reg_o[6]);


--dac_data1[5] is dac_data1[5] at PIN_J26
--operation mode is output

dac_data1[5] = OUTPUT(K11_reg_o[5]);


--dac_data1[4] is dac_data1[4] at PIN_J25
--operation mode is output

dac_data1[4] = OUTPUT(K11_reg_o[4]);


--dac_data1[3] is dac_data1[3] at PIN_H26
--operation mode is output

dac_data1[3] = OUTPUT(K11_reg_o[3]);


--dac_data1[2] is dac_data1[2] at PIN_M22
--operation mode is output

dac_data1[2] = OUTPUT(K11_reg_o[2]);


--dac_data1[1] is dac_data1[1] at PIN_L22
--operation mode is output

dac_data1[1] = OUTPUT(K11_reg_o[1]);


--dac_data1[0] is dac_data1[0] at PIN_M21
--operation mode is output

dac_data1[0] = OUTPUT(K11_reg_o[0]);


--dac_data2[13] is dac_data2[13] at PIN_H4
--operation mode is output

dac_data2[13] = OUTPUT(K11_reg_o[13]);


--dac_data2[12] is dac_data2[12] at PIN_H3
--operation mode is output

dac_data2[12] = OUTPUT(K11_reg_o[12]);


--dac_data2[11] is dac_data2[11] at PIN_G2
--operation mode is output

dac_data2[11] = OUTPUT(K11_reg_o[11]);


--dac_data2[10] is dac_data2[10] at PIN_J3
--operation mode is output

dac_data2[10] = OUTPUT(K11_reg_o[10]);


--dac_data2[9] is dac_data2[9] at PIN_H2
--operation mode is output

dac_data2[9] = OUTPUT(K11_reg_o[9]);


--dac_data2[8] is dac_data2[8] at PIN_G1
--operation mode is output

dac_data2[8] = OUTPUT(K11_reg_o[8]);


--dac_data2[7] is dac_data2[7] at PIN_J2
--operation mode is output

dac_data2[7] = OUTPUT(K11_reg_o[7]);


--dac_data2[6] is dac_data2[6] at PIN_H1
--operation mode is output

dac_data2[6] = OUTPUT(K11_reg_o[6]);


--dac_data2[5] is dac_data2[5] at PIN_K4
--operation mode is output

dac_data2[5] = OUTPUT(K11_reg_o[5]);


--dac_data2[4] is dac_data2[4] at PIN_L7
--operation mode is output

dac_data2[4] = OUTPUT(K11_reg_o[4]);


--dac_data2[3] is dac_data2[3] at PIN_M7
--operation mode is output

dac_data2[3] = OUTPUT(K11_reg_o[3]);


--dac_data2[2] is dac_data2[2] at PIN_M6
--operation mode is output

dac_data2[2] = OUTPUT(K11_reg_o[2]);


--dac_data2[1] is dac_data2[1] at PIN_L9
--operation mode is output

dac_data2[1] = OUTPUT(K11_reg_o[1]);


--dac_data2[0] is dac_data2[0] at PIN_L10
--operation mode is output

dac_data2[0] = OUTPUT(K11_reg_o[0]);


--dac_data3[13] is dac_data3[13] at PIN_C24
--operation mode is output

dac_data3[13] = OUTPUT(K11_reg_o[13]);


--dac_data3[12] is dac_data3[12] at PIN_E21
--operation mode is output

dac_data3[12] = OUTPUT(K11_reg_o[12]);


--dac_data3[11] is dac_data3[11] at PIN_A21
--operation mode is output

dac_data3[11] = OUTPUT(K11_reg_o[11]);


--dac_data3[10] is dac_data3[10] at PIN_B21
--operation mode is output

dac_data3[10] = OUTPUT(K11_reg_o[10]);


--dac_data3[9] is dac_data3[9] at PIN_C21
--operation mode is output

dac_data3[9] = OUTPUT(K11_reg_o[9]);


--dac_data3[8] is dac_data3[8] at PIN_D21
--operation mode is output

dac_data3[8] = OUTPUT(K11_reg_o[8]);


--dac_data3[7] is dac_data3[7] at PIN_C20
--operation mode is output

dac_data3[7] = OUTPUT(K11_reg_o[7]);


--dac_data3[6] is dac_data3[6] at PIN_A19
--operation mode is output

dac_data3[6] = OUTPUT(K11_reg_o[6]);


--dac_data3[5] is dac_data3[5] at PIN_B19
--operation mode is output

dac_data3[5] = OUTPUT(K11_reg_o[5]);


--dac_data3[4] is dac_data3[4] at PIN_A18
--operation mode is output

dac_data3[4] = OUTPUT(K11_reg_o[4]);


--dac_data3[3] is dac_data3[3] at PIN_C19
--operation mode is output

dac_data3[3] = OUTPUT(K11_reg_o[3]);


--dac_data3[2] is dac_data3[2] at PIN_B18
--operation mode is output

dac_data3[2] = OUTPUT(K11_reg_o[2]);


--dac_data3[1] is dac_data3[1] at PIN_D19
--operation mode is output

dac_data3[1] = OUTPUT(K11_reg_o[1]);


--dac_data3[0] is dac_data3[0] at PIN_C18
--operation mode is output

dac_data3[0] = OUTPUT(K11_reg_o[0]);


--dac_data4[13] is dac_data4[13] at PIN_B5
--operation mode is output

dac_data4[13] = OUTPUT(K11_reg_o[13]);


--dac_data4[12] is dac_data4[12] at PIN_A4
--operation mode is output

dac_data4[12] = OUTPUT(K11_reg_o[12]);


--dac_data4[11] is dac_data4[11] at PIN_A3
--operation mode is output

dac_data4[11] = OUTPUT(K11_reg_o[11]);


--dac_data4[10] is dac_data4[10] at PIN_C5
--operation mode is output

dac_data4[10] = OUTPUT(K11_reg_o[10]);


--dac_data4[9] is dac_data4[9] at PIN_B4
--operation mode is output

dac_data4[9] = OUTPUT(K11_reg_o[9]);


--dac_data4[8] is dac_data4[8] at PIN_B3
--operation mode is output

dac_data4[8] = OUTPUT(K11_reg_o[8]);


--dac_data4[7] is dac_data4[7] at PIN_C6
--operation mode is output

dac_data4[7] = OUTPUT(K11_reg_o[7]);


--dac_data4[6] is dac_data4[6] at PIN_C4
--operation mode is output

dac_data4[6] = OUTPUT(K11_reg_o[6]);


--dac_data4[5] is dac_data4[5] at PIN_D6
--operation mode is output

dac_data4[5] = OUTPUT(K11_reg_o[5]);


--dac_data4[4] is dac_data4[4] at PIN_D7
--operation mode is output

dac_data4[4] = OUTPUT(K11_reg_o[4]);


--dac_data4[3] is dac_data4[3] at PIN_D5
--operation mode is output

dac_data4[3] = OUTPUT(K11_reg_o[3]);


--dac_data4[2] is dac_data4[2] at PIN_D10
--operation mode is output

dac_data4[2] = OUTPUT(K11_reg_o[2]);


--dac_data4[1] is dac_data4[1] at PIN_F10
--operation mode is output

dac_data4[1] = OUTPUT(K11_reg_o[1]);


--dac_data4[0] is dac_data4[0] at PIN_G7
--operation mode is output

dac_data4[0] = OUTPUT(K11_reg_o[0]);


--dac_data5[13] is dac_data5[13] at PIN_A11
--operation mode is output

dac_data5[13] = OUTPUT(K11_reg_o[13]);


--dac_data5[12] is dac_data5[12] at PIN_C11
--operation mode is output

dac_data5[12] = OUTPUT(K11_reg_o[12]);


--dac_data5[11] is dac_data5[11] at PIN_B11
--operation mode is output

dac_data5[11] = OUTPUT(K11_reg_o[11]);


--dac_data5[10] is dac_data5[10] at PIN_B10
--operation mode is output

dac_data5[10] = OUTPUT(K11_reg_o[10]);


--dac_data5[9] is dac_data5[9] at PIN_C10
--operation mode is output

dac_data5[9] = OUTPUT(K11_reg_o[9]);


--dac_data5[8] is dac_data5[8] at PIN_A9
--operation mode is output

dac_data5[8] = OUTPUT(K11_reg_o[8]);


--dac_data5[7] is dac_data5[7] at PIN_B9
--operation mode is output

dac_data5[7] = OUTPUT(K11_reg_o[7]);


--dac_data5[6] is dac_data5[6] at PIN_A8
--operation mode is output

dac_data5[6] = OUTPUT(K11_reg_o[6]);


--dac_data5[5] is dac_data5[5] at PIN_C9
--operation mode is output

dac_data5[5] = OUTPUT(K11_reg_o[5]);


--dac_data5[4] is dac_data5[4] at PIN_B8
--operation mode is output

dac_data5[4] = OUTPUT(K11_reg_o[4]);


--dac_data5[3] is dac_data5[3] at PIN_C8
--operation mode is output

dac_data5[3] = OUTPUT(K11_reg_o[3]);


--dac_data5[2] is dac_data5[2] at PIN_B6
--operation mode is output

dac_data5[2] = OUTPUT(K11_reg_o[2]);


--dac_data5[1] is dac_data5[1] at PIN_D8
--operation mode is output

dac_data5[1] = OUTPUT(K11_reg_o[1]);


--dac_data5[0] is dac_data5[0] at PIN_D9
--operation mode is output

dac_data5[0] = OUTPUT(K11_reg_o[0]);


--dac_data6[13] is dac_data6[13] at PIN_AF7
--operation mode is output

dac_data6[13] = OUTPUT(K11_reg_o[13]);


--dac_data6[12] is dac_data6[12] at PIN_AF6
--operation mode is output

dac_data6[12] = OUTPUT(K11_reg_o[12]);


--dac_data6[11] is dac_data6[11] at PIN_AE6
--operation mode is output

dac_data6[11] = OUTPUT(K11_reg_o[11]);


--dac_data6[10] is dac_data6[10] at PIN_AD6
--operation mode is output

dac_data6[10] = OUTPUT(K11_reg_o[10]);


--dac_data6[9] is dac_data6[9] at PIN_AG6
--operation mode is output

dac_data6[9] = OUTPUT(K11_reg_o[9]);


--dac_data6[8] is dac_data6[8] at PIN_AE5
--operation mode is output

dac_data6[8] = OUTPUT(K11_reg_o[8]);


--dac_data6[7] is dac_data6[7] at PIN_AG7
--operation mode is output

dac_data6[7] = OUTPUT(K11_reg_o[7]);


--dac_data6[6] is dac_data6[6] at PIN_AG5
--operation mode is output

dac_data6[6] = OUTPUT(K11_reg_o[6]);


--dac_data6[5] is dac_data6[5] at PIN_AF4
--operation mode is output

dac_data6[5] = OUTPUT(K11_reg_o[5]);


--dac_data6[4] is dac_data6[4] at PIN_AG4
--operation mode is output

dac_data6[4] = OUTPUT(K11_reg_o[4]);


--dac_data6[3] is dac_data6[3] at PIN_AG3
--operation mode is output

dac_data6[3] = OUTPUT(K11_reg_o[3]);


--dac_data6[2] is dac_data6[2] at PIN_AH4
--operation mode is output

dac_data6[2] = OUTPUT(K11_reg_o[2]);


--dac_data6[1] is dac_data6[1] at PIN_AH6
--operation mode is output

dac_data6[1] = OUTPUT(K11_reg_o[1]);


--dac_data6[0] is dac_data6[0] at PIN_AH7
--operation mode is output

dac_data6[0] = OUTPUT(K11_reg_o[0]);


--dac_data7[13] is dac_data7[13] at PIN_M10
--operation mode is output

dac_data7[13] = OUTPUT(K11_reg_o[13]);


--dac_data7[12] is dac_data7[12] at PIN_M9
--operation mode is output

dac_data7[12] = OUTPUT(K11_reg_o[12]);


--dac_data7[11] is dac_data7[11] at PIN_M8
--operation mode is output

dac_data7[11] = OUTPUT(K11_reg_o[11]);


--dac_data7[10] is dac_data7[10] at PIN_N8
--operation mode is output

dac_data7[10] = OUTPUT(K11_reg_o[10]);


--dac_data7[9] is dac_data7[9] at PIN_K3
--operation mode is output

dac_data7[9] = OUTPUT(K11_reg_o[9]);


--dac_data7[8] is dac_data7[8] at PIN_K2
--operation mode is output

dac_data7[8] = OUTPUT(K11_reg_o[8]);


--dac_data7[7] is dac_data7[7] at PIN_J1
--operation mode is output

dac_data7[7] = OUTPUT(K11_reg_o[7]);


--dac_data7[6] is dac_data7[6] at PIN_L2
--operation mode is output

dac_data7[6] = OUTPUT(K11_reg_o[6]);


--dac_data7[5] is dac_data7[5] at PIN_K1
--operation mode is output

dac_data7[5] = OUTPUT(K11_reg_o[5]);


--dac_data7[4] is dac_data7[4] at PIN_N7
--operation mode is output

dac_data7[4] = OUTPUT(K11_reg_o[4]);


--dac_data7[3] is dac_data7[3] at PIN_L1
--operation mode is output

dac_data7[3] = OUTPUT(K11_reg_o[3]);


--dac_data7[2] is dac_data7[2] at PIN_M3
--operation mode is output

dac_data7[2] = OUTPUT(K11_reg_o[2]);


--dac_data7[1] is dac_data7[1] at PIN_M4
--operation mode is output

dac_data7[1] = OUTPUT(K11_reg_o[1]);


--dac_data7[0] is dac_data7[0] at PIN_N3
--operation mode is output

dac_data7[0] = OUTPUT(K11_reg_o[0]);


--dac_data8[13] is dac_data8[13] at PIN_V6
--operation mode is output

dac_data8[13] = OUTPUT(K11_reg_o[13]);


--dac_data8[12] is dac_data8[12] at PIN_V5
--operation mode is output

dac_data8[12] = OUTPUT(K11_reg_o[12]);


--dac_data8[11] is dac_data8[11] at PIN_W4
--operation mode is output

dac_data8[11] = OUTPUT(K11_reg_o[11]);


--dac_data8[10] is dac_data8[10] at PIN_W1
--operation mode is output

dac_data8[10] = OUTPUT(K11_reg_o[10]);


--dac_data8[9] is dac_data8[9] at PIN_Y2
--operation mode is output

dac_data8[9] = OUTPUT(K11_reg_o[9]);


--dac_data8[8] is dac_data8[8] at PIN_Y1
--operation mode is output

dac_data8[8] = OUTPUT(K11_reg_o[8]);


--dac_data8[7] is dac_data8[7] at PIN_AA2
--operation mode is output

dac_data8[7] = OUTPUT(K11_reg_o[7]);


--dac_data8[6] is dac_data8[6] at PIN_AA1
--operation mode is output

dac_data8[6] = OUTPUT(K11_reg_o[6]);


--dac_data8[5] is dac_data8[5] at PIN_V8
--operation mode is output

dac_data8[5] = OUTPUT(K11_reg_o[5]);


--dac_data8[4] is dac_data8[4] at PIN_AA3
--operation mode is output

dac_data8[4] = OUTPUT(K11_reg_o[4]);


--dac_data8[3] is dac_data8[3] at PIN_U10
--operation mode is output

dac_data8[3] = OUTPUT(K11_reg_o[3]);


--dac_data8[2] is dac_data8[2] at PIN_AA4
--operation mode is output

dac_data8[2] = OUTPUT(K11_reg_o[2]);


--dac_data8[1] is dac_data8[1] at PIN_V9
--operation mode is output

dac_data8[1] = OUTPUT(K11_reg_o[1]);


--dac_data8[0] is dac_data8[0] at PIN_V10
--operation mode is output

dac_data8[0] = OUTPUT(K11_reg_o[0]);


--dac_data9[13] is dac_data9[13] at PIN_T7
--operation mode is output

dac_data9[13] = OUTPUT(K11_reg_o[13]);


--dac_data9[12] is dac_data9[12] at PIN_T6
--operation mode is output

dac_data9[12] = OUTPUT(K11_reg_o[12]);


--dac_data9[11] is dac_data9[11] at PIN_T4
--operation mode is output

dac_data9[11] = OUTPUT(K11_reg_o[11]);


--dac_data9[10] is dac_data9[10] at PIN_T3
--operation mode is output

dac_data9[10] = OUTPUT(K11_reg_o[10]);


--dac_data9[9] is dac_data9[9] at PIN_T1
--operation mode is output

dac_data9[9] = OUTPUT(K11_reg_o[9]);


--dac_data9[8] is dac_data9[8] at PIN_T5
--operation mode is output

dac_data9[8] = OUTPUT(K11_reg_o[8]);


--dac_data9[7] is dac_data9[7] at PIN_U5
--operation mode is output

dac_data9[7] = OUTPUT(K11_reg_o[7]);


--dac_data9[6] is dac_data9[6] at PIN_U2
--operation mode is output

dac_data9[6] = OUTPUT(K11_reg_o[6]);


--dac_data9[5] is dac_data9[5] at PIN_V2
--operation mode is output

dac_data9[5] = OUTPUT(K11_reg_o[5]);


--dac_data9[4] is dac_data9[4] at PIN_V1
--operation mode is output

dac_data9[4] = OUTPUT(K11_reg_o[4]);


--dac_data9[3] is dac_data9[3] at PIN_V3
--operation mode is output

dac_data9[3] = OUTPUT(K11_reg_o[3]);


--dac_data9[2] is dac_data9[2] at PIN_W2
--operation mode is output

dac_data9[2] = OUTPUT(K11_reg_o[2]);


--dac_data9[1] is dac_data9[1] at PIN_W3
--operation mode is output

dac_data9[1] = OUTPUT(K11_reg_o[1]);


--dac_data9[0] is dac_data9[0] at PIN_V4
--operation mode is output

dac_data9[0] = OUTPUT(K11_reg_o[0]);


--dac_data10[13] is dac_data10[13] at PIN_D22
--operation mode is output

dac_data10[13] = OUTPUT(K11_reg_o[13]);


--dac_data10[12] is dac_data10[12] at PIN_E23
--operation mode is output

dac_data10[12] = OUTPUT(K11_reg_o[12]);


--dac_data10[11] is dac_data10[11] at PIN_C22
--operation mode is output

dac_data10[11] = OUTPUT(K11_reg_o[11]);


--dac_data10[10] is dac_data10[10] at PIN_D23
--operation mode is output

dac_data10[10] = OUTPUT(K11_reg_o[10]);


--dac_data10[9] is dac_data10[9] at PIN_B22
--operation mode is output

dac_data10[9] = OUTPUT(K11_reg_o[9]);


--dac_data10[8] is dac_data10[8] at PIN_A22
--operation mode is output

dac_data10[8] = OUTPUT(K11_reg_o[8]);


--dac_data10[7] is dac_data10[7] at PIN_C23
--operation mode is output

dac_data10[7] = OUTPUT(K11_reg_o[7]);


--dac_data10[6] is dac_data10[6] at PIN_A23
--operation mode is output

dac_data10[6] = OUTPUT(K11_reg_o[6]);


--dac_data10[5] is dac_data10[5] at PIN_B23
--operation mode is output

dac_data10[5] = OUTPUT(K11_reg_o[5]);


--dac_data10[4] is dac_data10[4] at PIN_B24
--operation mode is output

dac_data10[4] = OUTPUT(K11_reg_o[4]);


--dac_data10[3] is dac_data10[3] at PIN_D24
--operation mode is output

dac_data10[3] = OUTPUT(K11_reg_o[3]);


--dac_data10[2] is dac_data10[2] at PIN_A25
--operation mode is output

dac_data10[2] = OUTPUT(K11_reg_o[2]);


--dac_data10[1] is dac_data10[1] at PIN_B25
--operation mode is output

dac_data10[1] = OUTPUT(K11_reg_o[1]);


--dac_data10[0] is dac_data10[0] at PIN_B26
--operation mode is output

dac_data10[0] = OUTPUT(K11_reg_o[0]);


--dac_clk[40] is dac_clk[40] at PIN_D20
--operation mode is output

dac_clk[40] = OUTPUT(H1L24);


--dac_clk[39] is dac_clk[39] at PIN_V7
--operation mode is output

dac_clk[39] = OUTPUT(H1L04);


--dac_clk[38] is dac_clk[38] at PIN_U9
--operation mode is output

dac_clk[38] = OUTPUT(H1L93);


--dac_clk[37] is dac_clk[37] at PIN_U6
--operation mode is output

dac_clk[37] = OUTPUT(H1L83);


--dac_clk[36] is dac_clk[36] at PIN_T10
--operation mode is output

dac_clk[36] = OUTPUT(H1L73);


--dac_clk[35] is dac_clk[35] at PIN_T9
--operation mode is output

dac_clk[35] = OUTPUT(H1L63);


--dac_clk[34] is dac_clk[34] at PIN_T8
--operation mode is output

dac_clk[34] = OUTPUT(H1L53);


--dac_clk[33] is dac_clk[33] at PIN_U7
--operation mode is output

dac_clk[33] = OUTPUT(H1L43);


--dac_clk[32] is dac_clk[32] at PIN_U8
--operation mode is output

dac_clk[32] = OUTPUT(H1L33);


--dac_clk[31] is dac_clk[31] at PIN_AE8
--operation mode is output

dac_clk[31] = OUTPUT(H1L23);


--dac_clk[30] is dac_clk[30] at PIN_N6
--operation mode is output

dac_clk[30] = OUTPUT(H1L13);


--dac_clk[29] is dac_clk[29] at PIN_AC8
--operation mode is output

dac_clk[29] = OUTPUT(H1L03);


--dac_clk[28] is dac_clk[28] at PIN_N5
--operation mode is output

dac_clk[28] = OUTPUT(H1L92);


--dac_clk[27] is dac_clk[27] at PIN_N4
--operation mode is output

dac_clk[27] = OUTPUT(H1L82);


--dac_clk[26] is dac_clk[26] at PIN_AH5
--operation mode is output

dac_clk[26] = OUTPUT(H1L72);


--dac_clk[25] is dac_clk[25] at PIN_M5
--operation mode is output

dac_clk[25] = OUTPUT(H1L62);


--dac_clk[24] is dac_clk[24] at PIN_AB10
--operation mode is output

dac_clk[24] = OUTPUT(H1L52);


--dac_clk[23] is dac_clk[23] at PIN_A5
--operation mode is output

dac_clk[23] = OUTPUT(H1L42);


--dac_clk[22] is dac_clk[22] at PIN_G10
--operation mode is output

dac_clk[22] = OUTPUT(H1L32);


--dac_clk[21] is dac_clk[21] at PIN_C7
--operation mode is output

dac_clk[21] = OUTPUT(H1L22);


--dac_clk[20] is dac_clk[20] at PIN_F8
--operation mode is output

dac_clk[20] = OUTPUT(H1L12);


--dac_clk[19] is dac_clk[19] at PIN_D11
--operation mode is output

dac_clk[19] = OUTPUT(H1L02);


--dac_clk[18] is dac_clk[18] at PIN_B7
--operation mode is output

dac_clk[18] = OUTPUT(H1L91);


--dac_clk[17] is dac_clk[17] at PIN_E8
--operation mode is output

dac_clk[17] = OUTPUT(H1L81);


--dac_clk[16] is dac_clk[16] at PIN_A7
--operation mode is output

dac_clk[16] = OUTPUT(H1L71);


--dac_clk[15] is dac_clk[15] at PIN_J4
--operation mode is output

dac_clk[15] = OUTPUT(H1L61);


--dac_clk[14] is dac_clk[14] at PIN_J18
--operation mode is output

dac_clk[14] = OUTPUT(H1L51);


--dac_clk[13] is dac_clk[13] at PIN_K7
--operation mode is output

dac_clk[13] = OUTPUT(H1L41);


--dac_clk[12] is dac_clk[12] at PIN_F19
--operation mode is output

dac_clk[12] = OUTPUT(H1L31);


--dac_clk[11] is dac_clk[11] at PIN_D18
--operation mode is output

dac_clk[11] = OUTPUT(H1L21);


--dac_clk[10] is dac_clk[10] at PIN_L8
--operation mode is output

dac_clk[10] = OUTPUT(H1L11);


--dac_clk[9] is dac_clk[9] at PIN_E19
--operation mode is output

dac_clk[9] = OUTPUT(H1L01);


--dac_clk[8] is dac_clk[8] at PIN_K8
--operation mode is output

dac_clk[8] = OUTPUT(H1L9);


--dac_clk[7] is dac_clk[7] at PIN_L28
--operation mode is output

dac_clk[7] = OUTPUT(H1L8);


--dac_clk[6] is dac_clk[6] at PIN_L19
--operation mode is output

dac_clk[6] = OUTPUT(H1L7);


--dac_clk[5] is dac_clk[5] at PIN_N25
--operation mode is output

dac_clk[5] = OUTPUT(H1L6);


--dac_clk[4] is dac_clk[4] at PIN_M19
--operation mode is output

dac_clk[4] = OUTPUT(H1L5);


--dac_clk[3] is dac_clk[3] at PIN_L20
--operation mode is output

dac_clk[3] = OUTPUT(H1L4);


--dac_clk[2] is dac_clk[2] at PIN_N26
--operation mode is output

dac_clk[2] = OUTPUT(H1L3);


--dac_clk[1] is dac_clk[1] at PIN_M20
--operation mode is output

dac_clk[1] = OUTPUT(H1L2);


--dac_clk[0] is dac_clk[0] at PIN_N28
--operation mode is output

dac_clk[0] = OUTPUT(H1L1);


--red_led is red_led at PIN_V27
--operation mode is output

red_led = OUTPUT(E1_led_data[0]);


--ylw_led is ylw_led at PIN_T24
--operation mode is output

ylw_led = OUTPUT(E1_led_data[1]);


--grn_led is grn_led at PIN_T23
--operation mode is output

grn_led = OUTPUT(E1_led_data[2]);


--wdog is wdog at PIN_T28
--operation mode is output

wdog = OUTPUT(!CB1L69);


--mictor[32] is mictor[32] at PIN_AE24
--operation mode is output

mictor[32] = OUTPUT(!A1L233);


--mictor[31] is mictor[31] at PIN_AE22
--operation mode is output

mictor[31] = OUTPUT(!A1L233);


--mictor[30] is mictor[30] at PIN_AD21
--operation mode is output

mictor[30] = OUTPUT(!A1L233);


--mictor[29] is mictor[29] at PIN_AF23
--operation mode is output

mictor[29] = OUTPUT(!A1L233);


--mictor[28] is mictor[28] at PIN_AF22
--operation mode is output

mictor[28] = OUTPUT(!A1L233);


--mictor[27] is mictor[27] at PIN_AG23
--operation mode is output

mictor[27] = OUTPUT(!A1L233);


--mictor[26] is mictor[26] at PIN_AG22
--operation mode is output

mictor[26] = OUTPUT(!A1L233);


--mictor[25] is mictor[25] at PIN_AH22
--operation mode is output

mictor[25] = OUTPUT(!A1L233);


--mictor[24] is mictor[24] at PIN_AF25
--operation mode is output

mictor[24] = OUTPUT(!A1L233);


--mictor[23] is mictor[23] at PIN_AH23
--operation mode is output

mictor[23] = OUTPUT(!A1L233);


--mictor[22] is mictor[22] at PIN_AG24
--operation mode is output

mictor[22] = OUTPUT(!A1L233);


--mictor[21] is mictor[21] at PIN_AH24
--operation mode is output

mictor[21] = OUTPUT(!A1L233);


--mictor[20] is mictor[20] at PIN_AG25
--operation mode is output

mictor[20] = OUTPUT(!A1L233);


--mictor[19] is mictor[19] at PIN_AH25
--operation mode is output

mictor[19] = OUTPUT(!A1L233);


--mictor[18] is mictor[18] at PIN_AG26
--operation mode is output

mictor[18] = OUTPUT(!A1L233);


--mictor[17] is mictor[17] at PIN_AH26
--operation mode is output

mictor[17] = OUTPUT(!A1L233);


--mictor[16] is mictor[16] at PIN_Y17
--operation mode is output

mictor[16] = OUTPUT(!A1L233);


--mictor[15] is mictor[15] at PIN_AE21
--operation mode is output

mictor[15] = OUTPUT(!A1L233);


--mictor[14] is mictor[14] at PIN_AF21
--operation mode is output

mictor[14] = OUTPUT(!A1L233);


--mictor[13] is mictor[13] at PIN_AG21
--operation mode is output

mictor[13] = OUTPUT(!A1L233);


--mictor[12] is mictor[12] at PIN_AH21
--operation mode is output

mictor[12] = OUTPUT(!A1L233);


--mictor[11] is mictor[11] at PIN_AF20
--operation mode is output

mictor[11] = OUTPUT(!A1L233);


--mictor[10] is mictor[10] at PIN_AH20
--operation mode is output

mictor[10] = OUTPUT(!A1L233);


--mictor[9] is mictor[9] at PIN_AG19
--operation mode is output

mictor[9] = OUTPUT(!A1L233);


--mictor[8] is mictor[8] at PIN_AH19
--operation mode is output

mictor[8] = OUTPUT(!A1L233);


--mictor[7] is mictor[7] at PIN_AE20
--operation mode is output

mictor[7] = OUTPUT(!A1L233);


--mictor[6] is mictor[6] at PIN_AG18
--operation mode is output

mictor[6] = OUTPUT(!A1L233);


--mictor[5] is mictor[5] at PIN_AF19
--operation mode is output

mictor[5] = OUTPUT(!A1L233);


--mictor[4] is mictor[4] at PIN_AE18
--operation mode is output

mictor[4] = OUTPUT(!A1L233);


--mictor[3] is mictor[3] at PIN_AE19
--operation mode is output

mictor[3] = OUTPUT(!A1L233);


--mictor[2] is mictor[2] at PIN_AD18
--operation mode is output

mictor[2] = OUTPUT(!A1L233);


--mictor[1] is mictor[1] at PIN_AD19
--operation mode is output

mictor[1] = OUTPUT(!A1L233);


--mictorclk[2] is mictorclk[2] at PIN_AD23
--operation mode is output

mictorclk[2] = OUTPUT(!A1L233);


--mictorclk[1] is mictorclk[1] at PIN_AB17
--operation mode is output

mictorclk[1] = OUTPUT(!A1L233);


--rs232_tx is rs232_tx at PIN_AG11
--operation mode is output

rs232_tx = OUTPUT(!A1L233);



--test[16] is test[16] at PIN_AH8
--operation mode is bidir

test[16]_tri_out = TRI(GND, GND);
test[16] = BIDIR(test[16]_tri_out);


--test[15] is test[15] at PIN_AG9
--operation mode is bidir

test[15]_tri_out = TRI(GND, GND);
test[15] = BIDIR(test[15]_tri_out);


--test[14] is test[14] at PIN_AF10
--operation mode is bidir

test[14]_tri_out = TRI(GND, GND);
test[14] = BIDIR(test[14]_tri_out);


--test[13] is test[13] at PIN_AG8
--operation mode is bidir

test[13]_tri_out = TRI(GND, GND);
test[13] = BIDIR(test[13]_tri_out);


--test[12] is test[12] at PIN_AH9
--operation mode is bidir

test[12]_tri_out = TRI(GND, GND);
test[12] = BIDIR(test[12]_tri_out);


--test[11] is test[11] at PIN_AF8
--operation mode is bidir

test[11]_tri_out = TRI(GND, GND);
test[11] = BIDIR(test[11]_tri_out);


--test[10] is test[10] at PIN_AE11
--operation mode is bidir

test[10]_tri_out = TRI(GND, GND);
test[10] = BIDIR(test[10]_tri_out);


--test[9] is test[9] at PIN_AE9
--operation mode is bidir

test[9]_tri_out = TRI(GND, GND);
test[9] = BIDIR(test[9]_tri_out);


--test[8] is test[8] at PIN_AH10
--operation mode is bidir

test[8]_tri_out = TRI(GND, GND);
test[8] = BIDIR(test[8]_tri_out);


--test[7] is test[7] at PIN_AD8
--operation mode is bidir

test[7]_tri_out = TRI(GND, GND);
test[7] = BIDIR(test[7]_tri_out);


--test[6] is test[6] at PIN_AF11
--operation mode is bidir

test[6]_tri_out = TRI(GND, GND);
test[6] = BIDIR(test[6]_tri_out);


--test[5] is test[5] at PIN_AE10
--operation mode is bidir

test[5]_tri_out = TRI(GND, GND);
test[5] = BIDIR(test[5]_tri_out);


--test[4] is test[4] at PIN_AH11
--operation mode is bidir

test[4]_tri_out = TRI(GND, GND);
test[4] = BIDIR(test[4]_tri_out);


--test[3] is test[3] at PIN_AD10
--operation mode is bidir

test[3]_tri_out = TRI(GND, GND);
test[3] = BIDIR(test[3]_tri_out);


--Y9L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~304 at LC_X30_Y27_N2
--operation mode is normal

Y9L13 = !Y9_safe_q[0];


--A1L233 is ~VCC_cell at LC_X7_Y6_N2
--operation mode is normal

A1L233 = VCC;



