{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574318320737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574318320741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 01:38:40 2019 " "Processing started: Thu Nov 21 01:38:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574318320741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318320741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318320741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574318321307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574318321307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab3/src/bcd_to_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab3/src/bcd_to_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_seven_seg-arc " "Found design unit 1: bcd_to_seven_seg-arc" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/bcd_to_seven_seg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330361 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_seg " "Found entity 1: bcd_to_seven_seg" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/bcd_to_seven_seg.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318330361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab3/src/generic_adder_beh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab3/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh-beh " "Found design unit 1: generic_adder_beh-beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/generic_adder_beh.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330368 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/generic_adder_beh.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318330368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab3/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab3/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/generic_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330372 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/generic_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318330372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab3/src/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/briza/documents/github/hdl/lab3/src/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../../src/components.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/components.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318330376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab3/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab3/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330381 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574318330381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318330381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574318330417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder_beh generic_adder_beh:adder_u " "Elaborating entity \"generic_adder_beh\" for hierarchy \"generic_adder_beh:adder_u\"" {  } { { "../../src/top.vhd" "adder_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574318330434 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_adder_beh.vhd(25) " "VHDL Signal Declaration warning at generic_adder_beh.vhd(25): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/generic_adder_beh.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574318330434 "|top|generic_adder_beh:adder_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter generic_counter:counter_u " "Elaborating entity \"generic_counter\" for hierarchy \"generic_counter:counter_u\"" {  } { { "../../src/top.vhd" "counter_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574318330450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_seg bcd_to_seven_seg:display_u " "Elaborating entity \"bcd_to_seven_seg\" for hierarchy \"bcd_to_seven_seg:display_u\"" {  } { { "../../src/top.vhd" "display_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574318330458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574318330968 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sum_sig\[0\] Low " "Register sum_sig\[0\] will power up to Low" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 79 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574318331081 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sum_sig\[1\] Low " "Register sum_sig\[1\] will power up to Low" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 79 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574318331081 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sum_sig\[2\] Low " "Register sum_sig\[2\] will power up to Low" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 79 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574318331081 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sum_sig\[3\] Low " "Register sum_sig\[3\] will power up to Low" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab3/src/top.vhd" 79 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574318331081 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1574318331081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574318331237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574318331237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574318331341 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574318331341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574318331341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574318331341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574318331429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 01:38:51 2019 " "Processing ended: Thu Nov 21 01:38:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574318331429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574318331429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574318331429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574318331429 ""}
