verilog xil_defaultlib --include "../../../ipstatic/hdl/verilog" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_7vx.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_8k.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_16k.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_cpl.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_req.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_init_ctrl_7vx.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_lane.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_misc.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_pipeline.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_top.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_force_adapt.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_clock.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_drp.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_eq.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_rate.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_reset.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_sync.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_user.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_qpll_drp.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_qpll_reset.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_qpll_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_rxeq_scan.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gt_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gt_top.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gt_common.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gtx_cpllpd_ovrd.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_3_0_7vx.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/sim/xdma_0_pcie3_ip.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_1/sim/xdma_v4_1_31_blk_mem_64_reg_be.v" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_2/sim/xdma_v4_1_31_blk_mem_64_noreg_be.v" \

sv xil_defaultlib --include "../../../ipstatic/hdl/verilog" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" \
"../../../../fpga.gen/sources_1/ip/xdma_0_1/sim/xdma_0.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
