#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 14 10:54:08 2016
# Process ID: 5100
# Current directory: C:/Users/John/Documents/GitHub/MQP/IMU/IMU.runs/cordic_0_synth_1
# Command line: vivado.exe -log cordic_0.vds -mode batch -messageDb vivado.pb -notrace -source cordic_0.tcl
# Log file: C:/Users/John/Documents/GitHub/MQP/IMU/IMU.runs/cordic_0_synth_1/cordic_0.vds
# Journal file: C:/Users/John/Documents/GitHub/MQP/IMU/IMU.runs/cordic_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cordic_0.tcl -notrace
Command: synth_design -top cordic_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 294.961 ; gain = 88.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic_0' [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
INFO: [Synth 8-3491] module 'cordic_v6_0_10' declared at 'c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/cordic_v6_0_10/hdl/cordic_v6_0.vhd:54' bound to instance 'U0' of component 'cordic_v6_0_10' [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (21#1) [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized32 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized33 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized33 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized33 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized33 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized33 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized33 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized33 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized33 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized33 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized33 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized33 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized34 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized34 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized34 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized34 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized34 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized34 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized35 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized35 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized35 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized35 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized35 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized35 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized35 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized35 has unconnected port b_signed
WARNING: [Synth 8-3331] design delay_bit has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_bit__parameterized3 has unconnected port WE
WARNING: [Synth 8-3331] design delay_bit__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design delay_bit__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_bit__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[10]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[9]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[8]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[7]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[6]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[5]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[4]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[3]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[2]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[1]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_x_in[0]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[10]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[9]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[8]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[7]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[6]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[5]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[4]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[3]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[2]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[1]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port data_y_in[0]
WARNING: [Synth 8-3331] design cordic_out_config has unconnected port aclr
WARNING: [Synth 8-3331] design cordic_ctrl_slice_par has unconnected port aclr
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized11 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized30 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized31 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized31 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized31 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized31 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized31 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized31 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized31 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized31 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized31 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized31 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized31 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized28 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized28 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized28 has unconnected port ACLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 354.605 ; gain = 148.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 354.605 ; gain = 148.117
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/IMU/IMU.runs/cordic_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/IMU/IMU.runs/cordic_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 649.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:47 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 649.449 ; gain = 442.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[0]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[1]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[2]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[3]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[4]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[5]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[6]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[7]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[8]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[9]' (FDR) to 'U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[10] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[0]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[1]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[2]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[3]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[4]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[5]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[6]' (FDRE) to 'U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[8] )
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[10]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[9]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[8]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[7]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[6]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[5]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[4]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[3]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[2]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[8]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[6]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[5]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[4]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[3]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[2]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[0]) is unused and will be removed from module cordic_v6_0_10_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 649.449 ; gain = 442.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:13 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:13 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:15 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:53 ; elapsed = 00:02:15 . Memory (MB): peak = 649.449 ; gain = 442.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:53 ; elapsed = 00:02:15 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    27|
|2     |LUT2   |    43|
|3     |LUT3   |   285|
|4     |LUT4   |    22|
|5     |MUXCY  |   266|
|6     |SRL16E |     4|
|7     |XORCY  |   290|
|8     |FDRE   |   359|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 649.449 ; gain = 442.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 203 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:47 . Memory (MB): peak = 649.449 ; gain = 144.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:18 . Memory (MB): peak = 649.449 ; gain = 442.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 97 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 649.449 ; gain = 438.867
INFO: [Coretcl 2-1174] Renamed 189 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 649.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 10:56:38 2016...
