// Seed: 854339531
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2
);
  wire id_4;
  wire id_5;
  bufif0 (id_1, id_6, id_5);
  id_6(
      .id_0(1),
      .id_1(id_4),
      .id_2(id_0),
      .id_3((1)),
      .id_4(),
      .id_5(id_4),
      .id_6(1),
      .id_7(id_7),
      .id_8(1'b0 || id_0),
      .id_9(1),
      .id_10(id_1),
      .id_11(1)
  ); module_0(
      id_4, id_5, id_4, id_4, id_5, id_4, id_5, id_5, id_4
  );
endmodule
