// 2019_Jan_16_15:03:14
// Note 1: This rule file is only for 14nm SF+ 0.8/1.8V Design Rules of antenna rules check (ARC)
// Note 2: Please properly select the antenna rules file from folder "/ANT/" based on your design
 
// %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
// Metallization introduction
// Description of Metallization
// %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
// This antenna rules file is for metal option: 1P8M_DV_3DM_Q1_3Q2_TMa_ALPA2
// Illustration of abbreviation for xPyM_pDV_zDM_aQ1_bQ2_eB_mTMr_nUTM_ALPAu
// Where:
// P = GT layers
// M = total metal layers excluding AL pad/Al RDL
// DV = Via layers with double patterning (including V0)
// DM = Cu inter metal layers with double patterning (including M1)
// Q1 = Cu inter metal layers for 1.25xMy
// Q2 = Cu inter metal layers for 1.25xMn
// B = Cu inter metal layers for 2xMn
// TM = Cu top metal layers
// UTM = Cu ultra thick metal layer
// ALPA = Al pad/Al RDL pad
// 
// x = number of GT layers
// y = number of total metal layers excluding ALPA, where y = a+b+c+d+e
// p = number of double patterning via layers (including V0)
// z = number of double patterning metal layers (including M1)
// a = number of 1.25xMy layers
// b = number of 1.25xMn layers
// e = number of 2xMn layers
// m = number of 10xTMn/14xTMn layers
// r = type of top metal, type a for 10xTMn, type b for 14xTMn
// n = number of ultra thick metal layers (UTM layer)
// u = type of AL, type 1 for AL14.5kA, type 2 for AL28kA

//; *****************************************************************
//; Switches Selection: RDB output setup for accumulation (NARAC) layer
//; *****************************************************************
//; Description: RDB output setup for Net Area Ratio (NAR) accumulation (NARAC) layer. NAR rules of single layer will not be controlled by this switch
//; "YES" -> To show all geometric objects (gate, metal, via, etc.) and net information (area, count) to a RDB file
//; "NO" -> Not to stream out net information to a RDB file
//; Available options: YES/NO
//; Default: NO

#DEFINE SHOW_NET_INFORMATION_IN_RDB NO			//;valid value is: {YES,NO}


// end of switch setting
//======================================================================================================|
//|                                                                                                     |
//|     14nm Calibre Antenna rules file for                                                             |
//|                                                                                                     |
//|     SMIC: 14nm SF+ 0.8/1.8V Design Rules                                                            |
//|                                                                                                     |
//|     TECN No: TD-LO14-DR-2017    Doc.Rev: 2   Tech Dev.Rev : V1.0_REV1                               |
//|                                                                                                     |
//|     SMIC R&D                                                                    		        |
//|                                                                                                     |
//|     This file was automatically generated. Please do not modify                                     |
//|                                                                                                     |
//|=====================================================================================================|
//|                                                                                                     |
//|    DISCLAIMER                                                                                       |
//|                                                                                                     |
//|   SMIC hereby provides the quality information to you but makes no claims, promises or guarantees a	|
//| -bout the accuracy, completeness, or adequacy of the information herein. The information contained  |
//| herein is provided on an "AS IS" basis without any warranty, and SMIC assumes no obligation	to prov	|
//| -ide support of any kind or otherwise maintain the information.                                     |
//|                                                                                                     |
//|   SMIC disclaims any representation that the information does not infringe any intellectual	propert |
//| -y rights or proprietary rights of any third parties.SMIC makes no other warranty, whether express,	|
//| implied or statutory as to any matter whatsoever, including but not limited to the accuracy or suff	|
//| -iciency of any information or the merchantability and itness for a particular purpose. Neither SMI	|
//| -C nor any of its representatives shall be liable for any cause cause of action incurred to connect	|
//| to this service.                                                                                    |
//|                                                                                                     |
//|=====================================================================================================|
//|                                                                                                     |
//|    STATEMENT OF USE AND CONFIDENTIALITY                                                             |
//|                                                                                                     |
//|   The following/attached material contains confidential and proprietary information of SMIC. This m |
//| -aterial is based upon information which SMIC considers reliable, but SMIC neither represents nor w |
//| -arrants that such information is accurate or complete, and it must not be relied upon as such. Thi |
//| -s information was prepared for informational purposes and is for the use by SMIC's customer only.	|
//| SMIC reserves the right to make changes in the information at any time without notice.              |
//|   No part of this information may be reproduced, transmitted, transcribed, stored in a retrieval sy |
//| -stem, or translated into any human or computer language, in any form or by any means, electronic,  |
//| mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written consent of |
//| SMIC. Any unauthorized use or disclosure of this material is strictly prohibited and may be unlawfu |
//| -l. By accepting this material, the receiving party shall be deemed to have acknowledged, accepted, |
//| and agreed to be bound by the foregoing limitations and restrictions. Thank you.          	        |
//|                                                                                                     |
//|=====================================================================================================|
//|                                                                                                     |
//|   This file includes SVRF/TVF Technology under license by Mentor Graphics Corporation.     	        |
//|   \"SVRF/TVF Technology\" shall mean Mentor Graphics' Standard  Verification Rule Format (\"SVRF\") |
//| and Tcl Verification Format (\"TVF\") proprietary syntaxes for expressing process rules. You shall  |
//| not use SVRF/TVF Technology unless you are a Mentor Graphics customer with a license to use the app	|
//| -licable Mentor Graphics software. The exact terms of your obligations and rights are governed by y |
//| -our respective license. You shall not use SVRF/TVF Technology except: (a) for your internal busine |
//| -ss purposes and (b) for use with Mentor Graphics' Calibre tools. All SVRF/TVF Technology constitut |
//| -es orcontains trade secrets and confidential information of Mentor Graphics or its licensors. You 	|
//| shall not make SVRF/TVF Technology available in any form to any person other than your employees an	|
//| -d on-site contractors, excluding Mentor Graphics competitors, whose job performance requires acces |
//| -s and who are under obligations of confidentiality.                                                |
//|=====================================================================================================|

//|=====================================================================================================|
//| Validated with Calibre version 2018.2_15.10                                                         |
//|													|
//| Revision History: Please see the Release_Note for details.                                          |
//|                                                                                                     |
//|   Rev            Date          Who                               What                               |
//| -----------  ------------  ------------  -----------------------------------------------------------|
//| V1.0_REV1_0  16-Jan-2019   Houli_Zheng   Please see Release_Note				        |
//| V1.0_REV0_0  28-Oct-2018   Houli_Zheng   Please see Release_Note				        |
//| V0.6_0       26-Jun-2018   Houli_Zheng   Initial version					        |
//| ----------------------------------------------------------------------------------------------------|
//|=====================================================================================================|

SVRF MESSAGE "We recommend you run this rules file with Calibre 2018.2_15.10"

//*************************************
//     DIRECTIVE SECTION
//*************************************
LAYOUT PRIMARY "*"
LAYOUT PATH "*.gds"
LAYOUT SYSTEM GDSII

DRC RESULTS DATABASE "ant_CAL.OUT" ASCII
DRC SUMMARY REPORT "ant_CAL.SUM" HIER
DRC MAXIMUM RESULTS NAR 1000  //to limit the number of geometric objects to output for each layer to 1000 per NAR RDB rule check

PRECISION 10000
LAYOUT PRECISION 1000
LAYOUT MAGNIFY AUTO
RESOLUTION 1

LAYOUT BASE LAYER AAi GTi M0G M0i
LAYOUT CLONE ROTATED PLACEMENTS YES

//************************************
//     INPUT LAYER STATEMENTS
//************************************

LAYER MAP  127  DATATYPE 2  10000
LAYER CELLBi  10000  // cell boundary

LAYER MAP  127  DATATYPE 3  10010
LAYER CHIPB  10010  // chip boundary

LAYER MAP  10  DATATYPE 0  10021
LAYER AAi  10021  // active area

LAYER MAP  12  DATATYPE 0  10022
LAYER NPAA  10022  // Planar AA reservation

LAYER MAP  13  DATATYPE 0  10023
LAYER PPAA  10023  // Pre-Fin

LAYER MAP  10  DATATYPE 1  10030
LAYER AADUMi  10030  // AA dummy layer (for dummy AA insertion)

LAYER MAP  10  DATATYPE 7  10040
LAYER AADOPi  10040  // AA dummy pattern layer for OPC engineering

LAYER MAP  10  DATATYPE 8  10050
LAYER AADMPi  10050  // Manually drawn AA dummy layer with OPC engineering

LAYER MAP  11  DATATYPE 0  10060
LAYER ARi  10060  // Fin cut layer 1

LAYER MAP  14  DATATYPE 0  10080
LAYER NW  10080  // n-well

LAYER MAP  19  DATATYPE 0  10090
LAYER DNW  10090  // Deep n-well

LAYER MAP  29  DATATYPE 0  10100
LAYER DG  10100  // 1.8V IO mark layer

LAYER MAP  29  DATATYPE 1  10110
LAYER DGV  10110  // 1.8V UD 1.2V mark layer

LAYER MAP  29  DATATYPE 3  10120
LAYER DGUD  10120  // 1.8V UD 1.5V mark layer

LAYER MAP  119  DATATYPE 0  10140
LAYER DIR  10140  // TiN resistor mask

LAYER MAP  131  DATATYPE 159  10150
LAYER DMCMK1  10150  // dummy cell marker layer

LAYER MAP  131  DATATYPE 160  10151
LAYER DMCMK2  10151  // dummy cell marker layer

LAYER MAP  134  DATATYPE 0  10160
LAYER DMPNP  10160  // BJT recognition layer

LAYER MAP  138  DATATYPE 0  10170
LAYER DSTR  10170  // Diode marker

LAYER MAP  81  DATATYPE 2  10180
LAYER EFUSE  10180  // e fuse componet mark layer

LAYER MAP  41  DATATYPE 0  10190
LAYER ESD1  10190  // ESD implant

LAYER MAP  89  DATATYPE 151  10200
LAYER ESDMK1  10200  // ESD component mark layer

LAYER MAP  133  DATATYPE 1  10210
LAYER ESD5V  10210  // Cascaded ESD component identification mark

//;LAYER MAP  89  DATATYPE 171  10211
//;LAYER FINBMK1  10211  // FIN Boundary maker layer 1 for FinFET device

LAYER MAP  11  DATATYPE 11  10220
LAYER ARDUM  10220  // AR Dummy Layer (For dummy AR insertion)

LAYER MAP  11  DATATYPE 17  10230
LAYER ARDOP  10230  // AR Dummy pattern layer is referenced in OPC engineering

LAYER MAP  11  DATATYPE 6  10232
LAYER ARDUB  10232  // AR Dummy Blockage  (For dummy AR insertion) and exclude dummy insertion

//;LAYER MAP  13  DATATYPE 1  10240
//;LAYER FINPD1  10240  // Auto fill pre fin reserve type 1
FINPD1 = 300 NOT BULK

LAYER MAP  13  DATATYPE 50  10260
LAYER FIN  10260  // FIn drawn

//;LAYER MAP  13  DATATYPE 51  10270
//;LAYER FIND1  10270  // Fin auto fill type 1

//;LAYER MAP  13  DATATYPE 57  10280
//;LAYER FIND7  10280  // Fin auto fill type 7

LAYER MAP  81  DATATYPE 0  10281
LAYER FUSE  10281  // Passivation opening for Al fuse window

LAYER MAP  30  DATATYPE 0  10290
LAYER GTi  10290  // GT GATE

LAYER MAP  30  DATATYPE 1  10300
LAYER GTDUMi  10300  // GT dummy layer (for dummy GT insertion)

LAYER MAP  30  DATATYPE 7  10310
LAYER GTDOPi  10310  // GT dummy pattern layer for OPC engineering

LAYER MAP  30  DATATYPE 8  10320
LAYER GTDMPi  10320  // Manually drawn GT dummy layer with OPC engineering

//;LAYER MAP  30  DATATYPE 11  10330
//;LAYER GTDUM2  10330  // GT dummy layer 2 (for dummy GT insertion)

//;LAYER MAP  30  DATATYPE 17  10340
//;LAYER GTDOP2  10340  //  GT dummy pattern mark layer 2

//;LAYER MAP  81  DATATYPE 1  10350
//;LAYER GTFUSE  10350  // GT E-fuse mark layer

LAYER MAP  212  DATATYPE 0  10360
LAYER INDMY  10360  // inductor mark layer

LAYER MAP  9  DATATYPE 0  10370
LAYER KV  10370  // Alignment mark clear out

LAYER MAP  216  DATATYPE 150  10380
LAYER LDBK  10380  // LDMOS mark layer

LAYER MAP  12  DATATYPE 150 10390
LAYER NLDB  10390  // N+ LDD and pocket implant blockage/prevention

LAYER MAP  5  DATATYPE 51  10410
LAYER NSRDS1  10410  // NSR dummy treat 1

//;LAYER MAP  5  DATATYPE 52  10420
//;LAYER NSRDS2  10420  // NSR dummy treat 2

//;LAYER MAP  5  DATATYPE 53  10430
//;LAYER NSRDS3  10430  // NSR dummy treat 3

//;LAYER MAP  5  DATATYPE 54  10440
//;LAYER NSRDS4  10440  // NSR dummy treat 4

//;LAYER MAP  5  DATATYPE 238  10450
//;LAYER NSRADD  10450  // SiP add in

LAYER MAP  5  DATATYPE 239  10460
LAYER NSRBL  10460  // SiP blockage

LAYER MAP  31  DATATYPE 0  10470
LAYER P2  10470  // GT GATE trim slot

LAYER MAP  31  DATATYPE 1  10480
LAYER P2DUM  10480  // P2 dummy layer (for p2 dummy insertion)

LAYER MAP  31  DATATYPE 7  10490
LAYER P2DOP  10490  // P2 dummy pattern layer is eferenced in OPC engineering

LAYER MAP  31  DATATYPE 8  10500
LAYER P2DMP  10500  // Manually drawn P2 dummy layer with OPC engineering

//;LAYER MAP  33  DATATYPE 0  10520
//;LAYER P4  10520  // HKMG PMOS WF poly remove

LAYER MAP  13  DATATYPE 150  10540
LAYER PLDB  10540  // P+ LDD and pocket implant blockage/prevention

LAYER MAP  96  DATATYPE 3  10550
LAYER PLRES  10550  // LVS and DRC mark layer for H-R resistor type 2

LAYER MAP  6  DATATYPE 51  10570
LAYER PSRDS1  10570  // PSR dummy treat 1

//;LAYER MAP  6  DATATYPE 52  10580
//;LAYER PSRDS2  10580  // PSR dummy treat 2

//;LAYER MAP  6  DATATYPE 53  10590
//;LAYER PSRDS3  10590  // PSR dummy treat 3

//;LAYER MAP  6  DATATYPE 54  10600
//;LAYER PSRDS4  10600  // PSR dummy treat 4

//;LAYER MAP  6  DATATYPE 238  10610
//;LAYER PSRADD  10610  // SiGe add in

LAYER MAP  6  DATATYPE 239  10620
LAYER PSRBL  10620  // SiGe blockage

LAYER MAP  85  DATATYPE 0  10630
LAYER PSUB  10630  // Marking layer for native device

LAYER MAP  95  DATATYPE 0  10640
LAYER RESNW  10640  // Marking layer for NW resistor

LAYER MAP  96  DATATYPE 0  10650
LAYER RESP1  10650  // LVS and DRC mark layer for H-R resistor

LAYER MAP  96  DATATYPE 2  10660
LAYER RESP2  10660  // Marking layer for H-R & Metal resistor portion

//;LAYER MAP  97  DATATYPE 0  10670
//;LAYER RESAA  10670  // Dummy Pattern for AA Resistor

LAYER MAP  181  DATATYPE 0  10680
LAYER RFDEV  10680  // Dummy layer for LVS to recognize RF Device

LAYER MAP  131  DATATYPE 153  10700
LAYER RSPMK1  10700  // Restricted Special Pattern Maker Layer 1

//;LAYER MAP  131  DATATYPE 154  10710
//;LAYER RSPMK2  10710  // Restricted Special Pattern Maker Layer 2

LAYER MAP  84  DATATYPE 239  10740
LAYER SMMK  10740  // Marking layer for area of SMT stress nitride

LAYER MAP  12  DATATYPE 138  10750
LAYER SNBL  10750  // Marking layer for blockage of N+ S/D Implant

LAYER MAP  40  DATATYPE 0  10760
LAYER SN  10760  // N+ S/D Implant

LAYER MAP  13  DATATYPE 239  10770
LAYER SPBL  10770  // Marking layer for blockage of P+ S/D Implant

LAYER MAP  43  DATATYPE 0  10780
LAYER SP  10780  // P+ S/D Implant

LAYER MAP  159  DATATYPE 158  10790
LAYER LVT_N  10790  // Marking layer for N-type low-Vt devices

LAYER MAP  159  DATATYPE 168  10800
LAYER LVT_P  10800  // Marking layer for P-type low-Vt devices

LAYER MAP  159  DATATYPE 157  10810
LAYER SVT_N  10810  // Marking layer for N-type standard-Vt devices

LAYER MAP  159  DATATYPE 167  10820
LAYER SVT_P  10820  // Marking layer for P-type standard-Vt devices

LAYER MAP  159  DATATYPE 159  10830
LAYER ULVT_N  10830  // 	Marker layer for N-type Ultra low Vth device

LAYER MAP  159  DATATYPE 169  10840
LAYER ULVT_P  10840  // 	Marker layer for p-type Ultra low Vth device

LAYER MAP  93  DATATYPE 0  10860
LAYER VARMOS  10860  // Block Layer to cover all MOS-type varactor

LAYER MAP  59  DATATYPE 0  10900
LAYER M0i  10900  // Contact on AA

LAYER MAP  59  DATATYPE 1  10910
LAYER M0DUM  10910  // Metal-0 Dummy Layer (For dummy M0 insertion)

LAYER MAP  59  DATATYPE 7  10920
LAYER M0DOP  10920  // Metal-0 dummy pattern layer is referenced in OPC engineering

LAYER MAP  59  DATATYPE 8  10930
LAYER M0DMP  10930  // Manually drawn M0 dummy layer with OPC engineering

LAYER MAP  208  DATATYPE 0  10940
LAYER M0G  10940  // M0 on GT (M0 double patterning 2nd mask)

LAYER MAP  208  DATATYPE 1  10950
LAYER M0GDUM  10950  // M0G dummy Layer (For dummy M0G insertion)

LAYER MAP  208  DATATYPE 7  10960
LAYER M0GDOP  10960  // M0G dummy pattern layer is referenced in OPC engineering

LAYER MAP  208  DATATYPE 8  10970
LAYER M0GDMP  10970  // Manually drawn M0G dummy layer with OPC engineering

LAYER MAP  246  DATATYPE 0  10980
LAYER M0C  10980  // M0 cut

LAYER MAP  246  DATATYPE 1  10990
LAYER M0CDUM  10990  // M0C Dummy Layer(For dummy M0C insertion)

LAYER MAP  246  DATATYPE 7  11000
LAYER M0CDOP  11000  // M0C Dummy pattern layer is referenced in OPC engineering

LAYER MAP  246  DATATYPE 8  11010
LAYER M0CDMP  11010  // Manually drawn M0C dummy layer with OPC engineering

LAYER MAP  245  DATATYPE 0  11020
LAYER V0i  11020  // V0

LAYER MAP  245  DATATYPE 8  11030
LAYER V0RB  11030  // Via-0 blockage layer to skip redundant via insertion

LAYER MAP  245  DATATYPE 10  11040
LAYER V0RM  11040  // Via-0 marker layer to identify redundant via

LAYER MAP  245  DATATYPE 20  11050
LAYER V0DPMK  11050  // Via-0 same color marker layer

LAYER MAP  171  DATATYPE 0  11060
LAYER V0DP  11060  // Via-0 Double Patterning 2nd Mask

LAYER MAP  171  DATATYPE 1  11070
LAYER V0DPDUM  11070  // V0DP Dummy Layer(For dummy via insertion)

//;LAYER MAP  70  DATATYPE 0  11090
//;LAYER V1i  11090  // Via-1
V1i = 370 NOT BULK

LAYER MAP  70  DATATYPE 1  11100
LAYER V1DUM  11100  // via-1 Dummy Layer

LAYER MAP  70  DATATYPE 7  11110
LAYER V1DOP  11110  // V1 dummy data type 7

LAYER MAP  70  DATATYPE 8  11120
LAYER V1RB  11120  // Via-1 blockage layer to skip redundant via insertion

LAYER MAP  70  DATATYPE 10  11130
LAYER V1RM  11130  // V1 mark layer to identify redundant via

//;LAYER MAP  70  DATATYPE 20  11140
//;LAYER V1DPMK  11140  // Via-1 same color marker layer
V1DPMK = 306 NOT BULK

LAYER MAP  70  DATATYPE 40  11150
LAYER V1_40  11150  // Via-1 Hole for data type 40 (Vy)

//;LAYER MAP  70  DATATYPE 50  11160
//;LAYER V1_50  11160  // Via-1 Hole for data type 50 (1.25xVn)
V1_50 = 1 NOT BULK

//;LAYER MAP  70  DATATYPE 60  11170
//;LAYER V1_60  11170  // Via-1 Hole for data type 60 (Vz)
V1_60 = 2 NOT BULK

//;LAYER MAP  70  DATATYPE 70  11180
//;LAYER V1_70  11180  // Via-1 Hole for data type 70 (1.4xVn)
V1_70 = 3 NOT BULK

//;LAYER MAP  172  DATATYPE 0  11190
//;LAYER V1DP  11190  // Via-1 Double Patterning 2nd Mask
V1DP = 309 NOT BULK

//;LAYER MAP  71  DATATYPE 0  11220
//;LAYER V2i  11220  // Via-2
V2i = 371 NOT BULK

LAYER MAP  71  DATATYPE 1  11230
LAYER V2DUM  11230  // via-2 Dummy Layer

LAYER MAP  71  DATATYPE 7  11240
LAYER V2DOP  11240  // V2 dummy data type 7

LAYER MAP  71  DATATYPE 8  11250
LAYER V2RB  11250  // Via-2 blockage layer to skip redundant via insertion

LAYER MAP  71  DATATYPE 10  11260
LAYER V2RM  11260  // V2 mark layer to identify redundant via

//;LAYER MAP  71  DATATYPE 20  11270
//;LAYER V2DPMK  11270  // Via-2 same color marker layer
V2DPMK = 305 NOT BULK

LAYER MAP  71  DATATYPE 40  11280
LAYER V2_40  11280  // Via-2 Hole for data type 40 (Vy)

//;LAYER MAP  71  DATATYPE 50  11290
//;LAYER V2_50  11290  // Via-2 Hole for data type 50 (1.25xVn)
V2_50 = 4 NOT BULK

//;LAYER MAP  71  DATATYPE 60  11300
//;LAYER V2_60  11300  // Via-2 Hole for data type 60
V2_60 = 5 NOT BULK

//;LAYER MAP  71  DATATYPE 70  11310
//;LAYER V2_70  11310  // Via-2 Hole for data type 70
V2_70 = 6 NOT BULK

//;LAYER MAP  173  DATATYPE 0  11320
//;LAYER V2DP  11320  // Via-2 Double Patterning 2nd Mask
V2DP = 308 NOT BULK

//;LAYER MAP  72  DATATYPE 0  11350
//;LAYER V3i  11350  // Via-3
V3i = 372 NOT BULK

LAYER MAP  72  DATATYPE 1  11360
LAYER V3DUM  11360  // via-3 Dummy Layer

LAYER MAP  72  DATATYPE 7  11370
LAYER V3DOP  11370  // V3 dummy data type 7

LAYER MAP  72  DATATYPE 8  11380
LAYER V3RB  11380  // Via-3 blockage layer to skip redundant via insertion

LAYER MAP  72  DATATYPE 10  11390
LAYER V3RM  11390  // V3 mark layer to identify redundant via

//;LAYER MAP  72  DATATYPE 20  11400
//;LAYER V3DPMK  11400  // Via-3 same color marker layer
V3DPMK = 304 NOT BULK

LAYER MAP  72  DATATYPE 40  11410
LAYER V3_40  11410  // Via-3 Hole for data type 40 (Vy)

//;LAYER MAP  72  DATATYPE 50  11420
//;LAYER V3_50  11420  // Via-3 Hole for data type 50 (1.25xVn)
V3_50 = 7 NOT BULK

//;LAYER MAP  72  DATATYPE 60  11430
//;LAYER V3_60  11430  // Via-3 Hole for data type 60
V3_60 = 8 NOT BULK

//;LAYER MAP  72  DATATYPE 70  11440
//;LAYER V3_70  11440  // Via-3 Hole for data type 70
V3_70 = 9 NOT BULK

//;LAYER MAP  174  DATATYPE 0  11450
//;LAYER V3DP  11450  // Via-3 Double Patterning 2nd Mask
V3DP = 307 NOT BULK

//;LAYER MAP  73  DATATYPE 0  11480
//;LAYER V4i  11480  // Via-4
V4i = 373 NOT BULK

LAYER MAP  73  DATATYPE 1  11490
LAYER V4DUM  11490  // via-4 Dummy Layer

LAYER MAP  73  DATATYPE 7  11500
LAYER V4DOP  11500  // V4 dummy data type 7

LAYER MAP  73  DATATYPE 8  11510
LAYER V4RB  11510  // Via-4 blockage layer to skip redundant via insertion

LAYER MAP  73  DATATYPE 10  11520
LAYER V4RM  11520  // V4 mark layer to identify redundant via

//;LAYER MAP  73  DATATYPE 40  11540
//;LAYER V4_40  11540  // Via-4 Hole for data type 40 (Vy)
V4_40 = 374 NOT BULK

LAYER MAP  73  DATATYPE 50  11550
LAYER V4_50  11550  // Via-4 Hole for data type 50 (1.25xVn)

//;LAYER MAP  73  DATATYPE 60  11560
//;LAYER V4_60  11560  // Via-4 Hole for data type 60
V4_60 = 10 NOT BULK

//;LAYER MAP  73  DATATYPE 70  11570
//;LAYER V4_70  11570  // Via-4 Hole for data type 70
V4_70 = 11 NOT BULK

//;LAYER MAP  74  DATATYPE 0  11580
//;LAYER V5i  11580  // Via-5
V5i = 375 NOT BULK

LAYER MAP  74  DATATYPE 1  11590
LAYER V5DUM  11590  // Via-5 Dummy Layer

LAYER MAP  74  DATATYPE 7  11600
LAYER V5DOP  11600  // V5 dummy data type 7

LAYER MAP  74  DATATYPE 8  11610
LAYER V5RB  11610  // Via-5 blockage layer to skip redundant via insertion

LAYER MAP  74  DATATYPE 10  11620
LAYER V5RM  11620  // V5 mark layer to identify redundant via

//;LAYER MAP  74  DATATYPE 40  11640
//;LAYER V5_40  11640  // Via-5 Hole for data type 40 (Vy)
V5_40 = 376 NOT BULK

LAYER MAP  74  DATATYPE 50  11650
LAYER V5_50  11650  // Via-5 Hole for data type 50 (1.25xVn)

//;LAYER MAP  74  DATATYPE 60  11660
//;LAYER V5_60  11660  // Via-5 Hole for data type 60
V5_60 = 12 NOT BULK

//;LAYER MAP  74  DATATYPE 70  11670
//;LAYER V5_70  11670  // Via-5 Hole for data type 70
V5_70 = 13 NOT BULK

//;LAYER MAP  75  DATATYPE 0  11680
//;LAYER V6i  11680  // Via-6
V6i = 377 NOT BULK

LAYER MAP  75  DATATYPE 1  11690
LAYER V6DUM  11690  // via-6 Dummy Layer

LAYER MAP  75  DATATYPE 7  11700
LAYER V6DOP  11700  // V6 dummy data type 7

LAYER MAP  75  DATATYPE 8  11710
LAYER V6RB  11710  // Via-6 blockage layer to skip redundant via insertion

LAYER MAP  75  DATATYPE 10  11720
LAYER V6RM  11720  // V6 mark layer to identify redundant via

//;LAYER MAP  75  DATATYPE 40  11740
//;LAYER V6_40  11740  // Via-6 Hole for data type 40 (Vy)
V6_40 = 378 NOT BULK

LAYER MAP  75  DATATYPE 50  11750
LAYER V6_50  11750  // Via-6 Hole for data type 50 (1.25xVn)

//;LAYER MAP  75  DATATYPE 60  11760
//;LAYER V6_60  11760  // Via-6 Hole for data type 60
V6_60 = 14 NOT BULK

//;LAYER MAP  75  DATATYPE 70  11770
//;LAYER V6_70  11770  // Via-6 Hole for data type 70
V6_70 = 15 NOT BULK

//;LAYER MAP  76  DATATYPE 0  11780
//;LAYER V7i  11780  // Via-7 Hole
V7i = 379 NOT BULK

LAYER MAP  76  DATATYPE 1  11790
LAYER V7DUM  11790  // via-7 Dummy Layer

LAYER MAP  76  DATATYPE 7  11800
LAYER V7DOP  11800  // V7 dummy data type 7

LAYER MAP  76  DATATYPE 8  11810
LAYER V7RB  11810  // Via-7 blockage layer to skip redundant via insertion

LAYER MAP  76  DATATYPE 10  11820
LAYER V7RM  11820  // V7 mark layer to identify redundant via

//;LAYER MAP  76  DATATYPE 40  11840
//;LAYER V7_40  11840  // Via-7 Hole for data type 40 (Vy)
V7_40 = 380 NOT BULK

LAYER MAP  76  DATATYPE 50  11850
LAYER V7_50  11850  // Via-7 Hole for data type 50 (1.25xVn)

//;LAYER MAP  76  DATATYPE 60  11860
//;LAYER V7_60  11860  // Via-7 Hole for data type 60
V7_60 = 16 NOT BULK

//;LAYER MAP  76  DATATYPE 70  11870
//;LAYER V7_70  11870  // Via-7 Hole for data type 70
V7_70 = 17 NOT BULK

//;LAYER MAP  77  DATATYPE 0  11880
//;LAYER V8i  11880  // Via-8
V8i = 18 NOT BULK

//;LAYER MAP  77  DATATYPE 1  11890
//;LAYER V8DUM  11890  // via-8 Dummy Layer
V8DUM = 19 NOT BULK

//;LAYER MAP  77  DATATYPE 7  11900
//;LAYER V8DOP  11900  // V8 dummy data type 7
V8DOP = 20 NOT BULK

//;LAYER MAP  77  DATATYPE 8  11910
//;LAYER V8RB  11910  // Via-8 blockage layer to skip redundant via insertion
V8RB = 21 NOT BULK

//;LAYER MAP  77  DATATYPE 10  11920
//;LAYER V8RM  11920  // V8 mark layer to identify redundant via
V8RM = 22 NOT BULK

//;LAYER MAP  77  DATATYPE 40  11940
//;LAYER V8_40  11940  // Via-8 Hole for data type 40 (Vy)
V8_40 = 23 NOT BULK

//;LAYER MAP  77  DATATYPE 50  11950
//;LAYER V8_50  11950  // Via-8 Hole for data type 50 (1.25xVn)
V8_50 = 24 NOT BULK

//;LAYER MAP  77  DATATYPE 60  11960
//;LAYER V8_60  11960  // Via-8 Hole for data type 60
V8_60 = 25 NOT BULK

//;LAYER MAP  77  DATATYPE 70  11970
//;LAYER V8_70  11970  // Via-8 Hole for data type 70
V8_70 = 26 NOT BULK

LAYER MAP  121  DATATYPE 0  12030
LAYER TV1i  12030  // Top Via 1

LAYER MAP  121  DATATYPE 1  12040
LAYER TV1DUM  12040  // TV-1 Dummy Layer

LAYER MAP  121  DATATYPE 8  12050
LAYER TV1RB  12050  // First top via blockage layer to skip redundant via insertion

LAYER MAP  121  DATATYPE 10  12060
LAYER TV1RM  12060  // TV1 mark layer to identify redundant via

LAYER MAP  121  DATATYPE 40  12070
LAYER TV1_40  12070  // First Top Via Hole for data type 40 (14xTV1)

LAYER MAP  123  DATATYPE 0  12080
LAYER TV2i  12080  // Top Via 2

LAYER MAP  123  DATATYPE 1  12090
LAYER TV2DUM  12090  // TV-2 Dummy Layer

LAYER MAP  123  DATATYPE 8  12100
LAYER TV2RB  12100  // Second top via blockage layer to skip redundant via insertion

LAYER MAP  123  DATATYPE 10  12110
LAYER TV2RM  12110  // TV2 mark layer to identify redundant via

LAYER MAP  123  DATATYPE 40  12120
LAYER TV2_40  12120  // Second Top Via Hole for data type 40 (14xTV2)

LAYER MAP  148  DATATYPE 0  12130
LAYER UTV  12130  // Ultra Thick Via Hole

LAYER MAP  148  DATATYPE 1  12140
LAYER UTVDUM  12140  // UTV Dummy Layer(For dummy via insertion)

LAYER MAP  148  DATATYPE 7  12150
LAYER UTVDOP  12150  // UTV dummy pattern layer is referenced in OPC engineering

LAYER MAP  148  DATATYPE 8  12160
LAYER UTVRB  12160  // UTV blockage layer to skip redundant via insertion

LAYER MAP  148  DATATYPE 10  12170
LAYER UTVRM  12170  // UTV marker layer to identify redundant via

LAYER MAP  61  DATATYPE 0  12180
LAYER MAP  61  TEXTTYPE 0  12180
LAYER M1i  12180  // Metal-1

LAYER MAP  61  DATATYPE 1  12190
LAYER M1DUM  12190  // Metal1 Dummy Layer

LAYER MAP  61  DATATYPE 7  12200
LAYER M1DOPi  12200  // Metal 1 Dummy pattern layer for OPC engineering

LAYER MAP  61  DATATYPE 20  12210
LAYER M1DPMK  12210  // M1 same color marker layer

//;LAYER MAP  61  DATATYPE 40  12220
//;LAYER MAP  61  TEXTTYPE 40  12220
//;LAYER M1_40  12220  // Metal-1 for data type 40 (1.25xMy)
M1_40 = 27 NOT BULK

//;LAYER MAP  61  DATATYPE 45  12230
//;LAYER MAP  61  TEXTTYPE 45  12230
//;LAYER M1_45  12230  // Metal-1 for data type 45 (1.25xMy)
M1_45 = 28 NOT BULK

//;LAYER MAP  61  DATATYPE 50  12240
//;LAYER MAP  61  TEXTTYPE 50  12240
//;LAYER M1_50  12240  // Metal-1 for data type 50 (1.25xMn)
M1_50 = 29 NOT BULK

//;LAYER MAP  61  DATATYPE 55  12250
//;LAYER MAP  61  TEXTTYPE 55  12250
//;LAYER M1_55  12250  // Metal-1 for data type 55 (1.25xMn)
M1_55 = 30 NOT BULK

//;LAYER MAP  61  DATATYPE 60  12260
//;LAYER MAP  61  TEXTTYPE 60  12260
//;LAYER M1_60  12260  // Metal-1 for data type 60
M1_60 = 31 NOT BULK

//;LAYER MAP  61  DATATYPE 70  12270
//;LAYER MAP  61  TEXTTYPE 70  12270
//;LAYER M1_70  12270  // Metal-1 for data type 70
M1_70 = 32 NOT BULK

LAYER MAP  61  DATATYPE 110  12280
LAYER M1CA  12280  // Marking layer for M1 color A

LAYER MAP  61  DATATYPE 120  12290
LAYER M1CB  12290  // Marking layer for M1 color B

LAYER MAP  175  DATATYPE 0  12300
LAYER M1DP  12300  // Metal-1 Double Patterning 2nd Mask

LAYER MAP  175  DATATYPE 1  12310
LAYER M1DPDUM  12310  // M1DP Dummy Layer(For dummy via insertion)

LAYER MAP  175  DATATYPE 7  12320
LAYER M1DPDOP  12320  // M1DP dummy pattern layer is referenced in OPC engineering

LAYER MAP  62  DATATYPE 0  12330
LAYER MAP  62  TEXTTYPE 0  12330
LAYER M2i  12330  // Metal-2

LAYER MAP  62  DATATYPE 1  12340
LAYER M2DUM  12340  // Metal2 Dummy Layer

LAYER MAP  62  DATATYPE 7  12350
LAYER M2DOPi  12350  // Metal 2 Dummy pattern layer for OPC engineering

LAYER MAP  62  DATATYPE 20  12360
LAYER M2DPMK  12360  // M2 same color marker layer

//;LAYER MAP  62  DATATYPE 40  12370
//;LAYER MAP  62  TEXTTYPE 40  12370
//;LAYER M2_40  12370  // Metal-2 for data type 40 (1.25xMy)
M2_40 = 33 NOT BULK

//;LAYER MAP  62  DATATYPE 45  12380
//;LAYER MAP  62  TEXTTYPE 45  12380
//;LAYER M2_45  12380  // Metal-2 for data type 45 (1.25xMy)
M2_45 = 34 NOT BULK

//;LAYER MAP  62  DATATYPE 50  12390
//;LAYER MAP  62  TEXTTYPE 50  12390
//;LAYER M2_50  12390  // Metal-2 for data type 50 (1.25xMN)
M2_50 = 35 NOT BULK

//;LAYER MAP  62  DATATYPE 55  12400
//;LAYER MAP  62  TEXTTYPE 55  12400
//;LAYER M2_55  12400  // Metal-2 for data type 55 (1.25xMN)
M2_55 = 36 NOT BULK

//;LAYER MAP  62  DATATYPE 60  12410
//;LAYER MAP  62  TEXTTYPE 60  12410
//;LAYER M2_60  12410  // Metal-2 for data type 60
M2_60 = 37 NOT BULK

//;LAYER MAP  62  DATATYPE 70  12420
//;LAYER MAP  62  TEXTTYPE 70  12420
//;LAYER M2_70  12420  // Metal-2 for data type 70
M2_70 = 38 NOT BULK

LAYER MAP  62  DATATYPE 110  12430
LAYER M2CA  12430  // Marking layer for M2 color A

LAYER MAP  62  DATATYPE 120  12440
LAYER M2CB  12440  // Marking layer for M2 color B

LAYER MAP  176  DATATYPE 0  12450
LAYER M2DP  12450  // Metal-2 Double Patterning 2nd Mask

LAYER MAP  176  DATATYPE 1  12460
LAYER M2DPDUM  12460  // M2DP Dummy Layer(For dummy via insertion) (use for 20nm and advanced tech only)

LAYER MAP  176  DATATYPE 7  12470
LAYER M2DPDOP  12470  // M2DP dummy pattern layer is referenced in OPC engineering

LAYER MAP  63  DATATYPE 0  12480
LAYER MAP  63  TEXTTYPE 0  12480
LAYER M3i  12480  // Metal-3

LAYER MAP  63  DATATYPE 1  12490
LAYER M3DUM  12490  // Metal3 Dummy Layer

LAYER MAP  63  DATATYPE 7  12500
LAYER M3DOPi  12500  // Metal-3 Double Patterning 2nd Mask

LAYER MAP  63  DATATYPE 20  12510
LAYER M3DPMK  12510  // M3 same color marker layer

//;LAYER MAP  63  DATATYPE 40  12520
//;LAYER MAP  63  TEXTTYPE 40  12520
//;LAYER M3_40  12520  // Metal-3 for data type 40 (1.25xMy)
M3_40 = 39 NOT BULK

//;LAYER MAP  63  DATATYPE 45  12530
//;LAYER MAP  63  TEXTTYPE 45  12530
//;LAYER M3_45  12530  // Metal-3 for data type 45 (1.25xMy)
M3_45 = 40 NOT BULK

//;LAYER MAP  63  DATATYPE 50  12540
//;LAYER MAP  63  TEXTTYPE 50  12540
//;LAYER M3_50  12540  // Metal-3 for data type 50 (1.25xMN)
M3_50 = 41 NOT BULK

//;LAYER MAP  63  DATATYPE 55  12550
//;LAYER MAP  63  TEXTTYPE 55  12550
//;LAYER M3_55  12550  // Metal-3 for data type 55 (1.25xMN)
M3_55 = 42 NOT BULK

//;LAYER MAP  63  DATATYPE 60  12560
//;LAYER MAP  63  TEXTTYPE 60  12560
//;LAYER M3_60  12560  // Metal-3 for data type 60
M3_60 = 43 NOT BULK

//;LAYER MAP  63  DATATYPE 70  12570
//;LAYER MAP  63  TEXTTYPE 70  12570
//;LAYER M3_70  12570  // Metal-3 for data type 70
M3_70 = 44 NOT BULK

LAYER MAP  63  DATATYPE 110  12580
LAYER M3CA  12580  // Marking layer for M3 color A

LAYER MAP  63  DATATYPE 120  12590
LAYER M3CB  12590  // Marking layer for M3 color B

LAYER MAP  177  DATATYPE 0  12600
LAYER M3DP  12600  // Metal-3 Double Patterning 2nd Mask

LAYER MAP  177  DATATYPE 1  12610
LAYER M3DPDUM  12610  // M3DP Dummy Layer(For dummy via insertion) (use for 20nm and advanced tech only)

LAYER MAP  177  DATATYPE 7  12620
LAYER M3DPDOP  12620  // M3DP dummy pattern layer is referenced in OPC engineering

//;LAYER MAP  64  DATATYPE 0  12630
//;LAYER MAP  64  TEXTTYPE 0  12630
//;LAYER M4i  12630  // Metal-4
M4i = 381 NOT BULK

LAYER MAP  64  DATATYPE 1  12640
LAYER M4DUM  12640  // Metal4 Dummy Layer

LAYER MAP  64  DATATYPE 7  12650
LAYER M4DOPi  12650  // Metal 4 Dummy pattern layer for OPC engineering

LAYER MAP  64  DATATYPE 40  12670
LAYER MAP  64  TEXTTYPE 40  12670
LAYER M4_40  12670  // Metal-4 for data type 40 (1.25xMy)

//;LAYER MAP  64  DATATYPE 45  12680
//;LAYER MAP  64  TEXTTYPE 45  12680
//;LAYER M4_45  12680  // Metal-4 for data type 45 (1.25xMy)
M4_45 = 382 NOT BULK

//;LAYER MAP  64  DATATYPE 50  12690
//;LAYER MAP  64  TEXTTYPE 50  12690
//;LAYER M4_50  12690  // Metal-4 for data type 50 (1.25xMn)
M4_50 = 383 NOT BULK

//;LAYER MAP  64  DATATYPE 55  12700
//;LAYER MAP  64  TEXTTYPE 55  12700
//;LAYER M4_55  12700  // Metal-4 for data type 55 (1.25xMn)
M4_55 = 384 NOT BULK

//;LAYER MAP  64  DATATYPE 60  12710
//;LAYER MAP  64  TEXTTYPE 60  12710
//;LAYER M4_60  12710  // Metal-4 for data type 60
M4_60 = 45 NOT BULK

//;LAYER MAP  64  DATATYPE 70  12720
//;LAYER MAP  64  TEXTTYPE 70  12720
//;LAYER M4_70  12720  // Metal-4 for data type 70
M4_70 = 46 NOT BULK

//;LAYER MAP  64  DATATYPE 110  12730
//;LAYER M4CA  12730  // Marking layer for M4 color A
M4CA = 407 NOT BULK

//;LAYER MAP  64  DATATYPE 120  12740
//;LAYER M4CB  12740  // Marking layer for M4 color B
M4CB = 408 NOT BULK

//;LAYER MAP  178  DATATYPE 0  12750
//;LAYER M4DP  12750  // Metal-4 Double Patterning 2nd Mask
M4DP = 409 NOT BULK

//;LAYER MAP  178  DATATYPE 1  12760
//;LAYER M4DPDUM  12760  // M4DP Dummy Layer(For dummy via insertion) (use for 20nm and advanced tech only)
M4DPDUM = 410 NOT BULK

//;LAYER MAP  178  DATATYPE 7  12770
//;LAYER M4DPDOP  12770  // M4DP dummy pattern layer is referenced in OPC engineering
M4DPDOP = 411 NOT BULK

//;LAYER MAP  65  DATATYPE 0  62630
//;LAYER MAP  65  TEXTTYPE 0  62630
//;LAYER M5i  62630  // Metal-5
M5i = 385 NOT BULK

LAYER MAP  65  DATATYPE 1  62640
LAYER M5DUM  62640  // Metal5 Dummy Layer

LAYER MAP  65  DATATYPE 7  62650
LAYER M5DOPi  62650  // Metal 5 Dummy pattern layer for OPC engineering

//;LAYER MAP  65  DATATYPE 40  62670
//;LAYER MAP  65  TEXTTYPE 40  62670
//;LAYER M5_40  62670  // Metal-5 for data type 40 (1.25xMy)
M5_40 = 386 NOT BULK

//;LAYER MAP  65  DATATYPE 45  62680
//;LAYER MAP  65  TEXTTYPE 45  62680
//;LAYER M5_45  62680  // Metal-5 for data type 45 (1.25xMy)
M5_45 = 387 NOT BULK

//;LAYER MAP  65  DATATYPE 50  62690
//;LAYER MAP  65  TEXTTYPE 50  62690
//;LAYER M5_50  62690  // Metal-5 for data type 50 (1.25xMn)
M5_50 = 388 NOT BULK

LAYER MAP  65  DATATYPE 55  62700
LAYER MAP  65  TEXTTYPE 55  62700
LAYER M5_55  62700  // Metal-5 for data type 55 (1.25xMn)

//;LAYER MAP  65  DATATYPE 60  62710
//;LAYER MAP  65  TEXTTYPE 60  62710
//;LAYER M5_60  62710  // Metal-5 for data type 60
M5_60 = 47 NOT BULK

//;LAYER MAP  65  DATATYPE 70  62720
//;LAYER MAP  65  TEXTTYPE 70  62720
//;LAYER M5_70  62720  // Metal-5 for data type 70
M5_70 = 48 NOT BULK

//;LAYER MAP  66  DATATYPE 0  12780
//;LAYER MAP  66  TEXTTYPE 0  12780
//;LAYER M6i  12780  // Metal-6
M6i = 389 NOT BULK

LAYER MAP  66  DATATYPE 1  12790
LAYER M6DUM  12790  // Metal6 Dummy Layer

LAYER MAP  66  DATATYPE 7  12800
LAYER M6DOPi  12800  // Metal 6 Dummy pattern layer for OPC engineering

//;LAYER MAP  66  DATATYPE 40  12810
//;LAYER MAP  66  TEXTTYPE 40  12810
//;LAYER M6_40  12810  // Metal-6 for data type 40 (1.25xMy)
M6_40 = 390 NOT BULK

//;LAYER MAP  66  DATATYPE 45  12820
//;LAYER MAP  66  TEXTTYPE 45  12820
//;LAYER M6_45  12820  // Metal-6 for data type 45 (1.25xMy)
M6_45 = 391 NOT BULK

LAYER MAP  66  DATATYPE 50  12830
LAYER MAP  66  TEXTTYPE 50  12830
LAYER M6_50  12830  // Metal-6 for data type 50 (1.25xMn)

//;LAYER MAP  66  DATATYPE 55  12840
//;LAYER MAP  66  TEXTTYPE 55  12840
//;LAYER M6_55  12840  // Metal-6 for data type 55 (1.25xMn)
M6_55 = 392 NOT BULK

//;LAYER MAP  66  DATATYPE 60  12850
//;LAYER MAP  66  TEXTTYPE 60  12850
//;LAYER M6_60  12850  // Metal-6 for data type 60
M6_60 = 49 NOT BULK

//;LAYER MAP  66  DATATYPE 70  12860
//;LAYER MAP  66  TEXTTYPE 70  12860
//;LAYER M6_70  12860  // Metal-6 for data type 70
M6_70 = 50 NOT BULK

//;LAYER MAP  67  DATATYPE 0  12870
//;LAYER MAP  67  TEXTTYPE 0  12870
//;LAYER M7i  12870  // Metal-7
M7i = 393 NOT BULK

LAYER MAP  67  DATATYPE 1  12880
LAYER M7DUM  12880  // Metal7 Dummy Layer

LAYER MAP  67  DATATYPE 7  12890
LAYER M7DOPi  12890  // Metal 7 Dummy pattern layer for OPC engineering

//;LAYER MAP  67  DATATYPE 40  12910
//;LAYER MAP  67  TEXTTYPE 40  12910
//;LAYER M7_40  12910  // Metal-7 for data type 40 (1.25xMy)
M7_40 = 394 NOT BULK

//;LAYER MAP  67  DATATYPE 45  12920
//;LAYER MAP  67  TEXTTYPE 45  12920
//;LAYER M7_45  12920  // Metal-7 for data type 45 (1.25xMy)
M7_45 = 395 NOT BULK

//;LAYER MAP  67  DATATYPE 50  12930
//;LAYER MAP  67  TEXTTYPE 50  12930
//;LAYER M7_50  12930  // Metal-7 for data type 50 (1.25xMn)
M7_50 = 396 NOT BULK

LAYER MAP  67  DATATYPE 55  12940
LAYER MAP  67  TEXTTYPE 55  12940
LAYER M7_55  12940  // Metal-7 for data type 55 (1.25xMn)

//;LAYER MAP  67  DATATYPE 60  12950
//;LAYER MAP  67  TEXTTYPE 60  12950
//;LAYER M7_60  12950  // Metal-7 for data type 60
M7_60 = 51 NOT BULK

//;LAYER MAP  67  DATATYPE 70  12960
//;LAYER MAP  67  TEXTTYPE 70  12960
//;LAYER M7_70  12960  // Metal-7 for data type 70
M7_70 = 52 NOT BULK

//;LAYER MAP  68  DATATYPE 0  12970
//;LAYER MAP  68  TEXTTYPE 0  12970
//;LAYER M8i  12970  // Metal-8
M8i = 397 NOT BULK

LAYER MAP  68  DATATYPE 1  12980
LAYER M8DUM  12980  // Metal8 Dummy Layer

LAYER MAP  68  DATATYPE 7  12990
LAYER M8DOPi  12990  // Metal 8 Dummy pattern layer for OPC engineering

//;LAYER MAP  68  DATATYPE 40  13010
//;LAYER MAP  68  TEXTTYPE 40  13010
//;LAYER M8_40  13010  // Metal-8 for data type 40 (1.25xMy)
M8_40 = 398 NOT BULK

//;LAYER MAP  68  DATATYPE 45  13020
//;LAYER MAP  68  TEXTTYPE 45  13020
//;LAYER M8_45  13020  // Metal-8 for data type 45 (1.25xMy)
M8_45 = 399 NOT BULK

LAYER MAP  68  DATATYPE 50  13030
LAYER MAP  68  TEXTTYPE 50  13030
LAYER M8_50  13030  // Metal-8 for data type 50 (1.25xMn)

//;LAYER MAP  68  DATATYPE 55  13040
//;LAYER MAP  68  TEXTTYPE 55  13040
//;LAYER M8_55  13040  // Metal-8 for data type 55 (1.25xMn)
M8_55 = 400 NOT BULK

//;LAYER MAP  68  DATATYPE 60  13050
//;LAYER MAP  68  TEXTTYPE 60  13050
//;LAYER M8_60  13050  // Metal-8 for data type 60
M8_60 = 53 NOT BULK

//;LAYER MAP  68  DATATYPE 70  13060
//;LAYER MAP  68  TEXTTYPE 70  13060
//;LAYER M8_70  13060  // Metal-8 for data type 70
M8_70 = 54 NOT BULK

//;LAYER MAP  69  DATATYPE 0  13070
//;LAYER MAP  69  TEXTTYPE 0  13070
//;LAYER M9i  13070  // Metal-9
M9i = 55 NOT BULK

//;LAYER MAP  69  DATATYPE 1  13080
//;LAYER M9DUM  13080  // Metal9 Dummy Layer
M9DUM = 56 NOT BULK

//;LAYER MAP  69  DATATYPE 7  13090
//;LAYER M9DOPi  13090  // Metal 9 Dummy pattern layer for OPC engineering
M9DOPi = 57 NOT BULK

//;LAYER MAP  69  DATATYPE 40  13110
//;LAYER MAP  69  TEXTTYPE 40  13110
//;LAYER M9_40  13110  // Metal-9 for data type 40 (1.25xMy)
M9_40 = 58 NOT BULK

//;LAYER MAP  69  DATATYPE 45  13120
//;LAYER MAP  69  TEXTTYPE 45  13120
//;LAYER M9_45  13120  // Metal-9 for data type 45 (1.25xMy)
M9_45 = 59 NOT BULK

//;LAYER MAP  69  DATATYPE 50  13130
//;LAYER MAP  69  TEXTTYPE 50  13130
//;LAYER M9_50  13130  // Metal-9 for data type 50 (1.25xMn)
M9_50 = 60 NOT BULK

//;LAYER MAP  69  DATATYPE 55  13140
//;LAYER MAP  69  TEXTTYPE 55  13140
//;LAYER M9_55  13140  // Metal-9 for data type 55 (1.25xMn)
M9_55 = 61 NOT BULK

//;LAYER MAP  69  DATATYPE 60  13150
//;LAYER MAP  69  TEXTTYPE 60  13150
//;LAYER M9_60  13150  // Metal-9 for data type 60
M9_60 = 62 NOT BULK

//;LAYER MAP  69  DATATYPE 70  13160
//;LAYER MAP  69  TEXTTYPE 70  13160
//;LAYER M9_70  13160  // Metal-9 for data type 70
M9_70 = 63 NOT BULK

LAYER MAP  120  DATATYPE 0  13210
LAYER MAP  120  TEXTTYPE 0  13210
LAYER TM1i  13210  // Top Metal 1

LAYER MAP  120  DATATYPE 1  13220
LAYER TM1DUM  13220  // TM1 Dummy Layer

LAYER MAP  120  DATATYPE 40  13230
LAYER MAP  120  TEXTTYPE 40  13230
LAYER TM1_40  13230  // First Top Metal for data type 40 (14xTM1)

LAYER MAP  122  DATATYPE 0  13240
LAYER MAP  122  TEXTTYPE 0  13240
LAYER TM2i  13240  // Top Metal 2

LAYER MAP  122  DATATYPE 1  13250
LAYER TM2DUM  13250  // TM2 Dummy Layer

LAYER MAP  122  DATATYPE 40  13260
LAYER MAP  122  TEXTTYPE 40  13260
LAYER TM2_40  13260  // Second Top Metal for data type 40 (14xTM2)

LAYER MAP  150  DATATYPE 0  13270
LAYER MAP  150  TEXTTYPE 0  13270
LAYER UTM  13270  // Ultra Thick Metal

LAYER MAP  150  DATATYPE 1  13280
LAYER UTMDUM  13280  // UTM Dummy Layer (For dummy metal insertion)

LAYER MAP  150  DATATYPE 2  13290
LAYER UTMSLOT  13290  // UTM Slot

LAYER MAP  150  DATATYPE 7  13300
LAYER UTMDOPi  13300  // UTM Dummy pattern layer is referenced in OPC engineering

LAYER MAP  159  DATATYPE 1  13310
LAYER BIPOLA  13310  // Placed over PNP emitters. It is used to generate PH and eliminate halos to improve bipolar performance

LAYER MAP  211  DATATYPE 1  13320
LAYER MOMDMY  13320  // MOM Dummy layer

LAYER MAP  81  DATATYPE 3  13330
LAYER MTFUSE  13330  // Marking layer for metal fuse function area

LAYER MAP  91  DATATYPE 4  13340
LAYER OCCD  13340  // On chip CD mark layer

LAYER MAP  91  DATATYPE 5  13350
LAYER OCOVL  13350  // On chip overlay mark layer

LAYER MAP  89  DATATYPE 160  13360
LAYER OTPMK1  13360  // OTP type 1 mark

LAYER MAP  80  DATATYPE 0  13370
LAYER PA  13370  // Passivation 1

LAYER MAP  83  DATATYPE 0  13380
LAYER MAP  83  TEXTTYPE 0  13380
LAYER ALPA  13380  // AL Bonding Pad and RDL

LAYER MAP  83  DATATYPE 11  13400
LAYER ALDUM  13400  // ALPA Dummy Layer

LAYER MAP  130  DATATYPE 0  13410
LAYER MD  13410  // Passivation 2 opening

LAYER MAP  165  DATATYPE 0  13420
LAYER BCB1  13420  // Repassivation for bump process

LAYER MAP  168  DATATYPE 0  13430
LAYER BUMP  13430  // UBM for bump

LAYER MAP  83  DATATYPE 6  13440
LAYER ALDUB  13440  // ALPA Dummy block layer for ALPA dummy fill

LAYER MAP  83  DATATYPE 1  13450
LAYER ALPAR  13450  // LVS marker layer for ALPA Resistor

LAYER MAP  83  DATATYPE 2  13451
LAYER MAP  83  TEXTTYPE 2  13451
LAYER ALPATXTi  13451  // ALPA Text Layer，label text

LAYER MAP  127  DATATYPE 0  13460
LAYER BORDER  13460  // Marking layer for chip edge

LAYER MAP  97  DATATYPE 3  13480
LAYER DIFRES  13480  // LVS mark layer for AA resistor extraction

LAYER MAP  131  DATATYPE 161  13490
LAYER DIOMK1  13490  // STI bounded diode recognized layer

LAYER MAP  131  DATATYPE 162  13500
LAYER DIOMK2  13500  // Poly bounded diode recognized layer

LAYER MAP  19  DATATYPE 2  13510
LAYER DNWTR  13510  // LVS mark layer for DNW MOS and parasitic diode extraction

LAYER MAP  191  DATATYPE 3  13520
LAYER DTDMY  13520  // Marker layer for different net AA

LAYER MAP  91  DATATYPE 0  13530
LAYER DUMBA  13530  // Block Layer for Dummy operation on AA

LAYER MAP  92  DATATYPE 0  13540
LAYER DUMBP  13540  // Block Layer for Dummy operation on GT

LAYER MAP  89  DATATYPE 156  13550
LAYER DUPMK1  13550  // Marking layer for DUP(pad with device underneath)

LAYER MAP  133  DATATYPE 0  13560
LAYER ESDIO1  13560  // Dummy layer for SMIC Internal ESD devices and protection circuits

LAYER MAP  133  DATATYPE 3  13570
LAYER ESDIO2  13570  // DRC marking layer for I/O ESD protection devices and circuits identification

LAYER MAP  13  DATATYPE 20  13580
LAYER FINAA  13580  // Fin after Fin cut

LAYER MAP  81  DATATYPE 4  13590
LAYER FUSEAD  13590  // Marking layer for fuse anode side

LAYER MAP  81  DATATYPE 152  13600
LAYER FUSEMK1  13600  // Marking layer for fuse bitcell

LAYER MAP  34  DATATYPE 239  13610
LAYER HRBL  13610  // Marking layer for blocking poly resistor implant and poly N+ doping

LAYER MAP  183  DATATYPE 0  13620
LAYER JVARDUM  13620  // Junction Varactor recognition for DRC/LVS

LAYER MAP  26  DATATYPE 0  13630
LAYER LOGO  13630  // LOGO,L mark area

LAYER MAP  190  DATATYPE 0  13640
LAYER MARKF  13640  // Fuse area mark for Fuse DRC check

LAYER MAP  189  DATATYPE 0  13650
LAYER MARKG  13650  // Guard ring mark for DRC check

LAYER MAP  189  DATATYPE 151  13660
LAYER MARKS  13660  // Seal ring (chip level) marking layer for DRC and dummy auto-filling blockage

LAYER MAP  211  DATATYPE 5  13670
LAYER MOMMES  13670  // MOM capacitor mesh LVS marking layer

LAYER MAP  211  DATATYPE 3  13680
LAYER MOMP1  13680  // MOM capacitor mesh terminal one

LAYER MAP  211  DATATYPE 4  13690
LAYER MOMP2  13690  // MOM capacitor mesh terminal one

LAYER MAP  211  DATATYPE 2  13700
LAYER MOMTEM  13700  // LVS mark layer for MOM terminal

LAYER MAP  131  DATATYPE 2  13710
LAYER MOSCKT  13710  // LVS dummy layer to distinguish bsim mos and subckt mos

LAYER MAP  93  DATATYPE 1  13720
LAYER NCAP  13720  // Mark layer for NFET in n-well capacitors

LAYER MAP  131  DATATYPE 5  13730
LAYER NFDMK  13730  // LVS marking layer for mos multiple fingers

LAYER MAP  180  DATATYPE 0  13740
LAYER NODMF  13740  // Area not to add AA/GT/Metal dummies

LAYER MAP  93  DATATYPE 2  13760
LAYER PCAP  13760  // Mark layer for PFET in p-well capacitors

LAYER MAP  131  DATATYPE 4  13770
LAYER PLDMK  13770  // LVS marking layer for device dummy poly

LAYER MAP  133  DATATYPE 2  13780
LAYER POWRING  13780  // DRC dummy layer for power ring identification

LAYER MAP  131  DATATYPE 3  13790
LAYER RESCKT  13790  // LVS dummy layer for subckt resistor

LAYER MAP  96  DATATYPE 1  13800
LAYER RESP3T  13800  // LVS Dummy layer for Poly-1 Resistor with 3 terminal

LAYER MAP  183  DATATYPE 2  13810
LAYER RF3T  13810  // DRC/LVS mark layer for RF 3 terminal devices and 3 terminal MOM

LAYER MAP  181  DATATYPE 4  13820
LAYER RFDN6T  13820  // 6-terminal RF MOS in deep NWELL for LVS,the sixth terminal is psub.

LAYER MAP  181  DATATYPE 6  13830
LAYER RFMK1  13830  // Marking layer for RF device

LAYER MAP  181  DATATYPE 3  13833
LAYER RFSD  13833  // RF MOS of even finger with S/D permute for LVS

LAYER MAP  211  DATATYPE 6  13835
LAYER RFMOM  13835  // LVS mark layer for RF MOM

LAYER MAP  182  DATATYPE 0  13840
LAYER RFMOSD  13840  // LVS mark layer for RF MOM

LAYER MAP  99  DATATYPE 0  13850
LAYER SDOP  13850  // SRAM pass gate mark layer

LAYER MAP  131  DATATYPE 1  13860
LAYER SUBD  13860  // Substrate Dummy Layer

LAYER MAP  94  DATATYPE 0  13880
LAYER VARJUN  13880  // LVS mark Layer to cover all Junction type varactor

//;LAYER MAP  159  DATATYPE 6  13890
//;LAYER ZVT  13890  // Marking layer for core zero VT native device

LAYER MAP  89  DATATYPE 16  13900
LAYER M1V12i  13900  // DRC and LVS marking layer for 1.2V M1

LAYER MAP  89  DATATYPE 17  13910
LAYER M1V15i  13910  // DRC and LVS marking layer for 1.5V M1

LAYER MAP  89  DATATYPE 11  13920
LAYER M1V18i  13920  // DRC and LVS marking layer for 1.8V M1

LAYER MAP  89  DATATYPE 12  13930
LAYER M1V25i  13930  // DRC and LVS marking layer for 2.5V M1

LAYER MAP  89  DATATYPE 13  13940
LAYER M1V33i  13940  // DRC and LVS marking layer for 3.3V M1

LAYER MAP  89  DATATYPE 15  13950
LAYER M1V50i  13950  // DRC and LVS marking layer for 5V M1

LAYER MAP  89  DATATYPE 26  13960
LAYER M2V12i  13960  // DRC and LVS marking layer for 1.2V M2

LAYER MAP  89  DATATYPE 27  13970
LAYER M2V15i  13970

LAYER MAP  89  DATATYPE 21  13980
LAYER M2V18i  13980

LAYER MAP  89  DATATYPE 22  13990
LAYER M2V25i  13990

LAYER MAP  89  DATATYPE 23  14000
LAYER M2V33i  14000

LAYER MAP  89  DATATYPE 25  14010
LAYER M2V50i  14010

LAYER MAP  89  DATATYPE 36  14020
LAYER M3V12i  14020  // DRC and LVS marking layer for 1.2V M3

LAYER MAP  89  DATATYPE 37  14030
LAYER M3V15i  14030

LAYER MAP  89  DATATYPE 31  14040
LAYER M3V18i  14040

LAYER MAP  89  DATATYPE 32  14050
LAYER M3V25i  14050

LAYER MAP  89  DATATYPE 33  14060
LAYER M3V33i  14060

LAYER MAP  89  DATATYPE 35  14070
LAYER M3V50i  14070

LAYER MAP  89  DATATYPE 46  14080
LAYER M4V12i  14080  // DRC and LVS marking layer for 1.2V M4

LAYER MAP  89  DATATYPE 47  14090
LAYER M4V15i  14090

LAYER MAP  89  DATATYPE 41  14100
LAYER M4V18i  14100

LAYER MAP  89  DATATYPE 42  14110
LAYER M4V25i  14110

LAYER MAP  89  DATATYPE 43  14120
LAYER M4V33i  14120

LAYER MAP  89  DATATYPE 45  14130
LAYER M4V50i  14130

LAYER MAP  89  DATATYPE 56  14140
LAYER M5V12i  14140  // DRC and LVS marking layer for 1.2V M5

LAYER MAP  89  DATATYPE 57  14150
LAYER M5V15i  14150

LAYER MAP  89  DATATYPE 51  14160
LAYER M5V18i  14160

LAYER MAP  89  DATATYPE 52  14170
LAYER M5V25i  14170

LAYER MAP  89  DATATYPE 53  14180
LAYER M5V33i  14180

LAYER MAP  89  DATATYPE 55  14190
LAYER M5V50i  14190

LAYER MAP  89  DATATYPE 66  14200
LAYER M6V12i  14200  // DRC and LVS marking layer for 1.2V M6

LAYER MAP  89  DATATYPE 67  14210
LAYER M6V15i  14210

LAYER MAP  89  DATATYPE 61  14220
LAYER M6V18i  14220

LAYER MAP  89  DATATYPE 62  14230
LAYER M6V25i  14230

LAYER MAP  89  DATATYPE 63  14240
LAYER M6V33i  14240

LAYER MAP  89  DATATYPE 65  14250
LAYER M6V50i  14250

LAYER MAP  89  DATATYPE 76  14300
LAYER M7V12i  14300  // DRC and LVS marking layer for 1.2V M7

LAYER MAP  89  DATATYPE 77  14310
LAYER M7V15i  14310

LAYER MAP  89  DATATYPE 71  14320
LAYER M7V18i  14320

LAYER MAP  89  DATATYPE 72  14330
LAYER M7V25i  14330

LAYER MAP  89  DATATYPE 73  14340
LAYER M7V33i  14340

LAYER MAP  89  DATATYPE 75  14350
LAYER M7V50i  14350

LAYER MAP  89  DATATYPE 86  14400
LAYER M8V12i  14400  // DRC and LVS marking layer for 1.2V M8

LAYER MAP  89  DATATYPE 87  14410
LAYER M8V15i  14410  // DRC and LVS marking layer for 1.5V M8

LAYER MAP  89  DATATYPE 81  14420
LAYER M8V18i  14420  // DRC and LVS marking layer for 1.8V M8

LAYER MAP  89  DATATYPE 82  14430
LAYER M8V25i  14430  // DRC and LVS marking layer for 2.5V M8

LAYER MAP  89  DATATYPE 83  14440
LAYER M8V33i  14440  // DRC and LVS marking layer for 3.3V M8

LAYER MAP  89  DATATYPE 85  14450
LAYER M8V50i  14450  // DRC and LVS marking layer for 5V M8

LAYER MAP  151  DATATYPE 0  14460
LAYER M1B  14460  // Metal-1 Blockage Layer(For Place & Route use)

LAYER MAP  152  DATATYPE 0  14470
LAYER M2B  14470  // Metal-2 Blockage Layer(For Place & Route use)

LAYER MAP  153  DATATYPE 0  14480
LAYER M3B  14480  // Metal-3 Blockage Layer(For Place & Route use)

LAYER MAP  154  DATATYPE 0  14490
LAYER M4B  14490  // Metal-4 Blockage Layer(For Place & Route use)

LAYER MAP  155  DATATYPE 0  14500
LAYER M5B  14500  // Metal-5 Blockage Layer(For Place & Route use)

LAYER MAP  156  DATATYPE 0  14510
LAYER M6B  14510  // Metal-6 Blockage Layer(For Place & Route use)

LAYER MAP  157  DATATYPE 0  14520
LAYER M7B  14520  // Metal-7 Blockage Layer(For Place & Route use)

LAYER MAP  158  DATATYPE 0  14530
LAYER M8B  14530  // Metal-8 Blockage Layer(For Place & Route use)

//;LAYER MAP  158  DATATYPE 50  14540
//;LAYER M9B  14540  // Metal-9 Blockage Layer(For Place & Route use)
M9B = 64 NOT BULK

LAYER MAP  193  DATATYPE 0  14560
LAYER TM1B  14560  // TM1 Blockage Layer(For Place & Route use)

LAYER MAP  194  DATATYPE 0  14570
LAYER TM2B  14570  // TM2 Blockage Layer(For Place & Route use)

LAYER MAP  181  DATATYPE 158  14580
LAYER UTMB  14580  // UTM Blockage Layer(For Place & Route use)

LAYER MAP  59  DATATYPE 6  14590
LAYER M0DUB  14590  // M0 Dummy Blockage (For dummy M0 insertion) and exclude dummy insertion

LAYER MAP  246  DATATYPE 6  14600
LAYER M0CDUB  14600  // M0C Dummy Blockage (For dummy metal insertion) and exclude dummy insertion

LAYER MAP  208  DATATYPE 6  14610
LAYER M0GDUB  14610  // M0G Dummy Blockage (For dummy M0G insertion) and exclude dummy insertion

LAYER MAP  31  DATATYPE 6  14620
LAYER P2DUB  14620  // P2 Dummy Blockage (For dummy metal insertion) and exclude dummy insertion

LAYER MAP  245  DATATYPE 6  14630
LAYER V0DUB  14630  // Via-0 Dummy Blockage

LAYER MAP  70  DATATYPE 6  14710
LAYER V1DUB  14710  // Via-1 Dummy Blockage

LAYER MAP  71  DATATYPE 6  14720
LAYER V2DUB  14720  // Via-2 Dummy Blockage

LAYER MAP  72  DATATYPE 6  14730
LAYER V3DUB  14730  // Via-3 Dummy Blockage

LAYER MAP  73  DATATYPE 6  14740
LAYER V4DUB  14740  // Via-4 Dummy Blockage

LAYER MAP  74  DATATYPE 6  14750
LAYER V5DUB  14750  // Via-5 Dummy Blockage

LAYER MAP  75  DATATYPE 6  14760
LAYER V6DUB  14760  // Via-6 Dummy Blockage

LAYER MAP  76  DATATYPE 6  14770
LAYER V7DUB  14770  // Via-7 Dummy Blockage

//;LAYER MAP  77  DATATYPE 6  14780
//;LAYER V8DUB  14780  // Via-8 Dummy Blockage
V8DUB = 65 NOT BULK

LAYER MAP  151  DATATYPE 1  14810
LAYER M1DUB  14810  // Metal-1 Dummy Block layer for M1 dummy fill

LAYER MAP  152  DATATYPE 1  15820
LAYER M2DUB  15820  // Metal-2 Dummy Block layer for M2 dummy fill

LAYER MAP  153  DATATYPE 1  14830
LAYER M3DUB  14830  // Metal-3 Dummy Block layer for M3 dummy fill

LAYER MAP  154  DATATYPE 1  14840
LAYER M4DUB  14840  // Metal-4 Dummy Block layer for M4 dummy fill

LAYER MAP  155  DATATYPE 1  14850
LAYER M5DUB  14850  // Metal-5 Dummy Block layer for M5 dummy fill

LAYER MAP  156  DATATYPE 1  14860
LAYER M6DUB  14860  // Metal-6 Dummy Block layer for M6 dummy fill

LAYER MAP  157  DATATYPE 1  14870
LAYER M7DUB  14870  // Metal-7 Dummy Block layer for M7 dummy fill

LAYER MAP  158  DATATYPE 1  14880
LAYER M8DUB  14880  // Metal-8 Dummy Block layer for M8 dummy fill

//;LAYER MAP  158  DATATYPE 51  14890
//;LAYER M9DUB  14890  // Metal-9 Dummy Block layer for M9 dummy fill
M9DUB = 66 NOT BULK

LAYER MAP  193  DATATYPE 1  14920
LAYER TM1DUB  14920  // Top Metal 1 Dummy Block layer for TM1 dummy fill

LAYER MAP  194  DATATYPE 1  14930
LAYER TM2DUB  14930  // Top Metal 2 Dummy Block layer for TM2 dummy fill

LAYER MAP  150  DATATYPE 6  14940
LAYER UTMDUB  14940  // UTM Dummy Blockage (For dummy metal insertion) and exclude dummy insertion

LAYER MAP  181  DATATYPE 161  14950
LAYER M1R  14950  // Metal-1 Resistor

LAYER MAP  181  DATATYPE 162  14960
LAYER M2R  14960  // Metal-2 Resistor

LAYER MAP  181  DATATYPE 163  14970
LAYER M3R  14970  // Metal-3 Resistor

LAYER MAP  181  DATATYPE 164  14980
LAYER M4R  14980  // Metal-4 Resistor

LAYER MAP  181  DATATYPE 165  14990
LAYER M5R  14990  // Metal-5 Resistor

LAYER MAP  181  DATATYPE 166  15000
LAYER M6R  15000  // Metal-6 Resistor

LAYER MAP  181  DATATYPE 167  15010
LAYER M7R  15010  // Metal-7 Resistor

LAYER MAP  181  DATATYPE 168  15020
LAYER M8R  15020  // Metal-8 Resistor

//;LAYER MAP  181  DATATYPE 169  15030
//;LAYER M9R  15030  // Metal-9 Resistor
M9R = 67 NOT BULK

LAYER MAP  201  DATATYPE 0  15050
LAYER TM1R  15050  // TM1 resistor layer

LAYER MAP  202  DATATYPE 0  15060
LAYER TM2R  15060  // TM2 resistor layer

LAYER MAP  194  DATATYPE 157  15070
LAYER UTMR  15070  // UTM Resistor

LAYER MAP  60  DATATYPE 0  15080
LAYER INST  15080  // Marker shape of SRAM bitcell, edge cell, strap cell or Instance Outline

LAYER MAP  60  DATATYPE  10  15110
LAYER U2SRAM  15110  // Marker shape of new type A SRAM cell

LAYER MAP  60  DATATYPE  5  15120
LAYER LRSRAM  15120  // Marker shape of HPSP 6T SRAM cell

LAYER MAP  60  DATATYPE  3  15130
LAYER UDSRAM  15130  // Marker shape of HDSP 6T type B SRAM cell

LAYER MAP  60  DATATYPE  1  15140
LAYER STSRAM  15140  // Marker shape of HDSP 6T type A SRAM cell

LAYER MAP  60  DATATYPE  11  15150
LAYER D2SRAM  15150  // Marker shape of HDDP 8T SRAM cell

LAYER MAP  60  DATATYPE  2  15160
LAYER DNSRAM  15160  // Marker shape of HCSP 6T SRAM cell

LAYER MAP  60  DATATYPE  4  15170
LAYER DPSRAM  15170  // Marker shape of HCDP 8T SRAM cell

//;LAYER MAP  60  DATATYPE  150  15180
//;LAYER HPBL 15180  // Marker shape of 8T2P4FIN type B SRAM cell

//;LAYER MAP  60  DATATYPE  14  15190
//;LAYER SRAMR1  15190  // Marker shape of 8T2P4FIN type A SRAM cell

//;LAYER MAP  60  DATATYPE  13  15200
//;LAYER TSSRAM  15200  // Marker shape of 8T2P3FIN SRAM cell

//;LAYER MAP  60  DATATYPE  12  15210
//;LAYER 2PSRAM  15210  // Marker shape of 8T2P2FIN SRAM cell

LAYER MAP  60  DATATYPE  151  15220
LAYER 6TMK  15220  // Marker shape of 6T in 8T or 10T SRAM cell

//;LAYER MAP  60  DATATYPE  9  15230
//;LAYER RFSRAM  15230  // Marker shape of 10T SRAM cell

//;LAYER MAP  131  DATATYPE  170  15240
//;LAYER LDNMK1  15240  // Marking layer of metal low density area
LDNMK1 = 68 NOT BULK

LAYER MAP  89  DATATYPE  154  15250
LAYER GTMK1i  15250  // Marking layer of edge gate 1

LAYER MAP  89  DATATYPE  168  15260
LAYER GTMK2i  15260  // Marking layer of edge gate 2

LAYER MAP  127  DATATYPE  4  15270
LAYER DMCB1  15270  // Dummy cell boundary for type 1

LAYER MAP  127  DATATYPE  5  15280
LAYER DMCB2  15280  // Dummy cell boundary for type 2

LAYER MAP  131  DATATYPE  181  15290
LAYER DMC1  15290  // Dummy cell for type 1

LAYER MAP  131  DATATYPE  182  15300
LAYER DMC2  15300  // Dummy cell for type 2

LAYER MAP  131  DATATYPE  183  15310
LAYER DMC3  15310  // Dummy cell for type 3

LAYER MAP  131  DATATYPE  184  15320
LAYER DMC4  15320  // Dummy cell for type 4

LAYER MAP  131  DATATYPE  185  15330
LAYER DMC5  15330  // Dummy cell for type 5

LAYER MAP  131  DATATYPE  186  15340
LAYER DMC6  15340  // Dummy cell for type 6

LAYER MAP  131  DATATYPE  187  15350
LAYER DMC7  15350  // Dummy cell for type 7

LAYER MAP  131  DATATYPE  188  15360
LAYER DMC8  15360  // Dummy cell for type 8

LAYER MAP  131  DATATYPE  189  15370
LAYER DMC9  15370  // Dummy cell for type 9

LAYER MAP  131  DATATYPE  190  15380
LAYER DMC10  15380  // Dummy cell for type 10

LAYER MAP  131  DATATYPE  191  15390
LAYER DMC11  15390  // Dummy cell for type 11

LAYER MAP  131  DATATYPE  192  15400
LAYER DMC12  15400  // Dummy cell for type 12

LAYER MAP  131  DATATYPE  193  15410
LAYER DMC13  15410  // Dummy cell for type 13

LAYER MAP  131  DATATYPE  194  15420
LAYER DMC14  15420  // Dummy cell for type 14

LAYER MAP  131  DATATYPE  195  15430
LAYER DMC15  15430  // Dummy cell for type 15

LAYER MAP  131  DATATYPE  196  15440
LAYER DMC16  15440  // Dummy cell for type 16

LAYER MAP  131  DATATYPE  197  15450
LAYER DMC17  15450  // Dummy cell for type 17

LAYER MAP  131  DATATYPE  198  15460
LAYER DMC18  15460  // Dummy cell for type 18

LAYER MAP  131  DATATYPE  199  15470
LAYER DMC19  15470  // Dummy cell for type 19

LAYER MAP  131  DATATYPE  200  15480
LAYER DMC20  15480  // Dummy cell for type 20

LAYER MAP  60  DATATYPE 15  15660
LAYER SRAMR2  15660  // Marker shape to allow LVS to identity 14nm 2PSRAM D138 A-type

//;LAYER MAP  60  DATATYPE 16  15670
//;LAYER SRAMR3  15670  // Marker shape to allow LVS to identity 14nm 2PSRAM D138 B-type

//;LAYER MAP  60  DATATYPE 17  15680
//;LAYER SRAMR4  15680  // Marker shape to allow LVS to identity 14nm SPSRAM D0645

//;LAYER MAP  60  DATATYPE 18  15690
//;LAYER SRAMR5  15690  // Marker shape to allow LVS to identity 14nm SPSRAM D0806

//;LAYER MAP  60  DATATYPE 19  15700
//;LAYER SRAMR6  15700  // Marker shape to allow LVS to identity 14nm DPSRAM D186

//;LAYER MAP  60  DATATYPE 20  15710
//;LAYER SRAMR7  15710  // Marker shape to allow LVS to identity 14nm 2PSRAM D137 A-type

//;LAYER MAP  60  DATATYPE 21  15720
//;LAYER SRAMR8  15720  // Marker shape to allow LVS to identity 14nm 2PSRAM D137 B-type

LAYER MAP  131  DATATYPE 30  16000
LAYER AR_Hi  16000  // AA cut layer 1

//;LAYER MAP  18  DATATYPE 0  16001
//;LAYER AR_H_c  16001  // AA cut layer 1

LAYER MAP  131  DATATYPE 31  16020
LAYER AR_Vi  16020  // AA cut layer 2

//;LAYER MAP  22  DATATYPE 0  16021
//;LAYER AR_V_c  16021  // AA cut layer 2

LAYER MAP  131  DATATYPE 151  16040
LAYER ARBL  16040  // Blocking Layer for AR_H, AR_V generation

LAYER MAP  135  DATATYPE 0  16050
LAYER BV1i  16050  // First 2X Via Hole (Only for 20nm and advanced technology)

LAYER MAP  135  DATATYPE 1  16060
LAYER BV1DUM  16060  // BV1 Dummy Layer(For dummy via insertion)

LAYER MAP  135  DATATYPE 7  16070
LAYER BV1DOP 16070  // BV1 Dummy pattern layer is referenced in OPC engineering

LAYER MAP  135  DATATYPE 8  16080
LAYER BV1RB  16080  // BV1 blockage layer to skip redundant via insertion

LAYER MAP  135  DATATYPE 10  16090
LAYER BV1RM  16090  // BV1 marker layer to identify redundant via

LAYER MAP  136  DATATYPE 0  16100
LAYER BV2i  16100  // Second 2X Via Hole (Only for 20nm and advanced technology)

LAYER MAP  136  DATATYPE 1  16110
LAYER BV2DUM  16110  // BV2 Dummy Layer(For dummy via insertion)

LAYER MAP  136  DATATYPE 7  16120
LAYER BV2DOP  16120  // BV2 Dummy pattern layer is referenced in OPC engineering

LAYER MAP  136  DATATYPE 8  16130
LAYER BV2RB  16130  // BV2 blockage layer to skip redundant via insertion

LAYER MAP  136  DATATYPE 10  16140
LAYER BV2RM  16140  // BV2 marker layer to identify redundant via

//;LAYER MAP  111  DATATYPE 0  16150
//;LAYER EV1i  16150  // First 4X Via Hole (Only for 20nm and advanced technology)
EV1i = 69 NOT BULK

//;LAYER MAP  111  DATATYPE 1  16160
//;LAYER EV1DUM  16160  // EV1 Dummy Layer(For dummy via insertion)
EV1DUM = 70 NOT BULK

//;LAYER MAP  111  DATATYPE 7  16170
//;LAYER EV1DOP  16170  // EV1 Dummy pattern layer is referenced in OPC engineering
EV1DOP = 71 NOT BULK

//;LAYER MAP  111  DATATYPE 8  16180
//;LAYER EV1RB  16180  // EV1 blockage layer to skip redundant via insertion
EV1RB = 73 NOT BULK

//;LAYER MAP  111  DATATYPE 10  16190
//;LAYER EV1RM  16190  // EV1 marker layer to identify redundant via
EV1RM = 74 NOT BULK

//;LAYER MAP  111  DATATYPE 50  16200
//;LAYER EV1_50  16200  // EV1 Hole for data type 50 (5.6xVn)
EV1_50 = 75 NOT BULK

//;LAYER MAP  112  DATATYPE 0  16210
//;LAYER EV2i  16210  // Second 4X Via Hole (Only for 20nm and advanced technology)
EV2i = 76 NOT BULK

//;LAYER MAP  112  DATATYPE 1  16220
//;LAYER EV2DUM  16220  // EV2 Dummy Layer(For dummy via insertion)
EV2DUM = 77 NOT BULK

//;LAYER MAP  112  DATATYPE 7  16230
//;LAYER EV2DOP  16230  // EV2 Dummy pattern layer is referenced in OPC engineering
EV2DOP = 78 NOT BULK

//;LAYER MAP  112  DATATYPE 8  16240
//;LAYER EV2RB  16240  // EV2 blockage layer to skip redundant via insertion
EV2RB = 79 NOT BULK

//;LAYER MAP  112  DATATYPE 10  16250
//;LAYER EV2RM  16250  // EV2 marker layer to identify redundant via
EV2RM = 80 NOT BULK

//;LAYER MAP  112  DATATYPE 50  16260
//;LAYER EV2_50  16260  // EV2 Hole for data type 50 (5.6xVn)
EV2_50 = 81 NOT BULK

//;LAYER MAP  137  DATATYPE 0  16270
//;LAYER TV3i  16270  // Third Top Via Hole (Only for 20nm and advanced technology)
TV3i = 82 NOT BULK

//;LAYER MAP  137  DATATYPE 1  16280
//;LAYER TV3DUM  16280  // TV3 Dummy Layer(For dummy via insertion) (Only for 20nm and advanced technology)
TV3DUM = 83 NOT BULK

//;LAYER MAP  137  DATATYPE 2  16290
//;LAYER TV3BAR  16290  // TV3 Rectangular via used in the chip guard ring and inductor. (Only for 20nm and advanced technology)
TV3BAR = 84 NOT BULK

//;LAYER MAP  137  DATATYPE 7  16300
//;LAYER TV3DOP  16300  // TV3 Dummy pattern layer is referenced in OPC engineering
TV3DOP = 85 NOT BULK

//;LAYER MAP  137  DATATYPE 8  16310
//;LAYER TV3RB  16310  // TV3 blockage layer to skip redundant via insertion
TV3RB = 86 NOT BULK

//;LAYER MAP  137  DATATYPE 10  16320
//;LAYER TV3RM  16320  // TV3 marker layer to identify redundant via
TV3RM = 87 NOT BULK

//;LAYER MAP  137  DATATYPE 40  16330
//;LAYER TV3_40  16330  // TV3 hole for data type 40 (14xTV3)
TV3_40 = 88 NOT BULK

//;LAYER MAP  61  DATATYPE 72  16340
//;LAYER M1DOP_CA  16340  // M1 OPC dummy layer for double patterning mask1

//;LAYER MAP  61  DATATYPE 73  16350
//;LAYER M1DOP_CB  16350  // M1 OPC dummy layer for double patterning mask2

//;LAYER MAP  61  DATATYPE 78  16360
//;LAYER M1DUM_CA  16360  // M1 dummy layer for double patterning mask1

//;LAYER MAP  61  DATATYPE 79  16370
//;LAYER M1DUM_CB  16370  // M1 dummy layer for double patterning mask2

//;LAYER MAP  62  DATATYPE 72  16380
//;LAYER M2DOP_CA  16380  // M2 OPC dummy layer for double patterning mask1

//;LAYER MAP  62  DATATYPE 73  16390
//;LAYER M2DOP_CB  16390  // M2 OPC dummy layer for double patterning mask2

//;LAYER MAP  62  DATATYPE 78  16400
//;LAYER M2DUM_CA  16400  // M2 dummy layer for double patterning mask1

//;LAYER MAP  62  DATATYPE 79  16410
//;LAYER M2DUM_CB  16410  // M2 dummy layer for double patterning mask2

//;LAYER MAP  63  DATATYPE 72  16420
//;LAYER M3DOP_CA  16420  // M3 OPC dummy layer for double patterning mask1

//;LAYER MAP  63  DATATYPE 73  16430
//;LAYER M3DOP_CB  16430  // M3 OPC dummy layer for double patterning mask2

//;LAYER MAP  63  DATATYPE 78  16440
//;LAYER M3DUM_CA  16440  // M3 dummy layer for double patterning mask1

//;LAYER MAP  63  DATATYPE 79  16450
//;LAYER M3DUM_CB  16450  // M3 dummy layer for double patterning mask2

//;LAYER MAP  64  DATATYPE 72  16460
//;LAYER M4DOP_CA  16460  // M4 OPC dummy layer for double patterning mask1

//;LAYER MAP  64  DATATYPE 73  16470
//;LAYER M4DOP_CB  16470  // M4 OPC dummy layer for double patterning mask2

//;LAYER MAP  64  DATATYPE 78  16480
//;LAYER M4DUM_CA  16480  // M4 dummy layer for double patterning mask1

//;LAYER MAP  64  DATATYPE 79  16490
//;LAYER M4DUM_CB  16490  // M4 dummy layer for double patterning mask2

LAYER MAP  141  DATATYPE 0  16500
LAYER MAP  141  TEXTTYPE 0  16500
LAYER B1i  16500  // First-level 2x metal line in the ultralow-k dielectric # 2x Metal-1

LAYER MAP  141  DATATYPE 1  16510
LAYER B1DUM  16510  // 2x Metal-1 Dummy Layer

LAYER MAP  141  DATATYPE 2  16520
LAYER B1SLOT  16520  // B1 Slot

LAYER MAP  141  DATATYPE 7  16530
LAYER B1DOP  16530  // 2x Metal-1 Dummy Layer for OPC engineering (Only for 32nm and below technology use)

LAYER MAP  142  DATATYPE 0  16540
LAYER MAP  142  TEXTTYPE 0  16540
LAYER B2i  16540  // Second-level 2x metal line in the ultralow-k dielectric # 2x Metal-2

LAYER MAP  142  DATATYPE 1  16550
LAYER B2DUM  16550  // 2x Metal-2 Dummy Layer

LAYER MAP  142  DATATYPE 2  16560
LAYER B2SLOT  16560  // B2 Slot

LAYER MAP  142  DATATYPE 7  16570
LAYER B2DOP  16570  // 2x Metal-2 Dummy Layer for OPC engineering (Only for 32nm and below technology use)

//;LAYER MAP  144  DATATYPE 0  16580
//;LAYER MAP  144  TEXTTYPE 0  16580
//;LAYER E1i  16580  // First layer 4X metal in LK # 4x Metal-1
E1i = 91 NOT BULK

//;LAYER MAP  144  DATATYPE 1  16590
//;LAYER E1DUM  16590  // 4x Metal-1 Dummy Layer
E1DUM = 92 NOT BULK

//;LAYER MAP  144  DATATYPE 2  16600
//;LAYER E1SLOT  16600  // E1 Slot
E1SLOT = 93 NOT BULK

//;LAYER MAP  144  DATATYPE 7  16610
//;LAYER E1DOP  16610  // E1 Dummy Layer for OPC engineering
E1DOP = 94 NOT BULK

//;LAYER MAP  144  DATATYPE 50  16620
//;LAYER MAP  144  TEXTTYPE 50  16620
//;LAYER E1_50  16620  // E1 for data type 50 (5.6xMn)
E1_50 = 95 NOT BULK

//;LAYER MAP  145  DATATYPE 0  16630
//;LAYER MAP  145  TEXTTYPE 0  16630
//;LAYER E2i  16630  // Second layer 4X metal in LK # 4x Metal-2
E2i = 96 NOT BULK

//;LAYER MAP  145  DATATYPE 1  16640
//;LAYER E2DUM  16640  // 4x Metal-2 Dummy Layer
E2DUM = 97 NOT BULK

//;LAYER MAP  145  DATATYPE 2  16650
//;LAYER E2SLOT  16650  // E2 Slot
E2SLOT = 98 NOT BULK

//;LAYER MAP  145  DATATYPE 7  16660
//;LAYER E2DOP  16660  // E2 Dummy Layer for OPC engineering
E2DOP = 99 NOT BULK

//;LAYER MAP  145  DATATYPE 50  16670
//;LAYER MAP  145  TEXTTYPE 50  16670
//;LAYER E2_50  16670  // E2 for data type 50 (5.6xMn)
E2_50 = 100 NOT BULK

//;LAYER MAP  140  DATATYPE 0  16680
//;LAYER MAP  140  TEXTTYPE 0  16680
//;LAYER TM3i  16680  // Third Top Metal (Only for 20nm and advanced technology)
TM3i = 101 NOT BULK

//;LAYER MAP  140  DATATYPE 1  16690
//;LAYER TM3DUM  16690  // TM3 Dummy Layer (For dummy metal insertion)
TM3DUM = 102 NOT BULK

//;LAYER MAP  140  DATATYPE 2  16700
//;LAYER TM3SLOT 16700  // TM3 Slot
TM3SLOT = 103 NOT BULK

//;LAYER MAP  140  DATATYPE 7  16710
//;LAYER TM3DOPi  16710  // TM3 Dummy pattern layer is referenced in OPC engineering
TM3DOPi = 104 NOT BULK

//;LAYER MAP  140  DATATYPE 40  16720
//;LAYER MAP  140  TEXTTYPE 40  16720
//;LAYER TM3_40  16720  // TM3 for data type 40 (14xTM2)
TM3_40 = 105 NOT BULK

LAYER MAP  89  DATATYPE 194  16730
LAYER GT_P96  16730  // Marking layer of 96nm poly pitch

LAYER MAP  61  DATATYPE 200  16740
LAYER M1_0Vi  16740  // DRC and LVS marking layer for 0.0V M1

LAYER MAP  61  DATATYPE 201  16750
LAYER M1_0d1V  16750  // DRC and LVS marking layer for 0.1V M1

LAYER MAP  61  DATATYPE 202  16760
LAYER M1_0d2V  16760  // DRC and LVS marking layer for 0.2V M1

LAYER MAP  61  DATATYPE 203  16770
LAYER M1_0d3V  16770  // DRC and LVS marking layer for 0.3V M1

LAYER MAP  61  DATATYPE 204  16780
LAYER M1_0d4V  16780  // DRC and LVS marking layer for 0.4V M1

LAYER MAP  61  DATATYPE 205  16790
LAYER M1_0d5V  16790  // DRC and LVS marking layer for 0.5V M1

LAYER MAP  61  DATATYPE 206  16800
LAYER M1_0d6V  16800  // DRC and LVS marking layer for 0.6V M1

LAYER MAP  61  DATATYPE 207  16810
LAYER M1_0d7V  16810  // DRC and LVS marking layer for 0.7V M1

LAYER MAP  61  DATATYPE 208  16820
LAYER M1_0d8V  16820  // DRC and LVS marking layer for 0.8V M1

LAYER MAP  61  DATATYPE 209  16830
LAYER M1_0d9V  16830  // DRC and LVS marking layer for 0.9V M1

LAYER MAP  61  DATATYPE 210  16840
LAYER M1_1d0V  16840  // DRC and LVS marking layer for 1.0V M1

LAYER MAP  61  DATATYPE 211  16850
LAYER M1_1d1V  16850  // DRC and LVS marking layer for 1.1V M1

LAYER MAP  61  DATATYPE 213  16860
LAYER M1_1d3V  16860  // DRC and LVS marking layer for 1.3V M1

LAYER MAP  61  DATATYPE 214  16870
LAYER M1_1d4V  16870  // DRC and LVS marking layer for 1.4V M1

LAYER MAP  61  DATATYPE 216  16880
LAYER M1_1d6V  16880  // DRC and LVS marking layer for 1.6V M1

LAYER MAP  61  DATATYPE 217  16890
LAYER M1_1d7V  16890  // DRC and LVS marking layer for 1.7V M1

LAYER MAP  61  TEXTTYPE 230  16900
LAYER M1_V_Hi  16900  // DRC and LVS marking layer for Highest voltage M1

LAYER MAP  61  TEXTTYPE 231  16910
LAYER M1_V_Lo  16910  // DRC and LVS marking layer for Lowest voltage M1

LAYER MAP  62  DATATYPE 200  16920
LAYER M2_0Vi  16920  // DRC and LVS marking layer for 0.0V M2

LAYER MAP  62  DATATYPE 201  16930
LAYER M2_0d1V  16930  // DRC and LVS marking layer for 0.1V M2

LAYER MAP  62  DATATYPE 202  16940
LAYER M2_0d2V  16940  // DRC and LVS marking layer for 0.2V M2

LAYER MAP  62  DATATYPE 203  16950
LAYER M2_0d3V  16950  // DRC and LVS marking layer for 0.3V M2

LAYER MAP  62  DATATYPE 204  16960
LAYER M2_0d4V  16960  // DRC and LVS marking layer for 0.4V M2

LAYER MAP  62  DATATYPE 205  16970
LAYER M2_0d5V  16970  // DRC and LVS marking layer for 0.5V M2

LAYER MAP  62  DATATYPE 206  16980
LAYER M2_0d6V  16980  // DRC and LVS marking layer for 0.6V M2

LAYER MAP  62  DATATYPE 207  16990
LAYER M2_0d7V  16990  // DRC and LVS marking layer for 0.7V M2

LAYER MAP  62  DATATYPE 208  17000
LAYER M2_0d8V  17000  // DRC and LVS marking layer for 0.8V M2

LAYER MAP  62  DATATYPE 209  17010
LAYER M2_0d9V  17010  // DRC and LVS marking layer for 0.9V M2

LAYER MAP  62  DATATYPE 210  17020
LAYER M2_1d0V  17020  // DRC and LVS marking layer for 1.0V M2

LAYER MAP  62  DATATYPE 211  17030
LAYER M2_1d1V  17030  // DRC and LVS marking layer for 1.1V M2

LAYER MAP  62  DATATYPE 213  17031
LAYER M2_1d3V  17031  // DRC and LVS marking layer for 1.23V M2

LAYER MAP  62  DATATYPE 214  17040
LAYER M2_1d4V  17040  // DRC and LVS marking layer for 1.4V M2

LAYER MAP  62  DATATYPE 216  17050
LAYER M2_1d6V  17050  // DRC and LVS marking layer for 1.6V M2

LAYER MAP  62  DATATYPE 217  17060
LAYER M2_1d7V  17060  // DRC and LVS marking layer for 1.7V M2

LAYER MAP  62  TEXTTYPE 230  17070
LAYER M2_V_Hi  17070  // DRC and LVS marking layer for Highest voltage M2

LAYER MAP  62  TEXTTYPE 231  17080
LAYER M2_V_Lo  17080  // DRC and LVS marking layer for Lowest voltage M2

LAYER MAP  63  DATATYPE 200  17090
LAYER M3_0Vi  17090  // DRC and LVS marking layer for 0.0V M3

LAYER MAP  63  DATATYPE 201  17100
LAYER M3_0d1V  17100  // DRC and LVS marking layer for 0.1V M3

LAYER MAP  63  DATATYPE 202  17110
LAYER M3_0d2V  17110  // DRC and LVS marking layer for 0.2V M3

LAYER MAP  63  DATATYPE 203  17120
LAYER M3_0d3V  17120  // DRC and LVS marking layer for 0.3V M3

LAYER MAP  63  DATATYPE 204  17130
LAYER M3_0d4V  17130  // DRC and LVS marking layer for 0.4V M3

LAYER MAP  63  DATATYPE 205  17140
LAYER M3_0d5V  17140  // DRC and LVS marking layer for 0.5V M3

LAYER MAP  63  DATATYPE 206  17150
LAYER M3_0d6V 17150  // DRC and LVS marking layer for 0.6V M3

LAYER MAP  63  DATATYPE 207  17160
LAYER M3_0d7V  17160  // DRC and LVS marking layer for 0.7V M3

LAYER MAP  63  DATATYPE 208  17170
LAYER M3_0d8V  17170  // DRC and LVS marking layer for 0.8V M3

LAYER MAP  63  DATATYPE 209  17180
LAYER M3_0d9V  17180  // DRC and LVS marking layer for 0.9V M3

LAYER MAP  63  DATATYPE 210  17190
LAYER M3_1d0V  17190  // DRC and LVS marking layer for 1.0V M3

LAYER MAP  63  DATATYPE 211  17200
LAYER M3_1d1V  17200  // DRC and LVS marking layer for 1.1V M3

LAYER MAP  63  DATATYPE 213  17210
LAYER M3_1d3V  17210  // DRC and LVS marking layer for 1.3V M3

LAYER MAP  63  DATATYPE 214  17220
LAYER M3_1d4V  17220  // DRC and LVS marking layer for 1.4V M3

LAYER MAP  63  DATATYPE 216  17230
LAYER M3_1d6V  17230  // DRC and LVS marking layer for 1.6V M3

LAYER MAP  63  DATATYPE 217  17240
LAYER M3_1d7V  17240  // DRC and LVS marking layer for 1.7V M3

LAYER MAP  63  TEXTTYPE 230  17250
LAYER M3_V_Hi  17250  // DRC and LVS marking layer for Highest voltage M3

LAYER MAP  63  TEXTTYPE 231  17260
LAYER M3_V_Lo  17260  // DRC and LVS marking layer for Lowest voltage M3

LAYER MAP  64  DATATYPE 200  17270
LAYER M4_0Vi  17270  // DRC and LVS marking layer for 0.0V M4

LAYER MAP  64  DATATYPE 201  17280
LAYER M4_0d1V  17280  // DRC and LVS marking layer for 0.1V M4

LAYER MAP  64  DATATYPE 202  17290
LAYER M4_0d2V  17290  // DRC and LVS marking layer for 0.2V M4

LAYER MAP  64  DATATYPE 203  17300
LAYER M4_0d3V  17300  // DRC and LVS marking layer for 0.3V M4

LAYER MAP  64  DATATYPE 204  17310
LAYER M4_0d4V  17310  // DRC and LVS marking layer for 0.4V M4

LAYER MAP  64  DATATYPE 205  17320
LAYER M4_0d5V  17320  // DRC and LVS marking layer for 0.5V M4

LAYER MAP  64  DATATYPE 206  17330
LAYER M4_0d6V  17330  // DRC and LVS marking layer for 0.6V M4

LAYER MAP  64  DATATYPE 207  17340
LAYER M4_0d7V  17340  // DRC and LVS marking layer for 0.7V M4

LAYER MAP  64  DATATYPE 208  17350
LAYER M4_0d8V  17350  // DRC and LVS marking layer for 0.8V M4

LAYER MAP  64  DATATYPE 209  17360
LAYER M4_0d9V  17360  // DRC and LVS marking layer for 0.9V M4

LAYER MAP  64  DATATYPE 210  17370
LAYER M4_1d0V  17370  // DRC and LVS marking layer for 1.0V M4

LAYER MAP  64  DATATYPE 211  17380
LAYER M4_1d1V  17380  // DRC and LVS marking layer for 1.1V M4

LAYER MAP  64  DATATYPE 213  17390
LAYER M4_1d3V  17390  // DRC and LVS marking layer for 1.3V M4

LAYER MAP  64  DATATYPE 214  17400
LAYER M4_1d4V  17400  // DRC and LVS marking layer for 1.4V M4

LAYER MAP  64  DATATYPE 216  17410
LAYER M4_1d6V  17410  // DRC and LVS marking layer for 1.6V M4

LAYER MAP  64  DATATYPE 217  17420
LAYER M4_1d7V  17420  // DRC and LVS marking layer for 1.7V M4

LAYER MAP  64  TEXTTYPE 230  17430
LAYER M4_V_Hi  17430  // DRC and LVS marking layer for Highest voltage M4

LAYER MAP  64  TEXTTYPE 231  17440
LAYER M4_V_Lo  17440  // DRC and LVS marking layer for Lowest voltage M4

LAYER MAP  65  DATATYPE 200  17450
LAYER M5_0Vi  17450  // DRC and LVS marking layer for 0.0V M5

LAYER MAP  65  DATATYPE 201  17460
LAYER M5_0d1V  17460  // DRC and LVS marking layer for 0.1V M5

LAYER MAP  65  DATATYPE 202  17470
LAYER M5_0d2V  17470  // DRC and LVS marking layer for 0.2V M5

LAYER MAP  65  DATATYPE 203  17480
LAYER M5_0d3V  17480  // DRC and LVS marking layer for 0.3V M5

LAYER MAP  65  DATATYPE 204  17490
LAYER M5_0d4V  17490  // DRC and LVS marking layer for 0.4V M5

LAYER MAP  65  DATATYPE 205  17500
LAYER M5_0d5V  17500  // DRC and LVS marking layer for 0.5V M5

LAYER MAP  65  DATATYPE 206  17510
LAYER M5_0d6V  17510  // DRC and LVS marking layer for 0.6V M5

LAYER MAP  65  DATATYPE 207  17520
LAYER M5_0d7V  17520  // DRC and LVS marking layer for 0.7V M5

LAYER MAP  65  DATATYPE 208  17530
LAYER M5_0d8V  17530  // DRC and LVS marking layer for 0.8V M5

LAYER MAP  65  DATATYPE 209  17540
LAYER M5_0d9V  17540  // DRC and LVS marking layer for 0.9V M5

LAYER MAP  65  DATATYPE 210  17550
LAYER M5_1d0V  17550  // DRC and LVS marking layer for 1.0V M5

LAYER MAP  65  DATATYPE 211  17560
LAYER M5_1d1V  17560  // DRC and LVS marking layer for 1.1V M5

LAYER MAP  65  DATATYPE 213  17570
LAYER M5_1d3V  17570  // DRC and LVS marking layer for 1.3V M5

LAYER MAP  65  DATATYPE 214  17580
LAYER M5_1d4V  17580  // DRC and LVS marking layer for 1.4V M5

LAYER MAP  65  DATATYPE 216  17590
LAYER M5_1d6V  17590  // DRC and LVS marking layer for 1.6V M5

LAYER MAP  65  DATATYPE 217  17600
LAYER M5_1d7V  17600  // DRC and LVS marking layer for 1.7V M5

LAYER MAP  65  TEXTTYPE 230  17610
LAYER M5_V_Hi 17610  // DRC and LVS marking layer for Highest voltage M5

LAYER MAP  65  TEXTTYPE 231  17620
LAYER M5_V_Lo  17620  // DRC and LVS marking layer for Lowest voltage M5

LAYER MAP  66  DATATYPE 200  17630
LAYER M6_0Vi  17630  // DRC and LVS marking layer for 0.0V M6

LAYER MAP  66  DATATYPE 201  17640
LAYER M6_0d1V  17640  // DRC and LVS marking layer for 0.1V M6

LAYER MAP  66  DATATYPE 202  17650
LAYER M6_0d2V  17650  // DRC and LVS marking layer for 0.2V M6

LAYER MAP  66  DATATYPE 203  17660
LAYER M6_0d3V  17660  // DRC and LVS marking layer for 0.3V M6

LAYER MAP  66  DATATYPE 204  17670
LAYER M6_0d4V  17670  // DRC and LVS marking layer for 0.4V M6

LAYER MAP  66  DATATYPE 205  17680
LAYER M6_0d5V  17680  // DRC and LVS marking layer for 0.5V M6

LAYER MAP  66  DATATYPE 206  17690
LAYER M6_0d6V  17690  // DRC and LVS marking layer for 0.6V M6

LAYER MAP  66  DATATYPE 207  17700
LAYER M6_0d7V  17700  // DRC and LVS marking layer for 0.7V M6

LAYER MAP  66  DATATYPE 208  17710
LAYER M6_0d8V  17710  // DRC and LVS marking layer for 0.8V M6

LAYER MAP  66  DATATYPE 209  17720
LAYER M6_0d9V  17720  // DRC and LVS marking layer for 0.9V M6

LAYER MAP  66  DATATYPE 210  17730
LAYER M6_1d0V  17730  // DRC and LVS marking layer for 1.0V M6

LAYER MAP  66  DATATYPE 211  17740
LAYER M6_1d1V  17740  // DRC and LVS marking layer for 1.1V M6

LAYER MAP  66  DATATYPE 213  17750
LAYER M6_1d3V  17750  // DRC and LVS marking layer for 1.3V M6

LAYER MAP  66  DATATYPE 214  17760
LAYER M6_1d4V  17760  // DRC and LVS marking layer for 1.4V M6

LAYER MAP  66  DATATYPE 216  17770
LAYER M6_1d6V  17770  // DRC and LVS marking layer for 1.6V M6

LAYER MAP  66  DATATYPE 217  17780
LAYER M6_1d7V  17780  // DRC and LVS marking layer for 1.7V M6

LAYER MAP  66  TEXTTYPE 230  17790
LAYER M6_V_Hi  17790  // DRC and LVS marking layer for Highest voltage M6

LAYER MAP  66  TEXTTYPE 231  17800
LAYER M6_V_Lo  17800  // DRC and LVS marking layer for Lowest voltage M6

LAYER MAP  67  DATATYPE 200  17810
LAYER M7_0Vi  17810  // DRC and LVS marking layer for 0.0V M7

LAYER MAP  67  DATATYPE 201  17820
LAYER M7_0d1V  17820  // DRC and LVS marking layer for 0.1V M7

LAYER MAP  67  DATATYPE 202  17830
LAYER M7_0d2V  17830  // DRC and LVS marking layer for 0.2V M7

LAYER MAP  67  DATATYPE 203  17840
LAYER M7_0d3V  17840  // DRC and LVS marking layer for 0.3V M7

LAYER MAP  67  DATATYPE 204  17850
LAYER M7_0d4V  17850  // DRC and LVS marking layer for 0.4V M7

LAYER MAP  67  DATATYPE 205  17860
LAYER M7_0d5V  17860  // DRC and LVS marking layer for 0.5V M7

LAYER MAP  67  DATATYPE 206  17870
LAYER M7_0d6V  17870  // DRC and LVS marking layer for 0.6V M7

LAYER MAP  67  DATATYPE 207  17880
LAYER M7_0d7V  17880  // DRC and LVS marking layer for 0.7V M7

LAYER MAP  67  DATATYPE 208  17890
LAYER M7_0d8V  17890  // DRC and LVS marking layer for 0.8V M7

LAYER MAP  67  DATATYPE 209  17900
LAYER M7_0d9V  17900  // DRC and LVS marking layer for 0.9V M7

LAYER MAP  67  DATATYPE 210  17910
LAYER M7_1d0V  17910  // DRC and LVS marking layer for 1.0V M7

LAYER MAP  67  DATATYPE 211  17920
LAYER M7_1d1V  17920  // DRC and LVS marking layer for 1.1V M7

LAYER MAP  67  DATATYPE 213  17930
LAYER M7_1d3V  17930  // DRC and LVS marking layer for 1.3V M7

LAYER MAP  67  DATATYPE 214  17940
LAYER M7_1d4V  17940  // DRC and LVS marking layer for 1.4V M7

LAYER MAP  67  DATATYPE 216  17950
LAYER M7_1d6V  17950  // DRC and LVS marking layer for 1.6V M7

LAYER MAP  67  DATATYPE 217  17960
LAYER M7_1d7V  17960  // DRC and LVS marking layer for 1.7V M7

LAYER MAP  67  TEXTTYPE 230  17970
LAYER M7_V_Hi  17970  // DRC and LVS marking layer for Highest voltage M7

LAYER MAP  67  TEXTTYPE 231  17980
LAYER M7_V_Lo  17980  // DRC and LVS marking layer for Lowest voltage M7

LAYER MAP  68  DATATYPE 200  17990
LAYER M8_0Vi  17990  // DRC and LVS marking layer for 0.0V M8

LAYER MAP  68  DATATYPE 201  18000
LAYER M8_0d1V  18000  // DRC and LVS marking layer for 0.1V M8

LAYER MAP  68  DATATYPE 202  18010
LAYER M8_0d2V  18010  // DRC and LVS marking layer for 0.2V M8

LAYER MAP  68  DATATYPE 203  18020
LAYER M8_0d3V  18020  // DRC and LVS marking layer for 0.3V M8

LAYER MAP  68  DATATYPE 204  18030
LAYER M8_0d4V  18030  // DRC and LVS marking layer for 0.4V M8

LAYER MAP  68  DATATYPE 205  18040
LAYER M8_0d5V  18040  // DRC and LVS marking layer for 0.5V M8

LAYER MAP  68  DATATYPE 206  18050
LAYER M8_0d6V  18050  // DRC and LVS marking layer for 0.6V M8

LAYER MAP  68  DATATYPE 207  18060
LAYER M8_0d7V  18060  // DRC and LVS marking layer for 0.7V M8

LAYER MAP  68  DATATYPE 208  18070
LAYER M8_0d8V  18070  // DRC and LVS marking layer for 0.8V M8

LAYER MAP  68  DATATYPE 209  18080
LAYER M8_0d9V  18080  // DRC and LVS marking layer for 0.9V M8

LAYER MAP  68  DATATYPE 210  18090
LAYER M8_1d0V  18090  // DRC and LVS marking layer for 1.0V M8

LAYER MAP  68  DATATYPE 211  18100
LAYER M8_1d1V  18100  // DRC and LVS marking layer for 1.1V M8

LAYER MAP  68  DATATYPE 213  18110
LAYER M8_1d3V  18110  // DRC and LVS marking layer for 1.3V M8

LAYER MAP  68  DATATYPE 214  18120
LAYER M8_1d4V  18120  // DRC and LVS marking layer for 1.4V M8

LAYER MAP  68  DATATYPE 216  18130
LAYER M8_1d6V  18130  // DRC and LVS marking layer for 1.6V M8

LAYER MAP  68  DATATYPE 217  18140
LAYER M8_1d7V  18140  // DRC and LVS marking layer for 1.7V M8

LAYER MAP  68  TEXTTYPE 230  18150
LAYER M8_V_Hi  18150  // DRC and LVS marking layer for Highest voltage M8

LAYER MAP  68  TEXTTYPE 231  18160
LAYER M8_V_Lo  18160  // DRC and LVS marking layer for Lowest voltage M8

//;LAYER MAP  89  DATATYPE 111  18170
//;LAYER M9V18i  18170  // DRC and LVS marking layer for 1.8V M9
M9V18i = 140 NOT BULK

//;LAYER MAP  89  DATATYPE 112  18180
//;LAYER M9V25i  18180  // DRC and LVS marking layer for 2.5V M9
M9V25i = 141 NOT BULK

//;LAYER MAP  89  DATATYPE 113  18190
//;LAYER M9V33i  18190  // DRC and LVS marking layer for 3.3V M9
M9V33i = 142 NOT BULK

//;LAYER MAP  89  DATATYPE 114  18200
//;LAYER M9V42i  18200  // DRC and LVS marking layer for 4.2V M9
M9V42i = 143 NOT BULK

//;LAYER MAP  89  DATATYPE 115  18210
//;LAYER M9V50i  18210  // DRC and LVS marking layer for 5V M9
M9V50i = 144 NOT BULK

//;LAYER MAP  89  DATATYPE 116  18220
//;LAYER M9V12i  18220  // DRC and LVS marking layer for 1.2V M9
M9V12i = 145 NOT BULK

//;LAYER MAP  89  DATATYPE 117  18230
//;LAYER M9V15i  18230  // DRC and LVS marking layer for 1.5V M9
M9V15i = 146 NOT BULK

LAYER MAP  89  DATATYPE 91  18240
LAYER B1V18i  18240  // DRC and LVS marking layer for 1.8V B1

LAYER MAP  89  DATATYPE 92  18250
LAYER B1V25i  18250  // DRC and LVS marking layer for 2.5V B1

LAYER MAP  89  DATATYPE 93  18260
LAYER B1V33i  18260  // DRC and LVS marking layer for 3.3V B1

//;LAYER MAP  89  DATATYPE 94  18270
//;LAYER B1V42i  18270  // DRC and LVS marking layer for 4.2V B1
B1V42i = 147 NOT BULK

LAYER MAP  89  DATATYPE 95  18280
LAYER B1V50i  18280  // DRC and LVS marking layer for 5V B1

LAYER MAP  89  DATATYPE 96  18290
LAYER B1V12i  18290  // DRC and LVS marking layer for 1.2V B1

LAYER MAP  89  DATATYPE 97  18300
LAYER B1V15i  18300  // DRC and LVS marking layer for 1.5V B1

LAYER MAP  89  DATATYPE 101  18310
LAYER B2V18i  18310  // DRC and LVS marking layer for 1.8V B2

LAYER MAP  89  DATATYPE 102  18320
LAYER B2V25i  18320  // DRC and LVS marking layer for 2.5V B2

LAYER MAP  89  DATATYPE 103  18330
LAYER B2V33i  18330  // DRC and LVS marking layer for 3.3V B2

//;LAYER MAP  89  DATATYPE 104  18340
//;LAYER B2V42i  18340  // DRC and LVS marking layer for 4.2V B2
B2V42i = 148 NOT BULK

LAYER MAP  89  DATATYPE 105  18350
LAYER B2V50i  18350  // DRC and LVS marking layer for 5V B2

LAYER MAP  89  DATATYPE 106  18360
LAYER B2V12i  18360  // DRC and LVS marking layer for 1.2V B2

LAYER MAP  89  DATATYPE 107  18370
LAYER B2V15i  18370  // DRC and LVS marking layer for 1.5V B2

//;LAYER MAP  89  DATATYPE 121  18380
//;LAYER E1V18i  18380  // DRC and LVS marking layer for 1.8V E1
E1V18i = 149 NOT BULK

//;LAYER MAP  89  DATATYPE 122  18390
//;LAYER E1V25i  18390  // DRC and LVS marking layer for 2.5V E1
E1V25i = 150 NOT BULK

//;LAYER MAP  89  DATATYPE 123  18400
//;LAYER E1V33i  18400  // DRC and LVS marking layer for 3.3V E1
E1V33i = 151 NOT BULK

//;LAYER MAP  89  DATATYPE 124  18410
//;LAYER E1V42i  18410  // DRC and LVS marking layer for 4.2V E1
E1V42i = 152 NOT BULK

//;LAYER MAP  89  DATATYPE 125  18420
//;LAYER E1V50i  18420  // DRC and LVS marking layer for 5V E1
E1V50i = 153 NOT BULK

//;LAYER MAP  89  DATATYPE 126  18430
//;LAYER E1V12i  18430  // DRC and LVS marking layer for 1.2V E1
E1V12i = 154 NOT BULK

//;LAYER MAP  89  DATATYPE 127  18440
//;LAYER E1V15i  18440  // DRC and LVS marking layer for 1.5V E1
E1V15i = 155 NOT BULK

//;LAYER MAP  89  DATATYPE 131  18450
//;LAYER E2V18i  18450  // DRC and LVS marking layer for 1.8V E2
E2V18i = 156 NOT BULK

//;LAYER MAP  89  DATATYPE 132  18460
//;LAYER E2V25i  18460  // DRC and LVS marking layer for 2.5V E2
E2V25i = 157 NOT BULK

//;LAYER MAP  89  DATATYPE 133  18470
//;LAYER E2V33i  18470  // DRC and LVS marking layer for 3.3V E2
E2V33i = 158 NOT BULK

//;LAYER MAP  89  DATATYPE 134  18480
//;LAYER E2V42i  18480  // DRC and LVS marking layer for 4.2V E2
E2V42i = 159 NOT BULK

//;LAYER MAP  89  DATATYPE 135  18490
//;LAYER E2V50i  18490  // DRC and LVS marking layer for 5V E2
E2V50i = 160 NOT BULK

//;LAYER MAP  89  DATATYPE 136  18500
//;LAYER E2V12i  18500  // DRC and LVS marking layer for 1.2V E2
E2V12i = 161 NOT BULK

//;LAYER MAP  89  DATATYPE 137  18510
//;LAYER E2V15i  18510  // DRC and LVS marking layer for 1.5V E2
E2V15i = 162 NOT BULK

LAYER MAP  141  DATATYPE 6  18770
LAYER B1DUB  18770  // Optional level placed over specific areas of the chip at the customer's discregion to prevent the generation of B1FILL shapes.

LAYER MAP  142  DATATYPE 6  18780
LAYER B2DUB  18780  // Optional level placed over specific areas of the chip at the customer's discregion to prevent the generation of B2FILL shapes.

//;LAYER MAP  144  DATATYPE 6  18790
//;LAYER E1DUB  18790  // 4x Metal-1 dummy block layer
E1DUB = 163 NOT BULK

//;LAYER MAP  145  DATATYPE 6  18800
//;LAYER E2DUB  18800  // E2 dummy block layer
E2DUB = 164 NOT BULK

//;LAYER MAP  194  DATATYPE 11  18810
//;LAYER TM3DUB  18810  // TM3 Dummy Blockage(For dummy metal inserdion)and exclude dummy insertion
TM3DUB = 165 NOT BULK

LAYER MAP  194  DATATYPE 154  18820
LAYER B1R  18820  // 2xmetal 1 resistor layer

LAYER MAP  194  DATATYPE 155  18830
LAYER B2R  18830  // 2xmetal 2 resistor layer

//;LAYER MAP  194  DATATYPE 144  18840
//;LAYER E1R  18840  // E1_Resistor
E1R = 166 NOT BULK

//;LAYER MAP  194  DATATYPE 145  18850
//;LAYER E2R  18850  // E2_Resistor
E2R = 167 NOT BULK

//;LAYER MAP  181  DATATYPE 103  18860
//;LAYER TM3R  18860  // TM3_Resistor
TM3R = 168 NOT BULK

LAYER MAP  58  DATATYPE 0  18870
LAYER MIM  18870  // Top Plate of MIM Capacitor

LAYER MAP  222  DATATYPE 0  18880
LAYER CTOP  18880  // Top Plate of MIM Capacitor. Bottom Plate of MIM Capacitor for 32nm and below technology

LAYER MAP  49  DATATYPE 0  18900
LAYER IDT  18900  // Inductor Trench/Inbuilt Deep Trench

LAYER MAP  211  DATATYPE 0  18930
LAYER MIMDMY  18930  // MIM Dummy Layer

LAYER MAP  245  DATATYPE 2  18960
LAYER V0_B0  18960  // Butted V0 marking layer type1

//;LAYER MAP  245  DATATYPE 3  18970
//;LAYER V0_B1  18970  // Butted V0 marking layer type2

//;LAYER MAP  245  DATATYPE 4  18980
//;LAYER V0_B2  18980  // Butted V0 marking layer type3

LAYER MAP  59  DATATYPE 13  18990
LAYER M0_B1  18990  // Butted M0 marking layer type1

LAYER MAP  59  DATATYPE 14  19000
LAYER M0_B2  19000  // Butted M0 marking layer type2

LAYER MAP  245  DATATYPE 110  19010
LAYER V0CA  19010  // Marking layer for V0 color A

LAYER MAP  245  DATATYPE 120  19020
LAYER V0CB  19020  // Marking layer for V0 color B

LAYER MAP  10  DATATYPE 30  19090
LAYER AAOPM  19090  // AA OPC marking layer

LAYER MAP  29  DATATYPE 30  19100
LAYER DGOPM  19100  // DG OPC marking layer

LAYER MAP  29  DATATYPE 31  19110
LAYER DGLOM  19110  // DG marking layer for special logic operation

LAYER MAP  41  DATATYPE 2  19120
LAYER ESDCLP  19120  // Placed over ESD RC-triggered power clamp structures connected to a power supply pad and used for checking

LAYER MAP  30  DATATYPE 30  19130
LAYER GTOPM  19130  // GT OPC marking layer

LAYER MAP  59  DATATYPE 250  19140
LAYER MAP  59  TEXTTYPE 250  19140
LAYER M0TXT  19140  // M0 Text Layer

LAYER MAP  33  DATATYPE 30  19150
LAYER P4OPM  19150  // P4 OPC marking layer

LAYER MAP  33  DATATYPE 31  19160
LAYER P4LOM  19160  // P4 marking layer for special logic operation

LAYER MAP  59  DATATYPE 30  19170
LAYER M0OPM  19170  // M0 OPC marking layer

LAYER MAP  59  DATATYPE 31  19180
LAYER M0LOM  19180  // M0 marking layer for special logic operation

LAYER MAP  246  DATATYPE 30  19190
LAYER M0COPM  19190  // M0C OPC marking layer

LAYER MAP  246  DATATYPE 31  19200
LAYER M0CLOM  19200  // M0C marking layer for special logic operation

LAYER MAP  208  DATATYPE 30  19210
LAYER M0GOPM  19210  // M0G OPC marking layer

LAYER MAP  208  DATATYPE 31  19220
LAYER M0GLOM  19220  // M0G marking layer for special logic operation

LAYER MAP  133  DATATYPE 10  19250
LAYER DBESD  19250  // Marking layer for drain ballasted ESD MOS

LAYER MAP  133  DATATYPE 11  19260
LAYER DBESD2  19260  // Marking layer for the identificationdrain of drain side of drain ballasted ESD MOS

LAYER MAP  35  DATATYPE 10  19270
LAYER NLLLOM  19270  // NLL marking layer for special logic operation

LAYER MAP  5  DATATYPE 10  19280
LAYER NSRLOM  19280  // NSR marking layer for special logic operation

LAYER MAP  38  DATATYPE 10  19290
LAYER PLLLOM  19290  // PLL marking layer for special logic operation

LAYER MAP  13  DATATYPE 10  19300
LAYER PPAALOM  19300  // PPAA marking layer for special logic operation

LAYER MAP  13  DATATYPE 60  19310
LAYER PPAADB  19310  // Pre Fin PPAA reserve, auto PPAA blockage

LAYER MAP  6  DATATYPE 10  19320
LAYER PSRLOM  19320  // PSR marking layer for special logic operation

LAYER MAP  40  DATATYPE 10  19330
LAYER SNLOM  19330  // SN marking layer for special logic operation

LAYER MAP  43  DATATYPE 10  19340
LAYER SPLOM  19340  // SP marking layer for special logic operation

LAYER MAP  61  DATATYPE 111  19350
LAYER M1CAOPRT  19350  // M1CA retargeting marker layer

LAYER MAP  61  DATATYPE 121  19360
LAYER M1CBOPRT  19360  // M1CB retargeting marker layer

LAYER MAP  62  DATATYPE 111  19370
LAYER M2CAOPRT  19370  // M2CA retargeting marker layer

LAYER MAP  62  DATATYPE 121  19380
LAYER M2CBOPRT  19380  // M2CB retargeting marker layer

LAYER MAP  63  DATATYPE 111  19390
LAYER M3CAOPRT  19390  // M3CA retargeting marker layer

LAYER MAP  63  DATATYPE 121  19400
LAYER M3CBOPRT  19400  // M3CB retargeting marker layer

LAYER MAP  64  DATATYPE 111  19410
LAYER M4CAOPRT  19410  // M4CA retargeting marker layer

LAYER MAP  64  DATATYPE 121  19420
LAYER M4CBOPRT  19420  // M4CB retargeting marker layer

LAYER MAP  245  DATATYPE 111  19430
LAYER V0CAOPRT  19430  // V0CA retargeting marker layer

LAYER MAP  245  DATATYPE 121  19440
LAYER V0CBOPRT  19440  // V0CB retargeting marker layer

//;LAYER MAP  14  DATATYPE 1  19510
//;LAYER NWDUM  19510  // NW dummy layer

LAYER MAP  40  DATATYPE 1  19520
LAYER SNDUM  19520  // SN dummy layer

LAYER MAP  43  DATATYPE 1  19530
LAYER SPDUM  19530  // SP dummy layer

LAYER MAP  211  DATATYPE 11  19540
LAYER MOMMK1  19540  // Marking layer for M1 MOM

LAYER MAP  211  DATATYPE 12  19550
LAYER MOMMK2  19550  // Marking layer for M2 MOM

LAYER MAP  211  DATATYPE 13  19560
LAYER MOMMK3  19560  // Marking layer for M3 MOM

LAYER MAP  211  DATATYPE 14  19570
LAYER MOMMK4  19570  // Marking layer for M4 MOM

LAYER MAP  211  DATATYPE 15  19580
LAYER MOMMK5  19580  // Marking layer for M5 MOM

LAYER MAP  211  DATATYPE 16  19600
LAYER MOMMK6  19600  // Marking layer for M6 MOM

LAYER MAP  211  DATATYPE 17  19610
LAYER MOMMK7  19610  // Marking layer for M7 MOM

LAYER MAP  91  DATATYPE 11  19640
LAYER OCCDM1  19640  // Marker layer of BEOL M1 OCCD cell

LAYER MAP  91  DATATYPE 12  19650
LAYER OCCDM2  19650  // Marker layer of BEOL M2 OCCD cell

LAYER MAP  91  DATATYPE 13  19660
LAYER OCCDM3  19660  // Marker layer of BEOL M3 OCCD cell

LAYER MAP  91  DATATYPE 14  19670
LAYER OCCDM4  19670  // Marker layer of BEOL M4 OCCD cell

LAYER MAP  91  DATATYPE 15  19680
LAYER OCCDM5  19680  // Marker layer of BEOL M5 OCCD cell

LAYER MAP  91  DATATYPE 16  19690
LAYER OCCDM6  19690  // Marker layer of BEOL M6 OCCD cell

LAYER MAP  91  DATATYPE 17  19700
LAYER OCCDM7  19700  // Marker layer of BEOL M7 OCCD cell

LAYER MAP  91  DATATYPE 18  19710
LAYER OCCDM8  19710  // Marker layer of BEOL M8 OCCD cell

LAYER MAP  61  DATATYPE 250  50000
LAYER M1TXTi_drawing  50000  // Metal-1 Text drawing Layer

LAYER MAP  62  DATATYPE 250  50001
LAYER M2TXTi_drawing  50001  // Metal-2 Text drawing Layer

LAYER MAP  63  DATATYPE 250  50002
LAYER M3TXTi_drawing  50002  // Metal-3 Text drawing Layer

LAYER MAP  64  DATATYPE 250  50003
LAYER M4TXTi_drawing  50003  // Metal-4 Text drawing Layer

LAYER MAP  65  DATATYPE 250  50004
LAYER M5TXTi_drawing  50004  // Metal-5 Text drawing Layer

LAYER MAP  66  DATATYPE 250  50005
LAYER M6TXTi_drawing  50005  // Metal-6 Text drawing Layer

LAYER MAP  67  DATATYPE 250  50006
LAYER M7TXTi_drawing  50006  // Metal-7 Text drawing Layer

LAYER MAP  68  DATATYPE 250  50007
LAYER M8TXTi_drawing  50007  // Metal-8 Text drawing Layer

//;LAYER MAP  69  DATATYPE 250  50008
//;LAYER M9TXTi_drawing  50008  // Metal-9 Text drawing Layer
M9TXTi_drawing = 169 NOT BULK

LAYER MAP  141  DATATYPE 250  50009
LAYER B1TXTi_drawing  50009  // 2xmetal 1 text drawing Layer

LAYER MAP  142  DATATYPE 250  50010
LAYER B2TXTi_drawing  50010  // 2xmetal 2 text drawing Layer

//;LAYER MAP  144  DATATYPE 250  50011
//;LAYER E1TXTi_drawing  50011  // E1 text drawing layer
E1TXTi_drawing = 170 NOT BULK

//;LAYER MAP  145  DATATYPE 250  50012
//;LAYER E2TXTi_drawing  50012  // E2 text drawing layer
E2TXTi_drawing = 171 NOT BULK

LAYER MAP  120  DATATYPE 3  50013
LAYER TM1TXTi_drawing  50013  // Top metal 1 Text drawing Layer

LAYER MAP  122  DATATYPE 3  50014
LAYER TM2TXTi_drawing  50014  // Top metal 2 Text drawing Layer

LAYER MAP  150  DATATYPE 250  50016
LAYER UTMTXTi_drawing  50016  // Ultra Thick Metal Text drawing Layer

LAYER MAP  61  TEXTTYPE==250  20000
LAYER M1TXTi  20000  // Metal-1 Text Layer

LAYER MAP  62  TEXTTYPE==250  20010
LAYER M2TXTi  20010  // Metal-2 Text Layer

LAYER MAP  63  TEXTTYPE==250  20020
LAYER M3TXTi  20020  // Metal-3 Text Layer

LAYER MAP  64  TEXTTYPE==250  20030
LAYER M4TXTi  20030  // Metal-4 Text Layer

LAYER MAP  65  TEXTTYPE==250  20040
LAYER M5TXTi  20040  // Metal-5 Text Layer

LAYER MAP  66  TEXTTYPE==250  20050
LAYER M6TXTi  20050  // Metal-6 Text Layer

LAYER MAP  67  TEXTTYPE==250  20060
LAYER M7TXTi  20060  // Metal-7 Text Layer

LAYER MAP  68  TEXTTYPE==250  20070
LAYER M8TXTi  20070  // Metal-8 Text Layer

//;LAYER MAP  69  TEXTTYPE==250  20080
//;LAYER M9TXTi  20080  // Metal-9 Text Layer
M9TXTi = 172 NOT BULK

LAYER MAP  141  TEXTTYPE==250  20090
LAYER B1TXTi  20090  // 2xmetal 1 text Layer, label text

LAYER MAP  142  TEXTTYPE==250  20100
LAYER B2TXTi  20100  // 2xmetal 2 text Layer, label text

//;LAYER MAP  144  TEXTTYPE==250  20110
//;LAYER E1TXTi  20110  // E1 text layer
E1TXTi = 173 NOT BULK

//;LAYER MAP  145  TEXTTYPE==250  20120
//;LAYER E2TXTi  20120  // E2 text layer
E2TXTi = 174 NOT BULK

LAYER MAP  120  TEXTTYPE==3  20130
LAYER TM1TXTi  20130  // Top metal 1 Text Layer，label text

LAYER MAP  122  TEXTTYPE==3  20140
LAYER TM2TXTi  20140  // Top metal 2 Text Layer，label text

LAYER MAP  150  TEXTTYPE==250  20160
LAYER UTMTXTi  20160  // Ultra Thick Metal Text Layer

LAYER MAP  61  DATATYPE 251  20170
LAYER M1PINi  20170  // Metal-1 pin layer

LAYER MAP  62  DATATYPE 251  20180
LAYER M2PINi  20180  // Metal-2 pin layer

LAYER MAP  63  DATATYPE 251  20190
LAYER M3PINi  20190  // Metal-3 pin layer

LAYER MAP  64  DATATYPE 251  20200
LAYER M4PINi  20200  // Metal-4 pin layer

LAYER MAP  65  DATATYPE 251  20210
LAYER M5PINi  20210  // Metal-5 pin layer

LAYER MAP  66  DATATYPE 251  20220
LAYER M6PINi  20220  // Metal-6 pin layer

LAYER MAP  67  DATATYPE 251  20230
LAYER M7PINi  20230  // Metal-7 pin layer

LAYER MAP  68  DATATYPE 251  20240
LAYER M8PINi  20240  // Metal-8 pin layer

//;LAYER MAP  69  DATATYPE 251  20250
//;LAYER M9PINi  20250  // Metal-9 pin layer
M9PINi = 128 NOT BULK

LAYER MAP  141  DATATYPE 251  20260
LAYER B1PINi  20260  // B1 pin layer

LAYER MAP  142  DATATYPE 251  20270
LAYER B2PINi  20270  // B2 pin layer

//;LAYER MAP  144  DATATYPE 251  20280
//;LAYER E1PINi  20280  // E1 pin layer
E1PINi = 129 NOT BULK

//;LAYER MAP  145  DATATYPE 251  20290
//;LAYER E2PINi  20290  // E2 pin layer
E2PINi = 130 NOT BULK

LAYER MAP  120  DATATYPE 251  20300
LAYER TM1PINi  20300  // TM-1 pin layer

LAYER MAP  122  DATATYPE 251  20310
LAYER TM2PINi  20310  // TM-2 pin layer

LAYER MAP  150  DATATYPE 251  20330
LAYER UTMPINi  20330  // UTM pin layer

LAYER MAP  61  DATATYPE 254  20340
LAYER M1LABELi  20340  // Metal-1 label layer

LAYER MAP  62  DATATYPE 254  20350
LAYER M2LABELi  20350  // Metal-2 label layer

LAYER MAP  63  DATATYPE 254  20360
LAYER M3LABELi  20360  // Metal-3 label layer

LAYER MAP  64  DATATYPE 254  20370
LAYER M4LABELi  20370  // Metal-4 label layer

LAYER MAP  65  DATATYPE 254  20380
LAYER M5LABELi  20380  // Metal-5 label layer

LAYER MAP  66  DATATYPE 254  20390
LAYER M6LABELi  20390  // Metal-6 label layer

LAYER MAP  67  DATATYPE 254  20400
LAYER M7LABELi  20400  // Metal-7 label layer

LAYER MAP  68  DATATYPE 254  20410
LAYER M8LABELi  20410  // Metal-8 label layer

//;LAYER MAP  69  DATATYPE 254  20420
//;LAYER M9LABELi  20420  // Metal-9 label layer
M9LABELi = 175 NOT BULK

LAYER MAP  141  DATATYPE 254  20430
LAYER B1LABELi  20430  // B1 label layer

LAYER MAP  142  DATATYPE 254  20440
LAYER B2LABELi  20440  // B2 label layer

//;LAYER MAP  144  DATATYPE 254  20450
//;LAYER E1LABELi  20450  // E1 label layer
E1LABELi = 176 NOT BULK

//;LAYER MAP  145  DATATYPE 254  20460
//;LAYER E2LABELi  20460  // E2 label layer
E2LABELi = 177 NOT BULK

LAYER MAP  120  DATATYPE 254  20470
LAYER TM1LABELi  20470  // TM-1 label layer

LAYER MAP  122  DATATYPE 254  20480
LAYER TM2LABELi  20480  // TM-2 label layer

LAYER MAP  150  DATATYPE 254  20500
LAYER UTMLABELi  20500  // UTM label layer

LAYER MAP  159  DATATYPE 156  20520
LAYER HVT_N  20520  // Marking layer for N-type high-Vt devices

LAYER MAP  159  DATATYPE 166  20530
LAYER HVT_P  20530  // Marking layer for P-type high-Vt devices

LAYER MAP  131  DATATYPE  175  20567  // Marking layer for Power (Vdd) PAD for DRC use
LAYER VDDMK1  20567

LAYER MAP  131  DATATYPE  176  20568  // Marking layer for Power (Vss) PAD for DRC use
LAYER VSSMK1  20568

LAYER MAP  131  DATATYPE  177  20569  // dummy layer for designer to waive LU.1~LU.3 violation
LAYER LUWMK1  20569

LAYER MAP  131  DATATYPE  178  20570
LAYER RES2H  20570  // DRC marking layer to identify resistor with resistance larger than 200ohm

LAYER MAP  131  DATATYPE  179  20571
LAYER RESH  20571  // DRC marking layer to identify resistor with resistance less than 200ohm

LAYER MAP  139  DATATYPE  0  24000
LAYER DCTY  24000

LAYER MAP  239  DATATYPE  1  24001
LAYER EXDFM  24001  // DFM erorrs waive

LAYER MAP  239  DATATYPE  2  24002
LAYER EXLFD  24002  // LFD erorrs waive

LAYER MAP  212  DATATYPE  1  24003
LAYER INDR  24003  // LVS mark layer for inductor radius calculation

LAYER MAP  63  DATATYPE  63  24004
LAYER VSIA  24004  // VSIA tagging layer(Text Only)

LAYER MAP  88  DATATYPE  0  24005
LAYER MAP  88  TEXTTYPE  0  24005
LAYER BTXT  24005  // Text for Block

LAYER MAP  89  DATATYPE  0  24006
LAYER MAP  89  TEXTTYPE  0  24006
LAYER CTXT  24006  // Text for Cell

LAYER MAP  163  DATATYPE  0  24007
LAYER MAP  163  TEXTTYPE  0  24007
LAYER DIFTXT  24007  // Diffusion Pin Text Layer

LAYER MAP  164  DATATYPE  0  24008
LAYER MAP  164  TEXTTYPE  0  24008
LAYER POLYTXT  24008  // Poly Pin Text Layer

LAYER MAP  161  DATATYPE  0  24009
LAYER MAP  161  TEXTTYPE  0  24009
LAYER SUBTXT  24009  // Substrate Pin Text Layer

LAYER MAP  87  DATATYPE  0  24010
LAYER MAP  87  TEXTTYPE  0  24010
LAYER TTXT  24010  // Text for Top Structure

LAYER MAP  162  DATATYPE  0  24011
LAYER MAP  162  TEXTTYPE  0  24011
LAYER WELTXT  24011  // Wells Pin Text Layer

LAYER MAP  120  DATATYPE 200  21600
LAYER TM1_0Vi  21600  // DRC and LVS marking layer for 0V TM1

LAYER MAP  120  DATATYPE 201  21601
LAYER TM1_0d1V  21601  // DRC and LVS marking layer for 0.1V TM1

LAYER MAP  120  DATATYPE 202  21602
LAYER TM1_0d2V  21602  // DRC and LVS marking layer for 0.2V TM1

LAYER MAP  120  DATATYPE 203  21603
LAYER TM1_0d3V  21603  // DRC and LVS marking layer for 0.3V TM1

LAYER MAP  120  DATATYPE 204  21604
LAYER TM1_0d4V  21604  // DRC and LVS marking layer for 0.4V TM1

LAYER MAP  120  DATATYPE 205  21605
LAYER TM1_0d5V  21605  // DRC and LVS marking layer for 0.5V TM1

LAYER MAP  120  DATATYPE 206  21606
LAYER TM1_0d6V  21606  // DRC and LVS marking layer for 0.6V TM1

LAYER MAP  120  DATATYPE 207  21607
LAYER TM1_0d7V  21607  // DRC and LVS marking layer for 0.7V TM1

LAYER MAP  120  DATATYPE 208  21608
LAYER TM1_0d8V  21608  // DRC and LVS marking layer for 0.8V TM1

LAYER MAP  120  DATATYPE 209  21609
LAYER TM1_0d9V  21609  // DRC and LVS marking layer for 0.9V TM1

LAYER MAP  120  DATATYPE 210  21610
LAYER TM1_1d0V  21610  // DRC and LVS marking layer for 1.0V TM1

LAYER MAP  120  DATATYPE 211  21611
LAYER TM1_1d1V  21611  // DRC and LVS marking layer for 1.1V TM1

LAYER MAP  120  DATATYPE 213  21613
LAYER TM1_1d3V  21613  // DRC and LVS marking layer for 1.3V TM1

LAYER MAP  120  DATATYPE 214  21614
LAYER TM1_1d4V  21614  // DRC and LVS marking layer for 1.4V TM1

LAYER MAP  120  DATATYPE 216  21615
LAYER TM1_1d6V  21615  // DRC and LVS marking layer for 1.6V TM1

LAYER MAP  120  DATATYPE 217  21616
LAYER TM1_1d7V  21616  // DRC and LVS marking layer for 1.7V TM1

LAYER MAP  120  DATATYPE 212  22059
LAYER TM1V12i  22059  // DRC and LVS marking layer for 1.2V TM1

LAYER MAP  120  DATATYPE 215  22060
LAYER TM1V15i  22060  // DRC and LVS marking layer for 1.5V TM1

LAYER MAP  120  DATATYPE 218  22061
LAYER TM1V18i  22061  // DRC and LVS marking layer for 1.8V TM1

LAYER MAP  120  DATATYPE 225  22062
LAYER TM1V25i  22062  // DRC and LVS marking layer for 2.5V TM1

LAYER MAP  120  DATATYPE 226  22063
LAYER TM1V33i  22063  // DRC and LVS marking layer for 3.3V TM1

LAYER MAP  120  DATATYPE 227  22065
LAYER TM1V50i  22065  // DRC and LVS marking layer for 5.0V TM1

LAYER MAP  120  DATATYPE 228  22066
LAYER TM1V70i  22066  // DRC and LVS marking layer for 7.0V TM1

LAYER MAP  122  DATATYPE 200  22200
LAYER TM2_0Vi  22200  // DRC and LVS marking layer for 0V TM2

LAYER MAP  122  DATATYPE 201  22201
LAYER TM2_0d1V  22201  // DRC and LVS marking layer for 0.1V TM2

LAYER MAP  122  DATATYPE 202  22202
LAYER TM2_0d2V  22202  // DRC and LVS marking layer for 0.2V TM2

LAYER MAP  122  DATATYPE 203  22203
LAYER TM2_0d3V  22203  // DRC and LVS marking layer for 0.3V TM2

LAYER MAP  122  DATATYPE 204  22204
LAYER TM2_0d4V  22204  // DRC and LVS marking layer for 0.4V TM2

LAYER MAP  122  DATATYPE 205  22205
LAYER TM2_0d5V  22205  // DRC and LVS marking layer for 0.5V TM2

LAYER MAP  122  DATATYPE 206  22206
LAYER TM2_0d6V  22206  // DRC and LVS marking layer for 0.6V TM2

LAYER MAP  122  DATATYPE 207  22207
LAYER TM2_0d7V  22207  // DRC and LVS marking layer for 0.7V TM2

LAYER MAP  122  DATATYPE 208  22208
LAYER TM2_0d8V  22208  // DRC and LVS marking layer for 0.8V TM2

LAYER MAP  122  DATATYPE 209  22209
LAYER TM2_0d9V  22209  // DRC and LVS marking layer for 0.9V TM2

LAYER MAP  122  DATATYPE 210  22210
LAYER TM2_1d0V  22210  // DRC and LVS marking layer for 1.0V TM2

LAYER MAP  122  DATATYPE 211  22211
LAYER TM2_1d1V  22211  // DRC and LVS marking layer for 1.1V TM2

LAYER MAP  122  DATATYPE 213  22213
LAYER TM2_1d3V  22213  // DRC and LVS marking layer for 1.3V TM2

LAYER MAP  122  DATATYPE 214  22214
LAYER TM2_1d4V  22214  // DRC and LVS marking layer for 1.4V TM2

LAYER MAP  122  DATATYPE 216  22215
LAYER TM2_1d6V  22215  // DRC and LVS marking layer for 1.6V TM2

LAYER MAP  122  DATATYPE 217  22216
LAYER TM2_1d7V  22216  // DRC and LVS marking layer for 1.7V TM2

LAYER MAP  122  DATATYPE 212  22159
LAYER TM2V12i  22159  // DRC and LVS marking layer for 1.2V TM2

LAYER MAP  122  DATATYPE 215  22160
LAYER TM2V15i  22160  // DRC and LVS marking layer for 1.5V TM2

LAYER MAP  122  DATATYPE 218  22161
LAYER TM2V18i  22161  // DRC and LVS marking layer for 1.8V TM2

LAYER MAP  122  DATATYPE 225  22162
LAYER TM2V25i  22162  // DRC and LVS marking layer for 2.5V TM2

LAYER MAP  122  DATATYPE 226  22163
LAYER TM2V33i  22163  // DRC and LVS marking layer for 3.3V TM2

LAYER MAP  122  DATATYPE 227  22165
LAYER TM2V50i  22165  // DRC and LVS marking layer for 5.0V TM2

LAYER MAP  122  DATATYPE 228  22166
LAYER TM2V70i  22166  // DRC and LVS marking layer for 7.0V TM2

//;LAYER MAP  140  DATATYPE 200  22300
//;LAYER TM3_0Vi  22300  // DRC and LVS marking layer for 0V TM3
TM3_0Vi = 180 NOT BULK

//;LAYER MAP  140  DATATYPE 201  22301
//;LAYER TM3_0d1V  22301  // DRC and LVS marking layer for 0.1V TM3
TM3_0d1V = 181 NOT BULK

//;LAYER MAP  140  DATATYPE 202  22302
//;LAYER TM3_0d2V  22302  // DRC and LVS marking layer for 0.2V TM3
TM3_0d2V = 182 NOT BULK

//;LAYER MAP  140  DATATYPE 203  22303
//;LAYER TM3_0d3V  22303  // DRC and LVS marking layer for 0.3V TM3
TM3_0d3V = 183 NOT BULK

//;LAYER MAP  140  DATATYPE 204  22304
//;LAYER TM3_0d4V  22304  // DRC and LVS marking layer for 0.4V TM3
TM3_0d4V = 184 NOT BULK

//;LAYER MAP  140  DATATYPE 205  22305
//;LAYER TM3_0d5V  22305  // DRC and LVS marking layer for 0.5V TM3
TM3_0d5V = 185 NOT BULK

//;LAYER MAP  140  DATATYPE 206  22306
//;LAYER TM3_0d6V  22306  // DRC and LVS marking layer for 0.6V TM3
TM3_0d6V = 186 NOT BULK

//;LAYER MAP  140  DATATYPE 207  22307
//;LAYER TM3_0d7V  22307  // DRC and LVS marking layer for 0.7V TM3
TM3_0d7V = 187 NOT BULK

//;LAYER MAP  140  DATATYPE 208  22308
//;LAYER TM3_0d8V  22308  // DRC and LVS marking layer for 0.8V TM3
TM3_0d8V = 188 NOT BULK

//;LAYER MAP  140  DATATYPE 209  22309
//;LAYER TM3_0d9V  22309  // DRC and LVS marking layer for 0.9V TM3
TM3_0d9V = 189 NOT BULK

//;LAYER MAP  140  DATATYPE 210  22310
//;LAYER TM3_1d0V  22310  // DRC and LVS marking layer for 1.0V TM3
TM3_1d0V = 190 NOT BULK

//;LAYER MAP  140  DATATYPE 211  22311
//;LAYER TM3_1d1V  22311  // DRC and LVS marking layer for 1.1V TM3
TM3_1d1V = 191 NOT BULK

//;LAYER MAP  140  DATATYPE 213  22313
//;LAYER TM3_1d3V  22313  // DRC and LVS marking layer for 1.3V TM3
TM3_1d3V = 192 NOT BULK

//;LAYER MAP  140  DATATYPE 214  22314
//;LAYER TM3_1d4V  22314  // DRC and LVS marking layer for 1.4V TM3
TM3_1d4V = 193 NOT BULK

//;LAYER MAP  140  DATATYPE 216  22315
//;LAYER TM3_1d6V  22315  // DRC and LVS marking layer for 1.6V TM3
TM3_1d6V = 194 NOT BULK

//;LAYER MAP  140  DATATYPE 217  22316
//;LAYER TM3_1d7V  22316  // DRC and LVS marking layer for 1.7V TM3
TM3_1d7V = 195 NOT BULK

//;LAYER MAP  140  DATATYPE 212  22259
//;LAYER TM3V12i  22259  // DRC and LVS marking layer for 1.2V TM3
TM3V12i = 196 NOT BULK

//;LAYER MAP  140  DATATYPE 215  22260
//;LAYER TM3V15i  22260  // DRC and LVS marking layer for 1.5V TM3
TM3V15i = 197 NOT BULK

//;LAYER MAP  140  DATATYPE 218  22261
//;LAYER TM3V18i  22261  // DRC and LVS marking layer for 1.8V TM3
TM3V18i = 198 NOT BULK

//;LAYER MAP  140  DATATYPE 225  22262
//;LAYER TM3V25i  22262  // DRC and LVS marking layer for 2.5V TM3
TM3V25i = 199 NOT BULK

//;LAYER MAP  140  DATATYPE 226  22263
//;LAYER TM3V33i  22263  // DRC and LVS marking layer for 3.3V TM3
TM3V33i = 200 NOT BULK

//;LAYER MAP  140  DATATYPE 227  22265
//;LAYER TM3V50i  22265  // DRC and LVS marking layer for 5.0V TM3
TM3V50i = 201 NOT BULK

//;LAYER MAP  140  DATATYPE 228  22266
//;LAYER TM3V70i  22266  // DRC and LVS marking layer for 7.0V TM3
TM3V70i = 202 NOT BULK

LAYER MAP  141  DATATYPE 200  22600
LAYER B1_0d0V  22600  // DRC and LVS marking layer for 0V B1

LAYER MAP  141  DATATYPE 201  22601
LAYER B1_0d1V  22601  // DRC and LVS marking layer for 0.1V B1

LAYER MAP  141  DATATYPE 202  22602
LAYER B1_0d2V  22602  // DRC and LVS marking layer for 0.2V B1

LAYER MAP  141  DATATYPE 203  22603
LAYER B1_0d3V  22603  // DRC and LVS marking layer for 0.3V B1

LAYER MAP  141  DATATYPE 204  22604
LAYER B1_0d4V  22604  // DRC and LVS marking layer for 0.4V B1

LAYER MAP  141  DATATYPE 205  22605
LAYER B1_0d5V  22605  // DRC and LVS marking layer for 0.5V B1

LAYER MAP  141  DATATYPE 206  22606
LAYER B1_0d6V  22606  // DRC and LVS marking layer for 0.6V B1

LAYER MAP  141  DATATYPE 207  22607
LAYER B1_0d7V  22607  // DRC and LVS marking layer for 0.7V B1

LAYER MAP  141  DATATYPE 208  22608
LAYER B1_0d8V  22608  // DRC and LVS marking layer for 0.8V B1

LAYER MAP  141  DATATYPE 209  22609
LAYER B1_0d9V  22609  // DRC and LVS marking layer for 0.9V B1

LAYER MAP  141  DATATYPE 210  22610
LAYER B1_1d0V  22610  // DRC and LVS marking layer for 1.0V B1

LAYER MAP  141  DATATYPE 211  22611
LAYER B1_1d1V  22611  // DRC and LVS marking layer for 1.1V B1

LAYER MAP  141  DATATYPE 213  22613
LAYER B1_1d3V  22613  // DRC and LVS marking layer for 1.3V B1

LAYER MAP  141  DATATYPE 214  22614
LAYER B1_1d4V  22614  // DRC and LVS marking layer for 1.4V B1

LAYER MAP  141  DATATYPE 216  22615
LAYER B1_1d6V  22615  // DRC and LVS marking layer for 1.6V B1

LAYER MAP  141  DATATYPE 217  22616
LAYER B1_1d7V  22616  // DRC and LVS marking layer for 1.7V B1

LAYER MAP  142  DATATYPE 200  22700
LAYER B2_0d0V  22700  // DRC and LVS marking layer for 0V B2

LAYER MAP  142  DATATYPE 201  22701
LAYER B2_0d1V  22701  // DRC and LVS marking layer for 0.1V B2

LAYER MAP  142  DATATYPE 202  22702
LAYER B2_0d2V  22702  // DRC and LVS marking layer for 0.2V B2

LAYER MAP  142  DATATYPE 203  22703
LAYER B2_0d3V  22703  // DRC and LVS marking layer for 0.3V B2

LAYER MAP  142  DATATYPE 204  22704
LAYER B2_0d4V  22704  // DRC and LVS marking layer for 0.4V B2

LAYER MAP  142  DATATYPE 205  22705
LAYER B2_0d5V  22705  // DRC and LVS marking layer for 0.5V B2

LAYER MAP  142  DATATYPE 206  22706
LAYER B2_0d6V  22706  // DRC and LVS marking layer for 0.6V B2

LAYER MAP  142  DATATYPE 207  22707
LAYER B2_0d7V  22707  // DRC and LVS marking layer for 0.7V B2

LAYER MAP  142  DATATYPE 208  22708
LAYER B2_0d8V  22708  // DRC and LVS marking layer for 0.8V B2

LAYER MAP  142  DATATYPE 209  22709
LAYER B2_0d9V  22709  // DRC and LVS marking layer for 0.9V B2

LAYER MAP  142  DATATYPE 210  22710
LAYER B2_1d0V  22710  // DRC and LVS marking layer for 1.0V B2

LAYER MAP  142  DATATYPE 211  22711
LAYER B2_1d1V  22711  // DRC and LVS marking layer for 1.1V B2

LAYER MAP  142  DATATYPE 213  22713
LAYER B2_1d3V  22713  // DRC and LVS marking layer for 1.3V B2

LAYER MAP  142  DATATYPE 214  22714
LAYER B2_1d4V  22714  // DRC and LVS marking layer for 1.4V B2

LAYER MAP  142  DATATYPE 216  22715
LAYER B2_1d6V  22715  // DRC and LVS marking layer for 1.6V B2

LAYER MAP  142  DATATYPE 217  22716
LAYER B2_1d7V  22716  // DRC and LVS marking layer for 1.7V B2

//;LAYER MAP  144  DATATYPE 200  22800
//;LAYER E1_0d0V  22800  // DRC and LVS marking layer for 0V E1
E1_0d0V = 203 NOT BULK

//;LAYER MAP  144  DATATYPE 201  22801
//;LAYER E1_0d1V  22801  // DRC and LVS marking layer for 0.1V E1
E1_0d1V = 204 NOT BULK

//;LAYER MAP  144  DATATYPE 202  22802
//;LAYER E1_0d2V  22802  // DRC and LVS marking layer for 0.2V E1
E1_0d2V = 205 NOT BULK

//;LAYER MAP  144  DATATYPE 203  22803
//;LAYER E1_0d3V  22803  // DRC and LVS marking layer for 0.3V E1
E1_0d3V = 206 NOT BULK

//;LAYER MAP  144  DATATYPE 204  22804
//;LAYER E1_0d4V  22804  // DRC and LVS marking layer for 0.4V E1
E1_0d4V = 207 NOT BULK

//;LAYER MAP  144  DATATYPE 205  22805
//;LAYER E1_0d5V  22805  // DRC and LVS marking layer for 0.5V E1
E1_0d5V = 208 NOT BULK

//;LAYER MAP  144  DATATYPE 206  22806
//;LAYER E1_0d6V  22806  // DRC and LVS marking layer for 0.6V E1
E1_0d6V = 209 NOT BULK

//;LAYER MAP  144  DATATYPE 207  22807
//;LAYER E1_0d7V  22807  // DRC and LVS marking layer for 0.7V E1
E1_0d7V = 210 NOT BULK

//;LAYER MAP  144  DATATYPE 208  22808
//;LAYER E1_0d8V  22808  // DRC and LVS marking layer for 0.8V E1
E1_0d8V = 211 NOT BULK

//;LAYER MAP  144  DATATYPE 209  22809
//;LAYER E1_0d9V  22809  // DRC and LVS marking layer for 0.9V E1
E1_0d9V = 212 NOT BULK

//;LAYER MAP  144  DATATYPE 210  22810
//;LAYER E1_1d0V  22810  // DRC and LVS marking layer for 1.0V E1
E1_1d0V = 213 NOT BULK

//;LAYER MAP  144  DATATYPE 211  22811
//;LAYER E1_1d1V  22811  // DRC and LVS marking layer for 1.1V E1
E1_1d1V = 214 NOT BULK

//;LAYER MAP  144  DATATYPE 213  22813
//;LAYER E1_1d3V  22813  // DRC and LVS marking layer for 1.3V E1
E1_1d3V = 215 NOT BULK

//;LAYER MAP  144  DATATYPE 214  22814
//;LAYER E1_1d4V  22814  // DRC and LVS marking layer for 1.4V E1
E1_1d4V = 216 NOT BULK

//;LAYER MAP  144  DATATYPE 216  22815
//;LAYER E1_1d6V  22815  // DRC and LVS marking layer for 1.6V E1
E1_1d6V = 217 NOT BULK

//;LAYER MAP  144  DATATYPE 217  22816
//;LAYER E1_1d7V  22816  // DRC and LVS marking layer for 1.7V E1
E1_1d7V = 218 NOT BULK

//;LAYER MAP  145  DATATYPE 200  22900
//;LAYER E2_0d0V  22900  // DRC and LVS marking layer for 0V E2
E2_0d0V = 219 NOT BULK

//;LAYER MAP  145  DATATYPE 201  22901
//;LAYER E2_0d1V  22901  // DRC and LVS marking layer for 0.1V E2
E2_0d1V = 220 NOT BULK

//;LAYER MAP  145  DATATYPE 202  22902
//;LAYER E2_0d2V  22902  // DRC and LVS marking layer for 0.2V E2
E2_0d2V = 221 NOT BULK

//;LAYER MAP  145  DATATYPE 203  22903
//;LAYER E2_0d3V  22903  // DRC and LVS marking layer for 0.3V E2
E2_0d3V = 222 NOT BULK

//;LAYER MAP  145  DATATYPE 204  22904
//;LAYER E2_0d4V  22904  // DRC and LVS marking layer for 0.4V E2
E2_0d4V = 223 NOT BULK

//;LAYER MAP  145  DATATYPE 205  22905
//;LAYER E2_0d5V  22905  // DRC and LVS marking layer for 0.5V E2
E2_0d5V = 224 NOT BULK

//;LAYER MAP  145  DATATYPE 206  22906
//;LAYER E2_0d6V  22906  // DRC and LVS marking layer for 0.6V E2
E2_0d6V = 225 NOT BULK

//;LAYER MAP  145  DATATYPE 207  22907
//;LAYER E2_0d7V  22907  // DRC and LVS marking layer for 0.7V E2
E2_0d7V = 226 NOT BULK

//;LAYER MAP  145  DATATYPE 208  22908
//;LAYER E2_0d8V  22908  // DRC and LVS marking layer for 0.8V E2
E2_0d8V = 227 NOT BULK

//;LAYER MAP  145  DATATYPE 209  22909
//;LAYER E2_0d9V  22909  // DRC and LVS marking layer for 0.9V E2
E2_0d9V = 228 NOT BULK

//;LAYER MAP  145  DATATYPE 210  22910
//;LAYER E2_1d0V  22910  // DRC and LVS marking layer for 1.0V E2
E2_1d0V = 229 NOT BULK

//;LAYER MAP  145  DATATYPE 211  22911
//;LAYER E2_1d1V  22911  // DRC and LVS marking layer for 1.1V E2
E2_1d1V = 230 NOT BULK

//;LAYER MAP  145  DATATYPE 213  22913
//;LAYER E2_1d3V  22913  // DRC and LVS marking layer for 1.3V E2
E2_1d3V = 231 NOT BULK

//;LAYER MAP  145  DATATYPE 214  22914
//;LAYER E2_1d4V  22914  // DRC and LVS marking layer for 1.4V E2
E2_1d4V = 232 NOT BULK

//;LAYER MAP  145  DATATYPE 216  22915
//;LAYER E2_1d6V  22915  // DRC and LVS marking layer for 1.6V E2
E2_1d6V = 233 NOT BULK

//;LAYER MAP  145  DATATYPE 217  22916
//;LAYER E2_1d7V  22916  // DRC and LVS marking layer for 1.7V E2
E2_1d7V = 234 NOT BULK

//;LAYER MAP  69  DATATYPE 200  28900
//;LAYER M9_0Vi  28900  // DRC and LVS marking layer for 0V M9
M9_0Vi = 235 NOT BULK

//;LAYER MAP  69  DATATYPE 201  28901
//;LAYER M9_0d1V  28901  // DRC and LVS marking layer for 0.1V M9
M9_0d1V = 236 NOT BULK

//;LAYER MAP  69  DATATYPE 202  28902
//;LAYER M9_0d2V  28902  // DRC and LVS marking layer for 0.2V M9
M9_0d2V = 237 NOT BULK

//;LAYER MAP  69  DATATYPE 203  28903
//;LAYER M9_0d3V  28903  // DRC and LVS marking layer for 0.3V M9
M9_0d3V = 238 NOT BULK

//;LAYER MAP  69  DATATYPE 204  28904
//;LAYER M9_0d4V  28904  // DRC and LVS marking layer for 0.4V M9
M9_0d4V = 239 NOT BULK

//;LAYER MAP  69  DATATYPE 205  28905
//;LAYER M9_0d5V  28905  // DRC and LVS marking layer for 0.5V M9
M9_0d5V = 240 NOT BULK

//;LAYER MAP  69  DATATYPE 206  28906
//;LAYER M9_0d6V  28906  // DRC and LVS marking layer for 0.6V M9
M9_0d6V = 241 NOT BULK

//;LAYER MAP  69  DATATYPE 207  28907
//;LAYER M9_0d7V  28907  // DRC and LVS marking layer for 0.7V M9
M9_0d7V = 242 NOT BULK

//;LAYER MAP  69  DATATYPE 208  28908
//;LAYER M9_0d8V  28908  // DRC and LVS marking layer for 0.8V M9
M9_0d8V = 243 NOT BULK

//;LAYER MAP  69  DATATYPE 209  28909
//;LAYER M9_0d9V  28909  // DRC and LVS marking layer for 0.9V M9
M9_0d9V = 244 NOT BULK

//;LAYER MAP  69  DATATYPE 210  28910
//;LAYER M9_1d0V  28910  // DRC and LVS marking layer for 1.0V M9
M9_1d0V = 245 NOT BULK

//;LAYER MAP  69  DATATYPE 211  28911
//;LAYER M9_1d1V  28911  // DRC and LVS marking layer for 1.1V M9
M9_1d1V = 246 NOT BULK

//;LAYER MAP  69  DATATYPE 213  28913
//;LAYER M9_1d3V  28913  // DRC and LVS marking layer for 1.3V M9
M9_1d3V = 247 NOT BULK

//;LAYER MAP  69  DATATYPE 214  28914
//;LAYER M9_1d4V  28914  // DRC and LVS marking layer for 1.4V M9
M9_1d4V = 248 NOT BULK

//;LAYER MAP  69  DATATYPE 216  28915
//;LAYER M9_1d6V  28915  // DRC and LVS marking layer for 1.6V M9
M9_1d6V = 249 NOT BULK

//;LAYER MAP  69  DATATYPE 217  28916
//;LAYER M9_1d7V  28916  // DRC and LVS marking layer for 1.7V M9
M9_1d7V = 250 NOT BULK

LAYER MAP  61  DATATYPE 228  20580
LAYER M1V70i  20580  // DRC and LVS marking layer for 7V M1

LAYER MAP  62  DATATYPE 228  20581
LAYER M2V70i  20581

LAYER MAP  63  DATATYPE 228  20582
LAYER M3V70i  20582

LAYER MAP  64  DATATYPE 228  20583
LAYER M4V70i  20583

LAYER MAP  65  DATATYPE 228  20584
LAYER M5V70i  20584

LAYER MAP  66  DATATYPE 228  20585
LAYER M6V70i  20585

LAYER MAP  67  DATATYPE 228  20586
LAYER M7V70i  20586

LAYER MAP  68  DATATYPE 228  20587
LAYER M8V70i  20587

//;LAYER MAP  69  DATATYPE 228  20588
//;LAYER M9V70i  20588
M9V70i = 251 NOT BULK

LAYER MAP  141  DATATYPE 228  20589
LAYER B1V70i  20589  // DRC and LVS marking layer for 7V B1

LAYER MAP  142  DATATYPE 228  20590
LAYER B2V70i  20590  // DRC and LVS marking layer for 7V B2

//;LAYER MAP  144  DATATYPE 228  20591
//;LAYER E1V70i  20591  // DRC and LVS marking layer for 7V E1
E1V70i = 252 NOT BULK

//;LAYER MAP  145  DATATYPE 228  20592
//;LAYER E2V70i  20592  // DRC and LVS marking layer for 7V E2
E2V70i = 253 NOT BULK

LAYER MAP  61  DATATYPE 234  20600
LAYER M1_SYNC  20600  // DRC and LVS marking layer for sync M1

LAYER MAP  62  DATATYPE 234  20601
LAYER M2_SYNC  20601

LAYER MAP  63  DATATYPE 234  20602
LAYER M3_SYNC  20602

LAYER MAP  64  DATATYPE 234  20603
LAYER M4_SYNC  20603

LAYER MAP  65  DATATYPE 234  20604
LAYER M5_SYNC  20604

LAYER MAP  66  DATATYPE 234  20605
LAYER M6_SYNC  20605

LAYER MAP  67  DATATYPE 234  20606
LAYER M7_SYNC  20606

LAYER MAP  68  DATATYPE 234  20607
LAYER M8_SYNC  20607

//;LAYER MAP  69  DATATYPE 234  20608
//;LAYER M9_SYNC  20608
M9_SYNC = 254 NOT BULK

LAYER MAP  141  DATATYPE 234  20609
LAYER B1_SYNC  20609

LAYER MAP  142  DATATYPE 234  20610
LAYER B2_SYNC  20610

//;LAYER MAP  144  DATATYPE 234  20611
//;LAYER E1_SYNC  20611
E1_SYNC = 255 NOT BULK

//;LAYER MAP  145  DATATYPE 234  20612
//;LAYER E2_SYNC  20612
E2_SYNC = 256 NOT BULK

LAYER MAP  120  DATATYPE 234  20613
LAYER TM1_SYNC  20613

LAYER MAP  122  DATATYPE 234  20614
LAYER TM2_SYNC  20614

//;LAYER MAP  140  DATATYPE 234  20615
//;LAYER TM3_SYNC  20615
TM3_SYNC = 257 NOT BULK

LAYER MAP  83  DATATYPE 234  20616
LAYER ALPA_SYNC  20616

//;LAYER MAP  69  TEXTTYPE 231  20708
//;LAYER M9_V_Lo  20708
M9_V_Lo = 258 NOT BULK

LAYER MAP  141  TEXTTYPE 231  20709
LAYER B1_V_Lo  20709

LAYER MAP  142  TEXTTYPE 231  20710
LAYER B2_V_Lo  20710

//;LAYER MAP  144  TEXTTYPE 231  20711
//;LAYER E1_V_Lo  20711
E1_V_Lo = 259 NOT BULK

//;LAYER MAP  145  TEXTTYPE 231  20712
//;LAYER E2_V_Lo  20712
E2_V_Lo = 260 NOT BULK

LAYER MAP  120  TEXTTYPE 231  20713
LAYER TM1_V_Lo  20713

LAYER MAP  122  TEXTTYPE 231  20714
LAYER TM2_V_Lo  20714

LAYER MAP  14000  TEXTTYPE 231  20720
LAYER UTM_V_Lo  20720

LAYER MAP  83  TEXTTYPE 231  20715
LAYER ALPA_V_Lo  20715

LAYER MAP  10  TEXTTYPE 231  20716
LAYER AA_V_Lo  20716

LAYER MAP  30  TEXTTYPE 231  20717
LAYER GT_V_Lo  20717

LAYER MAP  208  TEXTTYPE 231  20718
LAYER M0G_V_Lo  20718

LAYER MAP  59  TEXTTYPE 231  20719
LAYER M0_V_Lo  20719

//;LAYER MAP  69  TEXTTYPE 230  20808
//;LAYER M9_V_Hi  20808
M9_V_Hi = 102 NOT BULK

LAYER MAP  141  TEXTTYPE 230  20809
LAYER B1_V_Hi  20809

LAYER MAP  142  TEXTTYPE 230  20810
LAYER B2_V_Hi  20810

//;LAYER MAP  144  TEXTTYPE 230  20811
//;LAYER E1_V_Hi  20811
E1_V_Hi = 101 NOT BULK

//;LAYER MAP  145  TEXTTYPE 230  20812
//;LAYER E2_V_Hi  20812
E2_V_Hi = 100 NOT BULK

LAYER MAP  120  TEXTTYPE 230  20813
LAYER TM1_V_Hi  20813

LAYER MAP  122  TEXTTYPE 230  20814
LAYER TM2_V_Hi  20814

LAYER MAP  14000  TEXTTYPE 230  20815
LAYER UTM_V_Hi  20815

LAYER MAP  83  TEXTTYPE 230  20816
LAYER ALPA_V_Hi  20816

LAYER MAP  10  TEXTTYPE 230  20817
LAYER AA_V_Hi  20817

LAYER MAP  30  TEXTTYPE 230  20818
LAYER GT_V_Hi  20818

LAYER MAP  208  TEXTTYPE 230  20819
LAYER M0G_V_Hi  20819

LAYER MAP  59  TEXTTYPE 230  20820
LAYER M0_V_Hi  20820

LAYER MAP  61  TEXTTYPE 233  20900
LAYER M1_V_Lo_TOP  20900  // M1 low voltage top text layer

LAYER MAP  62  TEXTTYPE 233  20901
LAYER M2_V_Lo_TOP  20901

LAYER MAP  63  TEXTTYPE 233  20902
LAYER M3_V_Lo_TOP  20902

LAYER MAP  64  TEXTTYPE 233  20903
LAYER M4_V_Lo_TOP  20903

LAYER MAP  65  TEXTTYPE 233  20904
LAYER M5_V_Lo_TOP  20904

LAYER MAP  66  TEXTTYPE 233  20905
LAYER M6_V_Lo_TOP  20905

LAYER MAP  67  TEXTTYPE 233  20906
LAYER M7_V_Lo_TOP  20906

LAYER MAP  68  TEXTTYPE 233  20907
LAYER M8_V_Lo_TOP  20907

//;LAYER MAP  69  TEXTTYPE 233  20908
//;LAYER M9_V_Lo_TOP  20908
M9_V_Lo_TOP = 98 NOT BULK

LAYER MAP  141  TEXTTYPE 233  20909
LAYER B1_V_Lo_TOP  20909

LAYER MAP  142  TEXTTYPE 233  20910
LAYER B2_V_Lo_TOP  20910

//;LAYER MAP  144  TEXTTYPE 233  20911
//;LAYER E1_V_Lo_TOP  20911
E1_V_Lo_TOP = 97 NOT BULK

//;LAYER MAP  145  TEXTTYPE 233  20912
//;LAYER E2_V_Lo_TOP  20912
E2_V_Lo_TOP = 96 NOT BULK

LAYER MAP  120  TEXTTYPE 233  20913
LAYER TM1_V_Lo_TOP  20913

LAYER MAP  122  TEXTTYPE 233  20914
LAYER TM2_V_Lo_TOP  20914

LAYER MAP  14000  TEXTTYPE 233  20915
LAYER UTM_V_Lo_TOP  20915  //; empty layer for syntax

LAYER MAP  83  TEXTTYPE 233  20916
LAYER ALPA_V_Lo_TOP  20916

LAYER MAP  61  TEXTTYPE 232  21000
LAYER M1_V_Hi_TOP  21000  // M1 high voltage top text layer

LAYER MAP  62  TEXTTYPE 232  21001
LAYER M2_V_Hi_TOP  21001

LAYER MAP  63  TEXTTYPE 232  21002
LAYER M3_V_Hi_TOP  21002

LAYER MAP  64  TEXTTYPE 232  21003
LAYER M4_V_Hi_TOP  21003

LAYER MAP  65  TEXTTYPE 232  21004
LAYER M5_V_Hi_TOP  21004

LAYER MAP  66  TEXTTYPE 232  21005
LAYER M6_V_Hi_TOP  21005

LAYER MAP  67  TEXTTYPE 232  21006
LAYER M7_V_Hi_TOP  21006

LAYER MAP  68  TEXTTYPE 232  21007
LAYER M8_V_Hi_TOP  21007

//;LAYER MAP  69  TEXTTYPE 232  21008
//;LAYER M9_V_Hi_TOP  21008
M9_V_Hi_TOP = 261 NOT BULK

LAYER MAP  141  TEXTTYPE 232  21009
LAYER B1_V_Hi_TOP  21009

LAYER MAP  142  TEXTTYPE 232  21010
LAYER B2_V_Hi_TOP  21010

//;LAYER MAP  144  TEXTTYPE 232  21011
//;LAYER E1_V_Hi_TOP  21011
E1_V_Hi_TOP = 262 NOT BULK

//;LAYER MAP  145  TEXTTYPE 232  21012
//;LAYER E2_V_Hi_TOP  21012
E2_V_Hi_TOP = 263 NOT BULK

LAYER MAP  120  TEXTTYPE 232  21013
LAYER TM1_V_Hi_TOP  21013

LAYER MAP  122  TEXTTYPE 232  21014
LAYER TM2_V_Hi_TOP  21014

LAYER MAP  14000  TEXTTYPE 232  21015
LAYER UTM_V_Hi_TOP  21015

LAYER MAP  83  TEXTTYPE 232  21016
LAYER ALPA_V_Hi_TOP  21016

//;LAYER MAP  2900  DATATYPE 500  21106
//;LAYER UD  21106  // empty layer
UD = 264 NOT BULK

//;LAYER MAP  2900  DATATYPE 600  21107
//;LAYER UDV  21107  // empty layer
UDV = 265 NOT BULK

//;LAYER MAP  2900  DATATYPE 700  21108
//;LAYER UDDG  21108  // empty layer
UDDG = 266 NOT BULK

//;LAYER MAP  29  DATATYPE 2  13470
//;LAYER DGOD  13470  // 1.8V OD 2.5V mark layer
DGOD = 267 NOT BULK

//;LAYER MAP  29  DATATYPE 4  10130
//;LAYER DGOD2  10130  // empty layer
DGOD2 = 268 NOT BULK

//;virtual 4.2V inner metal net voltage maker for delta voltage DRC check
//;LAYER MAP  10001  DATATYPE 13  20551
//;LAYER M1V42ii  20551  // Empty layer
M1V42ii = 269 NOT BULK

//;LAYER MAP  10002  DATATYPE 13  20552
//;LAYER M2V42ii  20552  // Empty layer
M2V42ii = 270 NOT BULK

//;LAYER MAP  10003  DATATYPE 13  20553
//;LAYER M3V42ii  20553  // Empty layer
M3V42ii = 271 NOT BULK

//;LAYER MAP  10004  DATATYPE 13  20554
//;LAYER M4V42ii  20554  // Empty layer
M4V42ii = 272 NOT BULK

//;LAYER MAP  10005  DATATYPE 13  20555
//;LAYER M5V42ii  20555  // Empty layer
M5V42ii = 273 NOT BULK

//;LAYER MAP  10006  DATATYPE 13  20556
//;LAYER M6V42ii  20556  // Empty layer
M6V42ii = 274 NOT BULK

//;LAYER MAP  10007  DATATYPE 13  20557
//;LAYER M7V42ii  20557  // Empty layer
M7V42ii = 275 NOT BULK

//;LAYER MAP  10008  DATATYPE 13  20558
//;LAYER M8V42ii  20558  // Empty layer
M8V42ii = 276 NOT BULK

//;LAYER MAP  12000  DATATYPE 13  22064
//;LAYER TM1V42ii  22064  // Empty layer
TM1V42ii = 277 NOT BULK

//;LAYER MAP  12222  DATATYPE 13  22164
//;LAYER TM2V42ii  22164  // Empty layer
TM2V42ii = 278 NOT BULK

//;LAYER MAP  10029  DATATYPE 13  22264
//;LAYER TM3V42ii  22264  // Empty layer
TM3V42ii = 279 NOT BULK

//;virtual for DRC check
//;LAYER MAP  17900  DATATYPE 110  62730
//;LAYER M5CA  62730  // Marking layer for M5 color A (not defined in DRM)
M5CA = 280 NOT BULK

//;LAYER MAP  17900  DATATYPE 120  62740
//;LAYER M5CB  62740  // Marking layer for M5 color B (not defined in DRM)
M5CB = 281 NOT BULK

//;LAYER MAP  17900  DATATYPE 0  62750
//;LAYER M5DP  62750  // Metal-5 Double Patterning 2nd Mask (not defined in DRM)
M5DP = 282 NOT BULK

//;LAYER MAP  17900  DATATYPE 1  62760
//;LAYER M5DPDUM  62760  // M5DP Dummy Layer(For dummy via insertion) (not defined in DRM)
M5DPDUM = 283 NOT BULK

//;LAYER MAP  17900  DATATYPE 7  62770
//;LAYER M5DPDOP  62770  // M5DP dummy pattern layer is referenced in OPC engineering (not defined in DRM)
M5DPDOP = 284 NOT BULK

//;LAYER MAP  17900  DATATYPE 20  62620  // not defined in DR
//;LAYER M5DPMK  62620  // M5 same color marker layer
M5DPMK = 285 NOT BULK

LAYER MAP  131  DATATYPE 230  14781
LAYER ANMK0  14781  // Marking layer for analog normal level mismatching requirement

LAYER MAP  131  DATATYPE 172  14782
LAYER ANMK1  14782  // Marking layer for analog medium level mismatching requirement

LAYER MAP  131  DATATYPE 173  14783
LAYER ANMK2  14783  // Marking layer for analog high level mismatching requirement

LAYER MAP  89  DATATYPE 166  14785
LAYER ACMK1  14785

LAYER MAP  131 DATATYPE 164  14786
LAYER IOMK1  14786

LAYER MAP  131 DATATYPE 163  14787
LAYER LUAREA1  14787  // Marking layer for Area I/O latch up

LAYER MAP  119 DATATYPE 8  14788
LAYER DIRDMP  14788  // DRC marking layer for TiN resistor manual drawn dummy

LAYER MAP  127 DATATYPE 1  14789
LAYER PRBOUN  14789  // PR Boundary layer

LAYER MAP  11 DATATYPE 200  14790
LAYER DDBTBS_empty  14790  // DRC marking layer for double diffusion break(DDB) STDcell

LAYER MAP  11 DATATYPE 201  14791
LAYER SDBTBS_empty  14791  // DRC marking layer for single diffusion break(SDB) STDcell

LAYER MAP  131 DATATYPE 27  14793
LAYER AR_HDOP  14793  //

LAYER MAP  131 DATATYPE 37  14794
LAYER AR_VDOP  14794  //

LAYER MAP  245 DATATYPE 1  14795
LAYER V0DUM  14795  //

//;LAYER MAP  245 DATATYPE 78  14796
//;LAYER V0DUM_CA  14796  //

//;LAYER MAP  245 DATATYPE 79  14797
//;LAYER V0DUM_CB  14797  //

//;LAYER MAP  89 DATATYPE 198  14798
//;LAYER MXY_14SHK  14798  // Marking layer for M2 shrinkage

//;LAYER MAP  117 DATATYPE 0  14799
//;LAYER CCT  14799  // M0G Double Patterning 2nd mask layer

//;LAYER MAP  117 DATATYPE 1  14800
//;LAYER CCTDUM  14800  // M0GDP dummy pattern layer without OPC engineering

//;LAYER MAP  117 DATATYPE 7  14801
//;LAYER CCTDOP 14801  // M0GDP dummy pattern layer is referenced in OPC engineering

LAYER MAP  135 DATATYPE 6  14802
LAYER BV1DUB 14802  // 2x Via dummy Blockage

LAYER MAP  136 DATATYPE 6  14803
LAYER BV2DUB 14803  // Second 2x Via dummy Blockage

//;LAYER MAP  89 DATATYPE 199  14805
//;LAYER MXY_14SHK1  14805  // Marking layer for M3 shrinkage

LAYER MAP  159 DATATYPE 160  14806
LAYER LFN_N  14806  //

LAYER MAP  159 DATATYPE 170  14807
LAYER LFN_P  14807  //

LAYER MAP  91 DATATYPE 6  14808
LAYER OCCDFH  14808  //

LAYER MAP  91 DATATYPE 10  14809
LAYER OCCDB  14809  //

LAYER MAP  91 DATATYPE 21  15810
LAYER OCCDB1  15810  // Marker layer of BEOL 2xB1 OCCD cell

LAYER MAP  91 DATATYPE 22  14811
LAYER OCCDB2  14811  // Marker layer of BEOL 2xB2 OCCD cell

LAYER MAP  91 DATATYPE 31  14812
LAYER OCOVLAR  14812  // Mark layer for AR-to-PPAA OCOVL

LAYER MAP  91 DATATYPE 32  14813
LAYER OCOVLARH  14813  // Mark layer for ARH-to-PPAA OCOVL

LAYER MAP  91 DATATYPE 33  14814
LAYER OCOVLARV  14814  // Mark layer for ARV-to-PPAA OCOVL

LAYER MAP  91 DATATYPE 34  14815
LAYER OCOVLGT1  14815  // Mark layer for GT-to-PPAA OCOVL

LAYER MAP  91 DATATYPE 35  14816
LAYER OCOVLGT2  14816  // Mark layer for GT-to-AR OCOVL

LAYER MAP  91 DATATYPE 36  14817
LAYER OCOVLP2A  14817  // Mark layer for P2-to-PPAA OCOVL

LAYER MAP  91 DATATYPE 37  14818
LAYER OCOVLP2B  14818  // Mark layer for P2-to-GT OCOVL

LAYER MAP  91 DATATYPE 38  14819
LAYER OCOVLM0C  14819  // Mark layer for M0C-to-GT OCOVL

LAYER MAP  91 DATATYPE 39  14820
LAYER OCOVLM0  14820  // Mark layer for M0-to-GT OCOVL

LAYER MAP  91 DATATYPE 40  14821
LAYER OCOVLM0G1  14821  // Mark layer for M0G-to-GT OCOVL

LAYER MAP  91 DATATYPE 41  14822
LAYER OCOVLM0G2	 14822  // Mark layer for M0G-to-M0C OCOVL

LAYER MAP  91 DATATYPE 44  14825
LAYER OCOVLM1CA  14825  // Mark layer for M1-to-M0 OCOVL

LAYER MAP  91 DATATYPE 45  14826
LAYER OCOVLM1CB  14826  // Mark layer for M1CB-to-M1CA OCOVL

LAYER MAP  91 DATATYPE 46  14827
LAYER OCOVLM2CA  14827  // Mark layer for M2-to-M1 OCOVL

LAYER MAP  91 DATATYPE 47  14828
LAYER OCOVLM4  14828  // Mark layer for M4-to-M3 OCOVL

LAYER MAP  91 DATATYPE 48  14829
LAYER OCOVLV0  14829  // Mark layer for V0-to-M1 OCOVL

//;LAYER MAP  208 DATATYPE 32  14831
//;LAYER M0GCA  14831  //

//;LAYER MAP  208 DATATYPE 33  14832
//;LAYER M0GCB  14832  //

LAYER MAP  58 DATATYPE 11  22000
LAYER MIMDUM  22000  //

LAYER MAP  222 DATATYPE 11  22001
LAYER CTOPDUM  22001  //

LAYER MAP  80 DATATYPE 4  22002
LAYER WTPMK  22002  //

LAYER MAP  131 DATATYPE 202  22003
LAYER MFDMY  22003  //

LAYER MAP  211 DATATYPE 34  22004
LAYER MOMNW  22004  //

LAYER MAP  211 DATATYPE 35  22005
LAYER MOMPW  22005  //

LAYER MAP  211 DATATYPE 36  22006
LAYER MOMSHD1  22006  //

LAYER MAP  211 DATATYPE 37  22007
LAYER MOMSHD2  22007  //

LAYER MAP  211 DATATYPE 38  22008
LAYER MOMSHD3  22008  //

LAYER MAP  211 DATATYPE 39  22009
LAYER MOMSHD4  22009  //

LAYER MAP  211 DATATYPE 40  22010
LAYER MOMSHD5  22010  //

LAYER MAP  211 DATATYPE 41  22011
LAYER MOMSHD6  22011  //

LAYER MAP  211 DATATYPE 42  22012
LAYER MOMSHD7  22012  //

LAYER MAP  58 DATATYPE 6  22013
LAYER MIMDUB  22013  //

LAYER MAP  222 DATATYPE 6  22014
LAYER CTOPDUB  22014  //

LAYER MAP  60 DATATYPE 105  22015
LAYER TRCMK  22015  //

LAYER MAP  211 DATATYPE 53  22016
LAYER MOMM1  22016  //

LAYER MAP  211 DATATYPE 54  22017
LAYER MOMM2  22017  //

//; operation for virtual layer
M1V42i = M1V42ii NOT DRC:1
M2V42i = M2V42ii NOT DRC:1
M3V42i = M3V42ii NOT DRC:1
M4V42i = M4V42ii NOT DRC:1
M5V42i = M5V42ii NOT DRC:1
M6V42i = M6V42ii NOT DRC:1
M7V42i = M7V42ii NOT DRC:1
M8V42i = M8V42ii NOT DRC:1
TM1V42i = TM1V42ii NOT DRC:1
TM2V42i = TM2V42ii NOT DRC:1
TM3V42i = TM3V42ii NOT DRC:1

M1EMPTY9696 = 368 NOT BULK
M2EMPTY9696 = 367 NOT BULK
M3EMPTY9696 = 366 NOT BULK
M4EMPTY9696 = 365 NOT BULK
M5EMPTY9696 = 364 NOT BULK
M6EMPTY9696 = 363 NOT BULK
M7EMPTY9696 = 362 NOT BULK
M8EMPTY9696 = 361 NOT BULK
M9EMPTY9696 = 360 NOT BULK

//*************************************
//     METAL OPTION SETTING CONTROL
//*************************************
//;Vaild metal option setting control
//;Please don't modify below setting

// ============= start of ALPA thickness choice ===========

#DEFINE ALPA_thickness 28


#IFDEF ALPA_thickness 14.5
VARIABLE ALPA_thickness 14.5
#ENDIF
#IFDEF ALPA_thickness 28
VARIABLE ALPA_thickness 28
#ENDIF

// ============= end of ALPA thickness choice =============
// 8 0 40 0 40 0 40 40 50 55 50 50 50 55 NO NO NO NO NO NO NO NO NO 10 NO 1P8M_DV_3DM_Q1_3Q2_TMa
 
// ############################################
// metal stack configuration control
// ############################################
// ---------------------------------------------------------------------------------------------
// generate the layer list for all metal and via
// --------------metal-1~metal-9 selection------------------------------------------------------
 
M1 = COPY M1i
M1DOP = COPY M1DOPi
M1RES = COPY M1R
DUM_M1 = OR M1DUM M1DOP M1DPDUM M1DPDOP
M1_all = (M1 OR (M1DUM OR M1DOP)) OR (M1DP OR (M1DPDUM OR M1DPDOP))
M1V00 = COPY M1_0Vi
M1V01 = COPY M1_0d1V
M1V02 = COPY M1_0d2V
M1V03 = COPY M1_0d3V
M1V04 = COPY M1_0d4V
M1V05 = COPY M1_0d5V
M1V06 = COPY M1_0d6V
M1V07 = COPY M1_0d7V
M1V08 = COPY M1_0d8V
M1V09 = COPY M1_0d9V
M1V10 = COPY M1_1d0V
M1V11 = COPY M1_1d1V
M1V13 = COPY M1_1d3V
M1V14 = COPY M1_1d4V
M1V16 = COPY M1_1d6V
M1V17 = COPY M1_1d7V
M1V12 = COPY M1V12i
M1V15 = COPY M1V15i
M1V18 = COPY M1V18i
M1V25 = COPY M1V25i
M1V33 = COPY M1V33i
M1V42 = COPY M1V42i
M1V50 = COPY M1V50i
M1V70 = COPY M1V70i
M1V_H = COPY M1_V_Hi
M1V_L = COPY M1_V_Lo
M1V_H_TOP = COPY M1_V_Hi_TOP
M1V_L_TOP = COPY M1_V_Lo_TOP
M1V_SYNCH = COPY M1_SYNC
 
M2 = COPY M2i
M2DOP = COPY M2DOPi
M2RES = COPY M2R
DUM_M2 = OR M2DUM M2DOP M2DPDUM M2DPDOP
M2_all = (M2 OR (M2DUM OR M2DOP)) OR (M2DP OR (M2DPDUM OR M2DPDOP))
M2V00 = COPY M2_0Vi
M2V01 = COPY M2_0d1V
M2V02 = COPY M2_0d2V
M2V03 = COPY M2_0d3V
M2V04 = COPY M2_0d4V
M2V05 = COPY M2_0d5V
M2V06 = COPY M2_0d6V
M2V07 = COPY M2_0d7V
M2V08 = COPY M2_0d8V
M2V09 = COPY M2_0d9V
M2V10 = COPY M2_1d0V
M2V11 = COPY M2_1d1V
M2V13 = COPY M2_1d3V
M2V14 = COPY M2_1d4V
M2V16 = COPY M2_1d6V
M2V17 = COPY M2_1d7V
M2V12 = COPY M2V12i
M2V15 = COPY M2V15i
M2V18 = COPY M2V18i
M2V25 = COPY M2V25i
M2V33 = COPY M2V33i
M2V42 = COPY M2V42i
M2V50 = COPY M2V50i
M2V70 = COPY M2V70i
M2V_H = COPY M2_V_Hi
M2V_L = COPY M2_V_Lo
M2V_H_TOP = COPY M2_V_Hi_TOP
M2V_L_TOP = COPY M2_V_Lo_TOP
M2V_SYNCH = COPY M2_SYNC
 
M3 = COPY M3i
M3DOP = COPY M3DOPi
M3RES = COPY M3R
DUM_M3 = OR M3DUM M3DOP M3DPDUM M3DPDOP
M3_all = (M3 OR (M3DUM OR M3DOP)) OR (M3DP OR (M3DPDUM OR M3DPDOP))
M3V00 = COPY M3_0Vi
M3V01 = COPY M3_0d1V
M3V02 = COPY M3_0d2V
M3V03 = COPY M3_0d3V
M3V04 = COPY M3_0d4V
M3V05 = COPY M3_0d5V
M3V06 = COPY M3_0d6V
M3V07 = COPY M3_0d7V
M3V08 = COPY M3_0d8V
M3V09 = COPY M3_0d9V
M3V10 = COPY M3_1d0V
M3V11 = COPY M3_1d1V
M3V13 = COPY M3_1d3V
M3V14 = COPY M3_1d4V
M3V16 = COPY M3_1d6V
M3V17 = COPY M3_1d7V
M3V12 = COPY M3V12i
M3V15 = COPY M3V15i
M3V18 = COPY M3V18i
M3V25 = COPY M3V25i
M3V33 = COPY M3V33i
M3V42 = COPY M3V42i
M3V50 = COPY M3V50i
M3V70 = COPY M3V70i
M3V_H = COPY M3_V_Hi
M3V_L = COPY M3_V_Lo
M3V_H_TOP = COPY M3_V_Hi_TOP
M3V_L_TOP = COPY M3_V_Lo_TOP
M3V_SYNCH = COPY M3_SYNC
 
M4 = COPY M4_40
M4DOP = COPY M4DOPi
M4RES = COPY M4R
DUM_M4 = OR M4DUM M4DOP
M4_all = M4 OR (M4DUM OR M4DOP)
M4V00 = COPY M4_0Vi
M4V01 = COPY M4_0d1V
M4V02 = COPY M4_0d2V
M4V03 = COPY M4_0d3V
M4V04 = COPY M4_0d4V
M4V05 = COPY M4_0d5V
M4V06 = COPY M4_0d6V
M4V07 = COPY M4_0d7V
M4V08 = COPY M4_0d8V
M4V09 = COPY M4_0d9V
M4V10 = COPY M4_1d0V
M4V11 = COPY M4_1d1V
M4V13 = COPY M4_1d3V
M4V14 = COPY M4_1d4V
M4V16 = COPY M4_1d6V
M4V17 = COPY M4_1d7V
M4V12 = COPY M4V12i
M4V15 = COPY M4V15i
M4V18 = COPY M4V18i
M4V25 = COPY M4V25i
M4V33 = COPY M4V33i
M4V42 = COPY M4V42i
M4V50 = COPY M4V50i
M4V70 = COPY M4V70i
M4V_H = COPY M4_V_Hi
M4V_L = COPY M4_V_Lo
M4V_H_TOP = COPY M4_V_Hi_TOP
M4V_L_TOP = COPY M4_V_Lo_TOP
M4V_SYNCH = COPY M4_SYNC
 
M5 = COPY M5_55
M5DOP = COPY M5DOPi
M5RES = COPY M5R
DUM_M5 = OR M5DUM M5DOP
M5_all = M5 OR (M5DUM OR M5DOP)
M5V00 = COPY M5_0Vi
M5V01 = COPY M5_0d1V
M5V02 = COPY M5_0d2V
M5V03 = COPY M5_0d3V
M5V04 = COPY M5_0d4V
M5V05 = COPY M5_0d5V
M5V06 = COPY M5_0d6V
M5V07 = COPY M5_0d7V
M5V08 = COPY M5_0d8V
M5V09 = COPY M5_0d9V
M5V10 = COPY M5_1d0V
M5V11 = COPY M5_1d1V
M5V13 = COPY M5_1d3V
M5V14 = COPY M5_1d4V
M5V16 = COPY M5_1d6V
M5V17 = COPY M5_1d7V
M5V12 = COPY M5V12i
M5V15 = COPY M5V15i
M5V18 = COPY M5V18i
M5V25 = COPY M5V25i
M5V33 = COPY M5V33i
M5V42 = COPY M5V42i
M5V50 = COPY M5V50i
M5V70 = COPY M5V70i
M5V_H = COPY M5_V_Hi
M5V_L = COPY M5_V_Lo
M5V_H_TOP = COPY M5_V_Hi_TOP
M5V_L_TOP = COPY M5_V_Lo_TOP
M5V_SYNCH = COPY M5_SYNC
 
M6 = COPY M6_50
M6DOP = COPY M6DOPi
M6RES = COPY M6R
DUM_M6 = OR M6DUM M6DOP
M6_all = M6 OR (M6DUM OR M6DOP)
M6V00 = COPY M6_0Vi
M6V01 = COPY M6_0d1V
M6V02 = COPY M6_0d2V
M6V03 = COPY M6_0d3V
M6V04 = COPY M6_0d4V
M6V05 = COPY M6_0d5V
M6V06 = COPY M6_0d6V
M6V07 = COPY M6_0d7V
M6V08 = COPY M6_0d8V
M6V09 = COPY M6_0d9V
M6V10 = COPY M6_1d0V
M6V11 = COPY M6_1d1V
M6V13 = COPY M6_1d3V
M6V14 = COPY M6_1d4V
M6V16 = COPY M6_1d6V
M6V17 = COPY M6_1d7V
M6V12 = COPY M6V12i
M6V15 = COPY M6V15i
M6V18 = COPY M6V18i
M6V25 = COPY M6V25i
M6V33 = COPY M6V33i
M6V42 = COPY M6V42i
M6V50 = COPY M6V50i
M6V70 = COPY M6V70i
M6V_H = COPY M6_V_Hi
M6V_L = COPY M6_V_Lo
M6V_H_TOP = COPY M6_V_Hi_TOP
M6V_L_TOP = COPY M6_V_Lo_TOP
M6V_SYNCH = COPY M6_SYNC
 
M7 = COPY M7_55
M7DOP = COPY M7DOPi
M7RES = COPY M7R
DUM_M7 = OR M7DUM M7DOP
M7_all = M7 OR (M7DUM OR M7DOP)
M7V00 = COPY M7_0Vi
M7V01 = COPY M7_0d1V
M7V02 = COPY M7_0d2V
M7V03 = COPY M7_0d3V
M7V04 = COPY M7_0d4V
M7V05 = COPY M7_0d5V
M7V06 = COPY M7_0d6V
M7V07 = COPY M7_0d7V
M7V08 = COPY M7_0d8V
M7V09 = COPY M7_0d9V
M7V10 = COPY M7_1d0V
M7V11 = COPY M7_1d1V
M7V13 = COPY M7_1d3V
M7V14 = COPY M7_1d4V
M7V16 = COPY M7_1d6V
M7V17 = COPY M7_1d7V
M7V12 = COPY M7V12i
M7V15 = COPY M7V15i
M7V18 = COPY M7V18i
M7V25 = COPY M7V25i
M7V33 = COPY M7V33i
M7V42 = COPY M7V42i
M7V50 = COPY M7V50i
M7V70 = COPY M7V70i
M7V_H = COPY M7_V_Hi
M7V_L = COPY M7_V_Lo
M7V_H_TOP = COPY M7_V_Hi_TOP
M7V_L_TOP = COPY M7_V_Lo_TOP
M7V_SYNCH = COPY M7_SYNC
 
 
M1DUM_all = M1DUM OR M1DPDUM
M1DOP_all = M1DOPi OR M1DPDOP
M2DUM_all = M2DUM OR M2DPDUM
M2DOP_all = M2DOPi OR M2DPDOP
M3DUM_all = M3DUM OR M3DPDUM
M3DOP_all = M3DOPi OR M3DPDOP
 
M4DUM_all = COPY M4DUM
M4DOP_all = COPY M4DOPi
M5DUM_all = COPY M5DUM
M5DOP_all = COPY M5DOPi
M6DUM_all = COPY M6DUM
M6DOP_all = COPY M6DOPi
M7DUM_all = COPY M7DUM
M7DOP_all = COPY M7DOPi
M8DUM_all = COPY M8DUM
M8DOP_all = COPY M8DOPi
M9DUM_all = COPY M9DUM
M9DOP_all = COPY M9DOPi
 
V1 = COPY V1_40
V1_all = V1 OR (V1DUM OR V1DOP)
V2 = COPY V2_40
V2_all = V2 OR (V2DUM OR V2DOP)
V3 = COPY V3_40
V3_all = V3 OR (V3DUM OR V3DOP)
V4 = COPY V4_50
V4_all = V4 OR (V4DUM OR V4DOP)
V5 = COPY V5_50
V5_all = V5 OR (V5DUM OR V5DOP)
V6 = COPY V6_50
V6_all = V6 OR (V6DUM OR V6DOP)
 
V1DUM_all = COPY V1DUM
// OR V1DPDUM
V1DOP_all = COPY V1DOP
// OR V1DPDOP
V2DUM_all = COPY V2DUM
// OR V2DPDUM
V2DOP_all = COPY V2DOP
// OR V2DPDOP
V3DUM_all = COPY V3DUM
// OR V3DPDUM
V3DOP_all = COPY V3DOP
// OR V3DPDOP
V4DUM_all = COPY V4DUM
V4DOP_all = COPY V4DOP
V5DUM_all = COPY V5DUM
V5DOP_all = COPY V5DOP
V6DUM_all = COPY V6DUM
V6DOP_all = COPY V6DOP
V7DUM_all = COPY V7DUM
V7DOP_all = COPY V7DOP
V8DUM_all = COPY V8DUM
V8DOP_all = COPY V8DOP
 
TV2 = COPY TV2i
TM2 = COPY TM2i
TM2RES = COPY TM2R
TV2_all = TV2 OR TV2DUM
TM2_all = TM2 OR TM2DUM
TM2V00 = COPY TM2_0Vi
TM2V01 = COPY TM2_0d1V
TM2V02 = COPY TM2_0d2V
TM2V03 = COPY TM2_0d3V
TM2V04 = COPY TM2_0d4V
TM2V05 = COPY TM2_0d5V
TM2V06 = COPY TM2_0d6V
TM2V07 = COPY TM2_0d7V
TM2V08 = COPY TM2_0d8V
TM2V09 = COPY TM2_0d9V
TM2V10 = COPY TM2_1d0V
TM2V11 = COPY TM2_1d1V
TM2V13 = COPY TM2_1d3V
TM2V14 = COPY TM2_1d4V
TM2V16 = COPY TM2_1d6V
TM2V17 = COPY TM2_1d7V
TM2V12 = COPY TM2V12i
TM2V15 = COPY TM2V15i
TM2V18 = COPY TM2V18i
TM2V25 = COPY TM2V25i
TM2V33 = COPY TM2V33i
TM2V42 = COPY TM2V42i
TM2V50 = COPY TM2V50i
TM2V70 = COPY TM2V70i
TM2V_H = COPY TM2_V_Hi
TM2V_L = COPY TM2_V_Lo
TM2V_H_TOP = COPY TM2_V_Hi_TOP
TM2V_L_TOP = COPY TM2_V_Lo_TOP
TM2V_SYNCH = COPY TM2_SYNC

ALPAV_H_TOP = COPY ALPA_V_Hi_TOP
ALPAV_L_TOP = COPY ALPA_V_Lo_TOP
ALPAV_H = COPY ALPA_V_Hi
ALPAV_L = COPY ALPA_V_Lo
ALPAV_SYNCH = COPY ALPA_SYNC

AAV_H = COPY AA_V_Hi
AAV_L = COPY AA_V_Lo
GTV_H = COPY GT_V_Hi
GTV_L = COPY GT_V_Lo

M0GV_H = COPY M0G_V_Hi
M0GV_L = COPY M0G_V_Lo
M0V_H = COPY M0_V_Hi
M0V_L = COPY M0_V_Lo

M8 = COPY TM2
V7 = COPY TV2
M8_all = COPY TM2_all
V7_all = COPY TV2_all
V7_SR = COPY TV2_SR
DVK_V7_SR = COPY DVK_TV2_SR
DVK_V7_SQ = COPY DVK_TV2_SQ
DVK_V7_RE = COPY DVK_TV2_RE
M8V12 = COPY TM2V12
M8V15 = COPY TM2V15
M8V18 = COPY TM2V18
M8V25 = COPY TM2V25
M8V33 = COPY TM2V33
M8V42 = COPY TM2V42
M8V50 = COPY TM2V50
M8V70 = COPY TM2V70
M8V00 = COPY TM2V00
M8V01 = COPY TM2V01
M8V02 = COPY TM2V02
M8V03 = COPY TM2V03
M8V04 = COPY TM2V04
M8V05 = COPY TM2V05
M8V06 = COPY TM2V06
M8V07 = COPY TM2V07
M8V08 = COPY TM2V08
M8V09 = COPY TM2V09
M8V10 = COPY TM2V10
M8V11 = COPY TM2V11
M8V13 = COPY TM2V13
M8V14 = COPY TM2V14
M8V16 = COPY TM2V16
M8V17 = COPY TM2V17
M8V_H = COPY TM2V_H
M8V_L = COPY TM2V_L
M8V_H_TOP = COPY TM2V_H_TOP
M8V_L_TOP = COPY TM2V_L_TOP
M8V_SYNCH = COPY TM2V_SYNCH
M8RES = COPY TM2RES
 
// --------------------------------Top via/metal,Top-1 via/metal------------------------
TM_no_mapping = COPY TM2
TV_no_mapping = COPY TV2
TM_1_no_mapping = COPY M7
TV_1_no_mapping = COPY V6
TM = COPY M8
TV = COPY V7
TM_1 = COPY M7
TV_1 = COPY V6

// ========================
// Via derivation
// ========================
V0N = RECTANGLE V0 == 0.032 BY == 0.032 //; square V0 with width and length = 0.032
RV0 = RECTANGLE V0 == 0.032 BY == 0.08 //; rectangular V0 with width= 0.032/length= 0.08
V0_SR = V0N OR RV0
RV0_W = LENGTH RV0 == 0.032  //; long edges of rectangular V0 with length = 0.032
RV0_L = LENGTH RV0 > 0.032  //; long edges of rectangular V0 with length = 0.080
DVK_V0_SR = V0 RECTANGLE ORTHOGONAL ONLY
DVK_V0_SQ = V0 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V0_RE = V0 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
V0N_Seal_Ring = (RECTANGLE V0 == 0.09 BY == 0.09) INSIDE MARKS
V0_BAR_100 = V0 WITH WIDTH == 0.10
V0_BAR_100_all = V0 INTERACT V0_BAR_100
V0_BAR_140 = V0 WITH WIDTH == 0.14   //; select all the via bar (only the orthogonal part) with width = 0.14. Only for V0.W.2
V0_BAR_140_all = V0 INTERACT V0_BAR_140   //; select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V0_BAR_360 = V0 WITH WIDTH == 0.36
V0_BAR_360_all = V0 INTERACT V0_BAR_360

 
 //via type is Vy 
2XV1N = RECTANGLE V1 == 0.064 BY == 0.064
1XV1N = RECTANGLE V1 == 0.032 BY == 0.032
V1N = 1XV1N OR 2XV1N
V1_SR = V1N OR RV1
DVK_V1_SR = V1 RECTANGLE ORTHOGONAL ONLY
DVK_V1_SQ = V1 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V1_RE = V1 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
RV1 = RECTANGLE V1 == 0.032 BY == 0.08
RV1_W = LENGTH RV1 == 0.032
RV1_L = LENGTH RV1 == 0.080
V1N_Seal_Ring = (RECTANGLE V1 == 0.09 BY == 0.09) INSIDE MARKS
V1_BAR_140 = V1 WITH WIDTH == 0.14 // select all the via bar (only the orthogonal part) with width = 0.14
V1_BAR_450 = V1 WITH WIDTH == 0.45 // select all the via bar (only the orthogonal part) with width = 0.45
V1_BAR_140_all = V1 INTERACT V1_BAR_140 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V1_BAR_450_all = V1 INTERACT V1_BAR_450 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.45
V1_BAR_100 = V1 WITH WIDTH == 0.10
V1_BAR_100_all = V1 INTERACT V1_BAR_100
V1_BAR_360 = V1 WITH WIDTH == 0.36
V1_BAR_360_all = V1 INTERACT V1_BAR_360
 
 //via type is Vy 
2XV2N = RECTANGLE V2 == 0.064 BY == 0.064
1XV2N = RECTANGLE V2 == 0.032 BY == 0.032
V2N = 1XV2N OR 2XV2N
V2_SR = V2N OR RV2
DVK_V2_SR = V2 RECTANGLE ORTHOGONAL ONLY
DVK_V2_SQ = V2 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V2_RE = V2 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
RV2 = RECTANGLE V2 == 0.032 BY == 0.08
RV2_W = LENGTH RV2 == 0.032
RV2_L = LENGTH RV2 == 0.080
V2N_Seal_Ring = (RECTANGLE V2 == 0.09 BY == 0.09) INSIDE MARKS
V2_BAR_140 = V2 WITH WIDTH == 0.14 // select all the via bar (only the orthogonal part) with width = 0.14
V2_BAR_450 = V2 WITH WIDTH == 0.45 // select all the via bar (only the orthogonal part) with width = 0.45
V2_BAR_140_all = V2 INTERACT V2_BAR_140 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V2_BAR_450_all = V2 INTERACT V2_BAR_450 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.45
V2_BAR_100 = V2 WITH WIDTH == 0.10
V2_BAR_100_all = V2 INTERACT V2_BAR_100
V2_BAR_360 = V2 WITH WIDTH == 0.36
V2_BAR_360_all = V2 INTERACT V2_BAR_360
 
 //via type is Vy 
2XV3N = RECTANGLE V3 == 0.064 BY == 0.064
1XV3N = RECTANGLE V3 == 0.032 BY == 0.032
V3N = 1XV3N OR 2XV3N
V3_SR = V3N OR RV3
DVK_V3_SR = V3 RECTANGLE ORTHOGONAL ONLY
DVK_V3_SQ = V3 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V3_RE = V3 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
RV3 = RECTANGLE V3 == 0.032 BY == 0.08
RV3_W = LENGTH RV3 == 0.032
RV3_L = LENGTH RV3 == 0.080
V3N_Seal_Ring = (RECTANGLE V3 == 0.09 BY == 0.09) INSIDE MARKS
V3_BAR_140 = V3 WITH WIDTH == 0.14 // select all the via bar (only the orthogonal part) with width = 0.14
V3_BAR_450 = V3 WITH WIDTH == 0.45 // select all the via bar (only the orthogonal part) with width = 0.45
V3_BAR_140_all = V3 INTERACT V3_BAR_140 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V3_BAR_450_all = V3 INTERACT V3_BAR_450 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.45
V3_BAR_100 = V3 WITH WIDTH == 0.10
V3_BAR_100_all = V3 INTERACT V3_BAR_100
V3_BAR_360 = V3 WITH WIDTH == 0.36
V3_BAR_360_all = V3 INTERACT V3_BAR_360
 
 //via type is 1.25xVn 
V4N = RECTANGLE V4 == 0.04 BY == 0.04
RV4 = RECTANGLE V4 == 0.04 BY == 0.1
V4_SR = V4N OR RV4
RV4_W = LENGTH RV4 == 0.04
RV4_L = LENGTH RV4 == 0.10
DVK_V4_SR = V4 RECTANGLE ORTHOGONAL ONLY
DVK_V4_SQ = V4 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V4_RE = V4 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
V4N_Seal_Ring = (RECTANGLE V4 == 0.09 BY == 0.09) INSIDE MARKS
V4_BAR_140 = V4 WITH WIDTH == 0.14 // select all the via bar (only the orthogonal part) with width = 0.14
V4_BAR_450 = V4 WITH WIDTH == 0.45 // select all the via bar (only the orthogonal part) with width = 0.45
V4_BAR_140_all = V4 INTERACT V4_BAR_140 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V4_BAR_450_all = V4 INTERACT V4_BAR_450 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.45
V4_BAR_100 = V4 WITH WIDTH == 0.10
V4_BAR_100_all = V4 INTERACT V4_BAR_100
V4_BAR_360 = V4 WITH WIDTH == 0.36
V4_BAR_360_all = V4 INTERACT V4_BAR_360
 
 //via type is 1.25xVn 
V5N = RECTANGLE V5 == 0.04 BY == 0.04
RV5 = RECTANGLE V5 == 0.04 BY == 0.1
V5_SR = V5N OR RV5
RV5_W = LENGTH RV5 == 0.04
RV5_L = LENGTH RV5 == 0.10
DVK_V5_SR = V5 RECTANGLE ORTHOGONAL ONLY
DVK_V5_SQ = V5 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V5_RE = V5 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
V5N_Seal_Ring = (RECTANGLE V5 == 0.09 BY == 0.09) INSIDE MARKS
V5_BAR_140 = V5 WITH WIDTH == 0.14 // select all the via bar (only the orthogonal part) with width = 0.14
V5_BAR_450 = V5 WITH WIDTH == 0.45 // select all the via bar (only the orthogonal part) with width = 0.45
V5_BAR_140_all = V5 INTERACT V5_BAR_140 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V5_BAR_450_all = V5 INTERACT V5_BAR_450 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.45
V5_BAR_100 = V5 WITH WIDTH == 0.10
V5_BAR_100_all = V5 INTERACT V5_BAR_100
V5_BAR_360 = V5 WITH WIDTH == 0.36
V5_BAR_360_all = V5 INTERACT V5_BAR_360
 
 //via type is 1.25xVn 
V6N = RECTANGLE V6 == 0.04 BY == 0.04
RV6 = RECTANGLE V6 == 0.04 BY == 0.1
V6_SR = V6N OR RV6
RV6_W = LENGTH RV6 == 0.04
RV6_L = LENGTH RV6 == 0.10
DVK_V6_SR = V6 RECTANGLE ORTHOGONAL ONLY
DVK_V6_SQ = V6 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_V6_RE = V6 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
V6N_Seal_Ring = (RECTANGLE V6 == 0.09 BY == 0.09) INSIDE MARKS
V6_BAR_140 = V6 WITH WIDTH == 0.14 // select all the via bar (only the orthogonal part) with width = 0.14
V6_BAR_450 = V6 WITH WIDTH == 0.45 // select all the via bar (only the orthogonal part) with width = 0.45
V6_BAR_140_all = V6 INTERACT V6_BAR_140 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.14
V6_BAR_450_all = V6 INTERACT V6_BAR_450 // select all the via bar (include orthogonal and non-orthogonal via) with width = 0.45
V6_BAR_100 = V6 WITH WIDTH == 0.10
V6_BAR_100_all = V6 INTERACT V6_BAR_100
V6_BAR_360 = V6 WITH WIDTH == 0.36
V6_BAR_360_all = V6 INTERACT V6_BAR_360
 
TV2N = RECTANGLE TV2 == 0.324 BY == 0.324
TV2_SR = COPY TV2N
DVK_TV2_SR = TV2 RECTANGLE ORTHOGONAL ONLY
DVK_TV2_SQ = TV2 RECTANGLE ORTHOGONAL ONLY ASPECT == 1
DVK_TV2_RE = TV2 RECTANGLE ORTHOGONAL ONLY ASPECT > 1
TV2N_Seal_Ring = (RECTANGLE TV2 == 0.36 BY == 0.36) INSIDE MARKS

// ============================
// AA transform
// ============================
VARIABLE FIN_PITCH  0.048
VARIABLE FIN_WIDTH  0.010
VARIABLE FIN_SPACE  FIN_PITCH - FIN_WIDTH

AA = COPY AAi
AADUM = COPY AADUMi
AADOP = COPY AADOPi
AADMP = COPY AADMPi

GT = COPY GTi
GTDUM = COPY GTDUMi
GTDOP = COPY GTDOPi
GTDMP = COPY GTDMPi

AR = COPY ARi
GTMK1 = COPY GTMK1i
GTMK2 = COPY GTMK2i

CELLB = COPY CELLBi

// ============================
// V0 and butted V0 derivations
// ============================
V0N_raw = RECTANGLE V0i == 0.032 BY == 0.032
RV0_raw = RECTANGLE V0i == 0.032 BY == 0.080
V0_B0_both_side_with_V0 = V0_B0 INTERACT V0N_raw == 2
//;V0_B1_both_side_with_V0 = V0_B1 INTERACT V0N_raw == 2
//;V0_B2_both_side_with_V0 = V0_B2 INTERACT V0N_raw == 2

butted_V0 = copy V0_B0_both_side_with_V0 //;V0_B1_both_side_with_V0 V0_B2_both_side_with_V0
non_butted_V0 = V0i NOT INTERACT butted_V0
V0 = OR butted_V0 non_butted_V0

// ============================
// M0 and butted M0 derivations
// ============================
M0_040_raw = M0i WITH WIDTH == 0.040
M0_042_raw = M0i WITH WIDTH == 0.042
M0_054_raw = M0i WITH WIDTH == 0.054
butted_M0_B1 = M0_B1 INTERACT M0_040_raw == 2
butted_M0_B2 = M0_B2 INTERACT M0_040_raw == 2
butted_M0_B1_B2 = OR butted_M0_B1 butted_M0_B2
butted_M0_B1_B2_NOT_M0 = butted_M0_B1_B2 NOT M0i
butted_M0_B1_B2_NOT_M0_NOT_M0C = butted_M0_B1_B2_NOT_M0 NOT M0C

butted_M0_TMP = M0_040_raw INTERACT butted_M0_B1_B2
butted_M0 = OR butted_M0_TMP butted_M0_B1_B2
non_butted_M0 = M0i NOT INTERACT butted_M0_B1_B2
M0 = OR butted_M0 non_butted_M0

// ============================
// Common derivations
// ============================
DOP_AA = AADOP OR AADMP
//;DOP_AA = COPY AADMP
AOP_AA = AA OR DOP_AA
DUM_AA = OR AADUM DOP_AA AADOP  // AA dummy
ALL_AA = AA OR DUM_AA
DMP_AA = AA OR AADMP

DOP_GT = GTDOP OR GTDMP
//;DOP_GT = COPY GTDMP
AOP_GT = GT OR DOP_GT
DUM_GT = OR GTDUM DOP_GT GTDOP  // GT dummy
ALL_GT = GT OR DUM_GT
DMP_GT = GT OR GTDMP

DOP_P2 = P2DOP OR P2DMP
//;DOP_P2 = COPY P2DMP
AOP_P2 = P2 OR DOP_P2
DUM_P2 = OR P2DUM DOP_P2 P2DOP  // P2 dummy
ALL_P2 = P2 OR DUM_P2
DMP_P2 = P2 OR P2DMP

DOP_M0 = M0DOP OR M0DMP
//;DOP_M0 = COPY M0DMP
AOP_M0 = M0 OR DOP_M0
DUM_M0 = OR M0DUM DOP_M0 M0DOP  // M0 dummy
ALL_M0 = M0 OR DUM_M0
DMP_M0 = M0 OR M0DMP

DOP_M0C = M0CDOP OR M0CDMP
//;DOP_M0C = COPY M0CDMP
AOP_M0C = M0C OR DOP_M0C
DUM_M0C = OR M0CDUM DOP_M0C M0CDOP  // M0C dummy
ALL_M0C = M0C OR DUM_M0C
DMP_M0C = M0C OR M0CDMP

DOP_M0G = M0GDOP OR M0GDMP
//;DOP_M0G = COPY M0GDMP
AOP_M0G = M0G OR DOP_M0G
DUM_M0G = OR M0GDUM DOP_M0G M0GDOP  // M0G dummy
ALL_M0G = M0G OR DUM_M0G
DMP_M0G = M0G OR M0GDMP

DUM_AR = ARDUM OR ARDOP
AR_ARDOP = OR AR ARDOP
AR_H = COPY AR_Hi
AR_V = COPY AR_Vi
ALL_AR = OR AR_ARDOP ARDUM
ALL_AR_H = AR_Hi OR AR_HDOP //;AR_HDOP (not added in DRM definition)
ALL_AR_V = AR_Vi OR AR_VDOP //;AR_VDOP (not added in DRM definition)
ALL_AR_H_V = OR ALL_AR_H ALL_AR_V

ALL_SN_SP = SN OR SP
ALL_GTMK12 = GTMK1 OR GTMK2

MIM_final = copy MIM  //;NOT MIM_O
CTOP_final = copy CTOP  //;NOT CTOP_O

Dummy_Cell_WO_IMP = DMCB1 NOT DMC1
Dummy_Cell_WI_IMP = DMCB1 AND DMC1

// ============================
// Chip / Extent
// ============================
DRC:1 = EXTENT DRAWN ORIGINAL
BULK = SIZE DRC:1 BY 1.0
PW = (BULK NOT NW) NOT PSUB
DRC:1_NOT_INST = DRC:1 NOT INST
RSPMK_ALL = copy RSPMK1

// ============================
// Resistor derivation
// ============================
//;AAR = AA INTERACT RESAA
GTR = GT INTERACT RESP2
NWR = NW INTERACT RESNW
NWRN = NW NOT INTERACT RESNW
NW_0 = NW NOT RESNW
NWDNW = NW INTERACT DNW
RW = ((HOLES NWDNW) NOT NWDNW) INSIDE DNW  //;inner AA of rwdio, base AA & emitter AA of NPN BJT

NWR_BODY = NW AND RESNW
AA_NWR = AA INTERACT NWR
AA_INTERACT_RESNW = AA INTERACT RESNW
ALL_GT_NWR = ALL_GT INTERACT AA_NWR

// ============================
// S/D derivation
// ============================
AA_v_edges = ANGLE AA == 90
AA_h_edges = ANGLE AA == 0
AA_v_edges_exp001 = EXPAND EDGE AA_v_edges INSIDE BY 0.001
AA_SD_all = AA NOT GT
AA_0 = AA NOT AR  //;remove fin cut layer
AA_1 = AA AND AR

// ============================
// Building Common Connection
// ============================
//;pw for connectivity
PW_0 = BULK NOT NW

// interconnect poly for connectivity
GT_0 = GT NOT P2
GT_i = GT_0 NOT RESP2  //;connection is cutted by RESP2 (HR resistor)

//;local interconnect metal
M0_NOT_M0C_raw = M0 NOT M0C
M0_NOT_M0C_TMP = (butted_M0_B1_B2_NOT_M0_NOT_M0C TOUCH M0C == 2) INSIDE RSPMK_ALL  //;exclude RSPMK1 M0_NOT_M0C in the M0i connection region
M0_NOT_M0C = M0_NOT_M0C_raw NOT M0_NOT_M0C_TMP
M0_0 = M0_NOT_M0C OR M0G
HR_0 = (DIR INTERACT RESP2) INTERACT RESP1

// =======================
// GATE derivation
// =======================
//;AA on edge gate for drc check
edge_gate_AA_uGT = ENC AA_v_edges GT <= 0.15 ABUT>0<90 OPPOSITE REGION EXCLUDE SHIELDED
edge_gate_AA_uAA = INT AA_v_edges GT <= 0.15 ABUT>0<90 OPPOSITE REGION EXCLUDE SHIELDED
edge_gate_AA_all = OR AA edge_gate_AA_uGT

/*
//; calculate edge dummy and gate_real in different way
GATE_raw = GT AND AA
GATE_dum_RAW = GATE_raw AND edge_gate_AA_uAA
GATE_dum_EXP_add = EXPAND EDGE (GATE_dum_RAW TOUCH EDGE AA_h_edges) OUTSIDE BY 0.0001
GATE_dum_EXP_rmv = EXPAND EDGE (ANGLE (GATE_dum_RAW NOT TOUCH EDGE AA_h_edges) == 0) INSIDE BY 0.0001
GATE_dum = (GATE_dum_RAW OR GATE_dum_EXP_add) NOT GATE_dum_EXP_rmv
GATE_real = (GATE_raw INTERACT AA_SD_all == 2) NOT edge_gate_AA_uAA  //;antenna rule will check all GT on AA
GATE = OR GATE_dum GATE_real
*/

//; calculate edge dummy and gate_real (merged) in same way
GATE_raw = GT AND edge_gate_AA_all
GATE_dum_RAW = GATE_raw AND (OR edge_gate_AA_uGT edge_gate_AA_uAA)
GATE_dum_RAW_CORNER = GATE_dum_RAW WITH EDGE (GATE_dum_RAW TOUCH OUTSIDE EDGE AA_h_edges)
GATE_dum_RAW_BESIDE = GATE_dum_RAW NOT GATE_dum_RAW_CORNER
GATE_dum_RAW_CORNER_abuttingGATE_side = EXPAND EDGE (GATE_dum_RAW_CORNER TOUCH OUTSIDE EDGE AA_h_edges) INSIDE BY 0.0001
GATE_dum_RAW_CORNER_nonabutGATE_side = EXPAND EDGE (GATE_dum_RAW_CORNER TOUCH INSIDE EDGE AA_h_edges) OUTSIDE BY 0.0001
GATE_dum = OR (GATE_dum_RAW_CORNER NOT GATE_dum_RAW_CORNER_abuttingGATE_side) GATE_dum_RAW_CORNER_nonabutGATE_side GATE_dum_RAW_BESIDE
GATE_real = (GATE_raw INTERACT AA_SD_all == 2) NOT GATE_dum_RAW  //;antenna rule will check all GT on AA
GATE = OR GATE_dum GATE_real

AAEIGT = AA INSIDE EDGE GT
GTEIAA = GT INSIDE EDGE AA

GATE_CR = GATE NOT DG
GATE_IO = GATE AND DG

GATE_WE = GATE COIN EDGE GT     //; channel width
GATE_LE = (GATE NOT COIN EDGE GATE_WE) NOT TOUCH EDGE AA_v_edges  //; channel length


// ========================
// Common Antenna Rules
// ========================
DRC INCREMENTAL CONNECT YES

//;The definition of gate area
//;Please follow design rule
//;If gate oxide AA is pick up type and the GT is shorting to same pick up AA, then do not perform antenna rule check on this gate oxide

VARIABLE gate_thickness 0.1350

active_diode = ((SN OR SP) AND AA) NOT GT

PAA = AA AND SP
NAA = AA AND SN

//;active AA
NACT = NAA NOT NW  //;N+AA
PACT = PAA AND NW  //;P+AA

//;pick-up AA
NTAP = NAA AND NW
PTAP = PAA NOT NW

pickup_acti = active_diode AND (PTAP OR NTAP)
pickup_with_connect = pickup_acti INTERACT M0_NOT_M0C
pickup_gate_shorted = GATE INTERACT ((GATE AND M0G) INTERACT pickup_with_connect)

GATE_FIN = GATE AND FIN
GATE_FIN_CR = GATE_FIN AND GATE_CR
GATE_FIN_IO = GATE_FIN AND GATE_IO

1fin_gate = GATE INTERACT GATE_FIN == 1
2fin_gate = GATE INTERACT GATE_FIN == 2
3fin_gate = GATE INTERACT GATE_FIN == 3
4fin_gate = GATE INTERACT GATE_FIN == 4
nfin_gate = GATE INTERACT GATE_FIN >= 5 //;where n >= 5

1fin_gate_CR = GATE INTERACT GATE_FIN_CR == 1
2fin_gate_CR = GATE INTERACT GATE_FIN_CR == 2
3fin_gate_CR = GATE INTERACT GATE_FIN_CR == 3
4fin_gate_CR = GATE INTERACT GATE_FIN_CR == 4
nfin_gate_CR = GATE INTERACT GATE_FIN_CR >= 5 //;where n >= 5

1fin_gate_IO = GATE INTERACT GATE_FIN_IO == 1
2fin_gate_IO = GATE INTERACT GATE_FIN_IO == 2
3fin_gate_IO = GATE INTERACT GATE_FIN_IO == 3
4fin_gate_IO = GATE INTERACT GATE_FIN_IO == 4
nfin_gate_IO = GATE INTERACT GATE_FIN_IO >= 5 //;where n >= 5

GATE_LEP = EXPAND EDGE GATE_LE INSIDE BY 0.001
GATE_WEP = EXPAND EDGE GATE_WE INSIDE BY 0.001

GATE_LEP_CR = GATE_LEP AND GATE_CR
GATE_LEP_IO = GATE_LEP AND GATE_IO

1fin_GATE_LEP = GATE_LEP AND 1fin_gate
2fin_GATE_LEP = GATE_LEP AND 2fin_gate
3fin_GATE_LEP = GATE_LEP AND 3fin_gate
4fin_GATE_LEP = GATE_LEP AND 4fin_gate
nfin_GATE_LEP = GATE_LEP AND nfin_gate

1fin_GATE_LEP_CR = GATE_LEP AND 1fin_gate_CR
2fin_GATE_LEP_CR = GATE_LEP AND 2fin_gate_CR
3fin_GATE_LEP_CR = GATE_LEP AND 3fin_gate_CR
4fin_GATE_LEP_CR = GATE_LEP AND 4fin_gate_CR
nfin_GATE_LEP_CR = GATE_LEP AND nfin_gate_CR

1fin_GATE_LEP_IO = GATE_LEP AND 1fin_gate_IO
2fin_GATE_LEP_IO = GATE_LEP AND 2fin_gate_IO
3fin_GATE_LEP_IO = GATE_LEP AND 3fin_gate_IO
4fin_GATE_LEP_IO = GATE_LEP AND 4fin_gate_IO
nfin_GATE_LEP_IO = GATE_LEP AND nfin_gate_IO


// ============================================
// GT antenna rules
// ============================================
//;connectivity for GT/GATE
CONNECT GT_0 GATE_real
CONNECT GT_0 GATE_dum
CONNECT GT_0 GATE
CONNECT GT_0 GATE_CR
CONNECT GT_0 GATE_IO
CONNECT GATE GATE_CR
CONNECT GATE GATE_IO

CONNECT GATE GATE_LEP
CONNECT GATE GATE_LEP_CR
CONNECT GATE GATE_LEP_IO
CONNECT GATE 1fin_GATE_LEP
CONNECT GATE 2fin_GATE_LEP
CONNECT GATE 3fin_GATE_LEP
CONNECT GATE 4fin_GATE_LEP
CONNECT GATE nfin_GATE_LEP
CONNECT GATE 1fin_GATE_LEP_CR
CONNECT GATE 2fin_GATE_LEP_CR
CONNECT GATE 3fin_GATE_LEP_CR
CONNECT GATE 4fin_GATE_LEP_CR
CONNECT GATE nfin_GATE_LEP_CR
CONNECT GATE 1fin_GATE_LEP_IO
CONNECT GATE 2fin_GATE_LEP_IO
CONNECT GATE 3fin_GATE_LEP_IO
CONNECT GATE 4fin_GATE_LEP_IO
CONNECT GATE nfin_GATE_LEP_IO

CONNECT GATE 1fin_gate
CONNECT GATE 2fin_gate
CONNECT GATE 3fin_gate
CONNECT GATE 4fin_gate
CONNECT GATE nfin_gate
CONNECT GATE 1fin_gate_IO
CONNECT GATE 2fin_gate_IO
CONNECT GATE 3fin_gate_IO
CONNECT GATE 4fin_gate_IO
CONNECT GATE nfin_gate_IO
CONNECT GATE 1fin_gate_CR
CONNECT GATE 2fin_gate_CR
CONNECT GATE 3fin_gate_CR
CONNECT GATE 4fin_gate_CR
CONNECT GATE nfin_gate_CR
CONNECT GATE pickup_gate_shorted
//;connectivity for GT/GATE


//;beginning of the antenna check
ANT_GT1 {
@ Drawn ratio of Gate (GT NOT P2) perimeter area to the active IO gate area connected directly to it <= 130
 NET AREA RATIO GT_0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE_IO GATE > 130 
 [!area(pickup_gate_shorted)*!!area(GATE_IO)*perimeter(GT_0)*gate_thickness / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT1.RDB GT_0 GATE_real GATE_dum GATE
}

ANT_GT2 {
@ Drawn ratio of Gate (GT NOT P2) top area to the active gate area (Core, IO) connected directly to it <= 55
 NET AREA RATIO GT_0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 55 
 [!area(pickup_gate_shorted)*area(GT_0) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)] 
 RDB ANT_GT2.RDB GT_0 GATE_real GATE_dum GATE
}



// ============================================
// M0/M0G antenna rules
// ============================================

//;connectivity for M0/M0G
CONNECT M0G M0_NOT_M0C
CONNECT M0_0 M0G
CONNECT M0_0 M0_NOT_M0C
CONNECT M0_0 GT_0
//;connectivity for M0/M0G


ANT_GT3 {
@ Drawn ratio of M0/M0G area to the active gate area (Core, IO) connected directly to it <= 110
 NET AREA RATIO M0_0 GT_0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 110 
 [!area(pickup_gate_shorted)*area(M0_0) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)] 
 RDB ANT_GT3.RDB M0_0 GT_0 GATE_real GATE_dum GATE
}



// ============================================
// V0 antenna rules
// ============================================

//;connectivity for V0
CONNECT V0 M0_0
CONNECT M0G active_diode
CONNECT M0_0 active_diode
CONNECT M0_NOT_M0C active_diode
//;connectivity for V0


ANT_GT6a_V0 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V0 active_diode GT_0 M0_0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V0) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)] 
 RDB ANT_GT6a_V0.RDB V0 GT_0 M0_0 GATE_real GATE_dum GATE
}

ANT_GT6b_V0 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 NET AREA RATIO V0 active_diode GT_0 M0_0 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO > 50 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V0) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)] 
 RDB ANT_GT6b_V0.RDB V0 GT_0 M0_0 GATE_IO
}

ANT_GT7_V0 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 NET AREA RATIO V0 active_diode GT_0 M0_0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 800 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V0) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)] 
 RDB ANT_GT7_V0.RDB V0 GT_0 M0_0 active_diode GATE_real GATE_dum GATE
}

//;accumulated value for upper layer check
ANT_GT6b_AC_V0 = 
 NET AREA RATIO V0 active_diode GT_0 M0_0 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V0) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]

ANT_GT7_AC_V0 = 
 NET AREA RATIO V0 active_diode GT_0 M0_0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE
 [!area(pickup_gate_shorted)*(!!area(active_diode)*area(V0)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
//;accumulated value for upper layer check

 
 
// ============================================
// M1 antenna rules
// ============================================
 
//;connectivity for M1
CONNECT M0_0 M1 BY V0
//;CONNECT M0_0 HR_0
 
ANT_GT4a_M1 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 NET AREA RATIO M1 active_diode GT_0 M0_0 V0 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR > 5000 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M1) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 RDB ANT_GT4a_M1.RDB M1 GT_0 M0_0 V0 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
}
 
ANT_GT4b_M1 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 NET AREA RATIO M1 active_diode GT_0 M0_0 V0 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO > 1000 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M1) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 RDB ANT_GT4b_M1.RDB M1 GT_0 M0_0 V0 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
}
 
ANT_GT5a_M1 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 NET AREA RATIO M1 active_diode GT_0 M0_0 V0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 40000 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M1) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 RDB ANT_GT5a_M1.RDB M1 GT_0 M0_0 V0 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
//;accumulated value for upper layer check
ANT_GT4a_AC_M1 = 
NET AREA RATIO M1 active_diode GT_0 M0_0 V0 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M1) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M1 = 
NET AREA RATIO M1 active_diode GT_0 M0_0 V0 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M1) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M1 = 
NET AREA RATIO M1 active_diode GT_0 M0_0 V0 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M1)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
//;accumulated value for upper layer check
 
 
// ============================================
// V1 antenna rules
// ============================================
 
//;connectivity for V1
CONNECT V1 M1
//;connectivity for V1
 
ANT_GT6a_V1 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V1 active_diode GT_0 M0_0 V0 M1 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V1) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_V1.RDB V1 GT_0 M0_0 V0 M1 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_V1 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V1 active_diode GT_0 M0_0 V0 M1 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V1) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_V1.RDB V1 GT_0 M0_0 V0 M1 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V0 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V0))]
}
 
ANT_GT7_V1 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V1 active_diode GT_0 M0_0 V0 M1 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V1) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_V1.RDB V1 GT_0 M0_0 V0 M1 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V0 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V0))]
}
 
//;accumulated value for upper layer check
ANT_GT6b_AC_V1 = 
NET AREA RATIO V1 active_diode GT_0 M0_0 V0 M1 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V0 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V1) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V1 = 
NET AREA RATIO V1 active_diode GT_0 M0_0 V0 M1 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V0 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V1)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
//;accumulated value for upper layer check
 
 
// ============================================
// M2 antenna rules
// ============================================
 
//;connectivity for M2
CONNECT M2 M1 BY V1
//;connectivity for M2
 
ANT_GT4a_M2 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M2 active_diode GT_0 M0_0 V0 M1 V1 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M2) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_M2.RDB M2 GT_0 M0_0 V0 M1 V1 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M1 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M1))]
}
 
ANT_GT4b_M2 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M2 active_diode GT_0 M0_0 V0 M1 V1 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE [!area(pickup_gate_shorted)*!area(active_diode)*area(M2) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_M2.RDB M2 GT_0 M0_0 V0 M1 V1 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M1 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M1))]
}
 
ANT_GT5a_M2 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 temp = NET AREA RATIO M2 active_diode GT_0 M0_0 V0 M1 V1 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M2) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT5a_M2.RDB M2 GT_0 M0_0 V0 M1 V1 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT5a_AC_M1 temp > 40000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT5a_AC_M1))]
}
 
//;accumulated value for upper layer check
ANT_GT4a_AC_M2 = 
NET AREA RATIO M2 active_diode GT_0 M0_0 V0 M1 V1 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M1 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M2) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M2 = 
NET AREA RATIO M2 active_diode GT_0 M0_0 V0 M1 V1 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M1 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M2) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M2 = 
NET AREA RATIO M2 active_diode GT_0 M0_0 V0 M1 V1 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M1 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M2)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
//;accumulated value for upper layer check
 
 
// ============================================
// V2 antenna rules
// ============================================
// For V2_40 antenna check ("V2_40" is mapped to the name of "V2")
 
// connectivity for V2
CONNECT V2 M2
// connectivity for V2
 
ANT_GT6a_V2 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V2 active_diode GT_0 M0_0 V0 M1 V1 M2 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V2) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_V2.RDB V2 GT_0 M0_0 V0 M1 V1 M2 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_V2 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V2 active_diode GT_0 M0_0 V0 M1 V1 M2 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V2) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_V2.RDB V2 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V1 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V1))]
}
 
ANT_GT7_V2 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V2 active_diode GT_0 M0_0 V0 M1 V1 M2 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V2) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_V2.RDB V2 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V1 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V1))]
}
 
// accumulated value for upper layer check
ANT_GT6b_AC_V2 = 
NET AREA RATIO V2 active_diode GT_0 M0_0 V0 M1 V1 M2 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V1 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V2) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V2 = 
NET AREA RATIO V2 active_diode GT_0 M0_0 V0 M1 V1 M2 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V1 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V2)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// M3 antenna rules
// ============================================
// For M3 antenna check ("M3" is mapped to the name of "M3")
 
// connectivity for M3
CONNECT M3 M2 BY V2
// connectivity for M3
 
ANT_GT4a_M3 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M3) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_M3.RDB M3 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M2 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M2))]
}
 
ANT_GT4b_M3 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M3) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_M3.RDB M3 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M2 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M2))]
}
 
ANT_GT5a_M3 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 temp = NET AREA RATIO M3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M3) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT5a_M3.RDB M3 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT5a_AC_M2 temp > 40000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT5a_AC_M2))]
}
 
// accumulated value for upper layer check
ANT_GT4a_AC_M3 = 
NET AREA RATIO M3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M2 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M3) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M3 = 
NET AREA RATIO M3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M2 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M3) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M3 = 
NET AREA RATIO M3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M2 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M3)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// V3 antenna rules
// ============================================
// For V3_40 antenna check ("V3_40" is mapped to the name of "V3")
 
// connectivity for V3
CONNECT V3 M3
// connectivity for V3
 
ANT_GT6a_V3 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V3) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_V3.RDB V3 GT_0 M0_0 V0 M1 V1 M2 V2 M3 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_V3 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V3) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_V3.RDB V3 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V2 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V2))]
}
 
ANT_GT7_V3 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V3) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_V3.RDB V3 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V2 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V2))]
}
 
// accumulated value for upper layer check
ANT_GT6b_AC_V3 = 
NET AREA RATIO V3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V2 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V3) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V3 = 
NET AREA RATIO V3 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V2 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V3)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// M4 antenna rules
// ============================================
// For M4_40 antenna check ("M4_40" is mapped to the name of "M4")
 
// connectivity for M4
CONNECT M4 M3 BY V3
// connectivity for M4
 
ANT_GT4a_M4 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M4) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_M4.RDB M4 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M3 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M3))]
}
 
ANT_GT4b_M4 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M4) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_M4.RDB M4 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M3 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M3))]
}
 
ANT_GT5a_M4 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 temp = NET AREA RATIO M4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M4) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT5a_M4.RDB M4 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT5a_AC_M3 temp > 40000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT5a_AC_M3))]
}
 
// accumulated value for upper layer check
ANT_GT4a_AC_M4 = 
NET AREA RATIO M4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M3 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M4) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M4 = 
NET AREA RATIO M4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M3 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M4) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M4 = 
NET AREA RATIO M4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M3 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M4)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// V4 antenna rules
// ============================================
// For V4_50 antenna check ("V4_50" is mapped to the name of "V4")
 
// connectivity for V4
CONNECT V4 M4
// connectivity for V4
 
ANT_GT6a_V4 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V4) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_V4.RDB V4 GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_V4 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V4) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_V4.RDB V4 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V3 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V3))]
}
 
ANT_GT7_V4 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V4) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_V4.RDB V4 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V3 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V3))]
}
 
// accumulated value for upper layer check
ANT_GT6b_AC_V4 = 
NET AREA RATIO V4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V3 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V4) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V4 = 
NET AREA RATIO V4 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V3 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V4)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// M5 antenna rules
// ============================================
// For M5_55 antenna check ("M5_55" is mapped to the name of "M5")
 
// connectivity for M5
CONNECT M5 M4 BY V4
// connectivity for M5
 
ANT_GT4a_M5 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M5) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_M5.RDB M5 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M4 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M4))]
}
 
ANT_GT4b_M5 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M5) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_M5.RDB M5 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M4 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M4))]
}
 
ANT_GT5a_M5 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 temp = NET AREA RATIO M5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M5) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT5a_M5.RDB M5 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT5a_AC_M4 temp > 40000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT5a_AC_M4))]
}
 
// accumulated value for upper layer check
ANT_GT4a_AC_M5 = 
NET AREA RATIO M5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M4 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M5) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M5 = 
NET AREA RATIO M5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M4 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M5) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M5 = 
NET AREA RATIO M5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M4 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M5)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// V5 antenna rules
// ============================================
// For V5_50 antenna check ("V5_50" is mapped to the name of "V5")
 
// connectivity for V5
CONNECT V5 M5
// connectivity for V5
 
ANT_GT6a_V5 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V5) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_V5.RDB V5 GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_V5 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V5) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_V5.RDB V5 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V4 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V4))]
}
 
ANT_GT7_V5 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V5) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_V5.RDB V5 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V4 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V4))]
}
 
// accumulated value for upper layer check
ANT_GT6b_AC_V5 = 
NET AREA RATIO V5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V4 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V5) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V5 = 
NET AREA RATIO V5 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V4 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V5)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// M6 antenna rules
// ============================================
// For M6_50 antenna check ("M6_50" is mapped to the name of "M6")
 
// connectivity for M6
CONNECT M6 M5 BY V5
// connectivity for M6
 
ANT_GT4a_M6 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M6) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_M6.RDB M6 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M5 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M5))]
}
 
ANT_GT4b_M6 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M6) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_M6.RDB M6 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M5 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M5))]
}
 
ANT_GT5a_M6 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 temp = NET AREA RATIO M6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M6) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT5a_M6.RDB M6 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT5a_AC_M5 temp > 40000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT5a_AC_M5))]
}
 
// accumulated value for upper layer check
ANT_GT4a_AC_M6 = 
NET AREA RATIO M6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M5 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M6) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M6 = 
NET AREA RATIO M6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M5 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M6) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M6 = 
NET AREA RATIO M6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M5 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M6)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// V6 antenna rules
// ============================================
// For V6_50 antenna check ("V6_50" is mapped to the name of "V6")
 
// connectivity for V6
CONNECT V6 M6
// connectivity for V6
 
ANT_GT6a_V6 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V6) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_V6.RDB V6 GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_V6 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V6) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_V6.RDB V6 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V5 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V5))]
}
 
ANT_GT7_V6 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V6) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_V6.RDB V6 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V5 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V5))]
}
 
// accumulated value for upper layer check
ANT_GT6b_AC_V6 = 
NET AREA RATIO V6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V5 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V6) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V6 = 
NET AREA RATIO V6 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V5 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V6)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// M7 antenna rules
// ============================================
// For M7_55 antenna check ("M7_55" is mapped to the name of "M7")
 
// connectivity for M7
CONNECT M7 M6 BY V6
// connectivity for M7
 
ANT_GT4a_M7 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M7) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_M7.RDB M7 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M6 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M6))]
}
 
ANT_GT4b_M7 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M7) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_M7.RDB M7 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M6 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M6))]
}
 
ANT_GT5a_M7 {
@ When a protection diode is used, the ratio of cumulative M1 to Mn (Mn is inter metal layer directly underneath TM) area to the active gate area connected directly to it <= diode area*450+ 40000
 temp = NET AREA RATIO M7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M7) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*450)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT5a_M7.RDB M7 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT5a_AC_M6 temp > 40000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT5a_AC_M6))]
}
 
// accumulated value for upper layer check
ANT_GT4a_AC_M7 = 
NET AREA RATIO M7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M6 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M7) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M7 = 
NET AREA RATIO M7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M6 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M7) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M7 = 
NET AREA RATIO M7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M6 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M7)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// V7 antenna rules
// ============================================
// For TV2 antenna check ("TV2" is mapped to the name of "V7")
 
// connectivity for V7
CONNECT V7 M7
CONNECT V7 MIM_final
CONNECT V7 CTOP_final
// connectivity for V7
 
// For TV2 antenna check
ANT_GT6a_TV2 {
@ When the protection diode is not used, the drawn ratio of single layer Via area to the active gate area connected directly to it <= 20
 NET AREA RATIO V7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V7) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
 RDB ANT_GT6a_TV2.RDB V7 GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
ANT_GT6b_TV2 {
@ When the protection diode is not used, the drawn ratio of cumulative Via area to the IO active gate area connected directly to it <= 50
 temp = NET AREA RATIO V7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(V7) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT6b_TV2.RDB V7 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT6b_AC_V6 temp > 50 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT6b_AC_V6))]
}
 
ANT_GT7_TV2 {
@ When the protection diode is used, the drawn ratio of cumulative Via area to the active gate area connected directly to it <= diode area * 180 + 800
 temp = NET AREA RATIO V7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(V7) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*180)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT7_TV2.RDB V7 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT7_AC_V6 temp > 800 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT7_AC_V6))]
}
 
// accumulated value for upper layer check
ANT_GT6b_AC_V7 = 
NET AREA RATIO V7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT6b_AC_V6 
[!area(pickup_gate_shorted)*!area(active_diode)*area(V7) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT7_AC_V7 = 
NET AREA RATIO V7 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT7_AC_V6 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(V7)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// M8 antenna rules
// ============================================
// For TM2 antenna check ("TM2" is mapped to the name of "M8")
 
// connectivity for M8
CONNECT M8 M7 BY V7
CONNECT M8 MIM_final BY V7
CONNECT M8 CTOP_final BY V7
// connectivity for M8
 
// For TM2 antenna check
ANT_GT4a_TM2 {
@ When a protection diode is not used, the ratio of cumulative metal area to the core active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 5000
 temp = NET AREA RATIO M8 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M8) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4a_TM2.RDB M8 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4a_AC_M7 temp > 5000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4a_AC_M7))]
}
 
ANT_GT4b_TM2 {
@ When a protection diode is not used, the ratio of cumulative metal area to the IO active gate area from M1 to TM (if double TM used, TM layer defined as TM2 layer) <= 1000
 temp = NET AREA RATIO M8 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO != 0 ACCUMULATE 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(M8) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 #IFDEF SHOW_NET_INFORMATION_IN_RDB YES
 RDB ANT_GT4b_TM2.RDB M8 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
 #ENDIF
 NET AREA RATIO ACCUMULATE ANT_GT4b_AC_M7 temp > 1000 [!!VALUE(temp)*(VALUE(temp) + VALUE(ANT_GT4b_AC_M7))]
}
 
ANT_GT5b_TM2 {
@ @ When a protection diode is used, the ratio of single TMn(n=1,2) area to the active gate area connected directly to it <= diode area*7500+45000
 NET AREA RATIO M8 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 45000 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(M8) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*7500)] 
 RDB ANT_GT5b_TM2.RDB M8 GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
// accumulated value for upper layer check
ANT_GT4a_AC_M8 = 
NET AREA RATIO M8 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR >= 0 ACCUMULATE ANT_GT4a_AC_M7 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M8) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)]
 
ANT_GT4b_AC_M8 = 
NET AREA RATIO M8 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO >= 0 ACCUMULATE ANT_GT4b_AC_M7 
[!area(pickup_gate_shorted)*!area(active_diode)*area(M8) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)]
 
ANT_GT5a_AC_M8 = 
NET AREA RATIO M8 active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE >= 0 ACCUMULATE ANT_GT5a_AC_M7 
[!area(pickup_gate_shorted)*(!!area(active_diode)*area(M8)) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)]
// accumulated value for upper layer check
 
 
// ============================================
// PA antenna rules
// ============================================
// connectivity for PA
CONNECT TM PA
CONNECT M8 TM
// connectivity for PA
 
ANT_GT8a {
@ When the protection diode is not used, the drawn ratio of PA area to the IO active gate area connected directly to it <= 20
 NET AREA RATIO PA active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO > 20 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(PA) / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)] 
 RDB ANT_GT8a.RDB PA GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
}
 
ANT_GT8b {
@ When the protection diode is not used, the drawn ratio of PA area to the core active gate area connected directly to it <= 200
 NET AREA RATIO PA active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR > 200 
 [!area(pickup_gate_shorted)*!area(active_diode)*area(PA) / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)] 
 RDB ANT_GT8b.RDB PA GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
}
 
ANT_GT10 {
@ When the protection diode is used, the drawn ratio of PA area to the active gate area connected directly to it <= diode area * 90 + 400
 NET AREA RATIO PA active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 400 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*area(PA) / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*90)] 
 RDB ANT_GT10.RDB PA GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
 
 
// ============================================
// ALPA antenna rules
// ============================================
// connectivity for ALPA
CONNECT TM ALPA BY PA
// connectivity for ALPA
 
ANT_GT9a {
@ When the protection diode is not used, the drawn ratio of ALPA side-wall area to the IO active gate area connected directly to it <= 1000
 NET AREA RATIO ALPA active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM PA pickup_gate_shorted 1fin_GATE_LEP_IO 2fin_GATE_LEP_IO 3fin_GATE_LEP_IO 4fin_GATE_LEP_IO nfin_GATE_LEP_IO 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO GATE_IO > 1000 
 [!area(pickup_gate_shorted)*!area(active_diode)*perimeter(ALPA)*ALPA_thickness*0.1 / (!!area(1fin_gate_IO)*area(1fin_GATE_LEP_IO)*0.05/0.002 + !!area(2fin_gate_IO)*area(2fin_GATE_LEP_IO)*0.09/0.002 + !!area(3fin_gate_IO)*area(3fin_GATE_LEP_IO)*0.16/0.002 + !!area(4fin_gate_IO)*area(4fin_GATE_LEP_IO)*0.23/0.002 + !!area(nfin_gate_IO)*area(nfin_gate_IO)*1.5)] 
 RDB ANT_GT9a.RDB ALPA GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM PA 1fin_gate_IO 2fin_gate_IO 3fin_gate_IO 4fin_gate_IO nfin_gate_IO
}
 
ANT_GT9b {
@ When the protection diode is not used, the drawn ratio of ALPA side-wall area to the core active gate area connected directly to it <= 2000
 NET AREA RATIO ALPA active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM PA pickup_gate_shorted 1fin_GATE_LEP_CR 2fin_GATE_LEP_CR 3fin_GATE_LEP_CR 4fin_GATE_LEP_CR nfin_GATE_LEP_CR 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR GATE_CR > 2000 
 [!area(pickup_gate_shorted)*!area(active_diode)*perimeter(ALPA)*ALPA_thickness*0.1 / (!!area(1fin_gate_CR)*area(1fin_GATE_LEP_CR)*0.05/0.002 + !!area(2fin_gate_CR)*area(2fin_GATE_LEP_CR)*0.09/0.002 + !!area(3fin_gate_CR)*area(3fin_GATE_LEP_CR)*0.16/0.002 + !!area(4fin_gate_CR)*area(4fin_GATE_LEP_CR)*0.23/0.002 + !!area(nfin_gate_CR)*area(nfin_gate_CR)*1.5)] 
 RDB ANT_GT9b.RDB ALPA GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM PA 1fin_gate_CR 2fin_gate_CR 3fin_gate_CR 4fin_gate_CR nfin_gate_CR
}
 
ANT_GT11 {
@ When the protection diode is used, the drawn ratio of ALPA side-wall area to the active gate area connected directly to it <= diode area * 8500 + 30000
 NET AREA RATIO ALPA active_diode GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM PA pickup_gate_shorted 1fin_GATE_LEP 2fin_GATE_LEP 3fin_GATE_LEP 4fin_GATE_LEP nfin_GATE_LEP 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate GATE_real GATE_dum GATE > 30000 
 [!area(pickup_gate_shorted)*((!!area(active_diode)*perimeter(ALPA)*ALPA_thickness*0.1 / (!!area(1fin_gate)*area(1fin_GATE_LEP)*0.05/0.002 + !!area(2fin_gate)*area(2fin_GATE_LEP)*0.09/0.002 + !!area(3fin_gate)*area(3fin_GATE_LEP)*0.16/0.002 + !!area(4fin_gate)*area(4fin_GATE_LEP)*0.23/0.002 + !!area(nfin_gate)*area(nfin_gate)*1.5)) - area(active_diode)*8500)] 
 RDB ANT_GT11.RDB ALPA GT_0 M0_0 V0 M1 V1 M2 V2 M3 V3 M4 V4 M5 V5 M6 V6 M7 V7 M8 TM PA active_diode 1fin_gate 2fin_gate 3fin_gate 4fin_gate nfin_gate
}
// end of the antenna check
