===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.8884 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0314 ( 20.5%)    4.0314 ( 25.4%)  FIR Parser
    7.3801 ( 37.6%)    5.1753 ( 32.6%)  'firrtl.circuit' Pipeline
    1.4634 (  7.4%)    0.7322 (  4.6%)    'firrtl.module' Pipeline
    1.2537 (  6.4%)    0.6339 (  4.0%)      CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)        (A) DominanceInfo
    0.2049 (  1.0%)    0.1084 (  0.7%)      LowerCHIRRTL
    0.1406 (  0.7%)    0.1406 (  0.9%)    InferWidths
    0.5594 (  2.8%)    0.5594 (  3.5%)    InferResets
    0.0521 (  0.3%)    0.0521 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0511 (  0.3%)    0.0511 (  0.3%)    PrefixModules
    0.4222 (  2.1%)    0.4222 (  2.7%)    LowerFIRRTLTypes
    1.9938 ( 10.1%)    0.9976 (  6.3%)    'firrtl.module' Pipeline
    0.6802 (  3.5%)    0.3440 (  2.2%)      ExpandWhens
    1.3089 (  6.7%)    0.6595 (  4.2%)      Canonicalizer
    0.2501 (  1.3%)    0.2501 (  1.6%)    Inliner
    1.3452 (  6.8%)    1.3452 (  8.5%)    IMConstProp
    0.0531 (  0.3%)    0.0531 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.9517 (  4.8%)    0.4761 (  3.0%)    'firrtl.module' Pipeline
    0.9489 (  4.8%)    0.4748 (  3.0%)      Canonicalizer
    0.1945 (  1.0%)    0.1945 (  1.2%)    CreateSiFiveMetadata
    1.2362 (  6.3%)    1.2362 (  7.8%)  LowerFIRRTLToHW
    0.2882 (  1.5%)    0.2882 (  1.8%)  HWMemSimImpl
    3.1034 ( 15.8%)    1.5523 (  9.8%)  'hw.module' Pipeline
    0.0922 (  0.5%)    0.0487 (  0.3%)    HWCleanup
    0.8390 (  4.3%)    0.4234 (  2.7%)    CSE
    0.0017 (  0.0%)    0.0010 (  0.0%)      (A) DominanceInfo
    1.7337 (  8.8%)    0.8766 (  5.5%)    Canonicalizer
    0.0161 (  0.1%)    0.0085 (  0.1%)    HWLegalizeModules
    0.4101 (  2.1%)    0.2156 (  1.4%)    PrettifyVerilog
    3.5944 ( 18.3%)    3.5944 ( 22.6%)  ExportVerilog
    0.0078 (  0.0%)    0.0078 (  0.0%)  Rest
   19.6444 (100.0%)   15.8884 (100.0%)  Total

{
  totalTime: 15.929,
  maxMemory: 804438016
}
