# 1 "arch/arm/boot/dts/lan966x-pcb8309.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/lan966x-pcb8309.dts"




/dts-v1/;
# 1 "arch/arm/boot/dts/lan966x.dtsi" 1
# 11 "arch/arm/boot/dts/lan966x.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 12 "arch/arm/boot/dts/lan966x.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 13 "arch/arm/boot/dts/lan966x.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mfd/atmel-flexcom.h" 1
# 14 "arch/arm/boot/dts/lan966x.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/at91.h" 1
# 15 "arch/arm/boot/dts/lan966x.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 16 "arch/arm/boot/dts/lan966x.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/microchip,lan966x.h" 1
# 17 "arch/arm/boot/dts/lan966x.dtsi" 2

/ {
 model = "Microchip LAN966 family SoC";
 compatible = "microchip,lan966";
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   clock-frequency = <600000000>;
   reg = <0x0>;
  };
 };

 clocks {
  sys_clk: sys_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <165625000>;
  };

  cpu_clk: cpu_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <600000000>;
  };

  ddr_clk: ddr_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <300000000>;
  };

  nic_clk: nic_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <200000000>;
  };
 };

 clks: clock-controller@e00c00a8 {
  compatible = "microchip,lan966x-gck";
  #clock-cells = <1>;
  clocks = <&cpu_clk>, <&ddr_clk>, <&sys_clk>;
  clock-names = "cpu", "ddr", "sys";
  reg = <0xe00c00a8 0x38>, <0xe00c02cc 0x4>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (1)) - 1) << 8) | 8)>;
  clock-frequency = <37500000>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  udc: usb@200000 {
   compatible = "microchip,lan9662-udc",
         "atmel,sama5d3-udc";
   reg = <0x00200000 0x80000>,
         <0xe0808000 0x400>;
   interrupts = <0 76 4>;
   clocks = <&clks 15>, <&nic_clk>;
   clock-names = "pclk", "hclk";
   status = "disabled";
  };

  switch: switch@e0000000 {
   compatible = "microchip,lan966x-switch";
   reg = <0xe0000000 0x0100000>,
         <0xe2000000 0x0800000>;
   reg-names = "cpu", "gcb";
   interrupts = <0 12 4>,
         <0 14 4>,
         <0 9 4>,
         <0 11 4>,
         <0 10 4>;
   interrupt-names = "xtr", "fdma", "ana", "ptp",
       "ptp-ext";
   resets = <&reset 0>;
   reset-names = "switch";
   status = "disabled";

   ethernet-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port0: port@0 {
     reg = <0>;
     status = "disabled";
    };

    port1: port@1 {
     reg = <1>;
     status = "disabled";
    };

    port2: port@2 {
     reg = <2>;
     status = "disabled";
    };

    port3: port@3 {
     reg = <3>;
     status = "disabled";
    };

    port4: port@4 {
     reg = <4>;
     status = "disabled";
    };

    port5: port@5 {
     reg = <5>;
     status = "disabled";
    };

    port6: port@6 {
     reg = <6>;
     status = "disabled";
    };

    port7: port@7 {
     reg = <7>;
     status = "disabled";
    };
   };
  };

  flx0: flexcom@e0040000 {
   compatible = "atmel,sama5d2-flexcom";
   reg = <0xe0040000 0x100>;
   clocks = <&clks 7>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe0040000 0x800>;
   status = "disabled";

   usart0: serial@200 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0x200 0x200>;
    interrupts = <0 48 4>;
    dmas = <&dma0 (((3) & (0x7f)) << (24))>,
           <&dma0 (((2) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "usart";
    atmel,fifo-size = <32>;
    status = "disabled";
   };

   spi0: spi@400 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0x400 0x200>;
    interrupts = <0 48 4>;
    dmas = <&dma0 (((3) & (0x7f)) << (24))>,
           <&dma0 (((2) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <32>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c0: i2c@600 {
    compatible = "microchip,sam9x60-i2c";
    reg = <0x600 0x200>;
    interrupts = <0 48 4>;
    dmas = <&dma0 (((3) & (0x7f)) << (24))>,
           <&dma0 (((2) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  flx1: flexcom@e0044000 {
   compatible = "atmel,sama5d2-flexcom";
   reg = <0xe0044000 0x100>;
   clocks = <&clks 8>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe0044000 0x800>;
   status = "disabled";

   usart1: serial@200 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0x200 0x200>;
    interrupts = <0 49 4>;
    dmas = <&dma0 (((5) & (0x7f)) << (24))>,
           <&dma0 (((4) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "usart";
    atmel,fifo-size = <32>;
    status = "disabled";
   };

   spi1: spi@400 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0x400 0x200>;
    interrupts = <0 49 4>;
    dmas = <&dma0 (((5) & (0x7f)) << (24))>,
           <&dma0 (((4) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <32>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@600 {
    compatible = "microchip,sam9x60-i2c";
    reg = <0x600 0x200>;
    interrupts = <0 49 4>;
    dmas = <&dma0 (((5) & (0x7f)) << (24))>,
           <&dma0 (((4) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  trng: rng@e0048000 {
   compatible = "atmel,at91sam9g45-trng";
   reg = <0xe0048000 0x100>;
   clocks = <&nic_clk>;
  };

  aes: crypto@e004c000 {
   compatible = "atmel,at91sam9g46-aes";
   reg = <0xe004c000 0x100>;
   interrupts = <0 53 4>;
   dmas = <&dma0 (((12) & (0x7f)) << (24))>,
          <&dma0 (((13) & (0x7f)) << (24))>;
   dma-names = "tx", "rx";
   clocks = <&nic_clk>;
   clock-names = "aes_clk";
  };

  flx2: flexcom@e0060000 {
   compatible = "atmel,sama5d2-flexcom";
   reg = <0xe0060000 0x100>;
   clocks = <&clks 9>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe0060000 0x800>;
   status = "disabled";

   usart2: serial@200 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0x200 0x200>;
    interrupts = <0 50 4>;
    dmas = <&dma0 (((7) & (0x7f)) << (24))>,
           <&dma0 (((6) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "usart";
    atmel,fifo-size = <32>;
    status = "disabled";
   };

   spi2: spi@400 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0x400 0x200>;
    interrupts = <0 50 4>;
    dmas = <&dma0 (((7) & (0x7f)) << (24))>,
           <&dma0 (((6) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <32>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@600 {
    compatible = "microchip,sam9x60-i2c";
    reg = <0x600 0x200>;
    interrupts = <0 50 4>;
    dmas = <&dma0 (((7) & (0x7f)) << (24))>,
           <&dma0 (((6) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  flx3: flexcom@e0064000 {
   compatible = "atmel,sama5d2-flexcom";
   reg = <0xe0064000 0x100>;
   clocks = <&clks 10>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe0064000 0x800>;
   status = "disabled";

   usart3: serial@200 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0x200 0x200>;
    interrupts = <0 51 4>;
    dmas = <&dma0 (((9) & (0x7f)) << (24))>,
           <&dma0 (((8) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "usart";
    atmel,fifo-size = <32>;
    status = "disabled";
   };

   spi3: spi@400 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0x400 0x200>;
    interrupts = <0 51 4>;
    dmas = <&dma0 (((9) & (0x7f)) << (24))>,
           <&dma0 (((8) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <32>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@600 {
    compatible = "microchip,sam9x60-i2c";
    reg = <0x600 0x200>;
    interrupts = <0 51 4>;
    dmas = <&dma0 (((9) & (0x7f)) << (24))>,
           <&dma0 (((8) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  dma0: dma-controller@e0068000 {
   compatible = "microchip,sama7g5-dma";
   reg = <0xe0068000 0x1000>;
   interrupts = <0 47 4>;
   #dma-cells = <1>;
   clocks = <&nic_clk>;
   clock-names = "dma_clk";
  };

  sha: crypto@e006c000 {
   compatible = "atmel,at91sam9g46-sha";
   reg = <0xe006c000 0xec>;
   interrupts = <0 57 4>;
   dmas = <&dma0 (((14) & (0x7f)) << (24))>;
   dma-names = "tx";
   clocks = <&nic_clk>;
   clock-names = "sha_clk";
  };

  flx4: flexcom@e0070000 {
   compatible = "atmel,sama5d2-flexcom";
   reg = <0xe0070000 0x100>;
   clocks = <&clks 11>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe0070000 0x800>;
   status = "disabled";

   usart4: serial@200 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0x200 0x200>;
    interrupts = <0 52 4>;
    dmas = <&dma0 (((11) & (0x7f)) << (24))>,
           <&dma0 (((10) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "usart";
    atmel,fifo-size = <32>;
    status = "disabled";
   };

   spi4: spi@400 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0x400 0x200>;
    interrupts = <0 52 4>;
    dmas = <&dma0 (((11) & (0x7f)) << (24))>,
           <&dma0 (((10) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <32>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@600 {
    compatible = "microchip,sam9x60-i2c";
    reg = <0x600 0x200>;
    interrupts = <0 52 4>;
    dmas = <&dma0 (((11) & (0x7f)) << (24))>,
           <&dma0 (((10) & (0x7f)) << (24))>;
    dma-names = "tx", "rx";
    clocks = <&nic_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  timer0: timer@e008c000 {
   compatible = "snps,dw-apb-timer";
   reg = <0xe008c000 0x400>;
   clocks = <&nic_clk>;
   clock-names = "timer";
   interrupts = <0 39 4>;
  };

  watchdog: watchdog@e0090000 {
   compatible = "snps,dw-wdt";
   reg = <0xe0090000 0x1000>;
   interrupts = <0 38 4>;
   clocks = <&nic_clk>;
   status = "disabled";
  };

  cpu_ctrl: syscon@e00c0000 {
   compatible = "microchip,lan966x-cpu-syscon", "syscon";
   reg = <0xe00c0000 0x350>;
  };

  can0: can@e081c000 {
   compatible = "bosch,m_can";
   reg = <0xe081c000 0xfc>, <0x00100000 0x4000>;
   reg-names = "m_can", "message_ram";
   interrupts = <0 72 4>,
         <0 73 4>;
   interrupt-names = "int0", "int1";
   clocks = <&clks 5>, <&clks 5>;
   clock-names = "hclk", "cclk";
   assigned-clocks = <&clks 5>;
   assigned-clock-rates = <40000000>;
   bosch,mram-cfg = <0x0 0 0 64 0 0 32 32>;
   status = "disabled";
  };

  can1: can@e0820000 {
   compatible = "bosch,m_can";
   reg = <0xe0820000 0xfc>, <0x00100000 0x8000>;
   reg-names = "m_can", "message_ram";
   interrupts = <0 74 4>,
         <0 75 4>;
   interrupt-names = "int0", "int1";
   clocks = <&clks 6>, <&clks 6>;
   clock-names = "hclk", "cclk";
   assigned-clocks = <&clks 6>;
   assigned-clock-rates = <40000000>;
   bosch,mram-cfg = <0x4000 0 0 64 0 0 32 32>;
   status = "disabled";
  };

  reset: reset-controller@e200400c {
   compatible = "microchip,lan966x-switch-reset";
   reg = <0xe200400c 0x4>;
   reg-names = "gcb";
   #reset-cells = <1>;
   cpu-syscon = <&cpu_ctrl>;
  };

  gpio: pinctrl@e2004064 {
   compatible = "microchip,lan966x-pinctrl";
   reg = <0xe2004064 0xb4>,
       <0xe2010024 0x138>;
   resets = <&reset 0>;
   reset-names = "switch";
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&gpio 0 0 78>;
   interrupt-controller;
   interrupts = <0 17 4>;
   #interrupt-cells = <2>;
  };

  mdio0: mdio@e2004118 {
   compatible = "microchip,lan966x-miim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xe2004118 0x24>;
   clocks = <&sys_clk>;
   status = "disabled";
  };

  mdio1: mdio@e200413c {
   compatible = "microchip,lan966x-miim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xe200413c 0x24>,
         <0xe2010020 0x4>;
   clocks = <&sys_clk>;
   status = "disabled";

   phy0: ethernet-phy@1 {
    reg = <1>;
    interrupts = <0 80 4>;
    status = "disabled";
   };

   phy1: ethernet-phy@2 {
    reg = <2>;
    interrupts = <0 81 4>;
    status = "disabled";
   };
  };

  sgpio: gpio@e2004190 {
   compatible = "microchip,sparx5-sgpio";
   reg = <0xe2004190 0x118>;
   clocks = <&sys_clk>;
   resets = <&reset 0>;
   reset-names = "switch";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   sgpio_in: gpio@0 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <0>;
    gpio-controller;
    #gpio-cells = <3>;
    interrupts = <0 18 4>;
    interrupt-controller;
    #interrupt-cells = <3>;
   };

   sgpio_out: gpio@1 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <1>;
    gpio-controller;
    #gpio-cells = <3>;
   };
  };

  hwmon: hwmon@e2010180 {
   compatible = "microchip,lan9668-hwmon";
   reg = <0xe2010180 0xc>,
         <0xe20042a8 0xc>;
   reg-names = "pvt", "fan";
   clocks = <&sys_clk>;
  };

  serdes: serdes@e202c000 {
   compatible = "microchip,lan966x-serdes";
   reg = <0xe202c000 0x9c>,
         <0xe2004010 0x4>;
   #phy-cells = <2>;
   status = "disabled";
  };

  gic: interrupt-controller@e8c11000 {
   compatible = "arm,gic-400", "arm,cortex-a7-gic";
   #interrupt-cells = <3>;
   interrupts = <1 9 4>;
   interrupt-controller;
   reg = <0xe8c11000 0x1000>,
         <0xe8c12000 0x2000>,
         <0xe8c14000 0x2000>,
         <0xe8c16000 0x2000>;
  };
 };
};
# 7 "arch/arm/boot/dts/lan966x-pcb8309.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-lan966x-serdes.h" 1
# 8 "arch/arm/boot/dts/lan966x-pcb8309.dts" 2

/ {
 model = "Microchip EVB - LAN9662";
 compatible = "microchip,lan9662-pcb8309", "microchip,lan9662", "microchip,lan966";

 aliases {
  serial0 = &usart3;
  i2c102 = &i2c102;
  i2c103 = &i2c103;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 gpio-restart {
  compatible = "gpio-restart";
  gpios = <&gpio 56 1>;
  priority = <200>;
 };

 i2c-mux {
  compatible = "i2c-mux";
  #address-cells = <1>;
  #size-cells = <0>;
  mux-controls = <&mux>;
  i2c-parent = <&i2c4>;

  i2c102: i2c-sfp@1 {
   reg = <1>;
  };

  i2c103: i2c-sfp@2 {
   reg = <2>;
  };
 };

 leds {
  compatible = "gpio-leds";

  led-s0-green {
   label = "s0:green";
   gpios = <&sgpio_out 2 0 1>;
   default-state = "off";
  };

  led-s0-red {
   label = "s0:red";
   gpios = <&sgpio_out 2 1 1>;
   default-state = "off";
  };

  led-s1-green {
   label = "s1:green";
   gpios = <&sgpio_out 3 0 1>;
   default-state = "off";
  };

  led-s1-red {
   label = "s1:red";
   gpios = <&sgpio_out 3 1 1>;
   default-state = "off";
  };
 };

 mux: mux-controller {
  compatible = "gpio-mux";
  #mux-control-cells = <0>;

  mux-gpios = <&sgpio_out 11 0 0>,
       <&sgpio_out 11 1 0>;
 };

 sfp2: sfp2 {
  compatible = "sff,sfp";
  i2c-bus = <&i2c102>;
  tx-disable-gpios = <&sgpio_out 10 0 1>;
  los-gpios = <&sgpio_in 2 0 0>;
  mod-def0-gpios = <&sgpio_in 2 1 1>;
  tx-fault-gpios = <&sgpio_in 1 0 0>;
 };

 sfp3: sfp3 {
  compatible = "sff,sfp";
  i2c-bus = <&i2c103>;
  tx-disable-gpios = <&sgpio_out 10 1 1>;
  los-gpios = <&sgpio_in 3 0 0>;
  mod-def0-gpios = <&sgpio_in 3 1 1>;
  tx-fault-gpios = <&sgpio_in 1 1 0>;
 };
};

&aes {
 status = "disabled";
};

&flx3 {
 atmel,flexcom-mode = <1>;
 status = "okay";

 usart3: serial@200 {
  pinctrl-0 = <&fc3_b_pins>;
  pinctrl-names = "default";
  status = "okay";
 };
};

&flx4 {
 atmel,flexcom-mode = <3>;
 status = "okay";

 i2c4: i2c@600 {
  compatible = "microchip,sam9x60-i2c";
  reg = <0x600 0x200>;
  interrupts = <0 52 4>;
  clocks = <&nic_clk>;
  pinctrl-0 = <&fc4_b_pins>;
  pinctrl-names = "default";
  i2c-analog-filter;
  i2c-digital-filter;
  i2c-digital-filter-width-ns = <35>;
  i2c-sda-hold-time-ns = <1500>;
  status = "okay";
 };
};

&gpio {
 fc3_b_pins: fc3-b-pins {

  pins = "GPIO_52", "GPIO_53";
  function = "fc3_b";
 };

 fc4_b_pins: fc4-b-pins {

  pins = "GPIO_57", "GPIO_58";
  function = "fc4_b";
 };

 sgpio_a_pins: sgpio-a-pins {

  pins = "GPIO_32", "GPIO_33", "GPIO_34", "GPIO_35";
  function = "sgpio_a";
 };
};

&mdio1 {
 status = "okay";
};

&phy0 {
 status = "okay";
};

&phy1 {
 status = "okay";
};

&port0 {
 phy-handle = <&phy0>;
 phy-mode = "gmii";
 phys = <&serdes 0 (0)>;
 status = "okay";
};

&port1 {
 phy-handle = <&phy1>;
 phy-mode = "gmii";
 phys = <&serdes 1 (1)>;
 status = "okay";
};

&port2 {
 sfp = <&sfp2>;
 managed = "in-band-status";
 phy-mode = "sgmii";
 phys = <&serdes 2 ((2) + 1 + (0))>;
 status = "okay";
};

&port3 {
 sfp = <&sfp3>;
 managed = "in-band-status";
 phy-mode = "sgmii";
 phys = <&serdes 3 ((2) + 1 + (1))>;
 status = "okay";
};

&serdes {
 status = "okay";
};

&sgpio {
 pinctrl-0 = <&sgpio_a_pins>;
 pinctrl-names = "default";
 microchip,sgpio-port-ranges = <0 3>, <8 11>;
 status = "okay";

 gpio@0 {
  ngpios = <64>;
 };
 gpio@1 {
  ngpios = <64>;
 };
};

&switch {
 status = "okay";
};
