-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_row_loop_col_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_A_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    mem_A_ce0 : OUT STD_LOGIC;
    mem_A_we0 : OUT STD_LOGIC;
    mem_A_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    mem_A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    mem_A_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    mem_A_ce1 : OUT STD_LOGIC;
    mem_A_we1 : OUT STD_LOGIC;
    mem_A_d1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_row_loop_col_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv63_666000 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000011001100110000000000000";
    constant ap_const_lv65_199A000 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000001100110011010000000000000";
    constant ap_const_lv17_10000 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv40_7FFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "0111111111111111111111111111111111111111";
    constant ap_const_lv40_8000000000 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln110_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mem_B_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_0_0_012991512_load_reg_1112 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_0_0_01299_21516_load_reg_1117 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln110_reg_1122 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_A_addr_reg_1126 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_B_addr_reg_1132 : STD_LOGIC_VECTOR (15 downto 0);
    signal line_buf_addr_reg_1138 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_1_addr_reg_1143 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln133_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln133_reg_1148 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln133_reg_1148_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln148_fu_417_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln148_reg_1152 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln148_reg_1152_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln137_1_fu_431_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln137_1_reg_1157 : STD_LOGIC_VECTOR (24 downto 0);
    signal or_ln75_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_reg_1162 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_1_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_1_reg_1166 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_01299_11514_load_reg_1170 : STD_LOGIC_VECTOR (23 downto 0);
    signal sum_diag_fu_615_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal sum_diag_reg_1175 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln145_fu_246_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln145_reg_1180 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_4_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_reg_1194 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_5_reg_1199 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal line_buf_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln155_1_fu_379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln111_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln148_1_fu_714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_0_0_012991511_fu_116 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_01299_11513_fu_120 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_01299_21515_fu_124 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal j_fu_128 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln111_fu_477_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_132 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln110_1_fu_313_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_fu_136 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal add_ln110_1_fu_281_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_012991512_fu_140 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_01299_11514_fu_144 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_01299_21516_fu_148 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal empty_13_fu_501_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mem_A_ce0_local : STD_LOGIC;
    signal mem_A_address0_local : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_A_we1_local : STD_LOGIC;
    signal mem_A_ce1_local : STD_LOGIC;
    signal mem_A_we0_local : STD_LOGIC;
    signal select_ln147_3_fu_1040_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mem_B_ce0_local : STD_LOGIC;
    signal mem_B_address0_local : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_B_we1_local : STD_LOGIC;
    signal mem_B_ce1_local : STD_LOGIC;
    signal mem_B_we0_local : STD_LOGIC;
    signal line_buf_ce0_local : STD_LOGIC;
    signal line_buf_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_we0_local : STD_LOGIC;
    signal line_buf_1_ce0_local : STD_LOGIC;
    signal line_buf_1_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_1_we0_local : STD_LOGIC;
    signal mul_ln145_1_fu_241_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln145_fu_246_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln111_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln110_fu_293_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln155_fu_321_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_333_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_12_fu_349_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln110_fu_305_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln155_fu_369_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln155_fu_373_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_385_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln133_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln135_fu_407_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_355_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln148_fu_413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_01299_21516_cast_fu_423_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln137_fu_427_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_01299_21516_cast_fu_423_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln137_fu_427_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln75_1_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln153_fu_455_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln75_3_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_2_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_01299_11513_cast_fu_520_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln137_1_fu_524_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_0_0_01299_11513_cast_fu_520_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln137_fu_527_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_533_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal shl_ln_fu_545_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln138_1_fu_553_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln138_fu_541_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_0_0_01299_21515_cast_fu_563_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_012991511_cast_fu_567_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln140_fu_571_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_01299_21515_cast_fu_563_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln140_fu_571_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln140_1_fu_575_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln140_1_fu_581_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_0_0_012991511_cast_fu_567_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln140_fu_585_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_3_fu_591_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal shl_ln1_fu_603_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln141_fu_599_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln141_1_fu_611_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal sum_axis_fu_557_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln2_fu_654_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln145_2_fu_665_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln145_1_fu_661_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal mul_ln145_1_fu_241_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln145_fu_668_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln145_4_fu_678_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal add_ln145_1_fu_682_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln145_5_fu_719_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln145_fu_722_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal out_1_fu_725_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln145_6_fu_731_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_7_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_1_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_2_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_2_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_3_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_4_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_2_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_3_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_5_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_1_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_3_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_1_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln145_fu_816_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal out_2_fu_830_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_10_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_838_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln147_fu_872_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln147_fu_876_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_fu_882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_916_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_fu_924_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln147_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_1_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_2_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_2_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_1_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln147_fu_950_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_3_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln147_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_1_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln147_1_fu_970_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_2_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_4_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln147_2_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_4_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_3_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_5_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln147_1_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln147_2_fu_1026_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_39s_24ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component top_kernel_mul_39s_26ns_65_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mem_B_U : component top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_B_address0_local,
        ce0 => mem_B_ce0_local,
        we0 => mem_B_we0_local,
        d0 => select_ln147_3_fu_1040_p3,
        q0 => mem_B_q0,
        address1 => mem_B_addr_reg_1132,
        ce1 => mem_B_ce1_local,
        we1 => mem_B_we1_local,
        d1 => empty_13_fu_501_p3);

    line_buf_1_U : component top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_1_address0_local,
        ce0 => line_buf_1_ce0_local,
        we0 => line_buf_1_we0_local,
        d0 => empty_13_fu_501_p3,
        q0 => line_buf_1_q0);

    line_buf_U : component top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_address0_local,
        ce0 => line_buf_ce0_local,
        we0 => line_buf_we0_local,
        d0 => line_buf_1_q0,
        q0 => line_buf_q0);

    mul_39s_24ns_63_1_1_U3 : component top_kernel_mul_39s_24ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 24,
        dout_WIDTH => 63)
    port map (
        din0 => sum_diag_reg_1175,
        din1 => mul_ln145_1_fu_241_p1,
        dout => mul_ln145_1_fu_241_p2);

    mul_39s_26ns_65_1_1_U4 : component top_kernel_mul_39s_26ns_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 26,
        dout_WIDTH => 65)
    port map (
        din0 => sum_axis_fu_557_p2,
        din1 => mul_ln145_fu_246_p1,
        dout => mul_ln145_fu_246_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    i_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_132 <= ap_const_lv9_0;
            elsif (((icmp_ln110_fu_275_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                i_fu_132 <= select_ln110_1_fu_313_p3;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten6_fu_136 <= ap_const_lv17_0;
            elsif (((icmp_ln110_fu_275_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten6_fu_136 <= add_ln110_1_fu_281_p2;
            end if; 
        end if;
    end process;

    j_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_fu_128 <= ap_const_lv9_0;
            elsif (((icmp_ln110_fu_275_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                j_fu_128 <= add_ln111_fu_477_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln137_1_reg_1157 <= add_ln137_1_fu_431_p2;
                add_ln148_reg_1152 <= add_ln148_fu_417_p2;
                add_ln148_reg_1152_pp0_iter1_reg <= add_ln148_reg_1152;
                and_ln133_reg_1148 <= and_ln133_fu_401_p2;
                and_ln133_reg_1148_pp0_iter1_reg <= and_ln133_reg_1148;
                icmp_ln110_reg_1122 <= icmp_ln110_fu_275_p2;
                line_buf_1_addr_reg_1143 <= zext_ln111_fu_363_p1(8 - 1 downto 0);
                line_buf_addr_reg_1138 <= zext_ln111_fu_363_p1(8 - 1 downto 0);
                mem_A_addr_reg_1126 <= zext_ln155_1_fu_379_p1(16 - 1 downto 0);
                mem_B_addr_reg_1132 <= zext_ln155_1_fu_379_p1(16 - 1 downto 0);
                or_ln75_1_reg_1166 <= or_ln75_1_fu_471_p2;
                or_ln75_reg_1162 <= or_ln75_fu_449_p2;
                out_reg_1194 <= add_ln145_1_fu_682_p2(65 downto 28);
                p_0_0_012991512_load_reg_1112 <= p_0_0_012991512_fu_140;
                p_0_0_01299_21516_load_reg_1117 <= p_0_0_01299_21516_fu_148;
                tmp_4_reg_1185 <= add_ln145_1_fu_682_p2(65 downto 65);
                tmp_5_reg_1199 <= add_ln145_1_fu_682_p2(27 downto 27);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln145_reg_1180 <= mul_ln145_fu_246_p2;
                p_0_0_01299_11514_load_reg_1170 <= p_0_0_01299_11514_fu_144;
                    sum_diag_reg_1175(38 downto 12) <= sum_diag_fu_615_p2(38 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln110_reg_1122 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_0_0_012991511_fu_116 <= p_0_0_012991512_load_reg_1112;
                p_0_0_012991512_fu_140 <= line_buf_q0;
                p_0_0_01299_11513_fu_120 <= p_0_0_01299_11514_fu_144;
                p_0_0_01299_11514_fu_144 <= line_buf_1_q0;
                p_0_0_01299_21515_fu_124 <= p_0_0_01299_21516_load_reg_1117;
                p_0_0_01299_21516_fu_148 <= empty_13_fu_501_p3;
            end if;
        end if;
    end process;
    sum_diag_reg_1175(11 downto 0) <= "000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln110_1_fu_281_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_136) + unsigned(ap_const_lv17_1));
    add_ln110_fu_293_p2 <= std_logic_vector(unsigned(i_fu_132) + unsigned(ap_const_lv9_1));
    add_ln111_fu_477_p2 <= std_logic_vector(unsigned(select_ln110_fu_305_p3) + unsigned(ap_const_lv9_1));
    add_ln135_fu_407_p2 <= std_logic_vector(unsigned(select_ln110_fu_305_p3) + unsigned(ap_const_lv9_1FF));
    add_ln137_1_fu_431_p2 <= std_logic_vector(signed(p_0_0_01299_21516_cast_fu_423_p1) + signed(sext_ln137_fu_427_p1));
    add_ln137_fu_527_p2 <= std_logic_vector(signed(sext_ln137_1_fu_524_p1) + signed(p_0_0_01299_11513_cast_fu_520_p1));
    add_ln140_1_fu_575_p2 <= std_logic_vector(signed(p_0_0_01299_21515_cast_fu_563_p1) + signed(sext_ln140_fu_571_p1));
    add_ln140_fu_585_p2 <= std_logic_vector(signed(sext_ln140_1_fu_581_p1) + signed(p_0_0_012991511_cast_fu_567_p1));
    add_ln145_1_fu_682_p2 <= std_logic_vector(unsigned(add_ln145_fu_668_p2) + unsigned(sext_ln145_4_fu_678_p1));
    add_ln145_fu_668_p2 <= std_logic_vector(signed(sext_ln145_2_fu_665_p1) + signed(sext_ln145_1_fu_661_p1));
    add_ln147_fu_876_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_838_p4) + unsigned(zext_ln147_fu_872_p1));
    add_ln148_fu_417_p2 <= std_logic_vector(unsigned(tmp_9_fu_355_p3) + unsigned(zext_ln148_fu_413_p1));
    add_ln155_fu_373_p2 <= std_logic_vector(unsigned(tmp_6_fu_325_p3) + unsigned(zext_ln155_fu_369_p1));
    and_ln133_fu_401_p2 <= (icmp_ln133_fu_395_p2 and icmp_fu_343_p2);
    and_ln145_1_fu_787_p2 <= (xor_ln145_1_fu_754_p2 and or_ln145_fu_781_p2);
    and_ln145_2_fu_793_p2 <= (xor_ln145_4_fu_770_p2 and tmp_7_fu_735_p3);
    and_ln145_3_fu_811_p2 <= (xor_ln145_5_fu_805_p2 and tmp_4_reg_1185);
    and_ln145_fu_749_p2 <= (xor_ln145_fu_743_p2 and tmp_4_reg_1185);
    and_ln147_1_fu_964_p2 <= (xor_ln147_2_fu_958_p2 and icmp_ln147_fu_932_p2);
    and_ln147_2_fu_978_p2 <= (icmp_ln147_1_fu_938_p2 and and_ln147_fu_896_p2);
    and_ln147_3_fu_996_p2 <= (xor_ln147_1_fu_902_p2 and or_ln147_fu_990_p2);
    and_ln147_4_fu_1002_p2 <= (tmp_12_fu_882_p3 and select_ln147_1_fu_970_p3);
    and_ln147_5_fu_1020_p2 <= (xor_ln147_4_fu_1014_p2 and tmp_8_fu_848_p3);
    and_ln147_fu_896_p2 <= (xor_ln147_fu_890_p2 and tmp_11_fu_864_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln110_fu_275_p2)
    begin
        if (((icmp_ln110_fu_275_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln110_reg_1122, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln110_reg_1122 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_12_fu_349_p2 <= std_logic_vector(unsigned(trunc_ln155_fu_321_p1) + unsigned(ap_const_lv8_FF));
    empty_13_fu_501_p3 <= 
        mem_B_q0 when (empty(0) = '1') else 
        mem_A_q0;
    icmp_fu_343_p2 <= "0" when (tmp_1_fu_333_p4 = ap_const_lv8_0) else "1";
    icmp_ln110_fu_275_p2 <= "1" when (indvar_flatten6_fu_136 = ap_const_lv17_10000) else "0";
    icmp_ln111_fu_299_p2 <= "1" when (j_fu_128 = ap_const_lv9_100) else "0";
    icmp_ln133_fu_395_p2 <= "0" when (tmp_2_fu_385_p4 = ap_const_lv8_0) else "1";
    icmp_ln147_1_fu_938_p2 <= "1" when (tmp_15_fu_924_p3 = ap_const_lv4_F) else "0";
    icmp_ln147_2_fu_944_p2 <= "1" when (tmp_15_fu_924_p3 = ap_const_lv4_0) else "0";
    icmp_ln147_fu_932_p2 <= "1" when (tmp_14_fu_916_p3 = ap_const_lv3_7) else "0";
    icmp_ln75_1_fu_443_p2 <= "1" when (trunc_ln155_fu_321_p1 = ap_const_lv8_0) else "0";
    icmp_ln75_2_fu_459_p2 <= "1" when (trunc_ln153_fu_455_p1 = ap_const_lv8_FF) else "0";
    icmp_ln75_3_fu_465_p2 <= "1" when (trunc_ln153_fu_455_p1 = ap_const_lv8_0) else "0";
    icmp_ln75_fu_437_p2 <= "1" when (trunc_ln155_fu_321_p1 = ap_const_lv8_FF) else "0";

    line_buf_1_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, line_buf_1_addr_reg_1143, ap_block_pp0_stage1, zext_ln111_fu_363_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buf_1_address0_local <= line_buf_1_addr_reg_1143;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            line_buf_1_address0_local <= zext_ln111_fu_363_p1(8 - 1 downto 0);
        else 
            line_buf_1_address0_local <= "XXXXXXXX";
        end if; 
    end process;


    line_buf_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            line_buf_1_ce0_local <= ap_const_logic_1;
        else 
            line_buf_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln110_reg_1122)
    begin
        if (((icmp_ln110_reg_1122 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buf_1_we0_local <= ap_const_logic_1;
        else 
            line_buf_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, line_buf_addr_reg_1138, ap_block_pp0_stage1, zext_ln111_fu_363_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buf_address0_local <= line_buf_addr_reg_1138;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            line_buf_address0_local <= zext_ln111_fu_363_p1(8 - 1 downto 0);
        else 
            line_buf_address0_local <= "XXXXXXXX";
        end if; 
    end process;


    line_buf_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            line_buf_ce0_local <= ap_const_logic_1;
        else 
            line_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln110_reg_1122)
    begin
        if (((icmp_ln110_reg_1122 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buf_we0_local <= ap_const_logic_1;
        else 
            line_buf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mem_A_address0 <= mem_A_address0_local;

    mem_A_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, zext_ln155_1_fu_379_p1, ap_block_pp0_stage1, zext_ln148_1_fu_714_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_A_address0_local <= zext_ln148_1_fu_714_p1(16 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            mem_A_address0_local <= zext_ln155_1_fu_379_p1(16 - 1 downto 0);
        else 
            mem_A_address0_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    mem_A_address1 <= mem_A_addr_reg_1126;
    mem_A_ce0 <= mem_A_ce0_local;

    mem_A_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            mem_A_ce0_local <= ap_const_logic_1;
        else 
            mem_A_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mem_A_ce1 <= mem_A_ce1_local;

    mem_A_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_A_ce1_local <= ap_const_logic_1;
        else 
            mem_A_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    mem_A_d0 <= select_ln147_3_fu_1040_p3;
    mem_A_d1 <= empty_13_fu_501_p3;
    mem_A_we0 <= mem_A_we0_local;

    mem_A_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, tmp_reg_1107, ap_block_pp0_stage0_11001, and_ln133_reg_1148_pp0_iter1_reg)
    begin
        if (((tmp_reg_1107 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln133_reg_1148_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_A_we0_local <= ap_const_logic_1;
        else 
            mem_A_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mem_A_we1 <= mem_A_we1_local;

    mem_A_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1107, ap_block_pp0_stage0_11001, icmp_ln110_reg_1122, or_ln75_reg_1162, or_ln75_1_reg_1166)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln110_reg_1122 = ap_const_lv1_0) and (tmp_reg_1107 = ap_const_lv1_1) and (or_ln75_reg_1162 = ap_const_lv1_1)) or ((icmp_ln110_reg_1122 = ap_const_lv1_0) and (tmp_reg_1107 = ap_const_lv1_1) and (or_ln75_1_reg_1166 = ap_const_lv1_1))))) then 
            mem_A_we1_local <= ap_const_logic_1;
        else 
            mem_A_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    mem_B_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, zext_ln155_1_fu_379_p1, ap_block_pp0_stage1, zext_ln148_1_fu_714_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_B_address0_local <= zext_ln148_1_fu_714_p1(16 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            mem_B_address0_local <= zext_ln155_1_fu_379_p1(16 - 1 downto 0);
        else 
            mem_B_address0_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_B_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            mem_B_ce0_local <= ap_const_logic_1;
        else 
            mem_B_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    mem_B_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_B_ce1_local <= ap_const_logic_1;
        else 
            mem_B_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    mem_B_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, tmp_reg_1107, ap_block_pp0_stage0_11001, and_ln133_reg_1148_pp0_iter1_reg)
    begin
        if (((tmp_reg_1107 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln133_reg_1148_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_B_we0_local <= ap_const_logic_1;
        else 
            mem_B_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    mem_B_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1107, ap_block_pp0_stage0_11001, icmp_ln110_reg_1122, or_ln75_reg_1162, or_ln75_1_reg_1166)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln110_reg_1122 = ap_const_lv1_0) and (tmp_reg_1107 = ap_const_lv1_0) and (or_ln75_reg_1162 = ap_const_lv1_1)) or ((icmp_ln110_reg_1122 = ap_const_lv1_0) and (tmp_reg_1107 = ap_const_lv1_0) and (or_ln75_1_reg_1166 = ap_const_lv1_1))))) then 
            mem_B_we1_local <= ap_const_logic_1;
        else 
            mem_B_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln145_1_fu_241_p1 <= ap_const_lv63_666000(24 - 1 downto 0);
    mul_ln145_fu_246_p1 <= ap_const_lv65_199A000(26 - 1 downto 0);
    or_ln145_1_fu_824_p2 <= (and_ln145_3_fu_811_p2 or and_ln145_1_fu_787_p2);
    or_ln145_2_fu_759_p2 <= (xor_ln145_1_fu_754_p2 or tmp_7_fu_735_p3);
    or_ln145_3_fu_799_p2 <= (and_ln145_fu_749_p2 or and_ln145_2_fu_793_p2);
    or_ln145_fu_781_p2 <= (xor_ln145_3_fu_775_p2 or tmp_7_fu_735_p3);
    or_ln147_1_fu_1034_p2 <= (and_ln147_5_fu_1020_p2 or and_ln147_3_fu_996_p2);
    or_ln147_2_fu_1008_p2 <= (and_ln147_4_fu_1002_p2 or and_ln147_2_fu_978_p2);
    or_ln147_fu_990_p2 <= (xor_ln147_3_fu_984_p2 or tmp_12_fu_882_p3);
    or_ln75_1_fu_471_p2 <= (icmp_ln75_3_fu_465_p2 or icmp_ln75_2_fu_459_p2);
    or_ln75_fu_449_p2 <= (icmp_ln75_fu_437_p2 or icmp_ln75_1_fu_443_p2);
    out_1_fu_725_p2 <= std_logic_vector(signed(sext_ln145_5_fu_719_p1) + signed(zext_ln145_fu_722_p1));
    out_2_fu_830_p3 <= 
        select_ln145_fu_816_p3 when (or_ln145_1_fu_824_p2(0) = '1') else 
        sext_ln145_6_fu_731_p1;
    p_0_0_012991511_cast_fu_567_p0 <= p_0_0_012991511_fu_116;
        p_0_0_012991511_cast_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_012991511_cast_fu_567_p0),26));

    p_0_0_01299_11513_cast_fu_520_p0 <= p_0_0_01299_11513_fu_120;
        p_0_0_01299_11513_cast_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_01299_11513_cast_fu_520_p0),26));

    p_0_0_01299_21515_cast_fu_563_p0 <= p_0_0_01299_21515_fu_124;
        p_0_0_01299_21515_cast_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_01299_21515_cast_fu_563_p0),25));

    p_0_0_01299_21516_cast_fu_423_p0 <= p_0_0_01299_21516_fu_148;
        p_0_0_01299_21516_cast_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_01299_21516_cast_fu_423_p0),25));

    select_ln110_1_fu_313_p3 <= 
        add_ln110_fu_293_p2 when (icmp_ln111_fu_299_p2(0) = '1') else 
        i_fu_132;
    select_ln110_fu_305_p3 <= 
        ap_const_lv9_0 when (icmp_ln111_fu_299_p2(0) = '1') else 
        j_fu_128;
    select_ln145_fu_816_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (and_ln145_1_fu_787_p2(0) = '1') else 
        ap_const_lv40_8000000000;
    select_ln147_1_fu_970_p3 <= 
        and_ln147_1_fu_964_p2 when (and_ln147_fu_896_p2(0) = '1') else 
        icmp_ln147_1_fu_938_p2;
    select_ln147_2_fu_1026_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln147_3_fu_996_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln147_3_fu_1040_p3 <= 
        select_ln147_2_fu_1026_p3 when (or_ln147_1_fu_1034_p2(0) = '1') else 
        add_ln147_fu_876_p2;
    select_ln147_fu_950_p3 <= 
        icmp_ln147_1_fu_938_p2 when (and_ln147_fu_896_p2(0) = '1') else 
        icmp_ln147_2_fu_944_p2;
        sext_ln137_1_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln137_1_reg_1157),26));

    sext_ln137_fu_427_p0 <= p_0_0_012991512_fu_140;
        sext_ln137_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln137_fu_427_p0),25));

        sext_ln138_1_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_545_p3),39));

        sext_ln138_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_533_p3),39));

        sext_ln140_1_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln140_1_fu_575_p2),26));

    sext_ln140_fu_571_p0 <= line_buf_q0;
        sext_ln140_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln140_fu_571_p0),25));

        sext_ln141_1_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_603_p3),39));

        sext_ln141_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_591_p3),39));

        sext_ln145_1_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_654_p3),66));

        sext_ln145_2_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln145_reg_1180),66));

        sext_ln145_4_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln145_1_fu_241_p2),66));

        sext_ln145_5_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_reg_1194),39));

        sext_ln145_6_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_1_fu_725_p2),40));

    shl_ln1_fu_603_p3 <= (empty_13_fu_501_p3 & ap_const_lv12_0);
    shl_ln2_fu_654_p3 <= (p_0_0_01299_11514_load_reg_1170 & ap_const_lv39_0);
    shl_ln_fu_545_p3 <= (line_buf_1_q0 & ap_const_lv12_0);
    sum_axis_fu_557_p2 <= std_logic_vector(signed(sext_ln138_1_fu_553_p1) + signed(sext_ln138_fu_541_p1));
    sum_diag_fu_615_p2 <= std_logic_vector(signed(sext_ln141_fu_599_p1) + signed(sext_ln141_1_fu_611_p1));
    tmp_10_fu_856_p3 <= out_2_fu_830_p3(11 downto 11);
    tmp_11_fu_864_p3 <= out_2_fu_830_p3(35 downto 35);
    tmp_12_fu_882_p3 <= add_ln147_fu_876_p2(23 downto 23);
    tmp_13_fu_908_p3 <= out_2_fu_830_p3(36 downto 36);
    tmp_14_fu_916_p3 <= out_2_fu_830_p3(39 downto 37);
    tmp_15_fu_924_p3 <= out_2_fu_830_p3(39 downto 36);
    tmp_1_fu_333_p4 <= select_ln110_1_fu_313_p3(8 downto 1);
    tmp_2_fu_385_p4 <= select_ln110_fu_305_p3(8 downto 1);
    tmp_3_fu_591_p3 <= (add_ln140_fu_585_p2 & ap_const_lv12_0);
    tmp_6_fu_325_p3 <= (trunc_ln155_fu_321_p1 & ap_const_lv8_0);
    tmp_7_fu_735_p3 <= sext_ln145_6_fu_731_p1(39 downto 39);
    tmp_8_fu_848_p3 <= out_2_fu_830_p3(39 downto 39);
    tmp_9_fu_355_p3 <= (empty_12_fu_349_p2 & ap_const_lv8_0);
    tmp_reg_1107 <= empty;
    tmp_s_fu_533_p3 <= (add_ln137_fu_527_p2 & ap_const_lv12_0);
    trunc_ln153_fu_455_p1 <= select_ln110_fu_305_p3(8 - 1 downto 0);
    trunc_ln155_fu_321_p1 <= select_ln110_1_fu_313_p3(8 - 1 downto 0);
    trunc_ln3_fu_838_p4 <= out_2_fu_830_p3(35 downto 12);
    xor_ln145_1_fu_754_p2 <= (tmp_4_reg_1185 xor ap_const_lv1_1);
    xor_ln145_2_fu_765_p2 <= (tmp_4_reg_1185 xor or_ln145_2_fu_759_p2);
    xor_ln145_3_fu_775_p2 <= (xor_ln145_2_fu_765_p2 xor ap_const_lv1_1);
    xor_ln145_4_fu_770_p2 <= (tmp_4_reg_1185 xor and_ln145_fu_749_p2);
    xor_ln145_5_fu_805_p2 <= (or_ln145_3_fu_799_p2 xor ap_const_lv1_1);
    xor_ln145_fu_743_p2 <= (tmp_7_fu_735_p3 xor ap_const_lv1_1);
    xor_ln147_1_fu_902_p2 <= (tmp_8_fu_848_p3 xor ap_const_lv1_1);
    xor_ln147_2_fu_958_p2 <= (tmp_13_fu_908_p3 xor ap_const_lv1_1);
    xor_ln147_3_fu_984_p2 <= (select_ln147_fu_950_p3 xor ap_const_lv1_1);
    xor_ln147_4_fu_1014_p2 <= (or_ln147_2_fu_1008_p2 xor ap_const_lv1_1);
    xor_ln147_fu_890_p2 <= (tmp_12_fu_882_p3 xor ap_const_lv1_1);
    zext_ln111_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln110_fu_305_p3),64));
    zext_ln145_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_1199),39));
    zext_ln147_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_856_p3),24));
    zext_ln148_1_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln148_reg_1152_pp0_iter1_reg),64));
    zext_ln148_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln135_fu_407_p2),16));
    zext_ln155_1_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln155_fu_373_p2),64));
    zext_ln155_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln110_fu_305_p3),16));
end behav;
