// Seed: 1274181212
module module_0 (
    output uwire id_0,
    output wire id_1,
    input wand id_2
    , id_24,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output supply1 id_6
    , id_25,
    input tri id_7,
    output tri id_8,
    input uwire id_9,
    output uwire id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    input wand id_17,
    input uwire id_18,
    input tri0 id_19,
    input wire id_20,
    output tri1 id_21,
    input uwire id_22
);
  always disable id_26;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    output tri id_3,
    output tri0 id_4,
    output wire id_5,
    output wor id_6,
    input wor id_7,
    output supply1 id_8,
    input wand id_9,
    output wand id_10,
    output supply0 id_11,
    input tri1 id_12,
    output wire id_13,
    input wor id_14,
    inout wire id_15
);
  genvar id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_12,
      id_1,
      id_14,
      id_8,
      id_12,
      id_8,
      id_7,
      id_4,
      id_9,
      id_12,
      id_0,
      id_1,
      id_12,
      id_2,
      id_7,
      id_15,
      id_9,
      id_12,
      id_15,
      id_15
  );
  assign modCall_1.type_32 = 0;
  wire id_18;
  wand id_19 = 1;
endmodule
