Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Feb  4 14:34:28 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.294ns (35.948%)  route 2.306ns (64.052%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.842 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[4]
                         net (fo=5, routed)           0.389     2.231    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[4]
    SLICE_X49Y42         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.381 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17/O
                         net (fo=1, routed)           0.180     2.561    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17_n_0
    SLICE_X49Y42         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.112     2.673 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_2/O
                         net (fo=1, routed)           0.262     2.935    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_124
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102     3.037 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[6]
                         net (fo=2, routed)           0.144     3.181    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[6]
    SLICE_X48Y44         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.339 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1/O
                         net (fo=2, routed)           0.321     3.660    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[30]
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X48Y44         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.217ns (33.851%)  route 2.378ns (66.149%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     1.876 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[5]
                         net (fo=4, routed)           0.485     2.361    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[5]
    SLICE_X49Y42         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.450 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16/O
                         net (fo=1, routed)           0.046     2.496    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16_n_0
    SLICE_X49Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     2.629 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_1/O
                         net (fo=1, routed)           0.355     2.984    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_123
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.093     3.077 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[7]
                         net (fo=2, routed)           0.134     3.211    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[7]
    SLICE_X50Y42         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.307 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1/O
                         net (fo=2, routed)           0.348     3.655    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[31]
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.294ns (36.609%)  route 2.241ns (63.391%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.842 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[4]
                         net (fo=5, routed)           0.389     2.231    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[4]
    SLICE_X49Y42         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.381 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17/O
                         net (fo=1, routed)           0.180     2.561    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17_n_0
    SLICE_X49Y42         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.112     2.673 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_2/O
                         net (fo=1, routed)           0.262     2.935    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_124
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102     3.037 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[6]
                         net (fo=2, routed)           0.144     3.181    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[6]
    SLICE_X48Y44         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.339 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1/O
                         net (fo=2, routed)           0.256     3.595    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[30]
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     5.021    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X48Y44         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.217ns (35.020%)  route 2.258ns (64.980%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     1.876 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[5]
                         net (fo=4, routed)           0.485     2.361    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[5]
    SLICE_X49Y42         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.450 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16/O
                         net (fo=1, routed)           0.046     2.496    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16_n_0
    SLICE_X49Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     2.629 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_1/O
                         net (fo=1, routed)           0.355     2.984    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_123
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.093     3.077 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[7]
                         net (fo=2, routed)           0.134     3.211    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[7]
    SLICE_X50Y42         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.307 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1/O
                         net (fo=2, routed)           0.228     3.535    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[31]
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.167ns (35.311%)  route 2.138ns (64.689%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/CLK
    DSP48E2_X8Y18        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.426     0.699    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_n_105
    SLICE_X52Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.789 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5/O
                         net (fo=1, routed)           0.009     0.798    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     0.912 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry/O[2]
                         net (fo=3, routed)           0.241     1.153    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/mul_ln25_6_reg_636_reg__1[2]
    SLICE_X54Y41         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.204 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__94_carry__1_i_5/O
                         net (fo=1, routed)           0.247     1.451    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_112
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     1.633 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1/O[5]
                         net (fo=5, routed)           0.445     2.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1_n_10
    SLICE_X47Y40         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.211 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_i_25/O
                         net (fo=1, routed)           0.175     2.386    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_16
    SLICE_X48Y41         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.511 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_i_9/O
                         net (fo=1, routed)           0.015     2.526    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24_n_121
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.643 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_n_0
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.745 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[1]
                         net (fo=2, routed)           0.230     2.976    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[1]
    SLICE_X49Y44         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.042 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[25]_i_1/O
                         net (fo=2, routed)           0.323     3.365    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[25]
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X49Y44         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.167ns (35.657%)  route 2.106ns (64.343%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/CLK
    DSP48E2_X8Y18        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.426     0.699    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_n_105
    SLICE_X52Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.789 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5/O
                         net (fo=1, routed)           0.009     0.798    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     0.912 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry/O[2]
                         net (fo=3, routed)           0.241     1.153    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/mul_ln25_6_reg_636_reg__1[2]
    SLICE_X54Y41         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.204 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__94_carry__1_i_5/O
                         net (fo=1, routed)           0.247     1.451    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_112
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     1.633 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1/O[5]
                         net (fo=5, routed)           0.445     2.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1_n_10
    SLICE_X47Y40         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.211 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_i_25/O
                         net (fo=1, routed)           0.175     2.386    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_16
    SLICE_X48Y41         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.511 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_i_9/O
                         net (fo=1, routed)           0.015     2.526    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24_n_121
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.643 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_n_0
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.745 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[1]
                         net (fo=2, routed)           0.230     2.976    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[1]
    SLICE_X49Y44         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.042 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[25]_i_1/O
                         net (fo=2, routed)           0.291     3.333    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[25]
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X49Y44         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.236ns (37.802%)  route 2.034ns (62.198%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.842 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[4]
                         net (fo=5, routed)           0.389     2.231    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[4]
    SLICE_X49Y42         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.381 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17/O
                         net (fo=1, routed)           0.180     2.561    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17_n_0
    SLICE_X49Y42         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.112     2.673 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_2/O
                         net (fo=1, routed)           0.262     2.935    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_124
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102     3.037 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[6]
                         net (fo=2, routed)           0.134     3.171    bd_0_i/hls_inst/inst/regslice_both_out_r_U/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[30]
    SLICE_X48Y44         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.271 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[30]_i_1/O
                         net (fo=1, routed)           0.059     3.330    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[30]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     5.021    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X48Y44         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.121ns (34.380%)  route 2.140ns (65.620%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/CLK
    DSP48E2_X8Y18        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.426     0.699    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_n_105
    SLICE_X52Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.789 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5/O
                         net (fo=1, routed)           0.009     0.798    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     0.912 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry/O[2]
                         net (fo=3, routed)           0.241     1.153    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/mul_ln25_6_reg_636_reg__1[2]
    SLICE_X54Y41         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.204 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__94_carry__1_i_5/O
                         net (fo=1, routed)           0.247     1.451    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_112
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     1.633 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1/O[5]
                         net (fo=5, routed)           0.445     2.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1_n_10
    SLICE_X47Y40         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.211 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_i_25/O
                         net (fo=1, routed)           0.175     2.386    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_16
    SLICE_X48Y41         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.511 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_i_9/O
                         net (fo=1, routed)           0.015     2.526    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24_n_121
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.056     2.582 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1/O[7]
                         net (fo=2, routed)           0.233     2.816    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[23]
    SLICE_X51Y43         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.973 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA_reg[23]_i_1/O
                         net (fo=2, routed)           0.348     3.321    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[23]
    SLICE_X51Y43         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y43         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X51Y43         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.148ns (35.248%)  route 2.109ns (64.752%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     1.782 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[3]
                         net (fo=5, routed)           0.455     2.237    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[3]
    SLICE_X49Y42         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.386 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_18/O
                         net (fo=1, routed)           0.099     2.485    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_18_n_0
    SLICE_X47Y42         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_3/O
                         net (fo=1, routed)           0.213     2.802    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_125
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.084     2.886 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[5]
                         net (fo=2, routed)           0.177     3.063    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[5]
    SLICE_X50Y42         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.162 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[29]_i_1/O
                         net (fo=2, routed)           0.155     3.317    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[29]
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.171ns (36.017%)  route 2.080ns (63.983%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     1.876 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[5]
                         net (fo=4, routed)           0.485     2.361    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[5]
    SLICE_X49Y42         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.450 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16/O
                         net (fo=1, routed)           0.046     2.496    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16_n_0
    SLICE_X49Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     2.629 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_1/O
                         net (fo=1, routed)           0.355     2.984    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_123
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.093     3.077 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[7]
                         net (fo=2, routed)           0.136     3.213    bd_0_i/hls_inst/inst/regslice_both_out_r_U/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[31]
    SLICE_X50Y42         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     3.263 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[31]_i_2/O
                         net (fo=1, routed)           0.048     3.311    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[31]_i_2_n_0
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  1.698    




