// Seed: 1754630628
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(posedge -1 or posedge 1);
endmodule
module module_1 #(
    parameter id_13 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire _id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_25 = 1;
  localparam id_26 = 1;
  assign id_6[id_13] = id_15;
  module_0 modCall_1 (
      id_18,
      id_22
  );
endmodule
