

================================================================
== Vivado HLS Report for 'oled_process_do_oled_process'
================================================================
* Date:           Fri Jan 19 19:01:56 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        test_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  771|  771|  771|  771|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  770|  770|       770|          -|          -|  inf |    no    |
        | + Loop 1.1  |  768|  768|         6|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     89|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     271|    275|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|      88|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     359|    471|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |oled_process_faddbkb_U1  |oled_process_faddbkb  |        0|      2|  205|  205|
    |oled_process_fcmpcud_U2  |oled_process_fcmpcud  |        0|      0|   66|   70|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  271|  275|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_193_p2       |     +    |      0|  0|  15|           8|           1|
    |ap_condition_135    |    and   |      0|  0|   8|           1|           1|
    |tmp_4_fu_235_p2     |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_187_p2  |   icmp   |      0|  0|  13|           8|           9|
    |notlhs_fu_217_p2    |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_223_p2    |   icmp   |      0|  0|  18|          23|           1|
    |ap_block_state3     |    or    |      0|  0|   8|           1|           1|
    |tmp_2_fu_229_p2     |    or    |      0|  0|   8|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  89|          51|          17|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  41|          8|    1|          8|
    |e_blk_n             |   9|          2|    1|          2|
    |en                  |  15|          3|    1|          3|
    |i_reg_165           |   9|          2|    8|         16|
    |s                   |  15|          3|    6|         18|
    |s_f_blk_n           |   9|          2|    1|          2|
    |storemerge_reg_152  |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 107|         22|   50|        113|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   8|   0|    8|          0|
    |i_1_reg_244         |   8|   0|    8|          0|
    |i_reg_165           |   8|   0|    8|          0|
    |storemerge_reg_152  |  32|   0|   32|          0|
    |val_reg_249         |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  88|   0|   88|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | oled_process::do_oled_process | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | oled_process::do_oled_process | return value |
|oled_process_sum          | out |   32|   ap_vld   |        oled_process_sum       |    pointer   |
|oled_process_sum_ap_vld   | out |    1|   ap_vld   |        oled_process_sum       |    pointer   |
|oled_process_save         | out |   32|   ap_vld   |       oled_process_save       |    pointer   |
|oled_process_save_ap_vld  | out |    1|   ap_vld   |       oled_process_save       |    pointer   |
|en                        | out |    1|   ap_vld   |               en              |    pointer   |
|en_ap_vld                 | out |    1|   ap_vld   |               en              |    pointer   |
|s                         | out |    6|   ap_vld   |               s               |    pointer   |
|s_ap_vld                  | out |    1|   ap_vld   |               s               |    pointer   |
|e_dout                    |  in |   32|   ap_fifo  |               e               |    pointer   |
|e_empty_n                 |  in |    1|   ap_fifo  |               e               |    pointer   |
|e_read                    | out |    1|   ap_fifo  |               e               |    pointer   |
|s_f_din                   | out |   32|   ap_fifo  |              s_f              |    pointer   |
|s_f_full_n                |  in |    1|   ap_fifo  |              s_f              |    pointer   |
|s_f_write                 | out |    1|   ap_fifo  |              s_f              |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %oled_process_sum), !map !217"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %oled_process_save), !map !221"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !225"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !229"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %en), !map !233"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %s), !map !237"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !241"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s_f), !map !245"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str237, i32 0, i32 0, i1* %clk) nounwind" [src/modules/oled_process.cpp:4]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str338, i32 0, i32 0, i1* %reset) nounwind" [src/modules/oled_process.cpp:5]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 1, [7 x i8]* @p_str1, [3 x i8]* @p_str439, i32 0, i32 0, i1* %en) nounwind" [src/modules/oled_process.cpp:6]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 1, [12 x i8]* @p_str540, [2 x i8]* @p_str641, i32 0, i32 0, i6* %s) nounwind" [src/modules/oled_process.cpp:7]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str742, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843, [1 x i8]* @p_str843, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843) nounwind" [src/modules/oled_process.cpp:8]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s_f, [8 x i8]* @p_str742, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843, [1 x i8]* @p_str843, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843) nounwind" [src/modules/oled_process.cpp:9]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([13 x i8]* @p_str36, i32 2, [16 x i8]* @p_str944) nounwind" [src/modules/oled_process.cpp:10]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1045)" [src/modules/oled_process.cpp:10]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str843) nounwind" [src/modules/oled_process.cpp:10]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/oled_process.cpp:10]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/oled_process.cpp:19]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1045, i32 %tmp)" [src/modules/oled_process.cpp:19]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [src/modules/oled_process.cpp:19]

 <State 2> : 1.66ns
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %en, i1 false)" [src/modules/oled_process.cpp:7]
ST_2 : Operation 32 [1/1] (1.66ns)   --->   "br label %2" [src/modules/oled_process.cpp:10]

 <State 3> : 7.82ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %1 ], [ %tmp_7, %3 ]" [src/modules/oled_process.cpp:14]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %1 ], [ %i_1, %3 ]"
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %oled_process_sum, float %storemerge)" [src/modules/oled_process.cpp:14]
ST_3 : Operation 36 [1/1] (1.47ns)   --->   "%exitcond = icmp eq i8 %i, -128" [src/modules/oled_process.cpp:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_3 : Operation 38 [1/1] (2.11ns)   --->   "%i_1 = add i8 %i, 1" [src/modules/oled_process.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [src/modules/oled_process.cpp:10]
ST_3 : Operation 40 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e)" [src/modules/oled_process.cpp:12]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s_f, float %val)" [src/modules/oled_process.cpp:13]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%oled_process_sum_loa_1 = bitcast float %storemerge to i32" [src/modules/oled_process.cpp:14]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %oled_process_sum_loa_1, i32 23, i32 30)" [src/modules/oled_process.cpp:14]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %oled_process_sum_loa_1 to i23" [src/modules/oled_process.cpp:14]
ST_3 : Operation 45 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_s, -1" [src/modules/oled_process.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_12, 0" [src/modules/oled_process.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2 = or i1 %notrhs, %notlhs" [src/modules/oled_process.cpp:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (6.36ns)   --->   "%tmp_3 = fcmp oeq float %storemerge, 0.000000e+00" [src/modules/oled_process.cpp:18]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_4 = and i1 %tmp_2, %tmp_3" [src/modules/oled_process.cpp:18]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %6, label %5" [src/modules/oled_process.cpp:18]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i6P(i6* %s, i6 -11)" [src/modules/oled_process.cpp:19]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %en, i1 true)" [src/modules/oled_process.cpp:20]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit" [src/modules/oled_process.cpp:21]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i6P(i6* %s, i6 9)" [src/modules/oled_process.cpp:23]
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %en, i1 true)" [src/modules/oled_process.cpp:24]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit"
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [src/modules/oled_process.cpp:27]
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [src/modules/oled_process.cpp:29]

 <State 4> : 8.26ns
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %oled_process_save, float %val)" [src/modules/oled_process.cpp:12]
ST_4 : Operation 60 [5/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.26ns
ST_5 : Operation 61 [4/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 8.26ns
ST_6 : Operation 62 [3/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 8.26ns
ST_7 : Operation 63 [2/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 8.26ns
ST_8 : Operation 64 [1/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "br label %2" [src/modules/oled_process.cpp:10]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ oled_process_sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ oled_process_save]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9             (specbitsmap      ) [ 000000000]
StgValue_10            (specbitsmap      ) [ 000000000]
StgValue_11            (specbitsmap      ) [ 000000000]
StgValue_12            (specbitsmap      ) [ 000000000]
StgValue_13            (specbitsmap      ) [ 000000000]
StgValue_14            (specbitsmap      ) [ 000000000]
StgValue_15            (specbitsmap      ) [ 000000000]
StgValue_16            (specbitsmap      ) [ 000000000]
StgValue_17            (specport         ) [ 000000000]
StgValue_18            (specport         ) [ 000000000]
StgValue_19            (specport         ) [ 000000000]
StgValue_20            (specport         ) [ 000000000]
StgValue_21            (specinterface    ) [ 000000000]
StgValue_22            (specinterface    ) [ 000000000]
StgValue_23            (specprocessdef   ) [ 000000000]
tmp                    (specregionbegin  ) [ 000000000]
StgValue_25            (specprotocol     ) [ 000000000]
p_ssdm_reset_v         (specstatebegin   ) [ 000000000]
empty                  (specstateend     ) [ 000000000]
empty_10               (specregionend    ) [ 000000000]
StgValue_29            (br               ) [ 000000000]
loop_begin             (specloopbegin    ) [ 000000000]
StgValue_31            (write            ) [ 000000000]
StgValue_32            (br               ) [ 001111111]
storemerge             (phi              ) [ 000111111]
i                      (phi              ) [ 000100000]
StgValue_35            (write            ) [ 000000000]
exitcond               (icmp             ) [ 001111111]
empty_11               (speclooptripcount) [ 000000000]
i_1                    (add              ) [ 001111111]
StgValue_39            (br               ) [ 000000000]
val                    (read             ) [ 000011111]
StgValue_41            (write            ) [ 000000000]
oled_process_sum_loa_1 (bitcast          ) [ 000000000]
tmp_s                  (partselect       ) [ 000000000]
tmp_12                 (trunc            ) [ 000000000]
notlhs                 (icmp             ) [ 000000000]
notrhs                 (icmp             ) [ 000000000]
tmp_2                  (or               ) [ 000000000]
tmp_3                  (fcmp             ) [ 000000000]
tmp_4                  (and              ) [ 001111111]
StgValue_50            (br               ) [ 000000000]
StgValue_51            (write            ) [ 000000000]
StgValue_52            (write            ) [ 000000000]
StgValue_53            (br               ) [ 000000000]
StgValue_54            (write            ) [ 000000000]
StgValue_55            (write            ) [ 000000000]
StgValue_56            (br               ) [ 000000000]
StgValue_57            (wait             ) [ 000000000]
StgValue_58            (br               ) [ 000000000]
StgValue_59            (write            ) [ 000000000]
tmp_7                  (fadd             ) [ 001111111]
StgValue_65            (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="oled_process_sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oled_process_sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="oled_process_save">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oled_process_save"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="en">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="e">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_f">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_f"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str439"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str540"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str641"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str742"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str843"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str944"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1045"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i6P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/2 StgValue_52/3 StgValue_55/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_35_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="val_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_41_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/3 StgValue_54/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="StgValue_59_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="storemerge_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="storemerge_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="oled_process_sum_loa_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="oled_process_sum_loa_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_12_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="notlhs_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="notrhs_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="23" slack="0"/>
<pin id="225" dir="0" index="1" bw="23" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="val_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_7_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="82" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="84" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="121" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="96" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="98" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="100" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="144"><net_src comp="102" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="164"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="152" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="156" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="169" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="169" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="156" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="90" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="199" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="203" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="92" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="213" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="94" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="181" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="193" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="252"><net_src comp="121" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="261"><net_src comp="176" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: oled_process_sum | {3 }
	Port: oled_process_save | {4 }
	Port: en | {2 3 }
	Port: s | {3 }
	Port: s_f | {3 }
 - Input state : 
	Port: oled_process::do_oled_process : e | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_10 : 1
	State 2
	State 3
		StgValue_35 : 1
		exitcond : 1
		i_1 : 1
		StgValue_39 : 2
		oled_process_sum_loa_1 : 1
		tmp_s : 2
		tmp_12 : 2
		notlhs : 3
		notrhs : 3
		tmp_2 : 4
		tmp_3 : 1
		tmp_4 : 4
		StgValue_50 : 4
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_176        |    2    |   205   |   205   |
|----------|--------------------------|---------|---------|---------|
|   fcmp   |       tmp_3_fu_181       |    0    |    66   |    70   |
|----------|--------------------------|---------|---------|---------|
|          |      exitcond_fu_187     |    0    |    0    |    11   |
|   icmp   |       notlhs_fu_217      |    0    |    0    |    11   |
|          |       notrhs_fu_223      |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    add   |        i_1_fu_193        |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|    or    |       tmp_2_fu_229       |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    and   |       tmp_4_fu_235       |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |     grp_write_fu_106     |    0    |    0    |    0    |
|          | StgValue_35_write_fu_114 |    0    |    0    |    0    |
|   write  | StgValue_41_write_fu_127 |    0    |    0    |    0    |
|          |     grp_write_fu_135     |    0    |    0    |    0    |
|          | StgValue_59_write_fu_145 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |      val_read_fu_121     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_s_fu_203       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_12_fu_213      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   271   |   346   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_244   |    8   |
|     i_reg_165    |    8   |
|storemerge_reg_152|   32   |
|   tmp_7_reg_258  |   32   |
|    val_reg_249   |   32   |
+------------------+--------+
|       Total      |   112  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106  |  p2  |   2  |   1  |    2   |
|  grp_write_fu_135  |  p2  |   2  |   5  |   10   |
| storemerge_reg_152 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   76   ||  4.992  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   271  |   346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |    9   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   383  |   355  |
+-----------+--------+--------+--------+--------+
