--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Apr 11 15:28:37 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            610 items scored, 326 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.269ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_25__i18  (from OSCC_1 +)
   Destination:    FD1S3IX    D              x_counter_23__i7  (to OSCC_1 +)

   Delay:                   9.087ns  (36.8% logic, 63.2% route), 8 logic levels.

 Constraint Details:

      9.087ns data_path \CNTRL/v_counter_25__i18 to x_counter_23__i7 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 4.269ns

 Path Details: \CNTRL/v_counter_25__i18 to x_counter_23__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_25__i18 (from OSCC_1)
Route         2   e 0.906                                  \CNTRL/v_counter[18]
LUT4        ---     0.390              A to Z              \CNTRL/i5_3_lut
Route         1   e 0.620                                  \CNTRL/n14
LUT4        ---     0.390              C to Z              \CNTRL/i8_4_lut
Route         2   e 0.786                                  \CNTRL/n673
LUT4        ---     0.390              B to Z              \CNTRL/i1_2_lut_adj_5
Route         2   e 0.786                                  \CNTRL/n328
LUT4        ---     0.390              B to Z              \CNTRL/i3_4_lut_adj_6
Route         2   e 0.786                                  V_SYNC_c
LUT4        ---     0.390              B to Z              \CNTRL/i1_4_lut
Route         1   e 0.620                                  \CNTRL/n5
LUT4        ---     0.390              A to Z              \CNTRL/i3_4_lut
Route         1   e 0.620                                  v_display
A1_TO_F     ---     0.390           B[4] to S[2]           x_counter_23_add_4_2
Route         1   e 0.620                                  n50
                  --------
                    9.087  (36.8% logic, 63.2% route), 8 logic levels.


Error:  The following path violates requirements by 4.269ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_25__i18  (from OSCC_1 +)
   Destination:    FD1S3IX    D              x_counter_23__i8  (to OSCC_1 +)

   Delay:                   9.087ns  (36.8% logic, 63.2% route), 8 logic levels.

 Constraint Details:

      9.087ns data_path \CNTRL/v_counter_25__i18 to x_counter_23__i8 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 4.269ns

 Path Details: \CNTRL/v_counter_25__i18 to x_counter_23__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_25__i18 (from OSCC_1)
Route         2   e 0.906                                  \CNTRL/v_counter[18]
LUT4        ---     0.390              A to Z              \CNTRL/i5_3_lut
Route         1   e 0.620                                  \CNTRL/n14
LUT4        ---     0.390              C to Z              \CNTRL/i8_4_lut
Route         2   e 0.786                                  \CNTRL/n673
LUT4        ---     0.390              B to Z              \CNTRL/i1_2_lut_adj_5
Route         2   e 0.786                                  \CNTRL/n328
LUT4        ---     0.390              B to Z              \CNTRL/i3_4_lut_adj_6
Route         2   e 0.786                                  V_SYNC_c
LUT4        ---     0.390              B to Z              \CNTRL/i1_4_lut
Route         1   e 0.620                                  \CNTRL/n5
LUT4        ---     0.390              A to Z              \CNTRL/i3_4_lut
Route         1   e 0.620                                  v_display
A1_TO_F     ---     0.390           B[4] to S[2]           x_counter_23_add_4_2
Route         1   e 0.620                                  n51
                  --------
                    9.087  (36.8% logic, 63.2% route), 8 logic levels.


Error:  The following path violates requirements by 4.269ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_25__i17  (from OSCC_1 +)
   Destination:    FD1S3IX    D              x_counter_23__i7  (to OSCC_1 +)

   Delay:                   9.087ns  (36.8% logic, 63.2% route), 8 logic levels.

 Constraint Details:

      9.087ns data_path \CNTRL/v_counter_25__i17 to x_counter_23__i7 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 4.269ns

 Path Details: \CNTRL/v_counter_25__i17 to x_counter_23__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_25__i17 (from OSCC_1)
Route         2   e 0.906                                  \CNTRL/v_counter[17]
LUT4        ---     0.390              B to Z              \CNTRL/i5_3_lut
Route         1   e 0.620                                  \CNTRL/n14
LUT4        ---     0.390              C to Z              \CNTRL/i8_4_lut
Route         2   e 0.786                                  \CNTRL/n673
LUT4        ---     0.390              B to Z              \CNTRL/i1_2_lut_adj_5
Route         2   e 0.786                                  \CNTRL/n328
LUT4        ---     0.390              B to Z              \CNTRL/i3_4_lut_adj_6
Route         2   e 0.786                                  V_SYNC_c
LUT4        ---     0.390              B to Z              \CNTRL/i1_4_lut
Route         1   e 0.620                                  \CNTRL/n5
LUT4        ---     0.390              A to Z              \CNTRL/i3_4_lut
Route         1   e 0.620                                  v_display
A1_TO_F     ---     0.390           B[4] to S[2]           x_counter_23_add_4_2
Route         1   e 0.620                                  n50
                  --------
                    9.087  (36.8% logic, 63.2% route), 8 logic levels.

Warning: 9.269 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     9.269 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\CNTRL/n55                              |      19|     190|     58.28%
                                        |        |        |
\CNTRL/n673                             |       2|     169|     51.84%
                                        |        |        |
\CNTRL/n15                              |       1|      92|     28.22%
                                        |        |        |
\CNTRL/n14                              |       1|      69|     21.17%
                                        |        |        |
v_display                               |       1|      66|     20.25%
                                        |        |        |
\CNTRL/n752                             |       2|      63|     19.33%
                                        |        |        |
\CNTRL/n683                             |       1|      57|     17.48%
                                        |        |        |
\CNTRL/n45                              |       2|      54|     16.56%
                                        |        |        |
\CNTRL/n18                              |      10|      50|     15.34%
                                        |        |        |
\CNTRL/n635                             |       1|      50|     15.34%
                                        |        |        |
\CNTRL/n5                               |       1|      48|     14.72%
                                        |        |        |
n50                                     |       1|      41|     12.58%
                                        |        |        |
n51                                     |       1|      41|     12.58%
                                        |        |        |
\CNTRL/n328                             |       2|      38|     11.66%
                                        |        |        |
V_SYNC_c                                |       2|      36|     11.04%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 326  Score: 351898

Constraints cover  610 paths, 101 nets, and 234 connections (88.3% coverage)


Peak memory: 58650624 bytes, TRCE: 1630208 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
