
*** Running vivado
    with args -log async_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source async_fifo.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source async_fifo.tcl -notrace
Command: synth_design -top async_fifo -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28392 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 429.949 ; gain = 97.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/async_fifo.v:42]
	Parameter INPUT_WIDTH bound to: 128 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter WR_DEPTH bound to: 1024 - type: integer 
	Parameter RD_DEPTH bound to: 8192 - type: integer 
	Parameter MODE bound to: FWFT - type: string 
	Parameter DIRECTION bound to: MSB - type: string 
	Parameter RAM_NUM bound to: 8 - type: integer 
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_WR_WIDTH bound to: 128 - type: integer 
	Parameter RAM_RD_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DPRAM' [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/DPRAM.v:41]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DPRAM' (1#1) [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/DPRAM.v:41]
WARNING: [Synth 8-3848] Net valid in module/entity async_fifo does not have driver. [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/async_fifo.v:82]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (2#1) [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/async_fifo.v:42]
WARNING: [Synth 8-3331] design async_fifo has unconnected port valid
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.508 ; gain = 153.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.508 ; gain = 153.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.508 ; gain = 153.965
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/async_fifo.v:465]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/async_fifo.v:478]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA_Project/IP_lib/user/src/memory/FIFO/async_fifo.v:478]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.508 ; gain = 153.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	              128 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module DPRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design async_fifo has unconnected port valid
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[0].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[1].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[2].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[3].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[4].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[5].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[6].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal BIG_TO_SMALL_RAM.(null)[7].u_DPRAM/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[0]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[1]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[2]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[3]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[4]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[5]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
INFO: [Synth 8-3886] merging instance 'BIG_TO_SMALL_RAM.ram_wr_en_reg[6]' (FDC) to 'BIG_TO_SMALL_RAM.ram_wr_en_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[0].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/BIG_TO_SMALL_RAM.(null)[0].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[1].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_2/BIG_TO_SMALL_RAM.(null)[1].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[2].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_3/BIG_TO_SMALL_RAM.(null)[2].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[3].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_4/BIG_TO_SMALL_RAM.(null)[3].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[4].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_5/BIG_TO_SMALL_RAM.(null)[4].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[5].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_6/BIG_TO_SMALL_RAM.(null)[5].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[6].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_7/BIG_TO_SMALL_RAM.(null)[6].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIG_TO_SMALL_RAM.(null)[7].u_DPRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_9/BIG_TO_SMALL_RAM.(null)[7].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DPRAM:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[0].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[1].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[2].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[3].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[4].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[5].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[6].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIG_TO_SMALL_RAM.(null)[7].u_DPRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    17|
|3     |LUT1     |    14|
|4     |LUT2     |    54|
|5     |LUT3     |    14|
|6     |LUT4     |    16|
|7     |LUT5     |    18|
|8     |LUT6     |    63|
|9     |RAMB18E1 |     8|
|10    |FDCE     |   224|
|11    |IBUF     |   134|
|12    |OBUF     |    43|
|13    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------+--------+------+
|      |Instance                               |Module  |Cells |
+------+---------------------------------------+--------+------+
|1     |top                                    |        |   608|
|2     |  \BIG_TO_SMALL_RAM.(null)[0].u_DPRAM  |DPRAM   |    31|
|3     |  \BIG_TO_SMALL_RAM.(null)[1].u_DPRAM  |DPRAM_0 |     1|
|4     |  \BIG_TO_SMALL_RAM.(null)[2].u_DPRAM  |DPRAM_1 |     1|
|5     |  \BIG_TO_SMALL_RAM.(null)[3].u_DPRAM  |DPRAM_2 |     1|
|6     |  \BIG_TO_SMALL_RAM.(null)[4].u_DPRAM  |DPRAM_3 |    33|
|7     |  \BIG_TO_SMALL_RAM.(null)[5].u_DPRAM  |DPRAM_4 |     1|
|8     |  \BIG_TO_SMALL_RAM.(null)[6].u_DPRAM  |DPRAM_5 |     1|
|9     |  \BIG_TO_SMALL_RAM.(null)[7].u_DPRAM  |DPRAM_6 |    11|
+------+---------------------------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 638.016 ; gain = 305.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 726.844 ; gain = 407.137
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'f:/FPGA_Project/IP_lib/prj/xilinx/template.runs/synth_1/async_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file async_fifo_utilization_synth.rpt -pb async_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 19:23:20 2024...
