// Seed: 3276916034
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_3;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output logic id_5,
    output supply1 id_6,
    output wire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri id_11
    , id_14,
    input uwire id_12
);
  wire id_15;
  always @(negedge id_15) id_5 <= 1;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14
  );
  `define pp_16 0
endmodule
