# Reading pref.tcl
# do DigitalClock_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:14 on Dec 30,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 16:19:14 on Dec 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.digitalclock(behavioural)
# vsim work.digitalclock(behavioural) 
# Start time: 16:19:29 on Dec 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
force -deposit sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inSec 60 0
run
force -freeze sim:/digitalclock/inMin 60 0
force -freeze sim:/digitalclock/set 1 0
run
noforce sim:/digitalclock/set
run
run
run
force -deposit sim:/digitalclock/set 1 0
force -deposit sim:/digitalclock/inHrs 24 0
run
run
run
run
force -deposit sim:/digitalclock/set 1 0
run
# End time: 16:33:16 on Dec 30,2022, Elapsed time: 0:13:47
# Errors: 0, Warnings: 0
