// Seed: 1376366137
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input supply1 id_9
    , id_12,
    input supply1 id_10
    , id_13
);
  assign module_1.type_15 = 0;
  id_14(
      .id_0(1), .id_1(1'b0), .id_2(id_6 && id_8)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    output logic id_4,
    input wor id_5,
    input supply0 id_6,
    output tri id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10
);
  wire id_12;
  initial id_4 <= 1'h0;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_9,
      id_0,
      id_0,
      id_7,
      id_5,
      id_7,
      id_1,
      id_8,
      id_2
  );
endmodule
