// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dft_dft,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.600000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.054000,HLS_SYN_LAT=50210,HLS_SYN_TPT=none,HLS_SYN_MEM=84,HLS_SYN_DSP=0,HLS_SYN_FF=32729,HLS_SYN_LUT=32735,HLS_VERSION=2022_1}" *)

module dft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        real_sample_address0,
        real_sample_ce0,
        real_sample_q0,
        imag_sample_address0,
        imag_sample_ce0,
        imag_sample_we0,
        imag_sample_d0,
        imag_sample_q0,
        imag_sample_address1,
        imag_sample_ce1,
        imag_sample_we1,
        imag_sample_d1,
        imag_sample_q1,
        real_op_0_address0,
        real_op_0_ce0,
        real_op_0_we0,
        real_op_0_d0,
        real_op_0_address1,
        real_op_0_ce1,
        real_op_0_q1,
        real_op_1_address0,
        real_op_1_ce0,
        real_op_1_we0,
        real_op_1_d0,
        real_op_1_address1,
        real_op_1_ce1,
        real_op_1_q1,
        real_op_2_address0,
        real_op_2_ce0,
        real_op_2_we0,
        real_op_2_d0,
        real_op_2_address1,
        real_op_2_ce1,
        real_op_2_q1,
        real_op_3_address0,
        real_op_3_ce0,
        real_op_3_we0,
        real_op_3_d0,
        real_op_3_address1,
        real_op_3_ce1,
        real_op_3_q1,
        real_op_4_address0,
        real_op_4_ce0,
        real_op_4_we0,
        real_op_4_d0,
        real_op_4_address1,
        real_op_4_ce1,
        real_op_4_q1,
        real_op_5_address0,
        real_op_5_ce0,
        real_op_5_we0,
        real_op_5_d0,
        real_op_5_address1,
        real_op_5_ce1,
        real_op_5_q1,
        real_op_6_address0,
        real_op_6_ce0,
        real_op_6_we0,
        real_op_6_d0,
        real_op_6_address1,
        real_op_6_ce1,
        real_op_6_q1,
        real_op_7_address0,
        real_op_7_ce0,
        real_op_7_we0,
        real_op_7_d0,
        real_op_7_address1,
        real_op_7_ce1,
        real_op_7_q1,
        real_op_8_address0,
        real_op_8_ce0,
        real_op_8_we0,
        real_op_8_d0,
        real_op_8_address1,
        real_op_8_ce1,
        real_op_8_q1,
        real_op_9_address0,
        real_op_9_ce0,
        real_op_9_we0,
        real_op_9_d0,
        real_op_9_address1,
        real_op_9_ce1,
        real_op_9_q1,
        real_op_10_address0,
        real_op_10_ce0,
        real_op_10_we0,
        real_op_10_d0,
        real_op_10_address1,
        real_op_10_ce1,
        real_op_10_q1,
        real_op_11_address0,
        real_op_11_ce0,
        real_op_11_we0,
        real_op_11_d0,
        real_op_11_address1,
        real_op_11_ce1,
        real_op_11_q1,
        real_op_12_address0,
        real_op_12_ce0,
        real_op_12_we0,
        real_op_12_d0,
        real_op_12_address1,
        real_op_12_ce1,
        real_op_12_q1,
        real_op_13_address0,
        real_op_13_ce0,
        real_op_13_we0,
        real_op_13_d0,
        real_op_13_address1,
        real_op_13_ce1,
        real_op_13_q1,
        real_op_14_address0,
        real_op_14_ce0,
        real_op_14_we0,
        real_op_14_d0,
        real_op_14_address1,
        real_op_14_ce1,
        real_op_14_q1,
        real_op_15_address0,
        real_op_15_ce0,
        real_op_15_we0,
        real_op_15_d0,
        real_op_15_address1,
        real_op_15_ce1,
        real_op_15_q1,
        real_op_16_address0,
        real_op_16_ce0,
        real_op_16_we0,
        real_op_16_d0,
        real_op_16_address1,
        real_op_16_ce1,
        real_op_16_q1,
        real_op_17_address0,
        real_op_17_ce0,
        real_op_17_we0,
        real_op_17_d0,
        real_op_17_address1,
        real_op_17_ce1,
        real_op_17_q1,
        real_op_18_address0,
        real_op_18_ce0,
        real_op_18_we0,
        real_op_18_d0,
        real_op_18_address1,
        real_op_18_ce1,
        real_op_18_q1,
        real_op_19_address0,
        real_op_19_ce0,
        real_op_19_we0,
        real_op_19_d0,
        real_op_19_address1,
        real_op_19_ce1,
        real_op_19_q1,
        real_op_20_address0,
        real_op_20_ce0,
        real_op_20_we0,
        real_op_20_d0,
        real_op_20_address1,
        real_op_20_ce1,
        real_op_20_q1,
        imag_op_0_address0,
        imag_op_0_ce0,
        imag_op_0_we0,
        imag_op_0_d0,
        imag_op_0_address1,
        imag_op_0_ce1,
        imag_op_0_q1,
        imag_op_1_address0,
        imag_op_1_ce0,
        imag_op_1_we0,
        imag_op_1_d0,
        imag_op_1_address1,
        imag_op_1_ce1,
        imag_op_1_q1,
        imag_op_2_address0,
        imag_op_2_ce0,
        imag_op_2_we0,
        imag_op_2_d0,
        imag_op_2_address1,
        imag_op_2_ce1,
        imag_op_2_q1,
        imag_op_3_address0,
        imag_op_3_ce0,
        imag_op_3_we0,
        imag_op_3_d0,
        imag_op_3_address1,
        imag_op_3_ce1,
        imag_op_3_q1,
        imag_op_4_address0,
        imag_op_4_ce0,
        imag_op_4_we0,
        imag_op_4_d0,
        imag_op_4_address1,
        imag_op_4_ce1,
        imag_op_4_q1,
        imag_op_5_address0,
        imag_op_5_ce0,
        imag_op_5_we0,
        imag_op_5_d0,
        imag_op_5_address1,
        imag_op_5_ce1,
        imag_op_5_q1,
        imag_op_6_address0,
        imag_op_6_ce0,
        imag_op_6_we0,
        imag_op_6_d0,
        imag_op_6_address1,
        imag_op_6_ce1,
        imag_op_6_q1,
        imag_op_7_address0,
        imag_op_7_ce0,
        imag_op_7_we0,
        imag_op_7_d0,
        imag_op_7_address1,
        imag_op_7_ce1,
        imag_op_7_q1,
        imag_op_8_address0,
        imag_op_8_ce0,
        imag_op_8_we0,
        imag_op_8_d0,
        imag_op_8_address1,
        imag_op_8_ce1,
        imag_op_8_q1,
        imag_op_9_address0,
        imag_op_9_ce0,
        imag_op_9_we0,
        imag_op_9_d0,
        imag_op_9_address1,
        imag_op_9_ce1,
        imag_op_9_q1,
        imag_op_10_address0,
        imag_op_10_ce0,
        imag_op_10_we0,
        imag_op_10_d0,
        imag_op_10_address1,
        imag_op_10_ce1,
        imag_op_10_q1,
        imag_op_11_address0,
        imag_op_11_ce0,
        imag_op_11_we0,
        imag_op_11_d0,
        imag_op_11_address1,
        imag_op_11_ce1,
        imag_op_11_q1,
        imag_op_12_address0,
        imag_op_12_ce0,
        imag_op_12_we0,
        imag_op_12_d0,
        imag_op_12_address1,
        imag_op_12_ce1,
        imag_op_12_q1,
        imag_op_13_address0,
        imag_op_13_ce0,
        imag_op_13_we0,
        imag_op_13_d0,
        imag_op_13_address1,
        imag_op_13_ce1,
        imag_op_13_q1,
        imag_op_14_address0,
        imag_op_14_ce0,
        imag_op_14_we0,
        imag_op_14_d0,
        imag_op_14_address1,
        imag_op_14_ce1,
        imag_op_14_q1,
        imag_op_15_address0,
        imag_op_15_ce0,
        imag_op_15_we0,
        imag_op_15_d0,
        imag_op_15_address1,
        imag_op_15_ce1,
        imag_op_15_q1,
        imag_op_16_address0,
        imag_op_16_ce0,
        imag_op_16_we0,
        imag_op_16_d0,
        imag_op_16_address1,
        imag_op_16_ce1,
        imag_op_16_q1,
        imag_op_17_address0,
        imag_op_17_ce0,
        imag_op_17_we0,
        imag_op_17_d0,
        imag_op_17_address1,
        imag_op_17_ce1,
        imag_op_17_q1,
        imag_op_18_address0,
        imag_op_18_ce0,
        imag_op_18_we0,
        imag_op_18_d0,
        imag_op_18_address1,
        imag_op_18_ce1,
        imag_op_18_q1,
        imag_op_19_address0,
        imag_op_19_ce0,
        imag_op_19_we0,
        imag_op_19_d0,
        imag_op_19_address1,
        imag_op_19_ce1,
        imag_op_19_q1,
        imag_op_20_address0,
        imag_op_20_ce0,
        imag_op_20_we0,
        imag_op_20_d0,
        imag_op_20_address1,
        imag_op_20_ce1,
        imag_op_20_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] real_sample_address0;
output   real_sample_ce0;
input  [31:0] real_sample_q0;
output  [9:0] imag_sample_address0;
output   imag_sample_ce0;
output   imag_sample_we0;
output  [31:0] imag_sample_d0;
input  [31:0] imag_sample_q0;
output  [9:0] imag_sample_address1;
output   imag_sample_ce1;
output   imag_sample_we1;
output  [31:0] imag_sample_d1;
input  [31:0] imag_sample_q1;
output  [5:0] real_op_0_address0;
output   real_op_0_ce0;
output   real_op_0_we0;
output  [31:0] real_op_0_d0;
output  [5:0] real_op_0_address1;
output   real_op_0_ce1;
input  [31:0] real_op_0_q1;
output  [5:0] real_op_1_address0;
output   real_op_1_ce0;
output   real_op_1_we0;
output  [31:0] real_op_1_d0;
output  [5:0] real_op_1_address1;
output   real_op_1_ce1;
input  [31:0] real_op_1_q1;
output  [5:0] real_op_2_address0;
output   real_op_2_ce0;
output   real_op_2_we0;
output  [31:0] real_op_2_d0;
output  [5:0] real_op_2_address1;
output   real_op_2_ce1;
input  [31:0] real_op_2_q1;
output  [5:0] real_op_3_address0;
output   real_op_3_ce0;
output   real_op_3_we0;
output  [31:0] real_op_3_d0;
output  [5:0] real_op_3_address1;
output   real_op_3_ce1;
input  [31:0] real_op_3_q1;
output  [5:0] real_op_4_address0;
output   real_op_4_ce0;
output   real_op_4_we0;
output  [31:0] real_op_4_d0;
output  [5:0] real_op_4_address1;
output   real_op_4_ce1;
input  [31:0] real_op_4_q1;
output  [5:0] real_op_5_address0;
output   real_op_5_ce0;
output   real_op_5_we0;
output  [31:0] real_op_5_d0;
output  [5:0] real_op_5_address1;
output   real_op_5_ce1;
input  [31:0] real_op_5_q1;
output  [5:0] real_op_6_address0;
output   real_op_6_ce0;
output   real_op_6_we0;
output  [31:0] real_op_6_d0;
output  [5:0] real_op_6_address1;
output   real_op_6_ce1;
input  [31:0] real_op_6_q1;
output  [5:0] real_op_7_address0;
output   real_op_7_ce0;
output   real_op_7_we0;
output  [31:0] real_op_7_d0;
output  [5:0] real_op_7_address1;
output   real_op_7_ce1;
input  [31:0] real_op_7_q1;
output  [5:0] real_op_8_address0;
output   real_op_8_ce0;
output   real_op_8_we0;
output  [31:0] real_op_8_d0;
output  [5:0] real_op_8_address1;
output   real_op_8_ce1;
input  [31:0] real_op_8_q1;
output  [5:0] real_op_9_address0;
output   real_op_9_ce0;
output   real_op_9_we0;
output  [31:0] real_op_9_d0;
output  [5:0] real_op_9_address1;
output   real_op_9_ce1;
input  [31:0] real_op_9_q1;
output  [5:0] real_op_10_address0;
output   real_op_10_ce0;
output   real_op_10_we0;
output  [31:0] real_op_10_d0;
output  [5:0] real_op_10_address1;
output   real_op_10_ce1;
input  [31:0] real_op_10_q1;
output  [5:0] real_op_11_address0;
output   real_op_11_ce0;
output   real_op_11_we0;
output  [31:0] real_op_11_d0;
output  [5:0] real_op_11_address1;
output   real_op_11_ce1;
input  [31:0] real_op_11_q1;
output  [5:0] real_op_12_address0;
output   real_op_12_ce0;
output   real_op_12_we0;
output  [31:0] real_op_12_d0;
output  [5:0] real_op_12_address1;
output   real_op_12_ce1;
input  [31:0] real_op_12_q1;
output  [5:0] real_op_13_address0;
output   real_op_13_ce0;
output   real_op_13_we0;
output  [31:0] real_op_13_d0;
output  [5:0] real_op_13_address1;
output   real_op_13_ce1;
input  [31:0] real_op_13_q1;
output  [5:0] real_op_14_address0;
output   real_op_14_ce0;
output   real_op_14_we0;
output  [31:0] real_op_14_d0;
output  [5:0] real_op_14_address1;
output   real_op_14_ce1;
input  [31:0] real_op_14_q1;
output  [5:0] real_op_15_address0;
output   real_op_15_ce0;
output   real_op_15_we0;
output  [31:0] real_op_15_d0;
output  [5:0] real_op_15_address1;
output   real_op_15_ce1;
input  [31:0] real_op_15_q1;
output  [5:0] real_op_16_address0;
output   real_op_16_ce0;
output   real_op_16_we0;
output  [31:0] real_op_16_d0;
output  [5:0] real_op_16_address1;
output   real_op_16_ce1;
input  [31:0] real_op_16_q1;
output  [5:0] real_op_17_address0;
output   real_op_17_ce0;
output   real_op_17_we0;
output  [31:0] real_op_17_d0;
output  [5:0] real_op_17_address1;
output   real_op_17_ce1;
input  [31:0] real_op_17_q1;
output  [5:0] real_op_18_address0;
output   real_op_18_ce0;
output   real_op_18_we0;
output  [31:0] real_op_18_d0;
output  [5:0] real_op_18_address1;
output   real_op_18_ce1;
input  [31:0] real_op_18_q1;
output  [5:0] real_op_19_address0;
output   real_op_19_ce0;
output   real_op_19_we0;
output  [31:0] real_op_19_d0;
output  [5:0] real_op_19_address1;
output   real_op_19_ce1;
input  [31:0] real_op_19_q1;
output  [5:0] real_op_20_address0;
output   real_op_20_ce0;
output   real_op_20_we0;
output  [31:0] real_op_20_d0;
output  [5:0] real_op_20_address1;
output   real_op_20_ce1;
input  [31:0] real_op_20_q1;
output  [5:0] imag_op_0_address0;
output   imag_op_0_ce0;
output   imag_op_0_we0;
output  [31:0] imag_op_0_d0;
output  [5:0] imag_op_0_address1;
output   imag_op_0_ce1;
input  [31:0] imag_op_0_q1;
output  [5:0] imag_op_1_address0;
output   imag_op_1_ce0;
output   imag_op_1_we0;
output  [31:0] imag_op_1_d0;
output  [5:0] imag_op_1_address1;
output   imag_op_1_ce1;
input  [31:0] imag_op_1_q1;
output  [5:0] imag_op_2_address0;
output   imag_op_2_ce0;
output   imag_op_2_we0;
output  [31:0] imag_op_2_d0;
output  [5:0] imag_op_2_address1;
output   imag_op_2_ce1;
input  [31:0] imag_op_2_q1;
output  [5:0] imag_op_3_address0;
output   imag_op_3_ce0;
output   imag_op_3_we0;
output  [31:0] imag_op_3_d0;
output  [5:0] imag_op_3_address1;
output   imag_op_3_ce1;
input  [31:0] imag_op_3_q1;
output  [5:0] imag_op_4_address0;
output   imag_op_4_ce0;
output   imag_op_4_we0;
output  [31:0] imag_op_4_d0;
output  [5:0] imag_op_4_address1;
output   imag_op_4_ce1;
input  [31:0] imag_op_4_q1;
output  [5:0] imag_op_5_address0;
output   imag_op_5_ce0;
output   imag_op_5_we0;
output  [31:0] imag_op_5_d0;
output  [5:0] imag_op_5_address1;
output   imag_op_5_ce1;
input  [31:0] imag_op_5_q1;
output  [5:0] imag_op_6_address0;
output   imag_op_6_ce0;
output   imag_op_6_we0;
output  [31:0] imag_op_6_d0;
output  [5:0] imag_op_6_address1;
output   imag_op_6_ce1;
input  [31:0] imag_op_6_q1;
output  [5:0] imag_op_7_address0;
output   imag_op_7_ce0;
output   imag_op_7_we0;
output  [31:0] imag_op_7_d0;
output  [5:0] imag_op_7_address1;
output   imag_op_7_ce1;
input  [31:0] imag_op_7_q1;
output  [5:0] imag_op_8_address0;
output   imag_op_8_ce0;
output   imag_op_8_we0;
output  [31:0] imag_op_8_d0;
output  [5:0] imag_op_8_address1;
output   imag_op_8_ce1;
input  [31:0] imag_op_8_q1;
output  [5:0] imag_op_9_address0;
output   imag_op_9_ce0;
output   imag_op_9_we0;
output  [31:0] imag_op_9_d0;
output  [5:0] imag_op_9_address1;
output   imag_op_9_ce1;
input  [31:0] imag_op_9_q1;
output  [5:0] imag_op_10_address0;
output   imag_op_10_ce0;
output   imag_op_10_we0;
output  [31:0] imag_op_10_d0;
output  [5:0] imag_op_10_address1;
output   imag_op_10_ce1;
input  [31:0] imag_op_10_q1;
output  [5:0] imag_op_11_address0;
output   imag_op_11_ce0;
output   imag_op_11_we0;
output  [31:0] imag_op_11_d0;
output  [5:0] imag_op_11_address1;
output   imag_op_11_ce1;
input  [31:0] imag_op_11_q1;
output  [5:0] imag_op_12_address0;
output   imag_op_12_ce0;
output   imag_op_12_we0;
output  [31:0] imag_op_12_d0;
output  [5:0] imag_op_12_address1;
output   imag_op_12_ce1;
input  [31:0] imag_op_12_q1;
output  [5:0] imag_op_13_address0;
output   imag_op_13_ce0;
output   imag_op_13_we0;
output  [31:0] imag_op_13_d0;
output  [5:0] imag_op_13_address1;
output   imag_op_13_ce1;
input  [31:0] imag_op_13_q1;
output  [5:0] imag_op_14_address0;
output   imag_op_14_ce0;
output   imag_op_14_we0;
output  [31:0] imag_op_14_d0;
output  [5:0] imag_op_14_address1;
output   imag_op_14_ce1;
input  [31:0] imag_op_14_q1;
output  [5:0] imag_op_15_address0;
output   imag_op_15_ce0;
output   imag_op_15_we0;
output  [31:0] imag_op_15_d0;
output  [5:0] imag_op_15_address1;
output   imag_op_15_ce1;
input  [31:0] imag_op_15_q1;
output  [5:0] imag_op_16_address0;
output   imag_op_16_ce0;
output   imag_op_16_we0;
output  [31:0] imag_op_16_d0;
output  [5:0] imag_op_16_address1;
output   imag_op_16_ce1;
input  [31:0] imag_op_16_q1;
output  [5:0] imag_op_17_address0;
output   imag_op_17_ce0;
output   imag_op_17_we0;
output  [31:0] imag_op_17_d0;
output  [5:0] imag_op_17_address1;
output   imag_op_17_ce1;
input  [31:0] imag_op_17_q1;
output  [5:0] imag_op_18_address0;
output   imag_op_18_ce0;
output   imag_op_18_we0;
output  [31:0] imag_op_18_d0;
output  [5:0] imag_op_18_address1;
output   imag_op_18_ce1;
input  [31:0] imag_op_18_q1;
output  [5:0] imag_op_19_address0;
output   imag_op_19_ce0;
output   imag_op_19_we0;
output  [31:0] imag_op_19_d0;
output  [5:0] imag_op_19_address1;
output   imag_op_19_ce1;
input  [31:0] imag_op_19_q1;
output  [5:0] imag_op_20_address0;
output   imag_op_20_ce0;
output   imag_op_20_we0;
output  [31:0] imag_op_20_d0;
output  [5:0] imag_op_20_address1;
output   imag_op_20_ce1;
input  [31:0] imag_op_20_q1;

reg ap_idle;
reg real_sample_ce0;
reg real_op_0_ce0;
reg real_op_0_we0;
reg real_op_0_ce1;
reg real_op_1_ce0;
reg real_op_1_we0;
reg real_op_1_ce1;
reg real_op_2_ce0;
reg real_op_2_we0;
reg real_op_2_ce1;
reg real_op_3_ce0;
reg real_op_3_we0;
reg real_op_3_ce1;
reg real_op_4_ce0;
reg real_op_4_we0;
reg real_op_4_ce1;
reg real_op_5_ce0;
reg real_op_5_we0;
reg real_op_5_ce1;
reg real_op_6_ce0;
reg real_op_6_we0;
reg real_op_6_ce1;
reg real_op_7_ce0;
reg real_op_7_we0;
reg real_op_7_ce1;
reg real_op_8_ce0;
reg real_op_8_we0;
reg real_op_8_ce1;
reg real_op_9_ce0;
reg real_op_9_we0;
reg real_op_9_ce1;
reg real_op_10_ce0;
reg real_op_10_we0;
reg real_op_10_ce1;
reg real_op_11_ce0;
reg real_op_11_we0;
reg real_op_11_ce1;
reg real_op_12_ce0;
reg real_op_12_we0;
reg real_op_12_ce1;
reg real_op_13_ce0;
reg real_op_13_we0;
reg real_op_13_ce1;
reg real_op_14_ce0;
reg real_op_14_we0;
reg real_op_14_ce1;
reg real_op_15_ce0;
reg real_op_15_we0;
reg real_op_15_ce1;
reg real_op_16_ce0;
reg real_op_16_we0;
reg real_op_16_ce1;
reg real_op_17_ce0;
reg real_op_17_we0;
reg real_op_17_ce1;
reg real_op_18_ce0;
reg real_op_18_we0;
reg real_op_18_ce1;
reg real_op_19_ce0;
reg real_op_19_we0;
reg real_op_19_ce1;
reg real_op_20_ce0;
reg real_op_20_we0;
reg real_op_20_ce1;
reg imag_op_0_ce0;
reg imag_op_0_we0;
reg imag_op_0_ce1;
reg imag_op_1_ce0;
reg imag_op_1_we0;
reg imag_op_1_ce1;
reg imag_op_2_ce0;
reg imag_op_2_we0;
reg imag_op_2_ce1;
reg imag_op_3_ce0;
reg imag_op_3_we0;
reg imag_op_3_ce1;
reg imag_op_4_ce0;
reg imag_op_4_we0;
reg imag_op_4_ce1;
reg imag_op_5_ce0;
reg imag_op_5_we0;
reg imag_op_5_ce1;
reg imag_op_6_ce0;
reg imag_op_6_we0;
reg imag_op_6_ce1;
reg imag_op_7_ce0;
reg imag_op_7_we0;
reg imag_op_7_ce1;
reg imag_op_8_ce0;
reg imag_op_8_we0;
reg imag_op_8_ce1;
reg imag_op_9_ce0;
reg imag_op_9_we0;
reg imag_op_9_ce1;
reg imag_op_10_ce0;
reg imag_op_10_we0;
reg imag_op_10_ce1;
reg imag_op_11_ce0;
reg imag_op_11_we0;
reg imag_op_11_ce1;
reg imag_op_12_ce0;
reg imag_op_12_we0;
reg imag_op_12_ce1;
reg imag_op_13_ce0;
reg imag_op_13_we0;
reg imag_op_13_ce1;
reg imag_op_14_ce0;
reg imag_op_14_we0;
reg imag_op_14_ce1;
reg imag_op_15_ce0;
reg imag_op_15_we0;
reg imag_op_15_ce1;
reg imag_op_16_ce0;
reg imag_op_16_we0;
reg imag_op_16_ce1;
reg imag_op_17_ce0;
reg imag_op_17_we0;
reg imag_op_17_ce1;
reg imag_op_18_ce0;
reg imag_op_18_we0;
reg imag_op_18_ce1;
reg imag_op_19_ce0;
reg imag_op_19_we0;
reg imag_op_19_ce1;
reg imag_op_20_ce0;
reg imag_op_20_we0;
reg imag_op_20_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln18_fu_1863_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] p_ZL22cos_coefficients_table_0_address0;
reg    p_ZL22cos_coefficients_table_0_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_0_q0;
wire   [9:0] p_ZL22sin_coefficients_table_0_address0;
reg    p_ZL22sin_coefficients_table_0_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_0_q0;
wire   [9:0] p_ZL22cos_coefficients_table_1_address0;
reg    p_ZL22cos_coefficients_table_1_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_1_q0;
wire   [9:0] p_ZL22sin_coefficients_table_1_address0;
reg    p_ZL22sin_coefficients_table_1_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_1_q0;
wire   [9:0] p_ZL22cos_coefficients_table_2_address0;
reg    p_ZL22cos_coefficients_table_2_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_2_q0;
wire   [9:0] p_ZL22sin_coefficients_table_2_address0;
reg    p_ZL22sin_coefficients_table_2_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_2_q0;
wire   [9:0] p_ZL22cos_coefficients_table_3_address0;
reg    p_ZL22cos_coefficients_table_3_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_3_q0;
wire   [9:0] p_ZL22sin_coefficients_table_3_address0;
reg    p_ZL22sin_coefficients_table_3_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_3_q0;
wire   [9:0] p_ZL22cos_coefficients_table_4_address0;
reg    p_ZL22cos_coefficients_table_4_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_4_q0;
wire   [9:0] p_ZL22sin_coefficients_table_4_address0;
reg    p_ZL22sin_coefficients_table_4_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_4_q0;
wire   [9:0] p_ZL22cos_coefficients_table_5_address0;
reg    p_ZL22cos_coefficients_table_5_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_5_q0;
wire   [9:0] p_ZL22sin_coefficients_table_5_address0;
reg    p_ZL22sin_coefficients_table_5_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_5_q0;
wire   [9:0] p_ZL22cos_coefficients_table_6_address0;
reg    p_ZL22cos_coefficients_table_6_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_6_q0;
wire   [9:0] p_ZL22sin_coefficients_table_6_address0;
reg    p_ZL22sin_coefficients_table_6_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_6_q0;
wire   [9:0] p_ZL22cos_coefficients_table_7_address0;
reg    p_ZL22cos_coefficients_table_7_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_7_q0;
wire   [9:0] p_ZL22sin_coefficients_table_7_address0;
reg    p_ZL22sin_coefficients_table_7_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_7_q0;
wire   [9:0] p_ZL22cos_coefficients_table_8_address0;
reg    p_ZL22cos_coefficients_table_8_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_8_q0;
wire   [9:0] p_ZL22sin_coefficients_table_8_address0;
reg    p_ZL22sin_coefficients_table_8_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_8_q0;
wire   [9:0] p_ZL22cos_coefficients_table_9_address0;
reg    p_ZL22cos_coefficients_table_9_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_9_q0;
wire   [9:0] p_ZL22sin_coefficients_table_9_address0;
reg    p_ZL22sin_coefficients_table_9_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_9_q0;
wire   [9:0] p_ZL22cos_coefficients_table_10_address0;
reg    p_ZL22cos_coefficients_table_10_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_10_q0;
wire   [9:0] p_ZL22sin_coefficients_table_10_address0;
reg    p_ZL22sin_coefficients_table_10_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_10_q0;
wire   [9:0] p_ZL22cos_coefficients_table_11_address0;
reg    p_ZL22cos_coefficients_table_11_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_11_q0;
wire   [9:0] p_ZL22sin_coefficients_table_11_address0;
reg    p_ZL22sin_coefficients_table_11_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_11_q0;
wire   [9:0] p_ZL22cos_coefficients_table_12_address0;
reg    p_ZL22cos_coefficients_table_12_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_12_q0;
wire   [9:0] p_ZL22sin_coefficients_table_12_address0;
reg    p_ZL22sin_coefficients_table_12_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_12_q0;
wire   [9:0] p_ZL22cos_coefficients_table_13_address0;
reg    p_ZL22cos_coefficients_table_13_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_13_q0;
wire   [9:0] p_ZL22sin_coefficients_table_13_address0;
reg    p_ZL22sin_coefficients_table_13_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_13_q0;
wire   [9:0] p_ZL22cos_coefficients_table_14_address0;
reg    p_ZL22cos_coefficients_table_14_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_14_q0;
wire   [9:0] p_ZL22sin_coefficients_table_14_address0;
reg    p_ZL22sin_coefficients_table_14_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_14_q0;
wire   [9:0] p_ZL22cos_coefficients_table_15_address0;
reg    p_ZL22cos_coefficients_table_15_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_15_q0;
wire   [9:0] p_ZL22sin_coefficients_table_15_address0;
reg    p_ZL22sin_coefficients_table_15_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_15_q0;
wire   [9:0] p_ZL22cos_coefficients_table_16_address0;
reg    p_ZL22cos_coefficients_table_16_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_16_q0;
wire   [9:0] p_ZL22sin_coefficients_table_16_address0;
reg    p_ZL22sin_coefficients_table_16_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_16_q0;
wire   [9:0] p_ZL22cos_coefficients_table_17_address0;
reg    p_ZL22cos_coefficients_table_17_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_17_q0;
wire   [9:0] p_ZL22sin_coefficients_table_17_address0;
reg    p_ZL22sin_coefficients_table_17_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_17_q0;
wire   [9:0] p_ZL22cos_coefficients_table_18_address0;
reg    p_ZL22cos_coefficients_table_18_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_18_q0;
wire   [9:0] p_ZL22sin_coefficients_table_18_address0;
reg    p_ZL22sin_coefficients_table_18_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_18_q0;
wire   [9:0] p_ZL22cos_coefficients_table_19_address0;
reg    p_ZL22cos_coefficients_table_19_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_19_q0;
wire   [9:0] p_ZL22sin_coefficients_table_19_address0;
reg    p_ZL22sin_coefficients_table_19_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_19_q0;
wire   [9:0] p_ZL22cos_coefficients_table_20_address0;
reg    p_ZL22cos_coefficients_table_20_ce0;
wire   [31:0] p_ZL22cos_coefficients_table_20_q0;
wire   [9:0] p_ZL22sin_coefficients_table_20_address0;
reg    p_ZL22sin_coefficients_table_20_ce0;
wire   [31:0] p_ZL22sin_coefficients_table_20_q0;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] select_ln18_1_fu_1903_p3;
reg   [10:0] select_ln18_1_reg_2610;
reg   [10:0] select_ln18_1_reg_2610_pp0_iter1_reg;
reg   [10:0] select_ln18_1_reg_2610_pp0_iter2_reg;
reg   [10:0] select_ln18_1_reg_2610_pp0_iter3_reg;
wire  signed [9:0] trunc_ln18_fu_1911_p1;
reg  signed [9:0] trunc_ln18_reg_2615;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter1_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter2_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter3_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter4_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter5_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter6_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter7_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter8_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter9_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter10_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter11_reg;
reg  signed [9:0] trunc_ln18_reg_2615_pp0_iter12_reg;
wire  signed [9:0] trunc_ln23_fu_1915_p1;
reg  signed [9:0] trunc_ln23_reg_2640;
wire   [0:0] icmp_ln78_fu_1923_p2;
reg   [0:0] icmp_ln78_reg_2650;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter1_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter2_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter3_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter4_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter5_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter6_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter7_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter8_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter9_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter10_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter11_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter12_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter13_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter14_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter15_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter16_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter17_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter18_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter19_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter20_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter21_reg;
reg   [0:0] icmp_ln78_reg_2650_pp0_iter22_reg;
wire   [9:0] grp_fu_1950_p2;
reg   [9:0] index0_reg_2664;
reg   [6:0] tmp_1_reg_2670;
reg   [6:0] tmp_1_reg_2670_pp0_iter4_reg;
reg   [6:0] tmp_1_reg_2670_pp0_iter5_reg;
reg   [6:0] tmp_1_reg_2670_pp0_iter6_reg;
reg   [6:0] tmp_1_reg_2670_pp0_iter7_reg;
reg   [6:0] tmp_1_reg_2670_pp0_iter8_reg;
reg   [6:0] tmp_1_reg_2670_pp0_iter9_reg;
reg   [6:0] tmp_1_reg_2670_pp0_iter10_reg;
wire   [9:0] index1_fu_1967_p2;
reg   [9:0] index1_reg_2680;
wire   [9:0] index2_fu_1971_p2;
reg   [9:0] index2_reg_2685;
reg   [31:0] real_sample_load_reg_2701;
wire   [9:0] index3_fu_1981_p2;
reg   [9:0] index3_reg_2706;
wire   [9:0] index4_fu_1985_p2;
reg   [9:0] index4_reg_2711;
reg   [31:0] p_ZL22cos_coefficients_table_0_load_reg_2717;
reg   [31:0] p_ZL22sin_coefficients_table_0_load_reg_2722;
wire   [31:0] bitcast_ln18_fu_2000_p1;
reg   [31:0] bitcast_ln18_reg_2747;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter7_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter8_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter9_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter10_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter11_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter12_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter13_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter14_reg;
reg   [31:0] bitcast_ln18_reg_2747_pp0_iter15_reg;
wire   [9:0] index5_fu_2005_p2;
reg   [9:0] index5_reg_2793;
wire   [9:0] index6_fu_2009_p2;
reg   [9:0] index6_reg_2798;
reg   [31:0] p_ZL22cos_coefficients_table_1_load_reg_2804;
reg   [31:0] p_ZL22sin_coefficients_table_1_load_reg_2809;
reg   [31:0] p_ZL22cos_coefficients_table_2_load_reg_2814;
reg   [31:0] p_ZL22sin_coefficients_table_2_load_reg_2819;
wire   [9:0] index7_fu_2024_p2;
reg   [9:0] index7_reg_2844;
wire   [9:0] index8_fu_2028_p2;
reg   [9:0] index8_reg_2849;
reg   [31:0] p_ZL22cos_coefficients_table_3_load_reg_2855;
reg   [31:0] p_ZL22sin_coefficients_table_3_load_reg_2860;
reg   [31:0] p_ZL22cos_coefficients_table_4_load_reg_2865;
reg   [31:0] p_ZL22sin_coefficients_table_4_load_reg_2870;
wire   [9:0] index9_fu_2043_p2;
reg   [9:0] index9_reg_2895;
wire   [9:0] index10_fu_2047_p2;
reg   [9:0] index10_reg_2900;
reg   [31:0] p_ZL22cos_coefficients_table_5_load_reg_2906;
reg   [31:0] p_ZL22sin_coefficients_table_5_load_reg_2911;
reg   [31:0] p_ZL22cos_coefficients_table_6_load_reg_2916;
reg   [31:0] p_ZL22sin_coefficients_table_6_load_reg_2921;
wire   [9:0] index11_fu_2062_p2;
reg   [9:0] index11_reg_2946;
wire   [9:0] index12_fu_2066_p2;
reg   [9:0] index12_reg_2951;
reg   [31:0] p_ZL22cos_coefficients_table_7_load_reg_2957;
reg   [31:0] p_ZL22sin_coefficients_table_7_load_reg_2962;
reg   [31:0] p_ZL22cos_coefficients_table_8_load_reg_2967;
reg   [31:0] p_ZL22sin_coefficients_table_8_load_reg_2972;
wire   [9:0] index13_fu_2081_p2;
reg   [9:0] index13_reg_2997;
wire   [9:0] index14_fu_2085_p2;
reg   [9:0] index14_reg_3002;
reg   [31:0] p_ZL22cos_coefficients_table_9_load_reg_3008;
reg   [31:0] p_ZL22sin_coefficients_table_9_load_reg_3013;
reg   [31:0] p_ZL22cos_coefficients_table_10_load_reg_3018;
reg   [31:0] p_ZL22sin_coefficients_table_10_load_reg_3023;
wire   [9:0] index15_fu_2100_p2;
reg   [9:0] index15_reg_3048;
wire   [9:0] index16_fu_2104_p2;
reg   [9:0] index16_reg_3053;
wire   [63:0] zext_ln45_1_fu_2109_p1;
reg   [63:0] zext_ln45_1_reg_3059;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter12_reg;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter13_reg;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter14_reg;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter15_reg;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter16_reg;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter17_reg;
reg   [63:0] zext_ln45_1_reg_3059_pp0_iter18_reg;
reg   [5:0] real_op_0_addr_reg_3103;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter12_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter13_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter14_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter15_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter16_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter17_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter18_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter19_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter20_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter21_reg;
reg   [5:0] real_op_0_addr_reg_3103_pp0_iter22_reg;
reg   [5:0] imag_op_0_addr_reg_3109;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter12_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter13_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter14_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter15_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter16_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter17_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter18_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter19_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter20_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter21_reg;
reg   [5:0] imag_op_0_addr_reg_3109_pp0_iter22_reg;
reg   [31:0] p_ZL22cos_coefficients_table_11_load_reg_3115;
reg   [31:0] p_ZL22sin_coefficients_table_11_load_reg_3120;
reg   [31:0] p_ZL22cos_coefficients_table_12_load_reg_3125;
reg   [31:0] p_ZL22sin_coefficients_table_12_load_reg_3130;
wire   [9:0] index17_fu_2124_p2;
reg   [9:0] index17_reg_3155;
wire   [9:0] index18_fu_2128_p2;
reg   [9:0] index18_reg_3160;
wire   [31:0] grp_fu_1677_p2;
reg   [31:0] mul_reg_3166;
reg   [31:0] real_op_0_load_reg_3171;
wire   [31:0] grp_fu_1681_p2;
reg   [31:0] mul1_reg_3176;
reg   [31:0] imag_op_0_load_reg_3181;
reg   [5:0] real_op_1_addr_reg_3186;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter13_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter14_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter15_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter16_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter17_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter18_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter19_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter20_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter21_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter22_reg;
reg   [5:0] real_op_1_addr_reg_3186_pp0_iter23_reg;
reg   [5:0] imag_op_1_addr_reg_3192;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter13_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter14_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter15_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter16_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter17_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter18_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter19_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter20_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter21_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter22_reg;
reg   [5:0] imag_op_1_addr_reg_3192_pp0_iter23_reg;
reg   [5:0] real_op_2_addr_reg_3198;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter13_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter14_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter15_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter16_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter17_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter18_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter19_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter20_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter21_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter22_reg;
reg   [5:0] real_op_2_addr_reg_3198_pp0_iter23_reg;
reg   [5:0] imag_op_2_addr_reg_3204;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter13_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter14_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter15_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter16_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter17_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter18_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter19_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter20_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter21_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter22_reg;
reg   [5:0] imag_op_2_addr_reg_3204_pp0_iter23_reg;
reg   [31:0] p_ZL22cos_coefficients_table_13_load_reg_3210;
reg   [31:0] p_ZL22sin_coefficients_table_13_load_reg_3215;
reg   [31:0] p_ZL22cos_coefficients_table_14_load_reg_3220;
reg   [31:0] p_ZL22sin_coefficients_table_14_load_reg_3225;
wire   [9:0] index19_fu_2143_p2;
reg   [9:0] index19_reg_3250;
wire   [9:0] index20_fu_2147_p2;
reg   [9:0] index20_reg_3255;
wire   [31:0] grp_fu_1685_p2;
reg   [31:0] mul2_reg_3270;
reg   [31:0] real_op_1_load_reg_3275;
wire   [31:0] grp_fu_1689_p2;
reg   [31:0] mul3_reg_3280;
reg   [31:0] imag_op_1_load_reg_3285;
wire   [31:0] grp_fu_1693_p2;
reg   [31:0] mul4_reg_3290;
reg   [31:0] real_op_2_load_reg_3295;
wire   [31:0] grp_fu_1697_p2;
reg   [31:0] mul5_reg_3300;
reg   [31:0] imag_op_2_load_reg_3305;
reg   [5:0] real_op_3_addr_reg_3310;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter14_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter15_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter16_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter17_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter18_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter19_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter20_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter21_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter22_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter23_reg;
reg   [5:0] real_op_3_addr_reg_3310_pp0_iter24_reg;
reg   [5:0] imag_op_3_addr_reg_3316;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter14_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter15_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter16_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter17_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter18_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter19_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter20_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter21_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter22_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter23_reg;
reg   [5:0] imag_op_3_addr_reg_3316_pp0_iter24_reg;
reg   [5:0] real_op_4_addr_reg_3322;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter14_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter15_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter16_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter17_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter18_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter19_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter20_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter21_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter22_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter23_reg;
reg   [5:0] real_op_4_addr_reg_3322_pp0_iter24_reg;
reg   [5:0] imag_op_4_addr_reg_3328;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter14_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter15_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter16_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter17_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter18_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter19_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter20_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter21_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter22_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter23_reg;
reg   [5:0] imag_op_4_addr_reg_3328_pp0_iter24_reg;
reg   [31:0] p_ZL22cos_coefficients_table_15_load_reg_3334;
reg   [31:0] p_ZL22sin_coefficients_table_15_load_reg_3339;
reg   [31:0] p_ZL22cos_coefficients_table_16_load_reg_3344;
reg   [31:0] p_ZL22sin_coefficients_table_16_load_reg_3349;
wire   [31:0] grp_fu_1701_p2;
reg   [31:0] mul6_reg_3394;
reg   [31:0] real_op_3_load_reg_3399;
wire   [31:0] grp_fu_1705_p2;
reg   [31:0] mul7_reg_3404;
reg   [31:0] imag_op_3_load_reg_3409;
wire   [31:0] grp_fu_1709_p2;
reg   [31:0] mul8_reg_3414;
reg   [31:0] real_op_4_load_reg_3419;
wire   [31:0] grp_fu_1713_p2;
reg   [31:0] mul9_reg_3424;
reg   [31:0] imag_op_4_load_reg_3429;
reg   [5:0] real_op_5_addr_reg_3434;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter15_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter16_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter17_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter18_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter19_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter20_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter21_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter22_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter23_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter24_reg;
reg   [5:0] real_op_5_addr_reg_3434_pp0_iter25_reg;
reg   [5:0] imag_op_5_addr_reg_3440;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter15_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter16_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter17_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter18_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter19_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter20_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter21_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter22_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter23_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter24_reg;
reg   [5:0] imag_op_5_addr_reg_3440_pp0_iter25_reg;
reg   [5:0] real_op_6_addr_reg_3446;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter15_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter16_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter17_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter18_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter19_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter20_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter21_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter22_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter23_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter24_reg;
reg   [5:0] real_op_6_addr_reg_3446_pp0_iter25_reg;
reg   [5:0] imag_op_6_addr_reg_3452;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter15_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter16_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter17_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter18_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter19_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter20_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter21_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter22_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter23_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter24_reg;
reg   [5:0] imag_op_6_addr_reg_3452_pp0_iter25_reg;
reg   [31:0] p_ZL22cos_coefficients_table_17_load_reg_3458;
reg   [31:0] p_ZL22sin_coefficients_table_17_load_reg_3463;
reg   [31:0] p_ZL22cos_coefficients_table_18_load_reg_3468;
reg   [31:0] p_ZL22sin_coefficients_table_18_load_reg_3473;
wire   [31:0] grp_fu_1717_p2;
reg   [31:0] mul10_reg_3518;
reg   [31:0] real_op_5_load_reg_3523;
wire   [31:0] grp_fu_1721_p2;
reg   [31:0] mul11_reg_3528;
reg   [31:0] imag_op_5_load_reg_3533;
wire   [31:0] grp_fu_1725_p2;
reg   [31:0] mul12_reg_3538;
reg   [31:0] real_op_6_load_reg_3543;
wire   [31:0] grp_fu_1729_p2;
reg   [31:0] mul13_reg_3548;
reg   [31:0] imag_op_6_load_reg_3553;
reg   [5:0] real_op_7_addr_reg_3558;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter16_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter17_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter18_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter19_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter20_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter21_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter22_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter23_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter24_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter25_reg;
reg   [5:0] real_op_7_addr_reg_3558_pp0_iter26_reg;
reg   [5:0] imag_op_7_addr_reg_3564;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter16_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter17_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter18_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter19_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter20_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter21_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter22_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter23_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter24_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter25_reg;
reg   [5:0] imag_op_7_addr_reg_3564_pp0_iter26_reg;
reg   [5:0] real_op_8_addr_reg_3570;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter16_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter17_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter18_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter19_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter20_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter21_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter22_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter23_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter24_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter25_reg;
reg   [5:0] real_op_8_addr_reg_3570_pp0_iter26_reg;
reg   [5:0] imag_op_8_addr_reg_3576;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter16_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter17_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter18_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter19_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter20_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter21_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter22_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter23_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter24_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter25_reg;
reg   [5:0] imag_op_8_addr_reg_3576_pp0_iter26_reg;
reg   [31:0] p_ZL22cos_coefficients_table_19_load_reg_3582;
reg   [31:0] p_ZL22sin_coefficients_table_19_load_reg_3587;
reg   [31:0] p_ZL22cos_coefficients_table_20_load_reg_3592;
reg   [31:0] p_ZL22sin_coefficients_table_20_load_reg_3597;
wire   [31:0] grp_fu_1733_p2;
reg   [31:0] mul14_reg_3622;
reg   [31:0] real_op_7_load_reg_3627;
wire   [31:0] grp_fu_1737_p2;
reg   [31:0] mul15_reg_3632;
reg   [31:0] imag_op_7_load_reg_3637;
wire   [31:0] grp_fu_1741_p2;
reg   [31:0] mul16_reg_3642;
reg   [31:0] real_op_8_load_reg_3647;
wire   [31:0] grp_fu_1745_p2;
reg   [31:0] mul17_reg_3652;
reg   [31:0] imag_op_8_load_reg_3657;
reg   [5:0] real_op_9_addr_reg_3662;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter17_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter18_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter19_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter20_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter21_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter22_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter23_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter24_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter25_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter26_reg;
reg   [5:0] real_op_9_addr_reg_3662_pp0_iter27_reg;
reg   [5:0] imag_op_9_addr_reg_3668;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter17_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter18_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter19_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter20_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter21_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter22_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter23_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter24_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter25_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter26_reg;
reg   [5:0] imag_op_9_addr_reg_3668_pp0_iter27_reg;
reg   [5:0] real_op_10_addr_reg_3674;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter17_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter18_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter19_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter20_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter21_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter22_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter23_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter24_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter25_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter26_reg;
reg   [5:0] real_op_10_addr_reg_3674_pp0_iter27_reg;
reg   [5:0] imag_op_10_addr_reg_3680;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter17_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter18_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter19_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter20_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter21_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter22_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter23_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter24_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter25_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter26_reg;
reg   [5:0] imag_op_10_addr_reg_3680_pp0_iter27_reg;
wire   [31:0] grp_fu_1749_p2;
reg   [31:0] mul18_reg_3706;
reg   [31:0] real_op_9_load_reg_3711;
wire   [31:0] grp_fu_1753_p2;
reg   [31:0] mul19_reg_3716;
reg   [31:0] imag_op_9_load_reg_3721;
wire   [31:0] grp_fu_1757_p2;
reg   [31:0] mul20_reg_3726;
reg   [31:0] real_op_10_load_reg_3731;
wire   [31:0] grp_fu_1761_p2;
reg   [31:0] mul21_reg_3736;
reg   [31:0] imag_op_10_load_reg_3741;
reg   [5:0] real_op_11_addr_reg_3746;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter18_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter19_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter20_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter21_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter22_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter23_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter24_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter25_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter26_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter27_reg;
reg   [5:0] real_op_11_addr_reg_3746_pp0_iter28_reg;
reg   [5:0] imag_op_11_addr_reg_3752;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter18_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter19_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter20_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter21_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter22_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter23_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter24_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter25_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter26_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter27_reg;
reg   [5:0] imag_op_11_addr_reg_3752_pp0_iter28_reg;
reg   [5:0] real_op_12_addr_reg_3758;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter18_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter19_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter20_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter21_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter22_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter23_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter24_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter25_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter26_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter27_reg;
reg   [5:0] real_op_12_addr_reg_3758_pp0_iter28_reg;
reg   [5:0] imag_op_12_addr_reg_3764;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter18_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter19_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter20_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter21_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter22_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter23_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter24_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter25_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter26_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter27_reg;
reg   [5:0] imag_op_12_addr_reg_3764_pp0_iter28_reg;
wire   [31:0] grp_fu_1765_p2;
reg   [31:0] mul22_reg_3790;
reg   [31:0] real_op_11_load_reg_3795;
wire   [31:0] grp_fu_1769_p2;
reg   [31:0] mul23_reg_3800;
reg   [31:0] imag_op_11_load_reg_3805;
wire   [31:0] grp_fu_1773_p2;
reg   [31:0] mul24_reg_3810;
reg   [31:0] real_op_12_load_reg_3815;
wire   [31:0] grp_fu_1777_p2;
reg   [31:0] mul25_reg_3820;
reg   [31:0] imag_op_12_load_reg_3825;
reg   [5:0] real_op_13_addr_reg_3830;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter19_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter20_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter21_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter22_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter23_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter24_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter25_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter26_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter27_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter28_reg;
reg   [5:0] real_op_13_addr_reg_3830_pp0_iter29_reg;
reg   [5:0] imag_op_13_addr_reg_3836;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter19_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter20_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter21_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter22_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter23_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter24_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter25_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter26_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter27_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter28_reg;
reg   [5:0] imag_op_13_addr_reg_3836_pp0_iter29_reg;
reg   [5:0] real_op_14_addr_reg_3842;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter19_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter20_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter21_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter22_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter23_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter24_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter25_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter26_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter27_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter28_reg;
reg   [5:0] real_op_14_addr_reg_3842_pp0_iter29_reg;
reg   [5:0] imag_op_14_addr_reg_3848;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter19_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter20_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter21_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter22_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter23_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter24_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter25_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter26_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter27_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter28_reg;
reg   [5:0] imag_op_14_addr_reg_3848_pp0_iter29_reg;
wire   [31:0] grp_fu_1781_p2;
reg   [31:0] mul26_reg_3874;
reg   [31:0] real_op_13_load_reg_3879;
wire   [31:0] grp_fu_1785_p2;
reg   [31:0] mul27_reg_3884;
reg   [31:0] imag_op_13_load_reg_3889;
wire   [31:0] grp_fu_1789_p2;
reg   [31:0] mul28_reg_3894;
reg   [31:0] real_op_14_load_reg_3899;
wire   [31:0] grp_fu_1793_p2;
reg   [31:0] mul29_reg_3904;
reg   [31:0] imag_op_14_load_reg_3909;
reg   [5:0] real_op_15_addr_reg_3914;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter20_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter21_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter22_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter23_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter24_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter25_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter26_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter27_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter28_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter29_reg;
reg   [5:0] real_op_15_addr_reg_3914_pp0_iter30_reg;
reg   [5:0] imag_op_15_addr_reg_3920;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter20_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter21_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter22_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter23_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter24_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter25_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter26_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter27_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter28_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter29_reg;
reg   [5:0] imag_op_15_addr_reg_3920_pp0_iter30_reg;
reg   [5:0] real_op_16_addr_reg_3926;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter20_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter21_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter22_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter23_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter24_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter25_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter26_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter27_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter28_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter29_reg;
reg   [5:0] real_op_16_addr_reg_3926_pp0_iter30_reg;
reg   [5:0] imag_op_16_addr_reg_3932;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter20_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter21_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter22_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter23_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter24_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter25_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter26_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter27_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter28_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter29_reg;
reg   [5:0] imag_op_16_addr_reg_3932_pp0_iter30_reg;
reg   [5:0] real_op_17_addr_reg_3938;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter20_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter21_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter22_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter23_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter24_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter25_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter26_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter27_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter28_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter29_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter30_reg;
reg   [5:0] real_op_17_addr_reg_3938_pp0_iter31_reg;
reg   [5:0] imag_op_17_addr_reg_3944;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter20_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter21_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter22_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter23_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter24_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter25_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter26_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter27_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter28_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter29_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter30_reg;
reg   [5:0] imag_op_17_addr_reg_3944_pp0_iter31_reg;
reg   [5:0] real_op_18_addr_reg_3950;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter20_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter21_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter22_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter23_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter24_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter25_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter26_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter27_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter28_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter29_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter30_reg;
reg   [5:0] real_op_18_addr_reg_3950_pp0_iter31_reg;
reg   [5:0] imag_op_18_addr_reg_3956;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter20_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter21_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter22_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter23_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter24_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter25_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter26_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter27_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter28_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter29_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter30_reg;
reg   [5:0] imag_op_18_addr_reg_3956_pp0_iter31_reg;
reg   [5:0] real_op_19_addr_reg_3962;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter20_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter21_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter22_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter23_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter24_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter25_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter26_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter27_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter28_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter29_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter30_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter31_reg;
reg   [5:0] real_op_19_addr_reg_3962_pp0_iter32_reg;
reg   [5:0] imag_op_19_addr_reg_3968;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter20_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter21_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter22_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter23_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter24_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter25_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter26_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter27_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter28_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter29_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter30_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter31_reg;
reg   [5:0] imag_op_19_addr_reg_3968_pp0_iter32_reg;
reg   [5:0] real_op_20_addr_reg_3974;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter20_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter21_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter22_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter23_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter24_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter25_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter26_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter27_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter28_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter29_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter30_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter31_reg;
reg   [5:0] real_op_20_addr_reg_3974_pp0_iter32_reg;
reg   [5:0] imag_op_20_addr_reg_3980;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter20_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter21_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter22_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter23_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter24_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter25_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter26_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter27_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter28_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter29_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter30_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter31_reg;
reg   [5:0] imag_op_20_addr_reg_3980_pp0_iter32_reg;
wire   [31:0] grp_fu_1797_p2;
reg   [31:0] mul30_reg_4006;
reg   [31:0] real_op_15_load_reg_4011;
wire   [31:0] grp_fu_1801_p2;
reg   [31:0] mul31_reg_4016;
reg   [31:0] imag_op_15_load_reg_4021;
wire   [31:0] grp_fu_1805_p2;
reg   [31:0] temp_r16_reg_4026;
wire   [31:0] grp_fu_1809_p2;
reg   [31:0] temp_i16_reg_4031;
reg   [31:0] real_op_16_load_reg_4036;
reg   [31:0] imag_op_16_load_reg_4041;
wire   [31:0] grp_fu_1813_p2;
reg   [31:0] temp_r17_reg_4056;
wire   [31:0] grp_fu_1817_p2;
reg   [31:0] temp_i17_reg_4061;
wire   [31:0] grp_fu_1821_p2;
reg   [31:0] temp_r18_reg_4066;
wire   [31:0] grp_fu_1825_p2;
reg   [31:0] temp_i18_reg_4071;
reg   [31:0] real_op_17_load_reg_4096;
reg   [31:0] imag_op_17_load_reg_4101;
reg   [31:0] real_op_18_load_reg_4106;
reg   [31:0] imag_op_18_load_reg_4111;
wire   [31:0] grp_fu_1509_p2;
reg   [31:0] add_reg_4116;
wire   [31:0] grp_fu_1513_p2;
reg   [31:0] add1_reg_4121;
wire   [31:0] grp_fu_1829_p2;
reg   [31:0] temp_r19_reg_4126;
wire   [31:0] grp_fu_1833_p2;
reg   [31:0] temp_i19_reg_4131;
wire   [31:0] grp_fu_1837_p2;
reg   [31:0] temp_r20_reg_4136;
wire   [31:0] grp_fu_1841_p2;
reg   [31:0] temp_i20_reg_4141;
reg   [31:0] real_op_19_load_reg_4186;
reg   [31:0] imag_op_19_load_reg_4191;
reg   [31:0] real_op_20_load_reg_4196;
reg   [31:0] imag_op_20_load_reg_4201;
wire   [31:0] grp_fu_1517_p2;
reg   [31:0] add2_reg_4206;
wire   [31:0] grp_fu_1521_p2;
reg   [31:0] add3_reg_4211;
wire   [31:0] grp_fu_1525_p2;
reg   [31:0] add4_reg_4216;
wire   [31:0] grp_fu_1529_p2;
reg   [31:0] add5_reg_4221;
wire   [31:0] grp_fu_1533_p2;
reg   [31:0] add6_reg_4266;
wire   [31:0] grp_fu_1537_p2;
reg   [31:0] add7_reg_4271;
wire   [31:0] grp_fu_1541_p2;
reg   [31:0] add8_reg_4276;
wire   [31:0] grp_fu_1545_p2;
reg   [31:0] add9_reg_4281;
wire   [31:0] grp_fu_1549_p2;
reg   [31:0] add10_reg_4286;
wire   [31:0] grp_fu_1553_p2;
reg   [31:0] add11_reg_4291;
wire   [31:0] grp_fu_1557_p2;
reg   [31:0] add12_reg_4296;
wire   [31:0] grp_fu_1561_p2;
reg   [31:0] add13_reg_4301;
wire   [31:0] grp_fu_1565_p2;
reg   [31:0] add14_reg_4306;
wire   [31:0] grp_fu_1569_p2;
reg   [31:0] add15_reg_4311;
wire   [31:0] grp_fu_1573_p2;
reg   [31:0] add16_reg_4316;
wire   [31:0] grp_fu_1577_p2;
reg   [31:0] add17_reg_4321;
wire   [31:0] grp_fu_1581_p2;
reg   [31:0] add18_reg_4326;
wire   [31:0] grp_fu_1585_p2;
reg   [31:0] add19_reg_4331;
wire   [31:0] grp_fu_1589_p2;
reg   [31:0] add20_reg_4336;
wire   [31:0] grp_fu_1593_p2;
reg   [31:0] add21_reg_4341;
wire   [31:0] grp_fu_1597_p2;
reg   [31:0] add22_reg_4346;
wire   [31:0] grp_fu_1601_p2;
reg   [31:0] add23_reg_4351;
wire   [31:0] grp_fu_1605_p2;
reg   [31:0] add24_reg_4356;
wire   [31:0] grp_fu_1609_p2;
reg   [31:0] add25_reg_4361;
wire   [31:0] grp_fu_1613_p2;
reg   [31:0] add26_reg_4366;
wire   [31:0] grp_fu_1617_p2;
reg   [31:0] add27_reg_4371;
wire   [31:0] grp_fu_1621_p2;
reg   [31:0] add28_reg_4376;
wire   [31:0] grp_fu_1625_p2;
reg   [31:0] add29_reg_4381;
wire   [31:0] grp_fu_1629_p2;
reg   [31:0] add30_reg_4386;
wire   [31:0] grp_fu_1633_p2;
reg   [31:0] add31_reg_4391;
wire   [31:0] grp_fu_1637_p2;
reg   [31:0] add32_reg_4396;
wire   [31:0] grp_fu_1641_p2;
reg   [31:0] add33_reg_4401;
wire   [31:0] grp_fu_1645_p2;
reg   [31:0] add34_reg_4406;
wire   [31:0] grp_fu_1649_p2;
reg   [31:0] add35_reg_4411;
wire   [31:0] grp_fu_1653_p2;
reg   [31:0] add36_reg_4416;
wire   [31:0] grp_fu_1657_p2;
reg   [31:0] add37_reg_4421;
wire   [31:0] grp_fu_1661_p2;
reg   [31:0] add38_reg_4426;
wire   [31:0] grp_fu_1665_p2;
reg   [31:0] add39_reg_4431;
wire   [31:0] grp_fu_1669_p2;
reg   [31:0] add40_reg_4436;
wire   [31:0] grp_fu_1673_p2;
reg   [31:0] add41_reg_4441;
wire   [63:0] zext_ln18_fu_1963_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln45_fu_1976_p1;
wire   [63:0] zext_ln47_fu_1990_p1;
wire   [63:0] zext_ln49_fu_1995_p1;
wire   [63:0] zext_ln51_fu_2014_p1;
wire   [63:0] zext_ln53_fu_2019_p1;
wire   [63:0] zext_ln55_fu_2033_p1;
wire   [63:0] zext_ln57_fu_2038_p1;
wire   [63:0] zext_ln59_fu_2052_p1;
wire   [63:0] zext_ln61_fu_2057_p1;
wire   [63:0] zext_ln63_fu_2071_p1;
wire   [63:0] zext_ln65_fu_2076_p1;
wire   [63:0] zext_ln67_fu_2090_p1;
wire   [63:0] zext_ln69_fu_2095_p1;
wire   [63:0] zext_ln71_fu_2114_p1;
wire   [63:0] zext_ln73_fu_2119_p1;
wire   [63:0] zext_ln75_fu_2133_p1;
wire   [63:0] zext_ln91_fu_2138_p1;
wire   [63:0] zext_ln93_fu_2160_p1;
wire   [63:0] zext_ln95_fu_2165_p1;
wire   [63:0] zext_ln97_fu_2186_p1;
wire   [63:0] zext_ln99_fu_2191_p1;
reg   [10:0] k_fu_232;
wire   [10:0] add_ln20_fu_1929_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_k_load;
reg   [10:0] n_fu_236;
reg   [10:0] ap_sig_allocacmp_n_load;
reg   [15:0] indvar_flatten_fu_240;
wire   [15:0] add_ln18_fu_1869_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [31:0] grp_fu_1509_p0;
wire   [31:0] grp_fu_1513_p0;
wire   [31:0] grp_fu_1517_p0;
wire   [31:0] grp_fu_1521_p0;
wire   [31:0] grp_fu_1525_p0;
wire   [31:0] grp_fu_1529_p0;
wire   [31:0] grp_fu_1533_p0;
wire   [31:0] grp_fu_1537_p0;
wire   [31:0] grp_fu_1541_p0;
wire   [31:0] grp_fu_1545_p0;
wire   [31:0] grp_fu_1549_p0;
wire   [31:0] grp_fu_1553_p0;
wire   [31:0] grp_fu_1557_p0;
wire   [31:0] grp_fu_1561_p0;
wire   [31:0] grp_fu_1565_p0;
wire   [31:0] grp_fu_1569_p0;
wire   [31:0] grp_fu_1573_p0;
wire   [31:0] grp_fu_1577_p0;
wire   [31:0] grp_fu_1581_p0;
wire   [31:0] grp_fu_1585_p0;
wire   [31:0] grp_fu_1589_p0;
wire   [31:0] grp_fu_1593_p0;
wire   [31:0] grp_fu_1597_p0;
wire   [31:0] grp_fu_1601_p0;
wire   [31:0] grp_fu_1605_p0;
wire   [31:0] grp_fu_1609_p0;
wire   [31:0] grp_fu_1613_p0;
wire   [31:0] grp_fu_1617_p0;
wire   [31:0] grp_fu_1621_p0;
wire   [31:0] grp_fu_1625_p0;
wire   [31:0] grp_fu_1629_p0;
wire   [31:0] grp_fu_1633_p0;
wire   [31:0] grp_fu_1637_p0;
wire   [31:0] grp_fu_1637_p1;
wire   [31:0] grp_fu_1641_p0;
wire   [31:0] grp_fu_1641_p1;
wire   [31:0] grp_fu_1645_p0;
wire   [31:0] grp_fu_1645_p1;
wire   [31:0] grp_fu_1649_p0;
wire   [31:0] grp_fu_1649_p1;
wire   [31:0] grp_fu_1653_p0;
wire   [31:0] grp_fu_1653_p1;
wire   [31:0] grp_fu_1657_p0;
wire   [31:0] grp_fu_1657_p1;
wire   [31:0] grp_fu_1661_p0;
wire   [31:0] grp_fu_1661_p1;
wire   [31:0] grp_fu_1665_p0;
wire   [31:0] grp_fu_1665_p1;
wire   [31:0] grp_fu_1669_p0;
wire   [31:0] grp_fu_1669_p1;
wire   [31:0] grp_fu_1673_p0;
wire   [31:0] grp_fu_1673_p1;
wire   [0:0] tmp_fu_1881_p3;
wire   [10:0] add_ln18_1_fu_1897_p2;
wire   [10:0] select_ln18_fu_1889_p3;
wire   [22:0] tmp_1_fu_1954_p1;
wire  signed [22:0] grp_fu_2578_p2;
wire   [10:0] grp_fu_2578_p0;
wire   [11:0] grp_fu_2578_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [22:0] grp_fu_2578_p00;
reg    ap_condition_3261;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_done_reg = 1'b0;
end

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_0_address0),
    .ce0(p_ZL22cos_coefficients_table_0_ce0),
    .q0(p_ZL22cos_coefficients_table_0_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_0_address0),
    .ce0(p_ZL22sin_coefficients_table_0_ce0),
    .q0(p_ZL22sin_coefficients_table_0_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_1_address0),
    .ce0(p_ZL22cos_coefficients_table_1_ce0),
    .q0(p_ZL22cos_coefficients_table_1_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_1_address0),
    .ce0(p_ZL22sin_coefficients_table_1_ce0),
    .q0(p_ZL22sin_coefficients_table_1_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_2_address0),
    .ce0(p_ZL22cos_coefficients_table_2_ce0),
    .q0(p_ZL22cos_coefficients_table_2_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_2_address0),
    .ce0(p_ZL22sin_coefficients_table_2_ce0),
    .q0(p_ZL22sin_coefficients_table_2_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_3_address0),
    .ce0(p_ZL22cos_coefficients_table_3_ce0),
    .q0(p_ZL22cos_coefficients_table_3_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_3_address0),
    .ce0(p_ZL22sin_coefficients_table_3_ce0),
    .q0(p_ZL22sin_coefficients_table_3_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_4_address0),
    .ce0(p_ZL22cos_coefficients_table_4_ce0),
    .q0(p_ZL22cos_coefficients_table_4_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_4_address0),
    .ce0(p_ZL22sin_coefficients_table_4_ce0),
    .q0(p_ZL22sin_coefficients_table_4_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_5_address0),
    .ce0(p_ZL22cos_coefficients_table_5_ce0),
    .q0(p_ZL22cos_coefficients_table_5_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_5_address0),
    .ce0(p_ZL22sin_coefficients_table_5_ce0),
    .q0(p_ZL22sin_coefficients_table_5_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_6_address0),
    .ce0(p_ZL22cos_coefficients_table_6_ce0),
    .q0(p_ZL22cos_coefficients_table_6_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_6_address0),
    .ce0(p_ZL22sin_coefficients_table_6_ce0),
    .q0(p_ZL22sin_coefficients_table_6_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_7_address0),
    .ce0(p_ZL22cos_coefficients_table_7_ce0),
    .q0(p_ZL22cos_coefficients_table_7_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_7_address0),
    .ce0(p_ZL22sin_coefficients_table_7_ce0),
    .q0(p_ZL22sin_coefficients_table_7_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_8_address0),
    .ce0(p_ZL22cos_coefficients_table_8_ce0),
    .q0(p_ZL22cos_coefficients_table_8_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_8_address0),
    .ce0(p_ZL22sin_coefficients_table_8_ce0),
    .q0(p_ZL22sin_coefficients_table_8_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_9_address0),
    .ce0(p_ZL22cos_coefficients_table_9_ce0),
    .q0(p_ZL22cos_coefficients_table_9_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_9_address0),
    .ce0(p_ZL22sin_coefficients_table_9_ce0),
    .q0(p_ZL22sin_coefficients_table_9_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_10_address0),
    .ce0(p_ZL22cos_coefficients_table_10_ce0),
    .q0(p_ZL22cos_coefficients_table_10_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_10_address0),
    .ce0(p_ZL22sin_coefficients_table_10_ce0),
    .q0(p_ZL22sin_coefficients_table_10_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_11_address0),
    .ce0(p_ZL22cos_coefficients_table_11_ce0),
    .q0(p_ZL22cos_coefficients_table_11_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_11_address0),
    .ce0(p_ZL22sin_coefficients_table_11_ce0),
    .q0(p_ZL22sin_coefficients_table_11_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_12_address0),
    .ce0(p_ZL22cos_coefficients_table_12_ce0),
    .q0(p_ZL22cos_coefficients_table_12_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_12_address0),
    .ce0(p_ZL22sin_coefficients_table_12_ce0),
    .q0(p_ZL22sin_coefficients_table_12_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_13_address0),
    .ce0(p_ZL22cos_coefficients_table_13_ce0),
    .q0(p_ZL22cos_coefficients_table_13_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_13_address0),
    .ce0(p_ZL22sin_coefficients_table_13_ce0),
    .q0(p_ZL22sin_coefficients_table_13_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_14_address0),
    .ce0(p_ZL22cos_coefficients_table_14_ce0),
    .q0(p_ZL22cos_coefficients_table_14_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_14_address0),
    .ce0(p_ZL22sin_coefficients_table_14_ce0),
    .q0(p_ZL22sin_coefficients_table_14_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_15_address0),
    .ce0(p_ZL22cos_coefficients_table_15_ce0),
    .q0(p_ZL22cos_coefficients_table_15_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_15_address0),
    .ce0(p_ZL22sin_coefficients_table_15_ce0),
    .q0(p_ZL22sin_coefficients_table_15_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_16_address0),
    .ce0(p_ZL22cos_coefficients_table_16_ce0),
    .q0(p_ZL22cos_coefficients_table_16_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_16_address0),
    .ce0(p_ZL22sin_coefficients_table_16_ce0),
    .q0(p_ZL22sin_coefficients_table_16_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_17_address0),
    .ce0(p_ZL22cos_coefficients_table_17_ce0),
    .q0(p_ZL22cos_coefficients_table_17_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_17_address0),
    .ce0(p_ZL22sin_coefficients_table_17_ce0),
    .q0(p_ZL22sin_coefficients_table_17_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_18_address0),
    .ce0(p_ZL22cos_coefficients_table_18_ce0),
    .q0(p_ZL22cos_coefficients_table_18_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_18_address0),
    .ce0(p_ZL22sin_coefficients_table_18_ce0),
    .q0(p_ZL22sin_coefficients_table_18_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_19_address0),
    .ce0(p_ZL22cos_coefficients_table_19_ce0),
    .q0(p_ZL22cos_coefficients_table_19_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_19_address0),
    .ce0(p_ZL22sin_coefficients_table_19_ce0),
    .q0(p_ZL22sin_coefficients_table_19_q0)
);

dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22cos_coefficients_table_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22cos_coefficients_table_20_address0),
    .ce0(p_ZL22cos_coefficients_table_20_ce0),
    .q0(p_ZL22cos_coefficients_table_20_q0)
);

dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
p_ZL22sin_coefficients_table_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL22sin_coefficients_table_20_address0),
    .ce0(p_ZL22sin_coefficients_table_20_ce0),
    .q0(p_ZL22sin_coefficients_table_20_q0)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1509_p0),
    .din1(mul_reg_3166),
    .ce(1'b1),
    .dout(grp_fu_1509_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1513_p0),
    .din1(mul1_reg_3176),
    .ce(1'b1),
    .dout(grp_fu_1513_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1517_p0),
    .din1(mul2_reg_3270),
    .ce(1'b1),
    .dout(grp_fu_1517_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1521_p0),
    .din1(mul3_reg_3280),
    .ce(1'b1),
    .dout(grp_fu_1521_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1525_p0),
    .din1(mul4_reg_3290),
    .ce(1'b1),
    .dout(grp_fu_1525_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1529_p0),
    .din1(mul5_reg_3300),
    .ce(1'b1),
    .dout(grp_fu_1529_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1533_p0),
    .din1(mul6_reg_3394),
    .ce(1'b1),
    .dout(grp_fu_1533_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1537_p0),
    .din1(mul7_reg_3404),
    .ce(1'b1),
    .dout(grp_fu_1537_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1541_p0),
    .din1(mul8_reg_3414),
    .ce(1'b1),
    .dout(grp_fu_1541_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1545_p0),
    .din1(mul9_reg_3424),
    .ce(1'b1),
    .dout(grp_fu_1545_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1549_p0),
    .din1(mul10_reg_3518),
    .ce(1'b1),
    .dout(grp_fu_1549_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1553_p0),
    .din1(mul11_reg_3528),
    .ce(1'b1),
    .dout(grp_fu_1553_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1557_p0),
    .din1(mul12_reg_3538),
    .ce(1'b1),
    .dout(grp_fu_1557_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1561_p0),
    .din1(mul13_reg_3548),
    .ce(1'b1),
    .dout(grp_fu_1561_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1565_p0),
    .din1(mul14_reg_3622),
    .ce(1'b1),
    .dout(grp_fu_1565_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1569_p0),
    .din1(mul15_reg_3632),
    .ce(1'b1),
    .dout(grp_fu_1569_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1573_p0),
    .din1(mul16_reg_3642),
    .ce(1'b1),
    .dout(grp_fu_1573_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1577_p0),
    .din1(mul17_reg_3652),
    .ce(1'b1),
    .dout(grp_fu_1577_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1581_p0),
    .din1(mul18_reg_3706),
    .ce(1'b1),
    .dout(grp_fu_1581_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1585_p0),
    .din1(mul19_reg_3716),
    .ce(1'b1),
    .dout(grp_fu_1585_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1589_p0),
    .din1(mul20_reg_3726),
    .ce(1'b1),
    .dout(grp_fu_1589_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1593_p0),
    .din1(mul21_reg_3736),
    .ce(1'b1),
    .dout(grp_fu_1593_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1597_p0),
    .din1(mul22_reg_3790),
    .ce(1'b1),
    .dout(grp_fu_1597_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1601_p0),
    .din1(mul23_reg_3800),
    .ce(1'b1),
    .dout(grp_fu_1601_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1605_p0),
    .din1(mul24_reg_3810),
    .ce(1'b1),
    .dout(grp_fu_1605_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1609_p0),
    .din1(mul25_reg_3820),
    .ce(1'b1),
    .dout(grp_fu_1609_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1613_p0),
    .din1(mul26_reg_3874),
    .ce(1'b1),
    .dout(grp_fu_1613_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1617_p0),
    .din1(mul27_reg_3884),
    .ce(1'b1),
    .dout(grp_fu_1617_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1621_p0),
    .din1(mul28_reg_3894),
    .ce(1'b1),
    .dout(grp_fu_1621_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1625_p0),
    .din1(mul29_reg_3904),
    .ce(1'b1),
    .dout(grp_fu_1625_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1629_p0),
    .din1(mul30_reg_4006),
    .ce(1'b1),
    .dout(grp_fu_1629_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1633_p0),
    .din1(mul31_reg_4016),
    .ce(1'b1),
    .dout(grp_fu_1633_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1637_p0),
    .din1(grp_fu_1637_p1),
    .ce(1'b1),
    .dout(grp_fu_1637_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1641_p0),
    .din1(grp_fu_1641_p1),
    .ce(1'b1),
    .dout(grp_fu_1641_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1645_p0),
    .din1(grp_fu_1645_p1),
    .ce(1'b1),
    .dout(grp_fu_1645_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1649_p0),
    .din1(grp_fu_1649_p1),
    .ce(1'b1),
    .dout(grp_fu_1649_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1653_p0),
    .din1(grp_fu_1653_p1),
    .ce(1'b1),
    .dout(grp_fu_1653_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1657_p0),
    .din1(grp_fu_1657_p1),
    .ce(1'b1),
    .dout(grp_fu_1657_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1661_p0),
    .din1(grp_fu_1661_p1),
    .ce(1'b1),
    .dout(grp_fu_1661_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1665_p0),
    .din1(grp_fu_1665_p1),
    .ce(1'b1),
    .dout(grp_fu_1665_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1669_p0),
    .din1(grp_fu_1669_p1),
    .ce(1'b1),
    .dout(grp_fu_1669_p2)
);

dft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1673_p0),
    .din1(grp_fu_1673_p1),
    .ce(1'b1),
    .dout(grp_fu_1673_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_fu_2000_p1),
    .din1(p_ZL22cos_coefficients_table_0_load_reg_2717),
    .ce(1'b1),
    .dout(grp_fu_1677_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_fu_2000_p1),
    .din1(p_ZL22sin_coefficients_table_0_load_reg_2722),
    .ce(1'b1),
    .dout(grp_fu_1681_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747),
    .din1(p_ZL22cos_coefficients_table_1_load_reg_2804),
    .ce(1'b1),
    .dout(grp_fu_1685_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747),
    .din1(p_ZL22sin_coefficients_table_1_load_reg_2809),
    .ce(1'b1),
    .dout(grp_fu_1689_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747),
    .din1(p_ZL22cos_coefficients_table_2_load_reg_2814),
    .ce(1'b1),
    .dout(grp_fu_1693_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747),
    .din1(p_ZL22sin_coefficients_table_2_load_reg_2819),
    .ce(1'b1),
    .dout(grp_fu_1697_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter7_reg),
    .din1(p_ZL22cos_coefficients_table_3_load_reg_2855),
    .ce(1'b1),
    .dout(grp_fu_1701_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter7_reg),
    .din1(p_ZL22sin_coefficients_table_3_load_reg_2860),
    .ce(1'b1),
    .dout(grp_fu_1705_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter7_reg),
    .din1(p_ZL22cos_coefficients_table_4_load_reg_2865),
    .ce(1'b1),
    .dout(grp_fu_1709_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter7_reg),
    .din1(p_ZL22sin_coefficients_table_4_load_reg_2870),
    .ce(1'b1),
    .dout(grp_fu_1713_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter8_reg),
    .din1(p_ZL22cos_coefficients_table_5_load_reg_2906),
    .ce(1'b1),
    .dout(grp_fu_1717_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter8_reg),
    .din1(p_ZL22sin_coefficients_table_5_load_reg_2911),
    .ce(1'b1),
    .dout(grp_fu_1721_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter8_reg),
    .din1(p_ZL22cos_coefficients_table_6_load_reg_2916),
    .ce(1'b1),
    .dout(grp_fu_1725_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter8_reg),
    .din1(p_ZL22sin_coefficients_table_6_load_reg_2921),
    .ce(1'b1),
    .dout(grp_fu_1729_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter9_reg),
    .din1(p_ZL22cos_coefficients_table_7_load_reg_2957),
    .ce(1'b1),
    .dout(grp_fu_1733_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter9_reg),
    .din1(p_ZL22sin_coefficients_table_7_load_reg_2962),
    .ce(1'b1),
    .dout(grp_fu_1737_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter9_reg),
    .din1(p_ZL22cos_coefficients_table_8_load_reg_2967),
    .ce(1'b1),
    .dout(grp_fu_1741_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter9_reg),
    .din1(p_ZL22sin_coefficients_table_8_load_reg_2972),
    .ce(1'b1),
    .dout(grp_fu_1745_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter10_reg),
    .din1(p_ZL22cos_coefficients_table_9_load_reg_3008),
    .ce(1'b1),
    .dout(grp_fu_1749_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter10_reg),
    .din1(p_ZL22sin_coefficients_table_9_load_reg_3013),
    .ce(1'b1),
    .dout(grp_fu_1753_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter10_reg),
    .din1(p_ZL22cos_coefficients_table_10_load_reg_3018),
    .ce(1'b1),
    .dout(grp_fu_1757_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter10_reg),
    .din1(p_ZL22sin_coefficients_table_10_load_reg_3023),
    .ce(1'b1),
    .dout(grp_fu_1761_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter11_reg),
    .din1(p_ZL22cos_coefficients_table_11_load_reg_3115),
    .ce(1'b1),
    .dout(grp_fu_1765_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter11_reg),
    .din1(p_ZL22sin_coefficients_table_11_load_reg_3120),
    .ce(1'b1),
    .dout(grp_fu_1769_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter11_reg),
    .din1(p_ZL22cos_coefficients_table_12_load_reg_3125),
    .ce(1'b1),
    .dout(grp_fu_1773_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter11_reg),
    .din1(p_ZL22sin_coefficients_table_12_load_reg_3130),
    .ce(1'b1),
    .dout(grp_fu_1777_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter12_reg),
    .din1(p_ZL22cos_coefficients_table_13_load_reg_3210),
    .ce(1'b1),
    .dout(grp_fu_1781_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter12_reg),
    .din1(p_ZL22sin_coefficients_table_13_load_reg_3215),
    .ce(1'b1),
    .dout(grp_fu_1785_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter12_reg),
    .din1(p_ZL22cos_coefficients_table_14_load_reg_3220),
    .ce(1'b1),
    .dout(grp_fu_1789_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter12_reg),
    .din1(p_ZL22sin_coefficients_table_14_load_reg_3225),
    .ce(1'b1),
    .dout(grp_fu_1793_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter13_reg),
    .din1(p_ZL22cos_coefficients_table_15_load_reg_3334),
    .ce(1'b1),
    .dout(grp_fu_1797_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter13_reg),
    .din1(p_ZL22sin_coefficients_table_15_load_reg_3339),
    .ce(1'b1),
    .dout(grp_fu_1801_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter13_reg),
    .din1(p_ZL22cos_coefficients_table_16_load_reg_3344),
    .ce(1'b1),
    .dout(grp_fu_1805_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter13_reg),
    .din1(p_ZL22sin_coefficients_table_16_load_reg_3349),
    .ce(1'b1),
    .dout(grp_fu_1809_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter14_reg),
    .din1(p_ZL22cos_coefficients_table_17_load_reg_3458),
    .ce(1'b1),
    .dout(grp_fu_1813_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter14_reg),
    .din1(p_ZL22sin_coefficients_table_17_load_reg_3463),
    .ce(1'b1),
    .dout(grp_fu_1817_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter14_reg),
    .din1(p_ZL22cos_coefficients_table_18_load_reg_3468),
    .ce(1'b1),
    .dout(grp_fu_1821_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter14_reg),
    .din1(p_ZL22sin_coefficients_table_18_load_reg_3473),
    .ce(1'b1),
    .dout(grp_fu_1825_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter15_reg),
    .din1(p_ZL22cos_coefficients_table_19_load_reg_3582),
    .ce(1'b1),
    .dout(grp_fu_1829_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter15_reg),
    .din1(p_ZL22sin_coefficients_table_19_load_reg_3587),
    .ce(1'b1),
    .dout(grp_fu_1833_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter15_reg),
    .din1(p_ZL22cos_coefficients_table_20_load_reg_3592),
    .ce(1'b1),
    .dout(grp_fu_1837_p2)
);

dft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_reg_2747_pp0_iter15_reg),
    .din1(p_ZL22sin_coefficients_table_20_load_reg_3597),
    .ce(1'b1),
    .dout(grp_fu_1841_p2)
);

dft_mul_10s_10s_10_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_3_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln23_reg_2640),
    .din1(trunc_ln18_reg_2615),
    .ce(1'b1),
    .dout(grp_fu_1950_p2)
);

dft_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2578_p0),
    .din1(grp_fu_2578_p1),
    .ce(1'b1),
    .dout(grp_fu_2578_p2)
);

dft_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter32_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3261)) begin
        if ((icmp_ln18_fu_1863_p2 == 1'd0)) begin
            indvar_flatten_fu_240 <= add_ln18_fu_1869_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_240 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3261)) begin
        if ((icmp_ln18_fu_1863_p2 == 1'd0)) begin
            k_fu_232 <= add_ln20_fu_1929_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_232 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3261)) begin
        if ((icmp_ln18_fu_1863_p2 == 1'd0)) begin
            n_fu_236 <= select_ln18_1_fu_1903_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_236 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add10_reg_4286 <= grp_fu_1549_p2;
        add11_reg_4291 <= grp_fu_1553_p2;
        add12_reg_4296 <= grp_fu_1557_p2;
        add13_reg_4301 <= grp_fu_1561_p2;
        add14_reg_4306 <= grp_fu_1565_p2;
        add15_reg_4311 <= grp_fu_1569_p2;
        add16_reg_4316 <= grp_fu_1573_p2;
        add17_reg_4321 <= grp_fu_1577_p2;
        add18_reg_4326 <= grp_fu_1581_p2;
        add19_reg_4331 <= grp_fu_1585_p2;
        add1_reg_4121 <= grp_fu_1513_p2;
        add20_reg_4336 <= grp_fu_1589_p2;
        add21_reg_4341 <= grp_fu_1593_p2;
        add22_reg_4346 <= grp_fu_1597_p2;
        add23_reg_4351 <= grp_fu_1601_p2;
        add24_reg_4356 <= grp_fu_1605_p2;
        add25_reg_4361 <= grp_fu_1609_p2;
        add26_reg_4366 <= grp_fu_1613_p2;
        add27_reg_4371 <= grp_fu_1617_p2;
        add28_reg_4376 <= grp_fu_1621_p2;
        add29_reg_4381 <= grp_fu_1625_p2;
        add2_reg_4206 <= grp_fu_1517_p2;
        add30_reg_4386 <= grp_fu_1629_p2;
        add31_reg_4391 <= grp_fu_1633_p2;
        add32_reg_4396 <= grp_fu_1637_p2;
        add33_reg_4401 <= grp_fu_1641_p2;
        add34_reg_4406 <= grp_fu_1645_p2;
        add35_reg_4411 <= grp_fu_1649_p2;
        add36_reg_4416 <= grp_fu_1653_p2;
        add37_reg_4421 <= grp_fu_1657_p2;
        add38_reg_4426 <= grp_fu_1661_p2;
        add39_reg_4431 <= grp_fu_1665_p2;
        add3_reg_4211 <= grp_fu_1521_p2;
        add40_reg_4436 <= grp_fu_1669_p2;
        add41_reg_4441 <= grp_fu_1673_p2;
        add4_reg_4216 <= grp_fu_1525_p2;
        add5_reg_4221 <= grp_fu_1529_p2;
        add6_reg_4266 <= grp_fu_1533_p2;
        add7_reg_4271 <= grp_fu_1537_p2;
        add8_reg_4276 <= grp_fu_1541_p2;
        add9_reg_4281 <= grp_fu_1545_p2;
        add_reg_4116 <= grp_fu_1509_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln18_reg_2747 <= bitcast_ln18_fu_2000_p1;
        bitcast_ln18_reg_2747_pp0_iter10_reg <= bitcast_ln18_reg_2747_pp0_iter9_reg;
        bitcast_ln18_reg_2747_pp0_iter11_reg <= bitcast_ln18_reg_2747_pp0_iter10_reg;
        bitcast_ln18_reg_2747_pp0_iter12_reg <= bitcast_ln18_reg_2747_pp0_iter11_reg;
        bitcast_ln18_reg_2747_pp0_iter13_reg <= bitcast_ln18_reg_2747_pp0_iter12_reg;
        bitcast_ln18_reg_2747_pp0_iter14_reg <= bitcast_ln18_reg_2747_pp0_iter13_reg;
        bitcast_ln18_reg_2747_pp0_iter15_reg <= bitcast_ln18_reg_2747_pp0_iter14_reg;
        bitcast_ln18_reg_2747_pp0_iter7_reg <= bitcast_ln18_reg_2747;
        bitcast_ln18_reg_2747_pp0_iter8_reg <= bitcast_ln18_reg_2747_pp0_iter7_reg;
        bitcast_ln18_reg_2747_pp0_iter9_reg <= bitcast_ln18_reg_2747_pp0_iter8_reg;
        icmp_ln78_reg_2650_pp0_iter10_reg <= icmp_ln78_reg_2650_pp0_iter9_reg;
        icmp_ln78_reg_2650_pp0_iter11_reg <= icmp_ln78_reg_2650_pp0_iter10_reg;
        icmp_ln78_reg_2650_pp0_iter12_reg <= icmp_ln78_reg_2650_pp0_iter11_reg;
        icmp_ln78_reg_2650_pp0_iter13_reg <= icmp_ln78_reg_2650_pp0_iter12_reg;
        icmp_ln78_reg_2650_pp0_iter14_reg <= icmp_ln78_reg_2650_pp0_iter13_reg;
        icmp_ln78_reg_2650_pp0_iter15_reg <= icmp_ln78_reg_2650_pp0_iter14_reg;
        icmp_ln78_reg_2650_pp0_iter16_reg <= icmp_ln78_reg_2650_pp0_iter15_reg;
        icmp_ln78_reg_2650_pp0_iter17_reg <= icmp_ln78_reg_2650_pp0_iter16_reg;
        icmp_ln78_reg_2650_pp0_iter18_reg <= icmp_ln78_reg_2650_pp0_iter17_reg;
        icmp_ln78_reg_2650_pp0_iter19_reg <= icmp_ln78_reg_2650_pp0_iter18_reg;
        icmp_ln78_reg_2650_pp0_iter20_reg <= icmp_ln78_reg_2650_pp0_iter19_reg;
        icmp_ln78_reg_2650_pp0_iter21_reg <= icmp_ln78_reg_2650_pp0_iter20_reg;
        icmp_ln78_reg_2650_pp0_iter22_reg <= icmp_ln78_reg_2650_pp0_iter21_reg;
        icmp_ln78_reg_2650_pp0_iter2_reg <= icmp_ln78_reg_2650_pp0_iter1_reg;
        icmp_ln78_reg_2650_pp0_iter3_reg <= icmp_ln78_reg_2650_pp0_iter2_reg;
        icmp_ln78_reg_2650_pp0_iter4_reg <= icmp_ln78_reg_2650_pp0_iter3_reg;
        icmp_ln78_reg_2650_pp0_iter5_reg <= icmp_ln78_reg_2650_pp0_iter4_reg;
        icmp_ln78_reg_2650_pp0_iter6_reg <= icmp_ln78_reg_2650_pp0_iter5_reg;
        icmp_ln78_reg_2650_pp0_iter7_reg <= icmp_ln78_reg_2650_pp0_iter6_reg;
        icmp_ln78_reg_2650_pp0_iter8_reg <= icmp_ln78_reg_2650_pp0_iter7_reg;
        icmp_ln78_reg_2650_pp0_iter9_reg <= icmp_ln78_reg_2650_pp0_iter8_reg;
        imag_op_0_addr_reg_3109 <= zext_ln45_1_fu_2109_p1;
        imag_op_0_addr_reg_3109_pp0_iter12_reg <= imag_op_0_addr_reg_3109;
        imag_op_0_addr_reg_3109_pp0_iter13_reg <= imag_op_0_addr_reg_3109_pp0_iter12_reg;
        imag_op_0_addr_reg_3109_pp0_iter14_reg <= imag_op_0_addr_reg_3109_pp0_iter13_reg;
        imag_op_0_addr_reg_3109_pp0_iter15_reg <= imag_op_0_addr_reg_3109_pp0_iter14_reg;
        imag_op_0_addr_reg_3109_pp0_iter16_reg <= imag_op_0_addr_reg_3109_pp0_iter15_reg;
        imag_op_0_addr_reg_3109_pp0_iter17_reg <= imag_op_0_addr_reg_3109_pp0_iter16_reg;
        imag_op_0_addr_reg_3109_pp0_iter18_reg <= imag_op_0_addr_reg_3109_pp0_iter17_reg;
        imag_op_0_addr_reg_3109_pp0_iter19_reg <= imag_op_0_addr_reg_3109_pp0_iter18_reg;
        imag_op_0_addr_reg_3109_pp0_iter20_reg <= imag_op_0_addr_reg_3109_pp0_iter19_reg;
        imag_op_0_addr_reg_3109_pp0_iter21_reg <= imag_op_0_addr_reg_3109_pp0_iter20_reg;
        imag_op_0_addr_reg_3109_pp0_iter22_reg <= imag_op_0_addr_reg_3109_pp0_iter21_reg;
        imag_op_10_addr_reg_3680 <= zext_ln45_1_reg_3059_pp0_iter15_reg;
        imag_op_10_addr_reg_3680_pp0_iter17_reg <= imag_op_10_addr_reg_3680;
        imag_op_10_addr_reg_3680_pp0_iter18_reg <= imag_op_10_addr_reg_3680_pp0_iter17_reg;
        imag_op_10_addr_reg_3680_pp0_iter19_reg <= imag_op_10_addr_reg_3680_pp0_iter18_reg;
        imag_op_10_addr_reg_3680_pp0_iter20_reg <= imag_op_10_addr_reg_3680_pp0_iter19_reg;
        imag_op_10_addr_reg_3680_pp0_iter21_reg <= imag_op_10_addr_reg_3680_pp0_iter20_reg;
        imag_op_10_addr_reg_3680_pp0_iter22_reg <= imag_op_10_addr_reg_3680_pp0_iter21_reg;
        imag_op_10_addr_reg_3680_pp0_iter23_reg <= imag_op_10_addr_reg_3680_pp0_iter22_reg;
        imag_op_10_addr_reg_3680_pp0_iter24_reg <= imag_op_10_addr_reg_3680_pp0_iter23_reg;
        imag_op_10_addr_reg_3680_pp0_iter25_reg <= imag_op_10_addr_reg_3680_pp0_iter24_reg;
        imag_op_10_addr_reg_3680_pp0_iter26_reg <= imag_op_10_addr_reg_3680_pp0_iter25_reg;
        imag_op_10_addr_reg_3680_pp0_iter27_reg <= imag_op_10_addr_reg_3680_pp0_iter26_reg;
        imag_op_11_addr_reg_3752 <= zext_ln45_1_reg_3059_pp0_iter16_reg;
        imag_op_11_addr_reg_3752_pp0_iter18_reg <= imag_op_11_addr_reg_3752;
        imag_op_11_addr_reg_3752_pp0_iter19_reg <= imag_op_11_addr_reg_3752_pp0_iter18_reg;
        imag_op_11_addr_reg_3752_pp0_iter20_reg <= imag_op_11_addr_reg_3752_pp0_iter19_reg;
        imag_op_11_addr_reg_3752_pp0_iter21_reg <= imag_op_11_addr_reg_3752_pp0_iter20_reg;
        imag_op_11_addr_reg_3752_pp0_iter22_reg <= imag_op_11_addr_reg_3752_pp0_iter21_reg;
        imag_op_11_addr_reg_3752_pp0_iter23_reg <= imag_op_11_addr_reg_3752_pp0_iter22_reg;
        imag_op_11_addr_reg_3752_pp0_iter24_reg <= imag_op_11_addr_reg_3752_pp0_iter23_reg;
        imag_op_11_addr_reg_3752_pp0_iter25_reg <= imag_op_11_addr_reg_3752_pp0_iter24_reg;
        imag_op_11_addr_reg_3752_pp0_iter26_reg <= imag_op_11_addr_reg_3752_pp0_iter25_reg;
        imag_op_11_addr_reg_3752_pp0_iter27_reg <= imag_op_11_addr_reg_3752_pp0_iter26_reg;
        imag_op_11_addr_reg_3752_pp0_iter28_reg <= imag_op_11_addr_reg_3752_pp0_iter27_reg;
        imag_op_12_addr_reg_3764 <= zext_ln45_1_reg_3059_pp0_iter16_reg;
        imag_op_12_addr_reg_3764_pp0_iter18_reg <= imag_op_12_addr_reg_3764;
        imag_op_12_addr_reg_3764_pp0_iter19_reg <= imag_op_12_addr_reg_3764_pp0_iter18_reg;
        imag_op_12_addr_reg_3764_pp0_iter20_reg <= imag_op_12_addr_reg_3764_pp0_iter19_reg;
        imag_op_12_addr_reg_3764_pp0_iter21_reg <= imag_op_12_addr_reg_3764_pp0_iter20_reg;
        imag_op_12_addr_reg_3764_pp0_iter22_reg <= imag_op_12_addr_reg_3764_pp0_iter21_reg;
        imag_op_12_addr_reg_3764_pp0_iter23_reg <= imag_op_12_addr_reg_3764_pp0_iter22_reg;
        imag_op_12_addr_reg_3764_pp0_iter24_reg <= imag_op_12_addr_reg_3764_pp0_iter23_reg;
        imag_op_12_addr_reg_3764_pp0_iter25_reg <= imag_op_12_addr_reg_3764_pp0_iter24_reg;
        imag_op_12_addr_reg_3764_pp0_iter26_reg <= imag_op_12_addr_reg_3764_pp0_iter25_reg;
        imag_op_12_addr_reg_3764_pp0_iter27_reg <= imag_op_12_addr_reg_3764_pp0_iter26_reg;
        imag_op_12_addr_reg_3764_pp0_iter28_reg <= imag_op_12_addr_reg_3764_pp0_iter27_reg;
        imag_op_13_addr_reg_3836 <= zext_ln45_1_reg_3059_pp0_iter17_reg;
        imag_op_13_addr_reg_3836_pp0_iter19_reg <= imag_op_13_addr_reg_3836;
        imag_op_13_addr_reg_3836_pp0_iter20_reg <= imag_op_13_addr_reg_3836_pp0_iter19_reg;
        imag_op_13_addr_reg_3836_pp0_iter21_reg <= imag_op_13_addr_reg_3836_pp0_iter20_reg;
        imag_op_13_addr_reg_3836_pp0_iter22_reg <= imag_op_13_addr_reg_3836_pp0_iter21_reg;
        imag_op_13_addr_reg_3836_pp0_iter23_reg <= imag_op_13_addr_reg_3836_pp0_iter22_reg;
        imag_op_13_addr_reg_3836_pp0_iter24_reg <= imag_op_13_addr_reg_3836_pp0_iter23_reg;
        imag_op_13_addr_reg_3836_pp0_iter25_reg <= imag_op_13_addr_reg_3836_pp0_iter24_reg;
        imag_op_13_addr_reg_3836_pp0_iter26_reg <= imag_op_13_addr_reg_3836_pp0_iter25_reg;
        imag_op_13_addr_reg_3836_pp0_iter27_reg <= imag_op_13_addr_reg_3836_pp0_iter26_reg;
        imag_op_13_addr_reg_3836_pp0_iter28_reg <= imag_op_13_addr_reg_3836_pp0_iter27_reg;
        imag_op_13_addr_reg_3836_pp0_iter29_reg <= imag_op_13_addr_reg_3836_pp0_iter28_reg;
        imag_op_14_addr_reg_3848 <= zext_ln45_1_reg_3059_pp0_iter17_reg;
        imag_op_14_addr_reg_3848_pp0_iter19_reg <= imag_op_14_addr_reg_3848;
        imag_op_14_addr_reg_3848_pp0_iter20_reg <= imag_op_14_addr_reg_3848_pp0_iter19_reg;
        imag_op_14_addr_reg_3848_pp0_iter21_reg <= imag_op_14_addr_reg_3848_pp0_iter20_reg;
        imag_op_14_addr_reg_3848_pp0_iter22_reg <= imag_op_14_addr_reg_3848_pp0_iter21_reg;
        imag_op_14_addr_reg_3848_pp0_iter23_reg <= imag_op_14_addr_reg_3848_pp0_iter22_reg;
        imag_op_14_addr_reg_3848_pp0_iter24_reg <= imag_op_14_addr_reg_3848_pp0_iter23_reg;
        imag_op_14_addr_reg_3848_pp0_iter25_reg <= imag_op_14_addr_reg_3848_pp0_iter24_reg;
        imag_op_14_addr_reg_3848_pp0_iter26_reg <= imag_op_14_addr_reg_3848_pp0_iter25_reg;
        imag_op_14_addr_reg_3848_pp0_iter27_reg <= imag_op_14_addr_reg_3848_pp0_iter26_reg;
        imag_op_14_addr_reg_3848_pp0_iter28_reg <= imag_op_14_addr_reg_3848_pp0_iter27_reg;
        imag_op_14_addr_reg_3848_pp0_iter29_reg <= imag_op_14_addr_reg_3848_pp0_iter28_reg;
        imag_op_15_addr_reg_3920 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        imag_op_15_addr_reg_3920_pp0_iter20_reg <= imag_op_15_addr_reg_3920;
        imag_op_15_addr_reg_3920_pp0_iter21_reg <= imag_op_15_addr_reg_3920_pp0_iter20_reg;
        imag_op_15_addr_reg_3920_pp0_iter22_reg <= imag_op_15_addr_reg_3920_pp0_iter21_reg;
        imag_op_15_addr_reg_3920_pp0_iter23_reg <= imag_op_15_addr_reg_3920_pp0_iter22_reg;
        imag_op_15_addr_reg_3920_pp0_iter24_reg <= imag_op_15_addr_reg_3920_pp0_iter23_reg;
        imag_op_15_addr_reg_3920_pp0_iter25_reg <= imag_op_15_addr_reg_3920_pp0_iter24_reg;
        imag_op_15_addr_reg_3920_pp0_iter26_reg <= imag_op_15_addr_reg_3920_pp0_iter25_reg;
        imag_op_15_addr_reg_3920_pp0_iter27_reg <= imag_op_15_addr_reg_3920_pp0_iter26_reg;
        imag_op_15_addr_reg_3920_pp0_iter28_reg <= imag_op_15_addr_reg_3920_pp0_iter27_reg;
        imag_op_15_addr_reg_3920_pp0_iter29_reg <= imag_op_15_addr_reg_3920_pp0_iter28_reg;
        imag_op_15_addr_reg_3920_pp0_iter30_reg <= imag_op_15_addr_reg_3920_pp0_iter29_reg;
        imag_op_16_addr_reg_3932 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        imag_op_16_addr_reg_3932_pp0_iter20_reg <= imag_op_16_addr_reg_3932;
        imag_op_16_addr_reg_3932_pp0_iter21_reg <= imag_op_16_addr_reg_3932_pp0_iter20_reg;
        imag_op_16_addr_reg_3932_pp0_iter22_reg <= imag_op_16_addr_reg_3932_pp0_iter21_reg;
        imag_op_16_addr_reg_3932_pp0_iter23_reg <= imag_op_16_addr_reg_3932_pp0_iter22_reg;
        imag_op_16_addr_reg_3932_pp0_iter24_reg <= imag_op_16_addr_reg_3932_pp0_iter23_reg;
        imag_op_16_addr_reg_3932_pp0_iter25_reg <= imag_op_16_addr_reg_3932_pp0_iter24_reg;
        imag_op_16_addr_reg_3932_pp0_iter26_reg <= imag_op_16_addr_reg_3932_pp0_iter25_reg;
        imag_op_16_addr_reg_3932_pp0_iter27_reg <= imag_op_16_addr_reg_3932_pp0_iter26_reg;
        imag_op_16_addr_reg_3932_pp0_iter28_reg <= imag_op_16_addr_reg_3932_pp0_iter27_reg;
        imag_op_16_addr_reg_3932_pp0_iter29_reg <= imag_op_16_addr_reg_3932_pp0_iter28_reg;
        imag_op_16_addr_reg_3932_pp0_iter30_reg <= imag_op_16_addr_reg_3932_pp0_iter29_reg;
        imag_op_17_addr_reg_3944 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        imag_op_17_addr_reg_3944_pp0_iter20_reg <= imag_op_17_addr_reg_3944;
        imag_op_17_addr_reg_3944_pp0_iter21_reg <= imag_op_17_addr_reg_3944_pp0_iter20_reg;
        imag_op_17_addr_reg_3944_pp0_iter22_reg <= imag_op_17_addr_reg_3944_pp0_iter21_reg;
        imag_op_17_addr_reg_3944_pp0_iter23_reg <= imag_op_17_addr_reg_3944_pp0_iter22_reg;
        imag_op_17_addr_reg_3944_pp0_iter24_reg <= imag_op_17_addr_reg_3944_pp0_iter23_reg;
        imag_op_17_addr_reg_3944_pp0_iter25_reg <= imag_op_17_addr_reg_3944_pp0_iter24_reg;
        imag_op_17_addr_reg_3944_pp0_iter26_reg <= imag_op_17_addr_reg_3944_pp0_iter25_reg;
        imag_op_17_addr_reg_3944_pp0_iter27_reg <= imag_op_17_addr_reg_3944_pp0_iter26_reg;
        imag_op_17_addr_reg_3944_pp0_iter28_reg <= imag_op_17_addr_reg_3944_pp0_iter27_reg;
        imag_op_17_addr_reg_3944_pp0_iter29_reg <= imag_op_17_addr_reg_3944_pp0_iter28_reg;
        imag_op_17_addr_reg_3944_pp0_iter30_reg <= imag_op_17_addr_reg_3944_pp0_iter29_reg;
        imag_op_17_addr_reg_3944_pp0_iter31_reg <= imag_op_17_addr_reg_3944_pp0_iter30_reg;
        imag_op_18_addr_reg_3956 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        imag_op_18_addr_reg_3956_pp0_iter20_reg <= imag_op_18_addr_reg_3956;
        imag_op_18_addr_reg_3956_pp0_iter21_reg <= imag_op_18_addr_reg_3956_pp0_iter20_reg;
        imag_op_18_addr_reg_3956_pp0_iter22_reg <= imag_op_18_addr_reg_3956_pp0_iter21_reg;
        imag_op_18_addr_reg_3956_pp0_iter23_reg <= imag_op_18_addr_reg_3956_pp0_iter22_reg;
        imag_op_18_addr_reg_3956_pp0_iter24_reg <= imag_op_18_addr_reg_3956_pp0_iter23_reg;
        imag_op_18_addr_reg_3956_pp0_iter25_reg <= imag_op_18_addr_reg_3956_pp0_iter24_reg;
        imag_op_18_addr_reg_3956_pp0_iter26_reg <= imag_op_18_addr_reg_3956_pp0_iter25_reg;
        imag_op_18_addr_reg_3956_pp0_iter27_reg <= imag_op_18_addr_reg_3956_pp0_iter26_reg;
        imag_op_18_addr_reg_3956_pp0_iter28_reg <= imag_op_18_addr_reg_3956_pp0_iter27_reg;
        imag_op_18_addr_reg_3956_pp0_iter29_reg <= imag_op_18_addr_reg_3956_pp0_iter28_reg;
        imag_op_18_addr_reg_3956_pp0_iter30_reg <= imag_op_18_addr_reg_3956_pp0_iter29_reg;
        imag_op_18_addr_reg_3956_pp0_iter31_reg <= imag_op_18_addr_reg_3956_pp0_iter30_reg;
        imag_op_19_addr_reg_3968 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        imag_op_19_addr_reg_3968_pp0_iter20_reg <= imag_op_19_addr_reg_3968;
        imag_op_19_addr_reg_3968_pp0_iter21_reg <= imag_op_19_addr_reg_3968_pp0_iter20_reg;
        imag_op_19_addr_reg_3968_pp0_iter22_reg <= imag_op_19_addr_reg_3968_pp0_iter21_reg;
        imag_op_19_addr_reg_3968_pp0_iter23_reg <= imag_op_19_addr_reg_3968_pp0_iter22_reg;
        imag_op_19_addr_reg_3968_pp0_iter24_reg <= imag_op_19_addr_reg_3968_pp0_iter23_reg;
        imag_op_19_addr_reg_3968_pp0_iter25_reg <= imag_op_19_addr_reg_3968_pp0_iter24_reg;
        imag_op_19_addr_reg_3968_pp0_iter26_reg <= imag_op_19_addr_reg_3968_pp0_iter25_reg;
        imag_op_19_addr_reg_3968_pp0_iter27_reg <= imag_op_19_addr_reg_3968_pp0_iter26_reg;
        imag_op_19_addr_reg_3968_pp0_iter28_reg <= imag_op_19_addr_reg_3968_pp0_iter27_reg;
        imag_op_19_addr_reg_3968_pp0_iter29_reg <= imag_op_19_addr_reg_3968_pp0_iter28_reg;
        imag_op_19_addr_reg_3968_pp0_iter30_reg <= imag_op_19_addr_reg_3968_pp0_iter29_reg;
        imag_op_19_addr_reg_3968_pp0_iter31_reg <= imag_op_19_addr_reg_3968_pp0_iter30_reg;
        imag_op_19_addr_reg_3968_pp0_iter32_reg <= imag_op_19_addr_reg_3968_pp0_iter31_reg;
        imag_op_1_addr_reg_3192 <= zext_ln45_1_reg_3059;
        imag_op_1_addr_reg_3192_pp0_iter13_reg <= imag_op_1_addr_reg_3192;
        imag_op_1_addr_reg_3192_pp0_iter14_reg <= imag_op_1_addr_reg_3192_pp0_iter13_reg;
        imag_op_1_addr_reg_3192_pp0_iter15_reg <= imag_op_1_addr_reg_3192_pp0_iter14_reg;
        imag_op_1_addr_reg_3192_pp0_iter16_reg <= imag_op_1_addr_reg_3192_pp0_iter15_reg;
        imag_op_1_addr_reg_3192_pp0_iter17_reg <= imag_op_1_addr_reg_3192_pp0_iter16_reg;
        imag_op_1_addr_reg_3192_pp0_iter18_reg <= imag_op_1_addr_reg_3192_pp0_iter17_reg;
        imag_op_1_addr_reg_3192_pp0_iter19_reg <= imag_op_1_addr_reg_3192_pp0_iter18_reg;
        imag_op_1_addr_reg_3192_pp0_iter20_reg <= imag_op_1_addr_reg_3192_pp0_iter19_reg;
        imag_op_1_addr_reg_3192_pp0_iter21_reg <= imag_op_1_addr_reg_3192_pp0_iter20_reg;
        imag_op_1_addr_reg_3192_pp0_iter22_reg <= imag_op_1_addr_reg_3192_pp0_iter21_reg;
        imag_op_1_addr_reg_3192_pp0_iter23_reg <= imag_op_1_addr_reg_3192_pp0_iter22_reg;
        imag_op_20_addr_reg_3980 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        imag_op_20_addr_reg_3980_pp0_iter20_reg <= imag_op_20_addr_reg_3980;
        imag_op_20_addr_reg_3980_pp0_iter21_reg <= imag_op_20_addr_reg_3980_pp0_iter20_reg;
        imag_op_20_addr_reg_3980_pp0_iter22_reg <= imag_op_20_addr_reg_3980_pp0_iter21_reg;
        imag_op_20_addr_reg_3980_pp0_iter23_reg <= imag_op_20_addr_reg_3980_pp0_iter22_reg;
        imag_op_20_addr_reg_3980_pp0_iter24_reg <= imag_op_20_addr_reg_3980_pp0_iter23_reg;
        imag_op_20_addr_reg_3980_pp0_iter25_reg <= imag_op_20_addr_reg_3980_pp0_iter24_reg;
        imag_op_20_addr_reg_3980_pp0_iter26_reg <= imag_op_20_addr_reg_3980_pp0_iter25_reg;
        imag_op_20_addr_reg_3980_pp0_iter27_reg <= imag_op_20_addr_reg_3980_pp0_iter26_reg;
        imag_op_20_addr_reg_3980_pp0_iter28_reg <= imag_op_20_addr_reg_3980_pp0_iter27_reg;
        imag_op_20_addr_reg_3980_pp0_iter29_reg <= imag_op_20_addr_reg_3980_pp0_iter28_reg;
        imag_op_20_addr_reg_3980_pp0_iter30_reg <= imag_op_20_addr_reg_3980_pp0_iter29_reg;
        imag_op_20_addr_reg_3980_pp0_iter31_reg <= imag_op_20_addr_reg_3980_pp0_iter30_reg;
        imag_op_20_addr_reg_3980_pp0_iter32_reg <= imag_op_20_addr_reg_3980_pp0_iter31_reg;
        imag_op_2_addr_reg_3204 <= zext_ln45_1_reg_3059;
        imag_op_2_addr_reg_3204_pp0_iter13_reg <= imag_op_2_addr_reg_3204;
        imag_op_2_addr_reg_3204_pp0_iter14_reg <= imag_op_2_addr_reg_3204_pp0_iter13_reg;
        imag_op_2_addr_reg_3204_pp0_iter15_reg <= imag_op_2_addr_reg_3204_pp0_iter14_reg;
        imag_op_2_addr_reg_3204_pp0_iter16_reg <= imag_op_2_addr_reg_3204_pp0_iter15_reg;
        imag_op_2_addr_reg_3204_pp0_iter17_reg <= imag_op_2_addr_reg_3204_pp0_iter16_reg;
        imag_op_2_addr_reg_3204_pp0_iter18_reg <= imag_op_2_addr_reg_3204_pp0_iter17_reg;
        imag_op_2_addr_reg_3204_pp0_iter19_reg <= imag_op_2_addr_reg_3204_pp0_iter18_reg;
        imag_op_2_addr_reg_3204_pp0_iter20_reg <= imag_op_2_addr_reg_3204_pp0_iter19_reg;
        imag_op_2_addr_reg_3204_pp0_iter21_reg <= imag_op_2_addr_reg_3204_pp0_iter20_reg;
        imag_op_2_addr_reg_3204_pp0_iter22_reg <= imag_op_2_addr_reg_3204_pp0_iter21_reg;
        imag_op_2_addr_reg_3204_pp0_iter23_reg <= imag_op_2_addr_reg_3204_pp0_iter22_reg;
        imag_op_3_addr_reg_3316 <= zext_ln45_1_reg_3059_pp0_iter12_reg;
        imag_op_3_addr_reg_3316_pp0_iter14_reg <= imag_op_3_addr_reg_3316;
        imag_op_3_addr_reg_3316_pp0_iter15_reg <= imag_op_3_addr_reg_3316_pp0_iter14_reg;
        imag_op_3_addr_reg_3316_pp0_iter16_reg <= imag_op_3_addr_reg_3316_pp0_iter15_reg;
        imag_op_3_addr_reg_3316_pp0_iter17_reg <= imag_op_3_addr_reg_3316_pp0_iter16_reg;
        imag_op_3_addr_reg_3316_pp0_iter18_reg <= imag_op_3_addr_reg_3316_pp0_iter17_reg;
        imag_op_3_addr_reg_3316_pp0_iter19_reg <= imag_op_3_addr_reg_3316_pp0_iter18_reg;
        imag_op_3_addr_reg_3316_pp0_iter20_reg <= imag_op_3_addr_reg_3316_pp0_iter19_reg;
        imag_op_3_addr_reg_3316_pp0_iter21_reg <= imag_op_3_addr_reg_3316_pp0_iter20_reg;
        imag_op_3_addr_reg_3316_pp0_iter22_reg <= imag_op_3_addr_reg_3316_pp0_iter21_reg;
        imag_op_3_addr_reg_3316_pp0_iter23_reg <= imag_op_3_addr_reg_3316_pp0_iter22_reg;
        imag_op_3_addr_reg_3316_pp0_iter24_reg <= imag_op_3_addr_reg_3316_pp0_iter23_reg;
        imag_op_4_addr_reg_3328 <= zext_ln45_1_reg_3059_pp0_iter12_reg;
        imag_op_4_addr_reg_3328_pp0_iter14_reg <= imag_op_4_addr_reg_3328;
        imag_op_4_addr_reg_3328_pp0_iter15_reg <= imag_op_4_addr_reg_3328_pp0_iter14_reg;
        imag_op_4_addr_reg_3328_pp0_iter16_reg <= imag_op_4_addr_reg_3328_pp0_iter15_reg;
        imag_op_4_addr_reg_3328_pp0_iter17_reg <= imag_op_4_addr_reg_3328_pp0_iter16_reg;
        imag_op_4_addr_reg_3328_pp0_iter18_reg <= imag_op_4_addr_reg_3328_pp0_iter17_reg;
        imag_op_4_addr_reg_3328_pp0_iter19_reg <= imag_op_4_addr_reg_3328_pp0_iter18_reg;
        imag_op_4_addr_reg_3328_pp0_iter20_reg <= imag_op_4_addr_reg_3328_pp0_iter19_reg;
        imag_op_4_addr_reg_3328_pp0_iter21_reg <= imag_op_4_addr_reg_3328_pp0_iter20_reg;
        imag_op_4_addr_reg_3328_pp0_iter22_reg <= imag_op_4_addr_reg_3328_pp0_iter21_reg;
        imag_op_4_addr_reg_3328_pp0_iter23_reg <= imag_op_4_addr_reg_3328_pp0_iter22_reg;
        imag_op_4_addr_reg_3328_pp0_iter24_reg <= imag_op_4_addr_reg_3328_pp0_iter23_reg;
        imag_op_5_addr_reg_3440 <= zext_ln45_1_reg_3059_pp0_iter13_reg;
        imag_op_5_addr_reg_3440_pp0_iter15_reg <= imag_op_5_addr_reg_3440;
        imag_op_5_addr_reg_3440_pp0_iter16_reg <= imag_op_5_addr_reg_3440_pp0_iter15_reg;
        imag_op_5_addr_reg_3440_pp0_iter17_reg <= imag_op_5_addr_reg_3440_pp0_iter16_reg;
        imag_op_5_addr_reg_3440_pp0_iter18_reg <= imag_op_5_addr_reg_3440_pp0_iter17_reg;
        imag_op_5_addr_reg_3440_pp0_iter19_reg <= imag_op_5_addr_reg_3440_pp0_iter18_reg;
        imag_op_5_addr_reg_3440_pp0_iter20_reg <= imag_op_5_addr_reg_3440_pp0_iter19_reg;
        imag_op_5_addr_reg_3440_pp0_iter21_reg <= imag_op_5_addr_reg_3440_pp0_iter20_reg;
        imag_op_5_addr_reg_3440_pp0_iter22_reg <= imag_op_5_addr_reg_3440_pp0_iter21_reg;
        imag_op_5_addr_reg_3440_pp0_iter23_reg <= imag_op_5_addr_reg_3440_pp0_iter22_reg;
        imag_op_5_addr_reg_3440_pp0_iter24_reg <= imag_op_5_addr_reg_3440_pp0_iter23_reg;
        imag_op_5_addr_reg_3440_pp0_iter25_reg <= imag_op_5_addr_reg_3440_pp0_iter24_reg;
        imag_op_6_addr_reg_3452 <= zext_ln45_1_reg_3059_pp0_iter13_reg;
        imag_op_6_addr_reg_3452_pp0_iter15_reg <= imag_op_6_addr_reg_3452;
        imag_op_6_addr_reg_3452_pp0_iter16_reg <= imag_op_6_addr_reg_3452_pp0_iter15_reg;
        imag_op_6_addr_reg_3452_pp0_iter17_reg <= imag_op_6_addr_reg_3452_pp0_iter16_reg;
        imag_op_6_addr_reg_3452_pp0_iter18_reg <= imag_op_6_addr_reg_3452_pp0_iter17_reg;
        imag_op_6_addr_reg_3452_pp0_iter19_reg <= imag_op_6_addr_reg_3452_pp0_iter18_reg;
        imag_op_6_addr_reg_3452_pp0_iter20_reg <= imag_op_6_addr_reg_3452_pp0_iter19_reg;
        imag_op_6_addr_reg_3452_pp0_iter21_reg <= imag_op_6_addr_reg_3452_pp0_iter20_reg;
        imag_op_6_addr_reg_3452_pp0_iter22_reg <= imag_op_6_addr_reg_3452_pp0_iter21_reg;
        imag_op_6_addr_reg_3452_pp0_iter23_reg <= imag_op_6_addr_reg_3452_pp0_iter22_reg;
        imag_op_6_addr_reg_3452_pp0_iter24_reg <= imag_op_6_addr_reg_3452_pp0_iter23_reg;
        imag_op_6_addr_reg_3452_pp0_iter25_reg <= imag_op_6_addr_reg_3452_pp0_iter24_reg;
        imag_op_7_addr_reg_3564 <= zext_ln45_1_reg_3059_pp0_iter14_reg;
        imag_op_7_addr_reg_3564_pp0_iter16_reg <= imag_op_7_addr_reg_3564;
        imag_op_7_addr_reg_3564_pp0_iter17_reg <= imag_op_7_addr_reg_3564_pp0_iter16_reg;
        imag_op_7_addr_reg_3564_pp0_iter18_reg <= imag_op_7_addr_reg_3564_pp0_iter17_reg;
        imag_op_7_addr_reg_3564_pp0_iter19_reg <= imag_op_7_addr_reg_3564_pp0_iter18_reg;
        imag_op_7_addr_reg_3564_pp0_iter20_reg <= imag_op_7_addr_reg_3564_pp0_iter19_reg;
        imag_op_7_addr_reg_3564_pp0_iter21_reg <= imag_op_7_addr_reg_3564_pp0_iter20_reg;
        imag_op_7_addr_reg_3564_pp0_iter22_reg <= imag_op_7_addr_reg_3564_pp0_iter21_reg;
        imag_op_7_addr_reg_3564_pp0_iter23_reg <= imag_op_7_addr_reg_3564_pp0_iter22_reg;
        imag_op_7_addr_reg_3564_pp0_iter24_reg <= imag_op_7_addr_reg_3564_pp0_iter23_reg;
        imag_op_7_addr_reg_3564_pp0_iter25_reg <= imag_op_7_addr_reg_3564_pp0_iter24_reg;
        imag_op_7_addr_reg_3564_pp0_iter26_reg <= imag_op_7_addr_reg_3564_pp0_iter25_reg;
        imag_op_8_addr_reg_3576 <= zext_ln45_1_reg_3059_pp0_iter14_reg;
        imag_op_8_addr_reg_3576_pp0_iter16_reg <= imag_op_8_addr_reg_3576;
        imag_op_8_addr_reg_3576_pp0_iter17_reg <= imag_op_8_addr_reg_3576_pp0_iter16_reg;
        imag_op_8_addr_reg_3576_pp0_iter18_reg <= imag_op_8_addr_reg_3576_pp0_iter17_reg;
        imag_op_8_addr_reg_3576_pp0_iter19_reg <= imag_op_8_addr_reg_3576_pp0_iter18_reg;
        imag_op_8_addr_reg_3576_pp0_iter20_reg <= imag_op_8_addr_reg_3576_pp0_iter19_reg;
        imag_op_8_addr_reg_3576_pp0_iter21_reg <= imag_op_8_addr_reg_3576_pp0_iter20_reg;
        imag_op_8_addr_reg_3576_pp0_iter22_reg <= imag_op_8_addr_reg_3576_pp0_iter21_reg;
        imag_op_8_addr_reg_3576_pp0_iter23_reg <= imag_op_8_addr_reg_3576_pp0_iter22_reg;
        imag_op_8_addr_reg_3576_pp0_iter24_reg <= imag_op_8_addr_reg_3576_pp0_iter23_reg;
        imag_op_8_addr_reg_3576_pp0_iter25_reg <= imag_op_8_addr_reg_3576_pp0_iter24_reg;
        imag_op_8_addr_reg_3576_pp0_iter26_reg <= imag_op_8_addr_reg_3576_pp0_iter25_reg;
        imag_op_9_addr_reg_3668 <= zext_ln45_1_reg_3059_pp0_iter15_reg;
        imag_op_9_addr_reg_3668_pp0_iter17_reg <= imag_op_9_addr_reg_3668;
        imag_op_9_addr_reg_3668_pp0_iter18_reg <= imag_op_9_addr_reg_3668_pp0_iter17_reg;
        imag_op_9_addr_reg_3668_pp0_iter19_reg <= imag_op_9_addr_reg_3668_pp0_iter18_reg;
        imag_op_9_addr_reg_3668_pp0_iter20_reg <= imag_op_9_addr_reg_3668_pp0_iter19_reg;
        imag_op_9_addr_reg_3668_pp0_iter21_reg <= imag_op_9_addr_reg_3668_pp0_iter20_reg;
        imag_op_9_addr_reg_3668_pp0_iter22_reg <= imag_op_9_addr_reg_3668_pp0_iter21_reg;
        imag_op_9_addr_reg_3668_pp0_iter23_reg <= imag_op_9_addr_reg_3668_pp0_iter22_reg;
        imag_op_9_addr_reg_3668_pp0_iter24_reg <= imag_op_9_addr_reg_3668_pp0_iter23_reg;
        imag_op_9_addr_reg_3668_pp0_iter25_reg <= imag_op_9_addr_reg_3668_pp0_iter24_reg;
        imag_op_9_addr_reg_3668_pp0_iter26_reg <= imag_op_9_addr_reg_3668_pp0_iter25_reg;
        imag_op_9_addr_reg_3668_pp0_iter27_reg <= imag_op_9_addr_reg_3668_pp0_iter26_reg;
        index0_reg_2664 <= grp_fu_1950_p2;
        index10_reg_2900 <= index10_fu_2047_p2;
        index11_reg_2946 <= index11_fu_2062_p2;
        index12_reg_2951 <= index12_fu_2066_p2;
        index13_reg_2997 <= index13_fu_2081_p2;
        index14_reg_3002 <= index14_fu_2085_p2;
        index15_reg_3048 <= index15_fu_2100_p2;
        index16_reg_3053 <= index16_fu_2104_p2;
        index17_reg_3155 <= index17_fu_2124_p2;
        index18_reg_3160 <= index18_fu_2128_p2;
        index19_reg_3250 <= index19_fu_2143_p2;
        index1_reg_2680 <= index1_fu_1967_p2;
        index20_reg_3255 <= index20_fu_2147_p2;
        index2_reg_2685 <= index2_fu_1971_p2;
        index3_reg_2706 <= index3_fu_1981_p2;
        index4_reg_2711 <= index4_fu_1985_p2;
        index5_reg_2793 <= index5_fu_2005_p2;
        index6_reg_2798 <= index6_fu_2009_p2;
        index7_reg_2844 <= index7_fu_2024_p2;
        index8_reg_2849 <= index8_fu_2028_p2;
        index9_reg_2895 <= index9_fu_2043_p2;
        mul10_reg_3518 <= grp_fu_1717_p2;
        mul11_reg_3528 <= grp_fu_1721_p2;
        mul12_reg_3538 <= grp_fu_1725_p2;
        mul13_reg_3548 <= grp_fu_1729_p2;
        mul14_reg_3622 <= grp_fu_1733_p2;
        mul15_reg_3632 <= grp_fu_1737_p2;
        mul16_reg_3642 <= grp_fu_1741_p2;
        mul17_reg_3652 <= grp_fu_1745_p2;
        mul18_reg_3706 <= grp_fu_1749_p2;
        mul19_reg_3716 <= grp_fu_1753_p2;
        mul1_reg_3176 <= grp_fu_1681_p2;
        mul20_reg_3726 <= grp_fu_1757_p2;
        mul21_reg_3736 <= grp_fu_1761_p2;
        mul22_reg_3790 <= grp_fu_1765_p2;
        mul23_reg_3800 <= grp_fu_1769_p2;
        mul24_reg_3810 <= grp_fu_1773_p2;
        mul25_reg_3820 <= grp_fu_1777_p2;
        mul26_reg_3874 <= grp_fu_1781_p2;
        mul27_reg_3884 <= grp_fu_1785_p2;
        mul28_reg_3894 <= grp_fu_1789_p2;
        mul29_reg_3904 <= grp_fu_1793_p2;
        mul2_reg_3270 <= grp_fu_1685_p2;
        mul30_reg_4006 <= grp_fu_1797_p2;
        mul31_reg_4016 <= grp_fu_1801_p2;
        mul3_reg_3280 <= grp_fu_1689_p2;
        mul4_reg_3290 <= grp_fu_1693_p2;
        mul5_reg_3300 <= grp_fu_1697_p2;
        mul6_reg_3394 <= grp_fu_1701_p2;
        mul7_reg_3404 <= grp_fu_1705_p2;
        mul8_reg_3414 <= grp_fu_1709_p2;
        mul9_reg_3424 <= grp_fu_1713_p2;
        mul_reg_3166 <= grp_fu_1677_p2;
        p_ZL22cos_coefficients_table_0_load_reg_2717 <= p_ZL22cos_coefficients_table_0_q0;
        p_ZL22cos_coefficients_table_10_load_reg_3018 <= p_ZL22cos_coefficients_table_10_q0;
        p_ZL22cos_coefficients_table_11_load_reg_3115 <= p_ZL22cos_coefficients_table_11_q0;
        p_ZL22cos_coefficients_table_12_load_reg_3125 <= p_ZL22cos_coefficients_table_12_q0;
        p_ZL22cos_coefficients_table_13_load_reg_3210 <= p_ZL22cos_coefficients_table_13_q0;
        p_ZL22cos_coefficients_table_14_load_reg_3220 <= p_ZL22cos_coefficients_table_14_q0;
        p_ZL22cos_coefficients_table_15_load_reg_3334 <= p_ZL22cos_coefficients_table_15_q0;
        p_ZL22cos_coefficients_table_1_load_reg_2804 <= p_ZL22cos_coefficients_table_1_q0;
        p_ZL22cos_coefficients_table_2_load_reg_2814 <= p_ZL22cos_coefficients_table_2_q0;
        p_ZL22cos_coefficients_table_3_load_reg_2855 <= p_ZL22cos_coefficients_table_3_q0;
        p_ZL22cos_coefficients_table_4_load_reg_2865 <= p_ZL22cos_coefficients_table_4_q0;
        p_ZL22cos_coefficients_table_5_load_reg_2906 <= p_ZL22cos_coefficients_table_5_q0;
        p_ZL22cos_coefficients_table_6_load_reg_2916 <= p_ZL22cos_coefficients_table_6_q0;
        p_ZL22cos_coefficients_table_7_load_reg_2957 <= p_ZL22cos_coefficients_table_7_q0;
        p_ZL22cos_coefficients_table_8_load_reg_2967 <= p_ZL22cos_coefficients_table_8_q0;
        p_ZL22cos_coefficients_table_9_load_reg_3008 <= p_ZL22cos_coefficients_table_9_q0;
        p_ZL22sin_coefficients_table_0_load_reg_2722 <= p_ZL22sin_coefficients_table_0_q0;
        p_ZL22sin_coefficients_table_10_load_reg_3023 <= p_ZL22sin_coefficients_table_10_q0;
        p_ZL22sin_coefficients_table_11_load_reg_3120 <= p_ZL22sin_coefficients_table_11_q0;
        p_ZL22sin_coefficients_table_12_load_reg_3130 <= p_ZL22sin_coefficients_table_12_q0;
        p_ZL22sin_coefficients_table_13_load_reg_3215 <= p_ZL22sin_coefficients_table_13_q0;
        p_ZL22sin_coefficients_table_14_load_reg_3225 <= p_ZL22sin_coefficients_table_14_q0;
        p_ZL22sin_coefficients_table_15_load_reg_3339 <= p_ZL22sin_coefficients_table_15_q0;
        p_ZL22sin_coefficients_table_1_load_reg_2809 <= p_ZL22sin_coefficients_table_1_q0;
        p_ZL22sin_coefficients_table_2_load_reg_2819 <= p_ZL22sin_coefficients_table_2_q0;
        p_ZL22sin_coefficients_table_3_load_reg_2860 <= p_ZL22sin_coefficients_table_3_q0;
        p_ZL22sin_coefficients_table_4_load_reg_2870 <= p_ZL22sin_coefficients_table_4_q0;
        p_ZL22sin_coefficients_table_5_load_reg_2911 <= p_ZL22sin_coefficients_table_5_q0;
        p_ZL22sin_coefficients_table_6_load_reg_2921 <= p_ZL22sin_coefficients_table_6_q0;
        p_ZL22sin_coefficients_table_7_load_reg_2962 <= p_ZL22sin_coefficients_table_7_q0;
        p_ZL22sin_coefficients_table_8_load_reg_2972 <= p_ZL22sin_coefficients_table_8_q0;
        p_ZL22sin_coefficients_table_9_load_reg_3013 <= p_ZL22sin_coefficients_table_9_q0;
        real_op_0_addr_reg_3103 <= zext_ln45_1_fu_2109_p1;
        real_op_0_addr_reg_3103_pp0_iter12_reg <= real_op_0_addr_reg_3103;
        real_op_0_addr_reg_3103_pp0_iter13_reg <= real_op_0_addr_reg_3103_pp0_iter12_reg;
        real_op_0_addr_reg_3103_pp0_iter14_reg <= real_op_0_addr_reg_3103_pp0_iter13_reg;
        real_op_0_addr_reg_3103_pp0_iter15_reg <= real_op_0_addr_reg_3103_pp0_iter14_reg;
        real_op_0_addr_reg_3103_pp0_iter16_reg <= real_op_0_addr_reg_3103_pp0_iter15_reg;
        real_op_0_addr_reg_3103_pp0_iter17_reg <= real_op_0_addr_reg_3103_pp0_iter16_reg;
        real_op_0_addr_reg_3103_pp0_iter18_reg <= real_op_0_addr_reg_3103_pp0_iter17_reg;
        real_op_0_addr_reg_3103_pp0_iter19_reg <= real_op_0_addr_reg_3103_pp0_iter18_reg;
        real_op_0_addr_reg_3103_pp0_iter20_reg <= real_op_0_addr_reg_3103_pp0_iter19_reg;
        real_op_0_addr_reg_3103_pp0_iter21_reg <= real_op_0_addr_reg_3103_pp0_iter20_reg;
        real_op_0_addr_reg_3103_pp0_iter22_reg <= real_op_0_addr_reg_3103_pp0_iter21_reg;
        real_op_10_addr_reg_3674 <= zext_ln45_1_reg_3059_pp0_iter15_reg;
        real_op_10_addr_reg_3674_pp0_iter17_reg <= real_op_10_addr_reg_3674;
        real_op_10_addr_reg_3674_pp0_iter18_reg <= real_op_10_addr_reg_3674_pp0_iter17_reg;
        real_op_10_addr_reg_3674_pp0_iter19_reg <= real_op_10_addr_reg_3674_pp0_iter18_reg;
        real_op_10_addr_reg_3674_pp0_iter20_reg <= real_op_10_addr_reg_3674_pp0_iter19_reg;
        real_op_10_addr_reg_3674_pp0_iter21_reg <= real_op_10_addr_reg_3674_pp0_iter20_reg;
        real_op_10_addr_reg_3674_pp0_iter22_reg <= real_op_10_addr_reg_3674_pp0_iter21_reg;
        real_op_10_addr_reg_3674_pp0_iter23_reg <= real_op_10_addr_reg_3674_pp0_iter22_reg;
        real_op_10_addr_reg_3674_pp0_iter24_reg <= real_op_10_addr_reg_3674_pp0_iter23_reg;
        real_op_10_addr_reg_3674_pp0_iter25_reg <= real_op_10_addr_reg_3674_pp0_iter24_reg;
        real_op_10_addr_reg_3674_pp0_iter26_reg <= real_op_10_addr_reg_3674_pp0_iter25_reg;
        real_op_10_addr_reg_3674_pp0_iter27_reg <= real_op_10_addr_reg_3674_pp0_iter26_reg;
        real_op_11_addr_reg_3746 <= zext_ln45_1_reg_3059_pp0_iter16_reg;
        real_op_11_addr_reg_3746_pp0_iter18_reg <= real_op_11_addr_reg_3746;
        real_op_11_addr_reg_3746_pp0_iter19_reg <= real_op_11_addr_reg_3746_pp0_iter18_reg;
        real_op_11_addr_reg_3746_pp0_iter20_reg <= real_op_11_addr_reg_3746_pp0_iter19_reg;
        real_op_11_addr_reg_3746_pp0_iter21_reg <= real_op_11_addr_reg_3746_pp0_iter20_reg;
        real_op_11_addr_reg_3746_pp0_iter22_reg <= real_op_11_addr_reg_3746_pp0_iter21_reg;
        real_op_11_addr_reg_3746_pp0_iter23_reg <= real_op_11_addr_reg_3746_pp0_iter22_reg;
        real_op_11_addr_reg_3746_pp0_iter24_reg <= real_op_11_addr_reg_3746_pp0_iter23_reg;
        real_op_11_addr_reg_3746_pp0_iter25_reg <= real_op_11_addr_reg_3746_pp0_iter24_reg;
        real_op_11_addr_reg_3746_pp0_iter26_reg <= real_op_11_addr_reg_3746_pp0_iter25_reg;
        real_op_11_addr_reg_3746_pp0_iter27_reg <= real_op_11_addr_reg_3746_pp0_iter26_reg;
        real_op_11_addr_reg_3746_pp0_iter28_reg <= real_op_11_addr_reg_3746_pp0_iter27_reg;
        real_op_12_addr_reg_3758 <= zext_ln45_1_reg_3059_pp0_iter16_reg;
        real_op_12_addr_reg_3758_pp0_iter18_reg <= real_op_12_addr_reg_3758;
        real_op_12_addr_reg_3758_pp0_iter19_reg <= real_op_12_addr_reg_3758_pp0_iter18_reg;
        real_op_12_addr_reg_3758_pp0_iter20_reg <= real_op_12_addr_reg_3758_pp0_iter19_reg;
        real_op_12_addr_reg_3758_pp0_iter21_reg <= real_op_12_addr_reg_3758_pp0_iter20_reg;
        real_op_12_addr_reg_3758_pp0_iter22_reg <= real_op_12_addr_reg_3758_pp0_iter21_reg;
        real_op_12_addr_reg_3758_pp0_iter23_reg <= real_op_12_addr_reg_3758_pp0_iter22_reg;
        real_op_12_addr_reg_3758_pp0_iter24_reg <= real_op_12_addr_reg_3758_pp0_iter23_reg;
        real_op_12_addr_reg_3758_pp0_iter25_reg <= real_op_12_addr_reg_3758_pp0_iter24_reg;
        real_op_12_addr_reg_3758_pp0_iter26_reg <= real_op_12_addr_reg_3758_pp0_iter25_reg;
        real_op_12_addr_reg_3758_pp0_iter27_reg <= real_op_12_addr_reg_3758_pp0_iter26_reg;
        real_op_12_addr_reg_3758_pp0_iter28_reg <= real_op_12_addr_reg_3758_pp0_iter27_reg;
        real_op_13_addr_reg_3830 <= zext_ln45_1_reg_3059_pp0_iter17_reg;
        real_op_13_addr_reg_3830_pp0_iter19_reg <= real_op_13_addr_reg_3830;
        real_op_13_addr_reg_3830_pp0_iter20_reg <= real_op_13_addr_reg_3830_pp0_iter19_reg;
        real_op_13_addr_reg_3830_pp0_iter21_reg <= real_op_13_addr_reg_3830_pp0_iter20_reg;
        real_op_13_addr_reg_3830_pp0_iter22_reg <= real_op_13_addr_reg_3830_pp0_iter21_reg;
        real_op_13_addr_reg_3830_pp0_iter23_reg <= real_op_13_addr_reg_3830_pp0_iter22_reg;
        real_op_13_addr_reg_3830_pp0_iter24_reg <= real_op_13_addr_reg_3830_pp0_iter23_reg;
        real_op_13_addr_reg_3830_pp0_iter25_reg <= real_op_13_addr_reg_3830_pp0_iter24_reg;
        real_op_13_addr_reg_3830_pp0_iter26_reg <= real_op_13_addr_reg_3830_pp0_iter25_reg;
        real_op_13_addr_reg_3830_pp0_iter27_reg <= real_op_13_addr_reg_3830_pp0_iter26_reg;
        real_op_13_addr_reg_3830_pp0_iter28_reg <= real_op_13_addr_reg_3830_pp0_iter27_reg;
        real_op_13_addr_reg_3830_pp0_iter29_reg <= real_op_13_addr_reg_3830_pp0_iter28_reg;
        real_op_14_addr_reg_3842 <= zext_ln45_1_reg_3059_pp0_iter17_reg;
        real_op_14_addr_reg_3842_pp0_iter19_reg <= real_op_14_addr_reg_3842;
        real_op_14_addr_reg_3842_pp0_iter20_reg <= real_op_14_addr_reg_3842_pp0_iter19_reg;
        real_op_14_addr_reg_3842_pp0_iter21_reg <= real_op_14_addr_reg_3842_pp0_iter20_reg;
        real_op_14_addr_reg_3842_pp0_iter22_reg <= real_op_14_addr_reg_3842_pp0_iter21_reg;
        real_op_14_addr_reg_3842_pp0_iter23_reg <= real_op_14_addr_reg_3842_pp0_iter22_reg;
        real_op_14_addr_reg_3842_pp0_iter24_reg <= real_op_14_addr_reg_3842_pp0_iter23_reg;
        real_op_14_addr_reg_3842_pp0_iter25_reg <= real_op_14_addr_reg_3842_pp0_iter24_reg;
        real_op_14_addr_reg_3842_pp0_iter26_reg <= real_op_14_addr_reg_3842_pp0_iter25_reg;
        real_op_14_addr_reg_3842_pp0_iter27_reg <= real_op_14_addr_reg_3842_pp0_iter26_reg;
        real_op_14_addr_reg_3842_pp0_iter28_reg <= real_op_14_addr_reg_3842_pp0_iter27_reg;
        real_op_14_addr_reg_3842_pp0_iter29_reg <= real_op_14_addr_reg_3842_pp0_iter28_reg;
        real_op_15_addr_reg_3914 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        real_op_15_addr_reg_3914_pp0_iter20_reg <= real_op_15_addr_reg_3914;
        real_op_15_addr_reg_3914_pp0_iter21_reg <= real_op_15_addr_reg_3914_pp0_iter20_reg;
        real_op_15_addr_reg_3914_pp0_iter22_reg <= real_op_15_addr_reg_3914_pp0_iter21_reg;
        real_op_15_addr_reg_3914_pp0_iter23_reg <= real_op_15_addr_reg_3914_pp0_iter22_reg;
        real_op_15_addr_reg_3914_pp0_iter24_reg <= real_op_15_addr_reg_3914_pp0_iter23_reg;
        real_op_15_addr_reg_3914_pp0_iter25_reg <= real_op_15_addr_reg_3914_pp0_iter24_reg;
        real_op_15_addr_reg_3914_pp0_iter26_reg <= real_op_15_addr_reg_3914_pp0_iter25_reg;
        real_op_15_addr_reg_3914_pp0_iter27_reg <= real_op_15_addr_reg_3914_pp0_iter26_reg;
        real_op_15_addr_reg_3914_pp0_iter28_reg <= real_op_15_addr_reg_3914_pp0_iter27_reg;
        real_op_15_addr_reg_3914_pp0_iter29_reg <= real_op_15_addr_reg_3914_pp0_iter28_reg;
        real_op_15_addr_reg_3914_pp0_iter30_reg <= real_op_15_addr_reg_3914_pp0_iter29_reg;
        real_op_16_addr_reg_3926 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        real_op_16_addr_reg_3926_pp0_iter20_reg <= real_op_16_addr_reg_3926;
        real_op_16_addr_reg_3926_pp0_iter21_reg <= real_op_16_addr_reg_3926_pp0_iter20_reg;
        real_op_16_addr_reg_3926_pp0_iter22_reg <= real_op_16_addr_reg_3926_pp0_iter21_reg;
        real_op_16_addr_reg_3926_pp0_iter23_reg <= real_op_16_addr_reg_3926_pp0_iter22_reg;
        real_op_16_addr_reg_3926_pp0_iter24_reg <= real_op_16_addr_reg_3926_pp0_iter23_reg;
        real_op_16_addr_reg_3926_pp0_iter25_reg <= real_op_16_addr_reg_3926_pp0_iter24_reg;
        real_op_16_addr_reg_3926_pp0_iter26_reg <= real_op_16_addr_reg_3926_pp0_iter25_reg;
        real_op_16_addr_reg_3926_pp0_iter27_reg <= real_op_16_addr_reg_3926_pp0_iter26_reg;
        real_op_16_addr_reg_3926_pp0_iter28_reg <= real_op_16_addr_reg_3926_pp0_iter27_reg;
        real_op_16_addr_reg_3926_pp0_iter29_reg <= real_op_16_addr_reg_3926_pp0_iter28_reg;
        real_op_16_addr_reg_3926_pp0_iter30_reg <= real_op_16_addr_reg_3926_pp0_iter29_reg;
        real_op_17_addr_reg_3938 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        real_op_17_addr_reg_3938_pp0_iter20_reg <= real_op_17_addr_reg_3938;
        real_op_17_addr_reg_3938_pp0_iter21_reg <= real_op_17_addr_reg_3938_pp0_iter20_reg;
        real_op_17_addr_reg_3938_pp0_iter22_reg <= real_op_17_addr_reg_3938_pp0_iter21_reg;
        real_op_17_addr_reg_3938_pp0_iter23_reg <= real_op_17_addr_reg_3938_pp0_iter22_reg;
        real_op_17_addr_reg_3938_pp0_iter24_reg <= real_op_17_addr_reg_3938_pp0_iter23_reg;
        real_op_17_addr_reg_3938_pp0_iter25_reg <= real_op_17_addr_reg_3938_pp0_iter24_reg;
        real_op_17_addr_reg_3938_pp0_iter26_reg <= real_op_17_addr_reg_3938_pp0_iter25_reg;
        real_op_17_addr_reg_3938_pp0_iter27_reg <= real_op_17_addr_reg_3938_pp0_iter26_reg;
        real_op_17_addr_reg_3938_pp0_iter28_reg <= real_op_17_addr_reg_3938_pp0_iter27_reg;
        real_op_17_addr_reg_3938_pp0_iter29_reg <= real_op_17_addr_reg_3938_pp0_iter28_reg;
        real_op_17_addr_reg_3938_pp0_iter30_reg <= real_op_17_addr_reg_3938_pp0_iter29_reg;
        real_op_17_addr_reg_3938_pp0_iter31_reg <= real_op_17_addr_reg_3938_pp0_iter30_reg;
        real_op_18_addr_reg_3950 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        real_op_18_addr_reg_3950_pp0_iter20_reg <= real_op_18_addr_reg_3950;
        real_op_18_addr_reg_3950_pp0_iter21_reg <= real_op_18_addr_reg_3950_pp0_iter20_reg;
        real_op_18_addr_reg_3950_pp0_iter22_reg <= real_op_18_addr_reg_3950_pp0_iter21_reg;
        real_op_18_addr_reg_3950_pp0_iter23_reg <= real_op_18_addr_reg_3950_pp0_iter22_reg;
        real_op_18_addr_reg_3950_pp0_iter24_reg <= real_op_18_addr_reg_3950_pp0_iter23_reg;
        real_op_18_addr_reg_3950_pp0_iter25_reg <= real_op_18_addr_reg_3950_pp0_iter24_reg;
        real_op_18_addr_reg_3950_pp0_iter26_reg <= real_op_18_addr_reg_3950_pp0_iter25_reg;
        real_op_18_addr_reg_3950_pp0_iter27_reg <= real_op_18_addr_reg_3950_pp0_iter26_reg;
        real_op_18_addr_reg_3950_pp0_iter28_reg <= real_op_18_addr_reg_3950_pp0_iter27_reg;
        real_op_18_addr_reg_3950_pp0_iter29_reg <= real_op_18_addr_reg_3950_pp0_iter28_reg;
        real_op_18_addr_reg_3950_pp0_iter30_reg <= real_op_18_addr_reg_3950_pp0_iter29_reg;
        real_op_18_addr_reg_3950_pp0_iter31_reg <= real_op_18_addr_reg_3950_pp0_iter30_reg;
        real_op_19_addr_reg_3962 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        real_op_19_addr_reg_3962_pp0_iter20_reg <= real_op_19_addr_reg_3962;
        real_op_19_addr_reg_3962_pp0_iter21_reg <= real_op_19_addr_reg_3962_pp0_iter20_reg;
        real_op_19_addr_reg_3962_pp0_iter22_reg <= real_op_19_addr_reg_3962_pp0_iter21_reg;
        real_op_19_addr_reg_3962_pp0_iter23_reg <= real_op_19_addr_reg_3962_pp0_iter22_reg;
        real_op_19_addr_reg_3962_pp0_iter24_reg <= real_op_19_addr_reg_3962_pp0_iter23_reg;
        real_op_19_addr_reg_3962_pp0_iter25_reg <= real_op_19_addr_reg_3962_pp0_iter24_reg;
        real_op_19_addr_reg_3962_pp0_iter26_reg <= real_op_19_addr_reg_3962_pp0_iter25_reg;
        real_op_19_addr_reg_3962_pp0_iter27_reg <= real_op_19_addr_reg_3962_pp0_iter26_reg;
        real_op_19_addr_reg_3962_pp0_iter28_reg <= real_op_19_addr_reg_3962_pp0_iter27_reg;
        real_op_19_addr_reg_3962_pp0_iter29_reg <= real_op_19_addr_reg_3962_pp0_iter28_reg;
        real_op_19_addr_reg_3962_pp0_iter30_reg <= real_op_19_addr_reg_3962_pp0_iter29_reg;
        real_op_19_addr_reg_3962_pp0_iter31_reg <= real_op_19_addr_reg_3962_pp0_iter30_reg;
        real_op_19_addr_reg_3962_pp0_iter32_reg <= real_op_19_addr_reg_3962_pp0_iter31_reg;
        real_op_1_addr_reg_3186 <= zext_ln45_1_reg_3059;
        real_op_1_addr_reg_3186_pp0_iter13_reg <= real_op_1_addr_reg_3186;
        real_op_1_addr_reg_3186_pp0_iter14_reg <= real_op_1_addr_reg_3186_pp0_iter13_reg;
        real_op_1_addr_reg_3186_pp0_iter15_reg <= real_op_1_addr_reg_3186_pp0_iter14_reg;
        real_op_1_addr_reg_3186_pp0_iter16_reg <= real_op_1_addr_reg_3186_pp0_iter15_reg;
        real_op_1_addr_reg_3186_pp0_iter17_reg <= real_op_1_addr_reg_3186_pp0_iter16_reg;
        real_op_1_addr_reg_3186_pp0_iter18_reg <= real_op_1_addr_reg_3186_pp0_iter17_reg;
        real_op_1_addr_reg_3186_pp0_iter19_reg <= real_op_1_addr_reg_3186_pp0_iter18_reg;
        real_op_1_addr_reg_3186_pp0_iter20_reg <= real_op_1_addr_reg_3186_pp0_iter19_reg;
        real_op_1_addr_reg_3186_pp0_iter21_reg <= real_op_1_addr_reg_3186_pp0_iter20_reg;
        real_op_1_addr_reg_3186_pp0_iter22_reg <= real_op_1_addr_reg_3186_pp0_iter21_reg;
        real_op_1_addr_reg_3186_pp0_iter23_reg <= real_op_1_addr_reg_3186_pp0_iter22_reg;
        real_op_20_addr_reg_3974 <= zext_ln45_1_reg_3059_pp0_iter18_reg;
        real_op_20_addr_reg_3974_pp0_iter20_reg <= real_op_20_addr_reg_3974;
        real_op_20_addr_reg_3974_pp0_iter21_reg <= real_op_20_addr_reg_3974_pp0_iter20_reg;
        real_op_20_addr_reg_3974_pp0_iter22_reg <= real_op_20_addr_reg_3974_pp0_iter21_reg;
        real_op_20_addr_reg_3974_pp0_iter23_reg <= real_op_20_addr_reg_3974_pp0_iter22_reg;
        real_op_20_addr_reg_3974_pp0_iter24_reg <= real_op_20_addr_reg_3974_pp0_iter23_reg;
        real_op_20_addr_reg_3974_pp0_iter25_reg <= real_op_20_addr_reg_3974_pp0_iter24_reg;
        real_op_20_addr_reg_3974_pp0_iter26_reg <= real_op_20_addr_reg_3974_pp0_iter25_reg;
        real_op_20_addr_reg_3974_pp0_iter27_reg <= real_op_20_addr_reg_3974_pp0_iter26_reg;
        real_op_20_addr_reg_3974_pp0_iter28_reg <= real_op_20_addr_reg_3974_pp0_iter27_reg;
        real_op_20_addr_reg_3974_pp0_iter29_reg <= real_op_20_addr_reg_3974_pp0_iter28_reg;
        real_op_20_addr_reg_3974_pp0_iter30_reg <= real_op_20_addr_reg_3974_pp0_iter29_reg;
        real_op_20_addr_reg_3974_pp0_iter31_reg <= real_op_20_addr_reg_3974_pp0_iter30_reg;
        real_op_20_addr_reg_3974_pp0_iter32_reg <= real_op_20_addr_reg_3974_pp0_iter31_reg;
        real_op_2_addr_reg_3198 <= zext_ln45_1_reg_3059;
        real_op_2_addr_reg_3198_pp0_iter13_reg <= real_op_2_addr_reg_3198;
        real_op_2_addr_reg_3198_pp0_iter14_reg <= real_op_2_addr_reg_3198_pp0_iter13_reg;
        real_op_2_addr_reg_3198_pp0_iter15_reg <= real_op_2_addr_reg_3198_pp0_iter14_reg;
        real_op_2_addr_reg_3198_pp0_iter16_reg <= real_op_2_addr_reg_3198_pp0_iter15_reg;
        real_op_2_addr_reg_3198_pp0_iter17_reg <= real_op_2_addr_reg_3198_pp0_iter16_reg;
        real_op_2_addr_reg_3198_pp0_iter18_reg <= real_op_2_addr_reg_3198_pp0_iter17_reg;
        real_op_2_addr_reg_3198_pp0_iter19_reg <= real_op_2_addr_reg_3198_pp0_iter18_reg;
        real_op_2_addr_reg_3198_pp0_iter20_reg <= real_op_2_addr_reg_3198_pp0_iter19_reg;
        real_op_2_addr_reg_3198_pp0_iter21_reg <= real_op_2_addr_reg_3198_pp0_iter20_reg;
        real_op_2_addr_reg_3198_pp0_iter22_reg <= real_op_2_addr_reg_3198_pp0_iter21_reg;
        real_op_2_addr_reg_3198_pp0_iter23_reg <= real_op_2_addr_reg_3198_pp0_iter22_reg;
        real_op_3_addr_reg_3310 <= zext_ln45_1_reg_3059_pp0_iter12_reg;
        real_op_3_addr_reg_3310_pp0_iter14_reg <= real_op_3_addr_reg_3310;
        real_op_3_addr_reg_3310_pp0_iter15_reg <= real_op_3_addr_reg_3310_pp0_iter14_reg;
        real_op_3_addr_reg_3310_pp0_iter16_reg <= real_op_3_addr_reg_3310_pp0_iter15_reg;
        real_op_3_addr_reg_3310_pp0_iter17_reg <= real_op_3_addr_reg_3310_pp0_iter16_reg;
        real_op_3_addr_reg_3310_pp0_iter18_reg <= real_op_3_addr_reg_3310_pp0_iter17_reg;
        real_op_3_addr_reg_3310_pp0_iter19_reg <= real_op_3_addr_reg_3310_pp0_iter18_reg;
        real_op_3_addr_reg_3310_pp0_iter20_reg <= real_op_3_addr_reg_3310_pp0_iter19_reg;
        real_op_3_addr_reg_3310_pp0_iter21_reg <= real_op_3_addr_reg_3310_pp0_iter20_reg;
        real_op_3_addr_reg_3310_pp0_iter22_reg <= real_op_3_addr_reg_3310_pp0_iter21_reg;
        real_op_3_addr_reg_3310_pp0_iter23_reg <= real_op_3_addr_reg_3310_pp0_iter22_reg;
        real_op_3_addr_reg_3310_pp0_iter24_reg <= real_op_3_addr_reg_3310_pp0_iter23_reg;
        real_op_4_addr_reg_3322 <= zext_ln45_1_reg_3059_pp0_iter12_reg;
        real_op_4_addr_reg_3322_pp0_iter14_reg <= real_op_4_addr_reg_3322;
        real_op_4_addr_reg_3322_pp0_iter15_reg <= real_op_4_addr_reg_3322_pp0_iter14_reg;
        real_op_4_addr_reg_3322_pp0_iter16_reg <= real_op_4_addr_reg_3322_pp0_iter15_reg;
        real_op_4_addr_reg_3322_pp0_iter17_reg <= real_op_4_addr_reg_3322_pp0_iter16_reg;
        real_op_4_addr_reg_3322_pp0_iter18_reg <= real_op_4_addr_reg_3322_pp0_iter17_reg;
        real_op_4_addr_reg_3322_pp0_iter19_reg <= real_op_4_addr_reg_3322_pp0_iter18_reg;
        real_op_4_addr_reg_3322_pp0_iter20_reg <= real_op_4_addr_reg_3322_pp0_iter19_reg;
        real_op_4_addr_reg_3322_pp0_iter21_reg <= real_op_4_addr_reg_3322_pp0_iter20_reg;
        real_op_4_addr_reg_3322_pp0_iter22_reg <= real_op_4_addr_reg_3322_pp0_iter21_reg;
        real_op_4_addr_reg_3322_pp0_iter23_reg <= real_op_4_addr_reg_3322_pp0_iter22_reg;
        real_op_4_addr_reg_3322_pp0_iter24_reg <= real_op_4_addr_reg_3322_pp0_iter23_reg;
        real_op_5_addr_reg_3434 <= zext_ln45_1_reg_3059_pp0_iter13_reg;
        real_op_5_addr_reg_3434_pp0_iter15_reg <= real_op_5_addr_reg_3434;
        real_op_5_addr_reg_3434_pp0_iter16_reg <= real_op_5_addr_reg_3434_pp0_iter15_reg;
        real_op_5_addr_reg_3434_pp0_iter17_reg <= real_op_5_addr_reg_3434_pp0_iter16_reg;
        real_op_5_addr_reg_3434_pp0_iter18_reg <= real_op_5_addr_reg_3434_pp0_iter17_reg;
        real_op_5_addr_reg_3434_pp0_iter19_reg <= real_op_5_addr_reg_3434_pp0_iter18_reg;
        real_op_5_addr_reg_3434_pp0_iter20_reg <= real_op_5_addr_reg_3434_pp0_iter19_reg;
        real_op_5_addr_reg_3434_pp0_iter21_reg <= real_op_5_addr_reg_3434_pp0_iter20_reg;
        real_op_5_addr_reg_3434_pp0_iter22_reg <= real_op_5_addr_reg_3434_pp0_iter21_reg;
        real_op_5_addr_reg_3434_pp0_iter23_reg <= real_op_5_addr_reg_3434_pp0_iter22_reg;
        real_op_5_addr_reg_3434_pp0_iter24_reg <= real_op_5_addr_reg_3434_pp0_iter23_reg;
        real_op_5_addr_reg_3434_pp0_iter25_reg <= real_op_5_addr_reg_3434_pp0_iter24_reg;
        real_op_6_addr_reg_3446 <= zext_ln45_1_reg_3059_pp0_iter13_reg;
        real_op_6_addr_reg_3446_pp0_iter15_reg <= real_op_6_addr_reg_3446;
        real_op_6_addr_reg_3446_pp0_iter16_reg <= real_op_6_addr_reg_3446_pp0_iter15_reg;
        real_op_6_addr_reg_3446_pp0_iter17_reg <= real_op_6_addr_reg_3446_pp0_iter16_reg;
        real_op_6_addr_reg_3446_pp0_iter18_reg <= real_op_6_addr_reg_3446_pp0_iter17_reg;
        real_op_6_addr_reg_3446_pp0_iter19_reg <= real_op_6_addr_reg_3446_pp0_iter18_reg;
        real_op_6_addr_reg_3446_pp0_iter20_reg <= real_op_6_addr_reg_3446_pp0_iter19_reg;
        real_op_6_addr_reg_3446_pp0_iter21_reg <= real_op_6_addr_reg_3446_pp0_iter20_reg;
        real_op_6_addr_reg_3446_pp0_iter22_reg <= real_op_6_addr_reg_3446_pp0_iter21_reg;
        real_op_6_addr_reg_3446_pp0_iter23_reg <= real_op_6_addr_reg_3446_pp0_iter22_reg;
        real_op_6_addr_reg_3446_pp0_iter24_reg <= real_op_6_addr_reg_3446_pp0_iter23_reg;
        real_op_6_addr_reg_3446_pp0_iter25_reg <= real_op_6_addr_reg_3446_pp0_iter24_reg;
        real_op_7_addr_reg_3558 <= zext_ln45_1_reg_3059_pp0_iter14_reg;
        real_op_7_addr_reg_3558_pp0_iter16_reg <= real_op_7_addr_reg_3558;
        real_op_7_addr_reg_3558_pp0_iter17_reg <= real_op_7_addr_reg_3558_pp0_iter16_reg;
        real_op_7_addr_reg_3558_pp0_iter18_reg <= real_op_7_addr_reg_3558_pp0_iter17_reg;
        real_op_7_addr_reg_3558_pp0_iter19_reg <= real_op_7_addr_reg_3558_pp0_iter18_reg;
        real_op_7_addr_reg_3558_pp0_iter20_reg <= real_op_7_addr_reg_3558_pp0_iter19_reg;
        real_op_7_addr_reg_3558_pp0_iter21_reg <= real_op_7_addr_reg_3558_pp0_iter20_reg;
        real_op_7_addr_reg_3558_pp0_iter22_reg <= real_op_7_addr_reg_3558_pp0_iter21_reg;
        real_op_7_addr_reg_3558_pp0_iter23_reg <= real_op_7_addr_reg_3558_pp0_iter22_reg;
        real_op_7_addr_reg_3558_pp0_iter24_reg <= real_op_7_addr_reg_3558_pp0_iter23_reg;
        real_op_7_addr_reg_3558_pp0_iter25_reg <= real_op_7_addr_reg_3558_pp0_iter24_reg;
        real_op_7_addr_reg_3558_pp0_iter26_reg <= real_op_7_addr_reg_3558_pp0_iter25_reg;
        real_op_8_addr_reg_3570 <= zext_ln45_1_reg_3059_pp0_iter14_reg;
        real_op_8_addr_reg_3570_pp0_iter16_reg <= real_op_8_addr_reg_3570;
        real_op_8_addr_reg_3570_pp0_iter17_reg <= real_op_8_addr_reg_3570_pp0_iter16_reg;
        real_op_8_addr_reg_3570_pp0_iter18_reg <= real_op_8_addr_reg_3570_pp0_iter17_reg;
        real_op_8_addr_reg_3570_pp0_iter19_reg <= real_op_8_addr_reg_3570_pp0_iter18_reg;
        real_op_8_addr_reg_3570_pp0_iter20_reg <= real_op_8_addr_reg_3570_pp0_iter19_reg;
        real_op_8_addr_reg_3570_pp0_iter21_reg <= real_op_8_addr_reg_3570_pp0_iter20_reg;
        real_op_8_addr_reg_3570_pp0_iter22_reg <= real_op_8_addr_reg_3570_pp0_iter21_reg;
        real_op_8_addr_reg_3570_pp0_iter23_reg <= real_op_8_addr_reg_3570_pp0_iter22_reg;
        real_op_8_addr_reg_3570_pp0_iter24_reg <= real_op_8_addr_reg_3570_pp0_iter23_reg;
        real_op_8_addr_reg_3570_pp0_iter25_reg <= real_op_8_addr_reg_3570_pp0_iter24_reg;
        real_op_8_addr_reg_3570_pp0_iter26_reg <= real_op_8_addr_reg_3570_pp0_iter25_reg;
        real_op_9_addr_reg_3662 <= zext_ln45_1_reg_3059_pp0_iter15_reg;
        real_op_9_addr_reg_3662_pp0_iter17_reg <= real_op_9_addr_reg_3662;
        real_op_9_addr_reg_3662_pp0_iter18_reg <= real_op_9_addr_reg_3662_pp0_iter17_reg;
        real_op_9_addr_reg_3662_pp0_iter19_reg <= real_op_9_addr_reg_3662_pp0_iter18_reg;
        real_op_9_addr_reg_3662_pp0_iter20_reg <= real_op_9_addr_reg_3662_pp0_iter19_reg;
        real_op_9_addr_reg_3662_pp0_iter21_reg <= real_op_9_addr_reg_3662_pp0_iter20_reg;
        real_op_9_addr_reg_3662_pp0_iter22_reg <= real_op_9_addr_reg_3662_pp0_iter21_reg;
        real_op_9_addr_reg_3662_pp0_iter23_reg <= real_op_9_addr_reg_3662_pp0_iter22_reg;
        real_op_9_addr_reg_3662_pp0_iter24_reg <= real_op_9_addr_reg_3662_pp0_iter23_reg;
        real_op_9_addr_reg_3662_pp0_iter25_reg <= real_op_9_addr_reg_3662_pp0_iter24_reg;
        real_op_9_addr_reg_3662_pp0_iter26_reg <= real_op_9_addr_reg_3662_pp0_iter25_reg;
        real_op_9_addr_reg_3662_pp0_iter27_reg <= real_op_9_addr_reg_3662_pp0_iter26_reg;
        real_sample_load_reg_2701 <= real_sample_q0;
        select_ln18_1_reg_2610_pp0_iter2_reg <= select_ln18_1_reg_2610_pp0_iter1_reg;
        select_ln18_1_reg_2610_pp0_iter3_reg <= select_ln18_1_reg_2610_pp0_iter2_reg;
        tmp_1_reg_2670 <= {{tmp_1_fu_1954_p1[22:16]}};
        tmp_1_reg_2670_pp0_iter10_reg <= tmp_1_reg_2670_pp0_iter9_reg;
        tmp_1_reg_2670_pp0_iter4_reg <= tmp_1_reg_2670;
        tmp_1_reg_2670_pp0_iter5_reg <= tmp_1_reg_2670_pp0_iter4_reg;
        tmp_1_reg_2670_pp0_iter6_reg <= tmp_1_reg_2670_pp0_iter5_reg;
        tmp_1_reg_2670_pp0_iter7_reg <= tmp_1_reg_2670_pp0_iter6_reg;
        tmp_1_reg_2670_pp0_iter8_reg <= tmp_1_reg_2670_pp0_iter7_reg;
        tmp_1_reg_2670_pp0_iter9_reg <= tmp_1_reg_2670_pp0_iter8_reg;
        trunc_ln18_reg_2615_pp0_iter10_reg <= trunc_ln18_reg_2615_pp0_iter9_reg;
        trunc_ln18_reg_2615_pp0_iter11_reg <= trunc_ln18_reg_2615_pp0_iter10_reg;
        trunc_ln18_reg_2615_pp0_iter12_reg <= trunc_ln18_reg_2615_pp0_iter11_reg;
        trunc_ln18_reg_2615_pp0_iter2_reg <= trunc_ln18_reg_2615_pp0_iter1_reg;
        trunc_ln18_reg_2615_pp0_iter3_reg <= trunc_ln18_reg_2615_pp0_iter2_reg;
        trunc_ln18_reg_2615_pp0_iter4_reg <= trunc_ln18_reg_2615_pp0_iter3_reg;
        trunc_ln18_reg_2615_pp0_iter5_reg <= trunc_ln18_reg_2615_pp0_iter4_reg;
        trunc_ln18_reg_2615_pp0_iter6_reg <= trunc_ln18_reg_2615_pp0_iter5_reg;
        trunc_ln18_reg_2615_pp0_iter7_reg <= trunc_ln18_reg_2615_pp0_iter6_reg;
        trunc_ln18_reg_2615_pp0_iter8_reg <= trunc_ln18_reg_2615_pp0_iter7_reg;
        trunc_ln18_reg_2615_pp0_iter9_reg <= trunc_ln18_reg_2615_pp0_iter8_reg;
        zext_ln45_1_reg_3059[6 : 0] <= zext_ln45_1_fu_2109_p1[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter12_reg[6 : 0] <= zext_ln45_1_reg_3059[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter13_reg[6 : 0] <= zext_ln45_1_reg_3059_pp0_iter12_reg[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter14_reg[6 : 0] <= zext_ln45_1_reg_3059_pp0_iter13_reg[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter15_reg[6 : 0] <= zext_ln45_1_reg_3059_pp0_iter14_reg[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter16_reg[6 : 0] <= zext_ln45_1_reg_3059_pp0_iter15_reg[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter17_reg[6 : 0] <= zext_ln45_1_reg_3059_pp0_iter16_reg[6 : 0];
        zext_ln45_1_reg_3059_pp0_iter18_reg[6 : 0] <= zext_ln45_1_reg_3059_pp0_iter17_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln78_reg_2650_pp0_iter1_reg <= icmp_ln78_reg_2650;
        select_ln18_1_reg_2610_pp0_iter1_reg <= select_ln18_1_reg_2610;
        trunc_ln18_reg_2615_pp0_iter1_reg <= trunc_ln18_reg_2615;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln18_fu_1863_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln78_reg_2650 <= icmp_ln78_fu_1923_p2;
        select_ln18_1_reg_2610 <= select_ln18_1_fu_1903_p3;
        trunc_ln18_reg_2615 <= trunc_ln18_fu_1911_p1;
        trunc_ln23_reg_2640 <= trunc_ln23_fu_1915_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_0_load_reg_3181 <= imag_op_0_q1;
        real_op_0_load_reg_3171 <= real_op_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_10_load_reg_3741 <= imag_op_10_q1;
        imag_op_9_load_reg_3721 <= imag_op_9_q1;
        real_op_10_load_reg_3731 <= real_op_10_q1;
        real_op_9_load_reg_3711 <= real_op_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_11_load_reg_3805 <= imag_op_11_q1;
        imag_op_12_load_reg_3825 <= imag_op_12_q1;
        real_op_11_load_reg_3795 <= real_op_11_q1;
        real_op_12_load_reg_3815 <= real_op_12_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_13_load_reg_3889 <= imag_op_13_q1;
        imag_op_14_load_reg_3909 <= imag_op_14_q1;
        real_op_13_load_reg_3879 <= real_op_13_q1;
        real_op_14_load_reg_3899 <= real_op_14_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_15_load_reg_4021 <= imag_op_15_q1;
        imag_op_16_load_reg_4041 <= imag_op_16_q1;
        real_op_15_load_reg_4011 <= real_op_15_q1;
        real_op_16_load_reg_4036 <= real_op_16_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_17_load_reg_4101 <= imag_op_17_q1;
        imag_op_18_load_reg_4111 <= imag_op_18_q1;
        real_op_17_load_reg_4096 <= real_op_17_q1;
        real_op_18_load_reg_4106 <= real_op_18_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_19_load_reg_4191 <= imag_op_19_q1;
        imag_op_20_load_reg_4201 <= imag_op_20_q1;
        real_op_19_load_reg_4186 <= real_op_19_q1;
        real_op_20_load_reg_4196 <= real_op_20_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_1_load_reg_3285 <= imag_op_1_q1;
        imag_op_2_load_reg_3305 <= imag_op_2_q1;
        real_op_1_load_reg_3275 <= real_op_1_q1;
        real_op_2_load_reg_3295 <= real_op_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_3_load_reg_3409 <= imag_op_3_q1;
        imag_op_4_load_reg_3429 <= imag_op_4_q1;
        real_op_3_load_reg_3399 <= real_op_3_q1;
        real_op_4_load_reg_3419 <= real_op_4_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_5_load_reg_3533 <= imag_op_5_q1;
        imag_op_6_load_reg_3553 <= imag_op_6_q1;
        real_op_5_load_reg_3523 <= real_op_5_q1;
        real_op_6_load_reg_3543 <= real_op_6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_7_load_reg_3637 <= imag_op_7_q1;
        imag_op_8_load_reg_3657 <= imag_op_8_q1;
        real_op_7_load_reg_3627 <= real_op_7_q1;
        real_op_8_load_reg_3647 <= real_op_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2650_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_16_load_reg_3344 <= p_ZL22cos_coefficients_table_16_q0;
        p_ZL22sin_coefficients_table_16_load_reg_3349 <= p_ZL22sin_coefficients_table_16_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2650_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_17_load_reg_3458 <= p_ZL22cos_coefficients_table_17_q0;
        p_ZL22cos_coefficients_table_18_load_reg_3468 <= p_ZL22cos_coefficients_table_18_q0;
        p_ZL22sin_coefficients_table_17_load_reg_3463 <= p_ZL22sin_coefficients_table_17_q0;
        p_ZL22sin_coefficients_table_18_load_reg_3473 <= p_ZL22sin_coefficients_table_18_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2650_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_19_load_reg_3582 <= p_ZL22cos_coefficients_table_19_q0;
        p_ZL22cos_coefficients_table_20_load_reg_3592 <= p_ZL22cos_coefficients_table_20_q0;
        p_ZL22sin_coefficients_table_19_load_reg_3587 <= p_ZL22sin_coefficients_table_19_q0;
        p_ZL22sin_coefficients_table_20_load_reg_3597 <= p_ZL22sin_coefficients_table_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2650_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_i16_reg_4031 <= grp_fu_1809_p2;
        temp_r16_reg_4026 <= grp_fu_1805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2650_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_i17_reg_4061 <= grp_fu_1817_p2;
        temp_i18_reg_4071 <= grp_fu_1825_p2;
        temp_r17_reg_4056 <= grp_fu_1813_p2;
        temp_r18_reg_4066 <= grp_fu_1821_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2650_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_i19_reg_4131 <= grp_fu_1833_p2;
        temp_i20_reg_4141 <= grp_fu_1841_p2;
        temp_r19_reg_4126 <= grp_fu_1829_p2;
        temp_r20_reg_4136 <= grp_fu_1837_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln18_fu_1863_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter32_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_240;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_k_load = 11'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_232;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 11'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_236;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_0_ce0 = 1'b1;
    end else begin
        imag_op_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_0_ce1 = 1'b1;
    end else begin
        imag_op_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_0_we0 = 1'b1;
    end else begin
        imag_op_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        imag_op_10_ce0 = 1'b1;
    end else begin
        imag_op_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_10_ce1 = 1'b1;
    end else begin
        imag_op_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        imag_op_10_we0 = 1'b1;
    end else begin
        imag_op_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        imag_op_11_ce0 = 1'b1;
    end else begin
        imag_op_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_11_ce1 = 1'b1;
    end else begin
        imag_op_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        imag_op_11_we0 = 1'b1;
    end else begin
        imag_op_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        imag_op_12_ce0 = 1'b1;
    end else begin
        imag_op_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_12_ce1 = 1'b1;
    end else begin
        imag_op_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        imag_op_12_we0 = 1'b1;
    end else begin
        imag_op_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        imag_op_13_ce0 = 1'b1;
    end else begin
        imag_op_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_13_ce1 = 1'b1;
    end else begin
        imag_op_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        imag_op_13_we0 = 1'b1;
    end else begin
        imag_op_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        imag_op_14_ce0 = 1'b1;
    end else begin
        imag_op_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_14_ce1 = 1'b1;
    end else begin
        imag_op_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        imag_op_14_we0 = 1'b1;
    end else begin
        imag_op_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        imag_op_15_ce0 = 1'b1;
    end else begin
        imag_op_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_15_ce1 = 1'b1;
    end else begin
        imag_op_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        imag_op_15_we0 = 1'b1;
    end else begin
        imag_op_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        imag_op_16_ce0 = 1'b1;
    end else begin
        imag_op_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_16_ce1 = 1'b1;
    end else begin
        imag_op_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        imag_op_16_we0 = 1'b1;
    end else begin
        imag_op_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        imag_op_17_ce0 = 1'b1;
    end else begin
        imag_op_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_17_ce1 = 1'b1;
    end else begin
        imag_op_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        imag_op_17_we0 = 1'b1;
    end else begin
        imag_op_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        imag_op_18_ce0 = 1'b1;
    end else begin
        imag_op_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_18_ce1 = 1'b1;
    end else begin
        imag_op_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        imag_op_18_we0 = 1'b1;
    end else begin
        imag_op_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        imag_op_19_ce0 = 1'b1;
    end else begin
        imag_op_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_19_ce1 = 1'b1;
    end else begin
        imag_op_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        imag_op_19_we0 = 1'b1;
    end else begin
        imag_op_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_1_ce0 = 1'b1;
    end else begin
        imag_op_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_1_ce1 = 1'b1;
    end else begin
        imag_op_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_1_we0 = 1'b1;
    end else begin
        imag_op_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        imag_op_20_ce0 = 1'b1;
    end else begin
        imag_op_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_20_ce1 = 1'b1;
    end else begin
        imag_op_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        imag_op_20_we0 = 1'b1;
    end else begin
        imag_op_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_2_ce0 = 1'b1;
    end else begin
        imag_op_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_2_ce1 = 1'b1;
    end else begin
        imag_op_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_2_we0 = 1'b1;
    end else begin
        imag_op_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_3_ce0 = 1'b1;
    end else begin
        imag_op_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_3_ce1 = 1'b1;
    end else begin
        imag_op_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_3_we0 = 1'b1;
    end else begin
        imag_op_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_4_ce0 = 1'b1;
    end else begin
        imag_op_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_4_ce1 = 1'b1;
    end else begin
        imag_op_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_4_we0 = 1'b1;
    end else begin
        imag_op_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_5_ce0 = 1'b1;
    end else begin
        imag_op_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_5_ce1 = 1'b1;
    end else begin
        imag_op_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_5_we0 = 1'b1;
    end else begin
        imag_op_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_6_ce0 = 1'b1;
    end else begin
        imag_op_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_6_ce1 = 1'b1;
    end else begin
        imag_op_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_6_we0 = 1'b1;
    end else begin
        imag_op_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        imag_op_7_ce0 = 1'b1;
    end else begin
        imag_op_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_7_ce1 = 1'b1;
    end else begin
        imag_op_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        imag_op_7_we0 = 1'b1;
    end else begin
        imag_op_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        imag_op_8_ce0 = 1'b1;
    end else begin
        imag_op_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_8_ce1 = 1'b1;
    end else begin
        imag_op_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        imag_op_8_we0 = 1'b1;
    end else begin
        imag_op_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        imag_op_9_ce0 = 1'b1;
    end else begin
        imag_op_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imag_op_9_ce1 = 1'b1;
    end else begin
        imag_op_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        imag_op_9_we0 = 1'b1;
    end else begin
        imag_op_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_0_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_10_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_11_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_12_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_13_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_14_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_15_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_16_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_17_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_18_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_19_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_1_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_20_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_2_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_3_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_4_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_5_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_6_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_7_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_8_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22cos_coefficients_table_9_ce0 = 1'b1;
    end else begin
        p_ZL22cos_coefficients_table_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_0_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_10_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_11_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_12_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_13_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_14_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_15_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_16_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_17_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_18_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_19_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_1_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_20_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_2_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_3_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_4_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_5_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_6_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_7_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_8_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL22sin_coefficients_table_9_ce0 = 1'b1;
    end else begin
        p_ZL22sin_coefficients_table_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_0_ce0 = 1'b1;
    end else begin
        real_op_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_0_ce1 = 1'b1;
    end else begin
        real_op_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_0_we0 = 1'b1;
    end else begin
        real_op_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        real_op_10_ce0 = 1'b1;
    end else begin
        real_op_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_10_ce1 = 1'b1;
    end else begin
        real_op_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        real_op_10_we0 = 1'b1;
    end else begin
        real_op_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        real_op_11_ce0 = 1'b1;
    end else begin
        real_op_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_11_ce1 = 1'b1;
    end else begin
        real_op_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        real_op_11_we0 = 1'b1;
    end else begin
        real_op_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        real_op_12_ce0 = 1'b1;
    end else begin
        real_op_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_12_ce1 = 1'b1;
    end else begin
        real_op_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        real_op_12_we0 = 1'b1;
    end else begin
        real_op_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        real_op_13_ce0 = 1'b1;
    end else begin
        real_op_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_13_ce1 = 1'b1;
    end else begin
        real_op_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        real_op_13_we0 = 1'b1;
    end else begin
        real_op_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        real_op_14_ce0 = 1'b1;
    end else begin
        real_op_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_14_ce1 = 1'b1;
    end else begin
        real_op_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        real_op_14_we0 = 1'b1;
    end else begin
        real_op_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        real_op_15_ce0 = 1'b1;
    end else begin
        real_op_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_15_ce1 = 1'b1;
    end else begin
        real_op_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        real_op_15_we0 = 1'b1;
    end else begin
        real_op_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        real_op_16_ce0 = 1'b1;
    end else begin
        real_op_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_16_ce1 = 1'b1;
    end else begin
        real_op_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        real_op_16_we0 = 1'b1;
    end else begin
        real_op_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        real_op_17_ce0 = 1'b1;
    end else begin
        real_op_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_17_ce1 = 1'b1;
    end else begin
        real_op_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        real_op_17_we0 = 1'b1;
    end else begin
        real_op_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        real_op_18_ce0 = 1'b1;
    end else begin
        real_op_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_18_ce1 = 1'b1;
    end else begin
        real_op_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        real_op_18_we0 = 1'b1;
    end else begin
        real_op_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        real_op_19_ce0 = 1'b1;
    end else begin
        real_op_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_19_ce1 = 1'b1;
    end else begin
        real_op_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        real_op_19_we0 = 1'b1;
    end else begin
        real_op_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_1_ce0 = 1'b1;
    end else begin
        real_op_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_1_ce1 = 1'b1;
    end else begin
        real_op_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_1_we0 = 1'b1;
    end else begin
        real_op_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        real_op_20_ce0 = 1'b1;
    end else begin
        real_op_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_20_ce1 = 1'b1;
    end else begin
        real_op_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        real_op_20_we0 = 1'b1;
    end else begin
        real_op_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_2_ce0 = 1'b1;
    end else begin
        real_op_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_2_ce1 = 1'b1;
    end else begin
        real_op_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_2_we0 = 1'b1;
    end else begin
        real_op_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_3_ce0 = 1'b1;
    end else begin
        real_op_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_3_ce1 = 1'b1;
    end else begin
        real_op_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_3_we0 = 1'b1;
    end else begin
        real_op_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_4_ce0 = 1'b1;
    end else begin
        real_op_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_4_ce1 = 1'b1;
    end else begin
        real_op_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_4_we0 = 1'b1;
    end else begin
        real_op_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_5_ce0 = 1'b1;
    end else begin
        real_op_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_5_ce1 = 1'b1;
    end else begin
        real_op_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_5_we0 = 1'b1;
    end else begin
        real_op_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_6_ce0 = 1'b1;
    end else begin
        real_op_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_6_ce1 = 1'b1;
    end else begin
        real_op_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_6_we0 = 1'b1;
    end else begin
        real_op_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        real_op_7_ce0 = 1'b1;
    end else begin
        real_op_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_7_ce1 = 1'b1;
    end else begin
        real_op_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        real_op_7_we0 = 1'b1;
    end else begin
        real_op_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        real_op_8_ce0 = 1'b1;
    end else begin
        real_op_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_8_ce1 = 1'b1;
    end else begin
        real_op_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        real_op_8_we0 = 1'b1;
    end else begin
        real_op_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        real_op_9_ce0 = 1'b1;
    end else begin
        real_op_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_op_9_ce1 = 1'b1;
    end else begin
        real_op_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        real_op_9_we0 = 1'b1;
    end else begin
        real_op_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_sample_ce0 = 1'b1;
    end else begin
        real_sample_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln18_1_fu_1897_p2 = (ap_sig_allocacmp_n_load + 11'd1);

assign add_ln18_fu_1869_p2 = (ap_sig_allocacmp_indvar_flatten_load + 16'd1);

assign add_ln20_fu_1929_p2 = (select_ln18_fu_1889_p3 + 11'd21);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3261 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln18_fu_2000_p1 = real_sample_load_reg_2701;

assign grp_fu_1509_p0 = real_op_0_load_reg_3171;

assign grp_fu_1513_p0 = imag_op_0_load_reg_3181;

assign grp_fu_1517_p0 = real_op_1_load_reg_3275;

assign grp_fu_1521_p0 = imag_op_1_load_reg_3285;

assign grp_fu_1525_p0 = real_op_2_load_reg_3295;

assign grp_fu_1529_p0 = imag_op_2_load_reg_3305;

assign grp_fu_1533_p0 = real_op_3_load_reg_3399;

assign grp_fu_1537_p0 = imag_op_3_load_reg_3409;

assign grp_fu_1541_p0 = real_op_4_load_reg_3419;

assign grp_fu_1545_p0 = imag_op_4_load_reg_3429;

assign grp_fu_1549_p0 = real_op_5_load_reg_3523;

assign grp_fu_1553_p0 = imag_op_5_load_reg_3533;

assign grp_fu_1557_p0 = real_op_6_load_reg_3543;

assign grp_fu_1561_p0 = imag_op_6_load_reg_3553;

assign grp_fu_1565_p0 = real_op_7_load_reg_3627;

assign grp_fu_1569_p0 = imag_op_7_load_reg_3637;

assign grp_fu_1573_p0 = real_op_8_load_reg_3647;

assign grp_fu_1577_p0 = imag_op_8_load_reg_3657;

assign grp_fu_1581_p0 = real_op_9_load_reg_3711;

assign grp_fu_1585_p0 = imag_op_9_load_reg_3721;

assign grp_fu_1589_p0 = real_op_10_load_reg_3731;

assign grp_fu_1593_p0 = imag_op_10_load_reg_3741;

assign grp_fu_1597_p0 = real_op_11_load_reg_3795;

assign grp_fu_1601_p0 = imag_op_11_load_reg_3805;

assign grp_fu_1605_p0 = real_op_12_load_reg_3815;

assign grp_fu_1609_p0 = imag_op_12_load_reg_3825;

assign grp_fu_1613_p0 = real_op_13_load_reg_3879;

assign grp_fu_1617_p0 = imag_op_13_load_reg_3889;

assign grp_fu_1621_p0 = real_op_14_load_reg_3899;

assign grp_fu_1625_p0 = imag_op_14_load_reg_3909;

assign grp_fu_1629_p0 = real_op_15_load_reg_4011;

assign grp_fu_1633_p0 = imag_op_15_load_reg_4021;

assign grp_fu_1637_p0 = real_op_16_load_reg_4036;

assign grp_fu_1637_p1 = ((icmp_ln78_reg_2650_pp0_iter20_reg[0:0] == 1'b1) ? 32'd0 : temp_r16_reg_4026);

assign grp_fu_1641_p0 = imag_op_16_load_reg_4041;

assign grp_fu_1641_p1 = ((icmp_ln78_reg_2650_pp0_iter20_reg[0:0] == 1'b1) ? 32'd0 : temp_i16_reg_4031);

assign grp_fu_1645_p0 = real_op_17_load_reg_4096;

assign grp_fu_1645_p1 = ((icmp_ln78_reg_2650_pp0_iter21_reg[0:0] == 1'b1) ? 32'd0 : temp_r17_reg_4056);

assign grp_fu_1649_p0 = imag_op_17_load_reg_4101;

assign grp_fu_1649_p1 = ((icmp_ln78_reg_2650_pp0_iter21_reg[0:0] == 1'b1) ? 32'd0 : temp_i17_reg_4061);

assign grp_fu_1653_p0 = real_op_18_load_reg_4106;

assign grp_fu_1653_p1 = ((icmp_ln78_reg_2650_pp0_iter21_reg[0:0] == 1'b1) ? 32'd0 : temp_r18_reg_4066);

assign grp_fu_1657_p0 = imag_op_18_load_reg_4111;

assign grp_fu_1657_p1 = ((icmp_ln78_reg_2650_pp0_iter21_reg[0:0] == 1'b1) ? 32'd0 : temp_i18_reg_4071);

assign grp_fu_1661_p0 = real_op_19_load_reg_4186;

assign grp_fu_1661_p1 = ((icmp_ln78_reg_2650_pp0_iter22_reg[0:0] == 1'b1) ? 32'd0 : temp_r19_reg_4126);

assign grp_fu_1665_p0 = imag_op_19_load_reg_4191;

assign grp_fu_1665_p1 = ((icmp_ln78_reg_2650_pp0_iter22_reg[0:0] == 1'b1) ? 32'd0 : temp_i19_reg_4131);

assign grp_fu_1669_p0 = real_op_20_load_reg_4196;

assign grp_fu_1669_p1 = ((icmp_ln78_reg_2650_pp0_iter22_reg[0:0] == 1'b1) ? 32'd0 : temp_r20_reg_4136);

assign grp_fu_1673_p0 = imag_op_20_load_reg_4201;

assign grp_fu_1673_p1 = ((icmp_ln78_reg_2650_pp0_iter22_reg[0:0] == 1'b1) ? 32'd0 : temp_i20_reg_4141);

assign grp_fu_2578_p0 = grp_fu_2578_p00;

assign grp_fu_2578_p00 = select_ln18_fu_1889_p3;

assign grp_fu_2578_p1 = 23'd3121;

assign icmp_ln18_fu_1863_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 16'd50176) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_1923_p2 = ((select_ln18_fu_1889_p3 == 11'd1008) ? 1'b1 : 1'b0);

assign imag_op_0_address0 = imag_op_0_addr_reg_3109_pp0_iter22_reg;

assign imag_op_0_address1 = zext_ln45_1_fu_2109_p1;

assign imag_op_0_d0 = add1_reg_4121;

assign imag_op_10_address0 = imag_op_10_addr_reg_3680_pp0_iter27_reg;

assign imag_op_10_address1 = zext_ln45_1_reg_3059_pp0_iter15_reg;

assign imag_op_10_d0 = add21_reg_4341;

assign imag_op_11_address0 = imag_op_11_addr_reg_3752_pp0_iter28_reg;

assign imag_op_11_address1 = zext_ln45_1_reg_3059_pp0_iter16_reg;

assign imag_op_11_d0 = add23_reg_4351;

assign imag_op_12_address0 = imag_op_12_addr_reg_3764_pp0_iter28_reg;

assign imag_op_12_address1 = zext_ln45_1_reg_3059_pp0_iter16_reg;

assign imag_op_12_d0 = add25_reg_4361;

assign imag_op_13_address0 = imag_op_13_addr_reg_3836_pp0_iter29_reg;

assign imag_op_13_address1 = zext_ln45_1_reg_3059_pp0_iter17_reg;

assign imag_op_13_d0 = add27_reg_4371;

assign imag_op_14_address0 = imag_op_14_addr_reg_3848_pp0_iter29_reg;

assign imag_op_14_address1 = zext_ln45_1_reg_3059_pp0_iter17_reg;

assign imag_op_14_d0 = add29_reg_4381;

assign imag_op_15_address0 = imag_op_15_addr_reg_3920_pp0_iter30_reg;

assign imag_op_15_address1 = zext_ln45_1_reg_3059_pp0_iter18_reg;

assign imag_op_15_d0 = add31_reg_4391;

assign imag_op_16_address0 = imag_op_16_addr_reg_3932_pp0_iter30_reg;

assign imag_op_16_address1 = zext_ln45_1_reg_3059_pp0_iter18_reg;

assign imag_op_16_d0 = add33_reg_4401;

assign imag_op_17_address0 = imag_op_17_addr_reg_3944_pp0_iter31_reg;

assign imag_op_17_address1 = imag_op_17_addr_reg_3944;

assign imag_op_17_d0 = add35_reg_4411;

assign imag_op_18_address0 = imag_op_18_addr_reg_3956_pp0_iter31_reg;

assign imag_op_18_address1 = imag_op_18_addr_reg_3956;

assign imag_op_18_d0 = add37_reg_4421;

assign imag_op_19_address0 = imag_op_19_addr_reg_3968_pp0_iter32_reg;

assign imag_op_19_address1 = imag_op_19_addr_reg_3968_pp0_iter20_reg;

assign imag_op_19_d0 = add39_reg_4431;

assign imag_op_1_address0 = imag_op_1_addr_reg_3192_pp0_iter23_reg;

assign imag_op_1_address1 = zext_ln45_1_reg_3059;

assign imag_op_1_d0 = add3_reg_4211;

assign imag_op_20_address0 = imag_op_20_addr_reg_3980_pp0_iter32_reg;

assign imag_op_20_address1 = imag_op_20_addr_reg_3980_pp0_iter20_reg;

assign imag_op_20_d0 = add41_reg_4441;

assign imag_op_2_address0 = imag_op_2_addr_reg_3204_pp0_iter23_reg;

assign imag_op_2_address1 = zext_ln45_1_reg_3059;

assign imag_op_2_d0 = add5_reg_4221;

assign imag_op_3_address0 = imag_op_3_addr_reg_3316_pp0_iter24_reg;

assign imag_op_3_address1 = zext_ln45_1_reg_3059_pp0_iter12_reg;

assign imag_op_3_d0 = add7_reg_4271;

assign imag_op_4_address0 = imag_op_4_addr_reg_3328_pp0_iter24_reg;

assign imag_op_4_address1 = zext_ln45_1_reg_3059_pp0_iter12_reg;

assign imag_op_4_d0 = add9_reg_4281;

assign imag_op_5_address0 = imag_op_5_addr_reg_3440_pp0_iter25_reg;

assign imag_op_5_address1 = zext_ln45_1_reg_3059_pp0_iter13_reg;

assign imag_op_5_d0 = add11_reg_4291;

assign imag_op_6_address0 = imag_op_6_addr_reg_3452_pp0_iter25_reg;

assign imag_op_6_address1 = zext_ln45_1_reg_3059_pp0_iter13_reg;

assign imag_op_6_d0 = add13_reg_4301;

assign imag_op_7_address0 = imag_op_7_addr_reg_3564_pp0_iter26_reg;

assign imag_op_7_address1 = zext_ln45_1_reg_3059_pp0_iter14_reg;

assign imag_op_7_d0 = add15_reg_4311;

assign imag_op_8_address0 = imag_op_8_addr_reg_3576_pp0_iter26_reg;

assign imag_op_8_address1 = zext_ln45_1_reg_3059_pp0_iter14_reg;

assign imag_op_8_d0 = add17_reg_4321;

assign imag_op_9_address0 = imag_op_9_addr_reg_3668_pp0_iter27_reg;

assign imag_op_9_address1 = zext_ln45_1_reg_3059_pp0_iter15_reg;

assign imag_op_9_d0 = add19_reg_4331;

assign imag_sample_address0 = 10'd0;

assign imag_sample_address1 = 10'd0;

assign imag_sample_ce0 = 1'b0;

assign imag_sample_ce1 = 1'b0;

assign imag_sample_d0 = 32'd0;

assign imag_sample_d1 = 32'd0;

assign imag_sample_we0 = 1'b0;

assign imag_sample_we1 = 1'b0;

assign index10_fu_2047_p2 = ($signed(index9_fu_2043_p2) + $signed(trunc_ln18_reg_2615_pp0_iter7_reg));

assign index11_fu_2062_p2 = ($signed(index10_reg_2900) + $signed(trunc_ln18_reg_2615_pp0_iter8_reg));

assign index12_fu_2066_p2 = ($signed(index11_fu_2062_p2) + $signed(trunc_ln18_reg_2615_pp0_iter8_reg));

assign index13_fu_2081_p2 = ($signed(index12_reg_2951) + $signed(trunc_ln18_reg_2615_pp0_iter9_reg));

assign index14_fu_2085_p2 = ($signed(index13_fu_2081_p2) + $signed(trunc_ln18_reg_2615_pp0_iter9_reg));

assign index15_fu_2100_p2 = ($signed(index14_reg_3002) + $signed(trunc_ln18_reg_2615_pp0_iter10_reg));

assign index16_fu_2104_p2 = ($signed(index15_fu_2100_p2) + $signed(trunc_ln18_reg_2615_pp0_iter10_reg));

assign index17_fu_2124_p2 = ($signed(index16_reg_3053) + $signed(trunc_ln18_reg_2615_pp0_iter11_reg));

assign index18_fu_2128_p2 = ($signed(index17_fu_2124_p2) + $signed(trunc_ln18_reg_2615_pp0_iter11_reg));

assign index19_fu_2143_p2 = ($signed(index18_reg_3160) + $signed(trunc_ln18_reg_2615_pp0_iter12_reg));

assign index1_fu_1967_p2 = ($signed(index0_reg_2664) + $signed(trunc_ln18_reg_2615_pp0_iter3_reg));

assign index20_fu_2147_p2 = ($signed(index19_fu_2143_p2) + $signed(trunc_ln18_reg_2615_pp0_iter12_reg));

assign index2_fu_1971_p2 = ($signed(index1_fu_1967_p2) + $signed(trunc_ln18_reg_2615_pp0_iter3_reg));

assign index3_fu_1981_p2 = ($signed(index2_reg_2685) + $signed(trunc_ln18_reg_2615_pp0_iter4_reg));

assign index4_fu_1985_p2 = ($signed(index3_fu_1981_p2) + $signed(trunc_ln18_reg_2615_pp0_iter4_reg));

assign index5_fu_2005_p2 = ($signed(index4_reg_2711) + $signed(trunc_ln18_reg_2615_pp0_iter5_reg));

assign index6_fu_2009_p2 = ($signed(index5_fu_2005_p2) + $signed(trunc_ln18_reg_2615_pp0_iter5_reg));

assign index7_fu_2024_p2 = ($signed(index6_reg_2798) + $signed(trunc_ln18_reg_2615_pp0_iter6_reg));

assign index8_fu_2028_p2 = ($signed(index7_fu_2024_p2) + $signed(trunc_ln18_reg_2615_pp0_iter6_reg));

assign index9_fu_2043_p2 = ($signed(index8_reg_2849) + $signed(trunc_ln18_reg_2615_pp0_iter7_reg));

assign p_ZL22cos_coefficients_table_0_address0 = zext_ln45_fu_1976_p1;

assign p_ZL22cos_coefficients_table_10_address0 = zext_ln65_fu_2076_p1;

assign p_ZL22cos_coefficients_table_11_address0 = zext_ln67_fu_2090_p1;

assign p_ZL22cos_coefficients_table_12_address0 = zext_ln69_fu_2095_p1;

assign p_ZL22cos_coefficients_table_13_address0 = zext_ln71_fu_2114_p1;

assign p_ZL22cos_coefficients_table_14_address0 = zext_ln73_fu_2119_p1;

assign p_ZL22cos_coefficients_table_15_address0 = zext_ln75_fu_2133_p1;

assign p_ZL22cos_coefficients_table_16_address0 = zext_ln91_fu_2138_p1;

assign p_ZL22cos_coefficients_table_17_address0 = zext_ln93_fu_2160_p1;

assign p_ZL22cos_coefficients_table_18_address0 = zext_ln95_fu_2165_p1;

assign p_ZL22cos_coefficients_table_19_address0 = zext_ln97_fu_2186_p1;

assign p_ZL22cos_coefficients_table_1_address0 = zext_ln47_fu_1990_p1;

assign p_ZL22cos_coefficients_table_20_address0 = zext_ln99_fu_2191_p1;

assign p_ZL22cos_coefficients_table_2_address0 = zext_ln49_fu_1995_p1;

assign p_ZL22cos_coefficients_table_3_address0 = zext_ln51_fu_2014_p1;

assign p_ZL22cos_coefficients_table_4_address0 = zext_ln53_fu_2019_p1;

assign p_ZL22cos_coefficients_table_5_address0 = zext_ln55_fu_2033_p1;

assign p_ZL22cos_coefficients_table_6_address0 = zext_ln57_fu_2038_p1;

assign p_ZL22cos_coefficients_table_7_address0 = zext_ln59_fu_2052_p1;

assign p_ZL22cos_coefficients_table_8_address0 = zext_ln61_fu_2057_p1;

assign p_ZL22cos_coefficients_table_9_address0 = zext_ln63_fu_2071_p1;

assign p_ZL22sin_coefficients_table_0_address0 = zext_ln45_fu_1976_p1;

assign p_ZL22sin_coefficients_table_10_address0 = zext_ln65_fu_2076_p1;

assign p_ZL22sin_coefficients_table_11_address0 = zext_ln67_fu_2090_p1;

assign p_ZL22sin_coefficients_table_12_address0 = zext_ln69_fu_2095_p1;

assign p_ZL22sin_coefficients_table_13_address0 = zext_ln71_fu_2114_p1;

assign p_ZL22sin_coefficients_table_14_address0 = zext_ln73_fu_2119_p1;

assign p_ZL22sin_coefficients_table_15_address0 = zext_ln75_fu_2133_p1;

assign p_ZL22sin_coefficients_table_16_address0 = zext_ln91_fu_2138_p1;

assign p_ZL22sin_coefficients_table_17_address0 = zext_ln93_fu_2160_p1;

assign p_ZL22sin_coefficients_table_18_address0 = zext_ln95_fu_2165_p1;

assign p_ZL22sin_coefficients_table_19_address0 = zext_ln97_fu_2186_p1;

assign p_ZL22sin_coefficients_table_1_address0 = zext_ln47_fu_1990_p1;

assign p_ZL22sin_coefficients_table_20_address0 = zext_ln99_fu_2191_p1;

assign p_ZL22sin_coefficients_table_2_address0 = zext_ln49_fu_1995_p1;

assign p_ZL22sin_coefficients_table_3_address0 = zext_ln51_fu_2014_p1;

assign p_ZL22sin_coefficients_table_4_address0 = zext_ln53_fu_2019_p1;

assign p_ZL22sin_coefficients_table_5_address0 = zext_ln55_fu_2033_p1;

assign p_ZL22sin_coefficients_table_6_address0 = zext_ln57_fu_2038_p1;

assign p_ZL22sin_coefficients_table_7_address0 = zext_ln59_fu_2052_p1;

assign p_ZL22sin_coefficients_table_8_address0 = zext_ln61_fu_2057_p1;

assign p_ZL22sin_coefficients_table_9_address0 = zext_ln63_fu_2071_p1;

assign real_op_0_address0 = real_op_0_addr_reg_3103_pp0_iter22_reg;

assign real_op_0_address1 = zext_ln45_1_fu_2109_p1;

assign real_op_0_d0 = add_reg_4116;

assign real_op_10_address0 = real_op_10_addr_reg_3674_pp0_iter27_reg;

assign real_op_10_address1 = zext_ln45_1_reg_3059_pp0_iter15_reg;

assign real_op_10_d0 = add20_reg_4336;

assign real_op_11_address0 = real_op_11_addr_reg_3746_pp0_iter28_reg;

assign real_op_11_address1 = zext_ln45_1_reg_3059_pp0_iter16_reg;

assign real_op_11_d0 = add22_reg_4346;

assign real_op_12_address0 = real_op_12_addr_reg_3758_pp0_iter28_reg;

assign real_op_12_address1 = zext_ln45_1_reg_3059_pp0_iter16_reg;

assign real_op_12_d0 = add24_reg_4356;

assign real_op_13_address0 = real_op_13_addr_reg_3830_pp0_iter29_reg;

assign real_op_13_address1 = zext_ln45_1_reg_3059_pp0_iter17_reg;

assign real_op_13_d0 = add26_reg_4366;

assign real_op_14_address0 = real_op_14_addr_reg_3842_pp0_iter29_reg;

assign real_op_14_address1 = zext_ln45_1_reg_3059_pp0_iter17_reg;

assign real_op_14_d0 = add28_reg_4376;

assign real_op_15_address0 = real_op_15_addr_reg_3914_pp0_iter30_reg;

assign real_op_15_address1 = zext_ln45_1_reg_3059_pp0_iter18_reg;

assign real_op_15_d0 = add30_reg_4386;

assign real_op_16_address0 = real_op_16_addr_reg_3926_pp0_iter30_reg;

assign real_op_16_address1 = zext_ln45_1_reg_3059_pp0_iter18_reg;

assign real_op_16_d0 = add32_reg_4396;

assign real_op_17_address0 = real_op_17_addr_reg_3938_pp0_iter31_reg;

assign real_op_17_address1 = real_op_17_addr_reg_3938;

assign real_op_17_d0 = add34_reg_4406;

assign real_op_18_address0 = real_op_18_addr_reg_3950_pp0_iter31_reg;

assign real_op_18_address1 = real_op_18_addr_reg_3950;

assign real_op_18_d0 = add36_reg_4416;

assign real_op_19_address0 = real_op_19_addr_reg_3962_pp0_iter32_reg;

assign real_op_19_address1 = real_op_19_addr_reg_3962_pp0_iter20_reg;

assign real_op_19_d0 = add38_reg_4426;

assign real_op_1_address0 = real_op_1_addr_reg_3186_pp0_iter23_reg;

assign real_op_1_address1 = zext_ln45_1_reg_3059;

assign real_op_1_d0 = add2_reg_4206;

assign real_op_20_address0 = real_op_20_addr_reg_3974_pp0_iter32_reg;

assign real_op_20_address1 = real_op_20_addr_reg_3974_pp0_iter20_reg;

assign real_op_20_d0 = add40_reg_4436;

assign real_op_2_address0 = real_op_2_addr_reg_3198_pp0_iter23_reg;

assign real_op_2_address1 = zext_ln45_1_reg_3059;

assign real_op_2_d0 = add4_reg_4216;

assign real_op_3_address0 = real_op_3_addr_reg_3310_pp0_iter24_reg;

assign real_op_3_address1 = zext_ln45_1_reg_3059_pp0_iter12_reg;

assign real_op_3_d0 = add6_reg_4266;

assign real_op_4_address0 = real_op_4_addr_reg_3322_pp0_iter24_reg;

assign real_op_4_address1 = zext_ln45_1_reg_3059_pp0_iter12_reg;

assign real_op_4_d0 = add8_reg_4276;

assign real_op_5_address0 = real_op_5_addr_reg_3434_pp0_iter25_reg;

assign real_op_5_address1 = zext_ln45_1_reg_3059_pp0_iter13_reg;

assign real_op_5_d0 = add10_reg_4286;

assign real_op_6_address0 = real_op_6_addr_reg_3446_pp0_iter25_reg;

assign real_op_6_address1 = zext_ln45_1_reg_3059_pp0_iter13_reg;

assign real_op_6_d0 = add12_reg_4296;

assign real_op_7_address0 = real_op_7_addr_reg_3558_pp0_iter26_reg;

assign real_op_7_address1 = zext_ln45_1_reg_3059_pp0_iter14_reg;

assign real_op_7_d0 = add14_reg_4306;

assign real_op_8_address0 = real_op_8_addr_reg_3570_pp0_iter26_reg;

assign real_op_8_address1 = zext_ln45_1_reg_3059_pp0_iter14_reg;

assign real_op_8_d0 = add16_reg_4316;

assign real_op_9_address0 = real_op_9_addr_reg_3662_pp0_iter27_reg;

assign real_op_9_address1 = zext_ln45_1_reg_3059_pp0_iter15_reg;

assign real_op_9_d0 = add18_reg_4326;

assign real_sample_address0 = zext_ln18_fu_1963_p1;

assign select_ln18_1_fu_1903_p3 = ((tmp_fu_1881_p3[0:0] == 1'b1) ? add_ln18_1_fu_1897_p2 : ap_sig_allocacmp_n_load);

assign select_ln18_fu_1889_p3 = ((tmp_fu_1881_p3[0:0] == 1'b1) ? 11'd0 : ap_sig_allocacmp_k_load);

assign tmp_1_fu_1954_p1 = grp_fu_2578_p2;

assign tmp_fu_1881_p3 = ap_sig_allocacmp_k_load[32'd10];

assign trunc_ln18_fu_1911_p1 = select_ln18_1_fu_1903_p3[9:0];

assign trunc_ln23_fu_1915_p1 = select_ln18_fu_1889_p3[9:0];

assign zext_ln18_fu_1963_p1 = select_ln18_1_reg_2610_pp0_iter3_reg;

assign zext_ln45_1_fu_2109_p1 = tmp_1_reg_2670_pp0_iter10_reg;

assign zext_ln45_fu_1976_p1 = index0_reg_2664;

assign zext_ln47_fu_1990_p1 = index1_reg_2680;

assign zext_ln49_fu_1995_p1 = index2_reg_2685;

assign zext_ln51_fu_2014_p1 = index3_reg_2706;

assign zext_ln53_fu_2019_p1 = index4_reg_2711;

assign zext_ln55_fu_2033_p1 = index5_reg_2793;

assign zext_ln57_fu_2038_p1 = index6_reg_2798;

assign zext_ln59_fu_2052_p1 = index7_reg_2844;

assign zext_ln61_fu_2057_p1 = index8_reg_2849;

assign zext_ln63_fu_2071_p1 = index9_reg_2895;

assign zext_ln65_fu_2076_p1 = index10_reg_2900;

assign zext_ln67_fu_2090_p1 = index11_reg_2946;

assign zext_ln69_fu_2095_p1 = index12_reg_2951;

assign zext_ln71_fu_2114_p1 = index13_reg_2997;

assign zext_ln73_fu_2119_p1 = index14_reg_3002;

assign zext_ln75_fu_2133_p1 = index15_reg_3048;

assign zext_ln91_fu_2138_p1 = index16_reg_3053;

assign zext_ln93_fu_2160_p1 = index17_reg_3155;

assign zext_ln95_fu_2165_p1 = index18_reg_3160;

assign zext_ln97_fu_2186_p1 = index19_reg_3250;

assign zext_ln99_fu_2191_p1 = index20_reg_3255;

always @ (posedge ap_clk) begin
    zext_ln45_1_reg_3059[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter12_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter13_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter14_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter15_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter16_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter17_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln45_1_reg_3059_pp0_iter18_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //dft
