/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 72 152 240 168)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "VGA_CLK" (rect 5 0 55 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 16 168 72 192))
)
(pin
	(output)
	(rect 592 152 768 168)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "r[3..0]" (rect 90 0 119 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 768 168 832 192))
)
(pin
	(output)
	(rect 592 184 768 200)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "g[3..0]" (rect 90 0 119 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 768 200 824 224))
)
(pin
	(output)
	(rect 592 208 768 224)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "b[3..0]" (rect 90 0 119 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 768 224 824 248))
)
(pin
	(output)
	(rect 600 240 776 256)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "HSYNC" (rect 90 0 124 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 776 256 832 280))
)
(pin
	(output)
	(rect 592 272 768 288)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "VSYNC" (rect 90 0 124 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 768 288 824 312))
)
(symbol
	(rect 328 144 504 272)
	(text "VGA" (rect 5 0 30 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "VGA_CLK" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "VGA_CLK" (rect 21 27 77 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 176 32)
		(output)
		(text "red[3..0]" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "red[3..0]" (rect 105 27 155 46)(font "Intel Clear" (font_size 8)))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(port
		(pt 176 48)
		(output)
		(text "green[3..0]" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "green[3..0]" (rect 92 43 155 62)(font "Intel Clear" (font_size 8)))
		(line (pt 176 48)(pt 160 48)(line_width 3))
	)
	(port
		(pt 176 64)
		(output)
		(text "blue[3..0]" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "blue[3..0]" (rect 99 59 155 78)(font "Intel Clear" (font_size 8)))
		(line (pt 176 64)(pt 160 64)(line_width 3))
	)
	(port
		(pt 176 80)
		(output)
		(text "xSP" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "xSP" (rect 133 75 155 94)(font "Intel Clear" (font_size 8)))
		(line (pt 176 80)(pt 160 80))
	)
	(port
		(pt 176 96)
		(output)
		(text "ySP" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "ySP" (rect 132 91 155 110)(font "Intel Clear" (font_size 8)))
		(line (pt 176 96)(pt 160 96))
	)
	(drawing
		(rectangle (rect 16 16 160 112))
	)
)
(connector
	(pt 240 160)
	(pt 280 160)
)
(connector
	(pt 280 160)
	(pt 280 176)
)
(connector
	(pt 280 176)
	(pt 328 176)
)
(connector
	(pt 504 176)
	(pt 552 176)
	(bus)
)
(connector
	(pt 552 176)
	(pt 552 160)
	(bus)
)
(connector
	(pt 552 160)
	(pt 592 160)
	(bus)
)
(connector
	(pt 504 192)
	(pt 592 192)
	(bus)
)
(connector
	(pt 504 208)
	(pt 576 208)
	(bus)
)
(connector
	(pt 576 208)
	(pt 576 216)
	(bus)
)
(connector
	(pt 576 216)
	(pt 592 216)
	(bus)
)
(connector
	(pt 560 224)
	(pt 504 224)
)
(connector
	(pt 504 240)
	(pt 536 240)
)
(connector
	(pt 536 240)
	(pt 536 280)
)
(connector
	(pt 536 280)
	(pt 592 280)
)
(connector
	(pt 560 224)
	(pt 560 248)
)
(connector
	(pt 560 248)
	(pt 600 248)
)
