Version 3.2 HI-TECH Software Intermediate Code
[s S342 `ui 1 `ui 1 `uc 1 `uc 1 :1 `uc 1 ]
[n S342 . LongCnt Long TimesCnt Times BzSwitchFlg ]
[s S345 `uc 1 `uc 1 ]
[n S345 . High Low ]
[s S347 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S347 . Buf1 Buf2 Buf3 Buf4 ]
[u S346 `ul 1 `S347 1 ]
[n S346 . Long . ]
[p mainexit ]
"18 sur/define.h
[v _Initialize `(v ~T0 @X0 0 ef ]
"26
[v _Delay `(v ~T0 @X0 0 ef1`ul ]
"23
[v _InitPowerOn `(v ~T0 @X0 0 ef ]
"25
[v _TimeBase `(v ~T0 @X0 0 ef ]
"4 sur/IrReceive.h
[v _CheckIr `(uc ~T0 @X0 0 ef ]
"19 sur/define.h
[v _IrDeal `(v ~T0 @X0 0 ef ]
"21
[v _ReadDataFromFlash `(v ~T0 @X0 0 ef ]
[s S32 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S32 . RC0 RC1 RC2 RC3 RC4 RC5 ]
[u S31 `S32 1 ]
[n S31 . . ]
"473 C:\Program Files\Microchip\xc8\v1.30\include\pic16f1503.h
[v _PORTCbits `VS31 ~T0 @X0 0 e@14 ]
"8 sur/Pwm.h
[v _WritePwmPercentage `(v ~T0 @X0 0 ef2`uc`ui ]
[s S30 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S30 . RA0 RA1 RA2 RA3 RA4 RA5 ]
[u S29 `S30 1 ]
[n S29 . . ]
"424 C:\Program Files\Microchip\xc8\v1.30\include\pic16f1503.h
[v _PORTAbits `VS29 ~T0 @X0 0 e@12 ]
[s S344 `uc 1 `uc 1 ]
[n S344 . byte0 byte1 ]
[u S343 `ui 1 `S344 1 ]
[n S343 . Uint16 . ]
"35 sur/flash_routines.h
[v _flash_memory_read `(uc ~T0 @X0 0 ef1`uc ]
"37
[v _flash_memory_erase `(v ~T0 @X0 0 ef1`uc ]
"36
[v _flash_memory_write `(v ~T0 @X0 0 ef3`uc`*uc`uc ]
"24 sur/define.h
[v _BzSet `(v ~T0 @X0 0 ef2`uc`ui ]
"1330 C:\Program Files\Microchip\xc8\v1.30\include\pic16f1503.h
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"1272
[v _WDTCON `Vuc ~T0 @X0 0 e@151 ]
"2257
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"2303
[v _ANSELC `Vuc ~T0 @X0 0 e@398 ]
"927
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"2530
[v _WPUA `Vuc ~T0 @X0 0 e@524 ]
"409
[v _PORTA `Vuc ~T0 @X0 0 e@12 ]
"976
[v _TRISC `Vuc ~T0 @X0 0 e@142 ]
"458
[v _PORTC `Vuc ~T0 @X0 0 e@14 ]
[s S69 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S69 . PS PSA TMR0SE TMR0CS INTEDG nWPUEN ]
[s S70 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S70 . PS0 PS1 PS2 . T0SE T0CS ]
[u S68 `S69 1 `S70 1 ]
[n S68 . . . ]
"1157
[v _OPTION_REGbits `VS68 ~T0 @X0 0 e@149 ]
"616
[v _TMR0 `Vuc ~T0 @X0 0 e@21 ]
[s S27 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S27 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
[s S28 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S28 . . T0IF . T0IE ]
[u S26 `S27 1 `S28 1 ]
[n S26 . . . ]
"355
[v _INTCONbits `VS26 ~T0 @X0 0 e@11 ]
"838
[v _PR2 `Vuc ~T0 @X0 0 e@27 ]
"857
[v _T2CON `Vuc ~T0 @X0 0 e@28 ]
"4052
[v _PWM2DCL `Vuc ~T0 @X0 0 e@1556 ]
"4087
[v _PWM2DCH `Vuc ~T0 @X0 0 e@1557 ]
"4156
[v _PWM2CON `Vuc ~T0 @X0 0 e@1558 ]
"3 sur/IrReceive.h
[v _IrRcv `(v ~T0 @X0 0 ef ]
[; ;htc.h: 22: extern void __builtin_software_breakpoint(void);
[; ;pic16f1503.h: 44: extern volatile unsigned char INDF0 @ 0x000;
"46 C:\Program Files\Microchip\xc8\v1.30\include\pic16f1503.h
[; ;pic16f1503.h: 46: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1503.h: 49: typedef union {
[; ;pic16f1503.h: 50: struct {
[; ;pic16f1503.h: 51: unsigned INDF0 :8;
[; ;pic16f1503.h: 52: };
[; ;pic16f1503.h: 53: } INDF0bits_t;
[; ;pic16f1503.h: 54: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1503.h: 63: extern volatile unsigned char INDF1 @ 0x001;
"65
[; ;pic16f1503.h: 65: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1503.h: 68: typedef union {
[; ;pic16f1503.h: 69: struct {
[; ;pic16f1503.h: 70: unsigned INDF1 :8;
[; ;pic16f1503.h: 71: };
[; ;pic16f1503.h: 72: } INDF1bits_t;
[; ;pic16f1503.h: 73: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1503.h: 82: extern volatile unsigned char PCL @ 0x002;
"84
[; ;pic16f1503.h: 84: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1503.h: 87: typedef union {
[; ;pic16f1503.h: 88: struct {
[; ;pic16f1503.h: 89: unsigned PCL :8;
[; ;pic16f1503.h: 90: };
[; ;pic16f1503.h: 91: } PCLbits_t;
[; ;pic16f1503.h: 92: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1503.h: 101: extern volatile unsigned char STATUS @ 0x003;
"103
[; ;pic16f1503.h: 103: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1503.h: 106: typedef union {
[; ;pic16f1503.h: 107: struct {
[; ;pic16f1503.h: 108: unsigned C :1;
[; ;pic16f1503.h: 109: unsigned DC :1;
[; ;pic16f1503.h: 110: unsigned Z :1;
[; ;pic16f1503.h: 111: unsigned nPD :1;
[; ;pic16f1503.h: 112: unsigned nTO :1;
[; ;pic16f1503.h: 113: };
[; ;pic16f1503.h: 114: struct {
[; ;pic16f1503.h: 115: unsigned CARRY :1;
[; ;pic16f1503.h: 116: };
[; ;pic16f1503.h: 117: struct {
[; ;pic16f1503.h: 118: unsigned :2;
[; ;pic16f1503.h: 119: unsigned ZERO :1;
[; ;pic16f1503.h: 120: };
[; ;pic16f1503.h: 121: } STATUSbits_t;
[; ;pic16f1503.h: 122: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1503.h: 161: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1503.h: 164: extern volatile unsigned char FSR0L @ 0x004;
"166
[; ;pic16f1503.h: 166: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1503.h: 169: typedef union {
[; ;pic16f1503.h: 170: struct {
[; ;pic16f1503.h: 171: unsigned FSR0L :8;
[; ;pic16f1503.h: 172: };
[; ;pic16f1503.h: 173: } FSR0Lbits_t;
[; ;pic16f1503.h: 174: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1503.h: 183: extern volatile unsigned char FSR0H @ 0x005;
"185
[; ;pic16f1503.h: 185: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1503.h: 188: typedef union {
[; ;pic16f1503.h: 189: struct {
[; ;pic16f1503.h: 190: unsigned FSR0H :8;
[; ;pic16f1503.h: 191: };
[; ;pic16f1503.h: 192: } FSR0Hbits_t;
[; ;pic16f1503.h: 193: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1503.h: 202: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1503.h: 205: extern volatile unsigned char FSR1L @ 0x006;
"207
[; ;pic16f1503.h: 207: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1503.h: 210: typedef union {
[; ;pic16f1503.h: 211: struct {
[; ;pic16f1503.h: 212: unsigned FSR1L :8;
[; ;pic16f1503.h: 213: };
[; ;pic16f1503.h: 214: } FSR1Lbits_t;
[; ;pic16f1503.h: 215: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1503.h: 224: extern volatile unsigned char FSR1H @ 0x007;
"226
[; ;pic16f1503.h: 226: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1503.h: 229: typedef union {
[; ;pic16f1503.h: 230: struct {
[; ;pic16f1503.h: 231: unsigned FSR1H :8;
[; ;pic16f1503.h: 232: };
[; ;pic16f1503.h: 233: } FSR1Hbits_t;
[; ;pic16f1503.h: 234: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1503.h: 243: extern volatile unsigned char BSR @ 0x008;
"245
[; ;pic16f1503.h: 245: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1503.h: 248: typedef union {
[; ;pic16f1503.h: 249: struct {
[; ;pic16f1503.h: 250: unsigned BSR :5;
[; ;pic16f1503.h: 251: };
[; ;pic16f1503.h: 252: struct {
[; ;pic16f1503.h: 253: unsigned BSR0 :1;
[; ;pic16f1503.h: 254: unsigned BSR1 :1;
[; ;pic16f1503.h: 255: unsigned BSR2 :1;
[; ;pic16f1503.h: 256: unsigned BSR3 :1;
[; ;pic16f1503.h: 257: unsigned BSR4 :1;
[; ;pic16f1503.h: 258: };
[; ;pic16f1503.h: 259: } BSRbits_t;
[; ;pic16f1503.h: 260: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1503.h: 294: extern volatile unsigned char WREG @ 0x009;
"296
[; ;pic16f1503.h: 296: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1503.h: 299: typedef union {
[; ;pic16f1503.h: 300: struct {
[; ;pic16f1503.h: 301: unsigned WREG0 :8;
[; ;pic16f1503.h: 302: };
[; ;pic16f1503.h: 303: } WREGbits_t;
[; ;pic16f1503.h: 304: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1503.h: 313: extern volatile unsigned char PCLATH @ 0x00A;
"315
[; ;pic16f1503.h: 315: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1503.h: 318: typedef union {
[; ;pic16f1503.h: 319: struct {
[; ;pic16f1503.h: 320: unsigned PCLATH :7;
[; ;pic16f1503.h: 321: };
[; ;pic16f1503.h: 322: } PCLATHbits_t;
[; ;pic16f1503.h: 323: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1503.h: 332: extern volatile unsigned char INTCON @ 0x00B;
"334
[; ;pic16f1503.h: 334: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1503.h: 337: typedef union {
[; ;pic16f1503.h: 338: struct {
[; ;pic16f1503.h: 339: unsigned IOCIF :1;
[; ;pic16f1503.h: 340: unsigned INTF :1;
[; ;pic16f1503.h: 341: unsigned TMR0IF :1;
[; ;pic16f1503.h: 342: unsigned IOCIE :1;
[; ;pic16f1503.h: 343: unsigned INTE :1;
[; ;pic16f1503.h: 344: unsigned TMR0IE :1;
[; ;pic16f1503.h: 345: unsigned PEIE :1;
[; ;pic16f1503.h: 346: unsigned GIE :1;
[; ;pic16f1503.h: 347: };
[; ;pic16f1503.h: 348: struct {
[; ;pic16f1503.h: 349: unsigned :2;
[; ;pic16f1503.h: 350: unsigned T0IF :1;
[; ;pic16f1503.h: 351: unsigned :2;
[; ;pic16f1503.h: 352: unsigned T0IE :1;
[; ;pic16f1503.h: 353: };
[; ;pic16f1503.h: 354: } INTCONbits_t;
[; ;pic16f1503.h: 355: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1503.h: 409: extern volatile unsigned char PORTA @ 0x00C;
"411
[; ;pic16f1503.h: 411: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1503.h: 414: typedef union {
[; ;pic16f1503.h: 415: struct {
[; ;pic16f1503.h: 416: unsigned RA0 :1;
[; ;pic16f1503.h: 417: unsigned RA1 :1;
[; ;pic16f1503.h: 418: unsigned RA2 :1;
[; ;pic16f1503.h: 419: unsigned RA3 :1;
[; ;pic16f1503.h: 420: unsigned RA4 :1;
[; ;pic16f1503.h: 421: unsigned RA5 :1;
[; ;pic16f1503.h: 422: };
[; ;pic16f1503.h: 423: } PORTAbits_t;
[; ;pic16f1503.h: 424: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1503.h: 458: extern volatile unsigned char PORTC @ 0x00E;
"460
[; ;pic16f1503.h: 460: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1503.h: 463: typedef union {
[; ;pic16f1503.h: 464: struct {
[; ;pic16f1503.h: 465: unsigned RC0 :1;
[; ;pic16f1503.h: 466: unsigned RC1 :1;
[; ;pic16f1503.h: 467: unsigned RC2 :1;
[; ;pic16f1503.h: 468: unsigned RC3 :1;
[; ;pic16f1503.h: 469: unsigned RC4 :1;
[; ;pic16f1503.h: 470: unsigned RC5 :1;
[; ;pic16f1503.h: 471: };
[; ;pic16f1503.h: 472: } PORTCbits_t;
[; ;pic16f1503.h: 473: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1503.h: 507: extern volatile unsigned char PIR1 @ 0x011;
"509
[; ;pic16f1503.h: 509: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1503.h: 512: typedef union {
[; ;pic16f1503.h: 513: struct {
[; ;pic16f1503.h: 514: unsigned TMR1IF :1;
[; ;pic16f1503.h: 515: unsigned TMR2IF :1;
[; ;pic16f1503.h: 516: unsigned :1;
[; ;pic16f1503.h: 517: unsigned SSP1IF :1;
[; ;pic16f1503.h: 518: unsigned :2;
[; ;pic16f1503.h: 519: unsigned ADIF :1;
[; ;pic16f1503.h: 520: unsigned TMR1GIF :1;
[; ;pic16f1503.h: 521: };
[; ;pic16f1503.h: 522: } PIR1bits_t;
[; ;pic16f1503.h: 523: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1503.h: 552: extern volatile unsigned char PIR2 @ 0x012;
"554
[; ;pic16f1503.h: 554: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1503.h: 557: typedef union {
[; ;pic16f1503.h: 558: struct {
[; ;pic16f1503.h: 559: unsigned :2;
[; ;pic16f1503.h: 560: unsigned NCO1IF :1;
[; ;pic16f1503.h: 561: unsigned BCL1IF :1;
[; ;pic16f1503.h: 562: unsigned :1;
[; ;pic16f1503.h: 563: unsigned C1IF :1;
[; ;pic16f1503.h: 564: unsigned C2IF :1;
[; ;pic16f1503.h: 565: };
[; ;pic16f1503.h: 566: } PIR2bits_t;
[; ;pic16f1503.h: 567: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1503.h: 591: extern volatile unsigned char PIR3 @ 0x013;
"593
[; ;pic16f1503.h: 593: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1503.h: 596: typedef union {
[; ;pic16f1503.h: 597: struct {
[; ;pic16f1503.h: 598: unsigned CLC1IF :1;
[; ;pic16f1503.h: 599: unsigned CLC2IF :1;
[; ;pic16f1503.h: 600: };
[; ;pic16f1503.h: 601: } PIR3bits_t;
[; ;pic16f1503.h: 602: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1503.h: 616: extern volatile unsigned char TMR0 @ 0x015;
"618
[; ;pic16f1503.h: 618: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1503.h: 621: typedef union {
[; ;pic16f1503.h: 622: struct {
[; ;pic16f1503.h: 623: unsigned TMR0 :8;
[; ;pic16f1503.h: 624: };
[; ;pic16f1503.h: 625: } TMR0bits_t;
[; ;pic16f1503.h: 626: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1503.h: 635: extern volatile unsigned short TMR1 @ 0x016;
"637
[; ;pic16f1503.h: 637: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1503.h: 641: extern volatile unsigned char TMR1L @ 0x016;
"643
[; ;pic16f1503.h: 643: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1503.h: 646: typedef union {
[; ;pic16f1503.h: 647: struct {
[; ;pic16f1503.h: 648: unsigned TMR1L :8;
[; ;pic16f1503.h: 649: };
[; ;pic16f1503.h: 650: } TMR1Lbits_t;
[; ;pic16f1503.h: 651: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1503.h: 660: extern volatile unsigned char TMR1H @ 0x017;
"662
[; ;pic16f1503.h: 662: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1503.h: 665: typedef union {
[; ;pic16f1503.h: 666: struct {
[; ;pic16f1503.h: 667: unsigned TMR1H :8;
[; ;pic16f1503.h: 668: };
[; ;pic16f1503.h: 669: } TMR1Hbits_t;
[; ;pic16f1503.h: 670: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1503.h: 679: extern volatile unsigned char T1CON @ 0x018;
"681
[; ;pic16f1503.h: 681: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1503.h: 684: typedef union {
[; ;pic16f1503.h: 685: struct {
[; ;pic16f1503.h: 686: unsigned TMR1ON :1;
[; ;pic16f1503.h: 687: unsigned :1;
[; ;pic16f1503.h: 688: unsigned nT1SYNC :1;
[; ;pic16f1503.h: 689: unsigned T1OSCEN :1;
[; ;pic16f1503.h: 690: unsigned T1CKPS :2;
[; ;pic16f1503.h: 691: unsigned TMR1CS :2;
[; ;pic16f1503.h: 692: };
[; ;pic16f1503.h: 693: struct {
[; ;pic16f1503.h: 694: unsigned :4;
[; ;pic16f1503.h: 695: unsigned T1CKPS0 :1;
[; ;pic16f1503.h: 696: unsigned T1CKPS1 :1;
[; ;pic16f1503.h: 697: unsigned TMR1CS0 :1;
[; ;pic16f1503.h: 698: unsigned TMR1CS1 :1;
[; ;pic16f1503.h: 699: };
[; ;pic16f1503.h: 700: } T1CONbits_t;
[; ;pic16f1503.h: 701: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1503.h: 750: extern volatile unsigned char T1GCON @ 0x019;
"752
[; ;pic16f1503.h: 752: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1503.h: 755: typedef union {
[; ;pic16f1503.h: 756: struct {
[; ;pic16f1503.h: 757: unsigned T1GSS :2;
[; ;pic16f1503.h: 758: unsigned T1GVAL :1;
[; ;pic16f1503.h: 759: unsigned T1GGO_nDONE :1;
[; ;pic16f1503.h: 760: unsigned T1GSPM :1;
[; ;pic16f1503.h: 761: unsigned T1GTM :1;
[; ;pic16f1503.h: 762: unsigned T1GPOL :1;
[; ;pic16f1503.h: 763: unsigned TMR1GE :1;
[; ;pic16f1503.h: 764: };
[; ;pic16f1503.h: 765: struct {
[; ;pic16f1503.h: 766: unsigned T1GSS0 :1;
[; ;pic16f1503.h: 767: unsigned T1GSS1 :1;
[; ;pic16f1503.h: 768: };
[; ;pic16f1503.h: 769: } T1GCONbits_t;
[; ;pic16f1503.h: 770: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1503.h: 819: extern volatile unsigned char TMR2 @ 0x01A;
"821
[; ;pic16f1503.h: 821: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1503.h: 824: typedef union {
[; ;pic16f1503.h: 825: struct {
[; ;pic16f1503.h: 826: unsigned TMR2 :8;
[; ;pic16f1503.h: 827: };
[; ;pic16f1503.h: 828: } TMR2bits_t;
[; ;pic16f1503.h: 829: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1503.h: 838: extern volatile unsigned char PR2 @ 0x01B;
"840
[; ;pic16f1503.h: 840: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1503.h: 843: typedef union {
[; ;pic16f1503.h: 844: struct {
[; ;pic16f1503.h: 845: unsigned PR2 :8;
[; ;pic16f1503.h: 846: };
[; ;pic16f1503.h: 847: } PR2bits_t;
[; ;pic16f1503.h: 848: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1503.h: 857: extern volatile unsigned char T2CON @ 0x01C;
"859
[; ;pic16f1503.h: 859: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1503.h: 862: typedef union {
[; ;pic16f1503.h: 863: struct {
[; ;pic16f1503.h: 864: unsigned T2CKPS :2;
[; ;pic16f1503.h: 865: unsigned TMR2ON :1;
[; ;pic16f1503.h: 866: unsigned T2OUTPS :4;
[; ;pic16f1503.h: 867: };
[; ;pic16f1503.h: 868: struct {
[; ;pic16f1503.h: 869: unsigned T2CKPS0 :1;
[; ;pic16f1503.h: 870: unsigned T2CKPS1 :1;
[; ;pic16f1503.h: 871: unsigned :1;
[; ;pic16f1503.h: 872: unsigned T2OUTPS0 :1;
[; ;pic16f1503.h: 873: unsigned T2OUTPS1 :1;
[; ;pic16f1503.h: 874: unsigned T2OUTPS2 :1;
[; ;pic16f1503.h: 875: unsigned T2OUTPS3 :1;
[; ;pic16f1503.h: 876: };
[; ;pic16f1503.h: 877: } T2CONbits_t;
[; ;pic16f1503.h: 878: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1503.h: 927: extern volatile unsigned char TRISA @ 0x08C;
"929
[; ;pic16f1503.h: 929: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1503.h: 932: typedef union {
[; ;pic16f1503.h: 933: struct {
[; ;pic16f1503.h: 934: unsigned TRISA0 :1;
[; ;pic16f1503.h: 935: unsigned TRISA1 :1;
[; ;pic16f1503.h: 936: unsigned TRISA2 :1;
[; ;pic16f1503.h: 937: unsigned TRISA3 :1;
[; ;pic16f1503.h: 938: unsigned TRISA4 :1;
[; ;pic16f1503.h: 939: unsigned TRISA5 :1;
[; ;pic16f1503.h: 940: };
[; ;pic16f1503.h: 941: } TRISAbits_t;
[; ;pic16f1503.h: 942: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1503.h: 976: extern volatile unsigned char TRISC @ 0x08E;
"978
[; ;pic16f1503.h: 978: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1503.h: 981: typedef union {
[; ;pic16f1503.h: 982: struct {
[; ;pic16f1503.h: 983: unsigned TRISC0 :1;
[; ;pic16f1503.h: 984: unsigned TRISC1 :1;
[; ;pic16f1503.h: 985: unsigned TRISC2 :1;
[; ;pic16f1503.h: 986: unsigned TRISC3 :1;
[; ;pic16f1503.h: 987: unsigned TRISC4 :1;
[; ;pic16f1503.h: 988: unsigned TRISC5 :1;
[; ;pic16f1503.h: 989: };
[; ;pic16f1503.h: 990: } TRISCbits_t;
[; ;pic16f1503.h: 991: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1503.h: 1025: extern volatile unsigned char PIE1 @ 0x091;
"1027
[; ;pic16f1503.h: 1027: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1503.h: 1030: typedef union {
[; ;pic16f1503.h: 1031: struct {
[; ;pic16f1503.h: 1032: unsigned TMR1IE :1;
[; ;pic16f1503.h: 1033: unsigned TMR2IE :1;
[; ;pic16f1503.h: 1034: unsigned :1;
[; ;pic16f1503.h: 1035: unsigned SSP1IE :1;
[; ;pic16f1503.h: 1036: unsigned :2;
[; ;pic16f1503.h: 1037: unsigned ADIE :1;
[; ;pic16f1503.h: 1038: unsigned TMR1GIE :1;
[; ;pic16f1503.h: 1039: };
[; ;pic16f1503.h: 1040: } PIE1bits_t;
[; ;pic16f1503.h: 1041: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1503.h: 1070: extern volatile unsigned char PIE2 @ 0x092;
"1072
[; ;pic16f1503.h: 1072: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1503.h: 1075: typedef union {
[; ;pic16f1503.h: 1076: struct {
[; ;pic16f1503.h: 1077: unsigned :2;
[; ;pic16f1503.h: 1078: unsigned NCO1IE :1;
[; ;pic16f1503.h: 1079: unsigned BCL1IE :1;
[; ;pic16f1503.h: 1080: unsigned :1;
[; ;pic16f1503.h: 1081: unsigned C1IE :1;
[; ;pic16f1503.h: 1082: unsigned C2IE :1;
[; ;pic16f1503.h: 1083: };
[; ;pic16f1503.h: 1084: } PIE2bits_t;
[; ;pic16f1503.h: 1085: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1503.h: 1109: extern volatile unsigned char PIE3 @ 0x093;
"1111
[; ;pic16f1503.h: 1111: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1503.h: 1114: typedef union {
[; ;pic16f1503.h: 1115: struct {
[; ;pic16f1503.h: 1116: unsigned CLC1IE :1;
[; ;pic16f1503.h: 1117: unsigned CLC2IE :1;
[; ;pic16f1503.h: 1118: };
[; ;pic16f1503.h: 1119: } PIE3bits_t;
[; ;pic16f1503.h: 1120: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1503.h: 1134: extern volatile unsigned char OPTION_REG @ 0x095;
"1136
[; ;pic16f1503.h: 1136: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1503.h: 1139: typedef union {
[; ;pic16f1503.h: 1140: struct {
[; ;pic16f1503.h: 1141: unsigned PS :3;
[; ;pic16f1503.h: 1142: unsigned PSA :1;
[; ;pic16f1503.h: 1143: unsigned TMR0SE :1;
[; ;pic16f1503.h: 1144: unsigned TMR0CS :1;
[; ;pic16f1503.h: 1145: unsigned INTEDG :1;
[; ;pic16f1503.h: 1146: unsigned nWPUEN :1;
[; ;pic16f1503.h: 1147: };
[; ;pic16f1503.h: 1148: struct {
[; ;pic16f1503.h: 1149: unsigned PS0 :1;
[; ;pic16f1503.h: 1150: unsigned PS1 :1;
[; ;pic16f1503.h: 1151: unsigned PS2 :1;
[; ;pic16f1503.h: 1152: unsigned :1;
[; ;pic16f1503.h: 1153: unsigned T0SE :1;
[; ;pic16f1503.h: 1154: unsigned T0CS :1;
[; ;pic16f1503.h: 1155: };
[; ;pic16f1503.h: 1156: } OPTION_REGbits_t;
[; ;pic16f1503.h: 1157: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1503.h: 1216: extern volatile unsigned char PCON @ 0x096;
"1218
[; ;pic16f1503.h: 1218: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1503.h: 1221: typedef union {
[; ;pic16f1503.h: 1222: struct {
[; ;pic16f1503.h: 1223: unsigned nBOR :1;
[; ;pic16f1503.h: 1224: unsigned nPOR :1;
[; ;pic16f1503.h: 1225: unsigned nRI :1;
[; ;pic16f1503.h: 1226: unsigned nRMCLR :1;
[; ;pic16f1503.h: 1227: unsigned nRWDT :1;
[; ;pic16f1503.h: 1228: unsigned :1;
[; ;pic16f1503.h: 1229: unsigned STKUNF :1;
[; ;pic16f1503.h: 1230: unsigned STKOVF :1;
[; ;pic16f1503.h: 1231: };
[; ;pic16f1503.h: 1232: } PCONbits_t;
[; ;pic16f1503.h: 1233: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1503.h: 1272: extern volatile unsigned char WDTCON @ 0x097;
"1274
[; ;pic16f1503.h: 1274: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1503.h: 1277: typedef union {
[; ;pic16f1503.h: 1278: struct {
[; ;pic16f1503.h: 1279: unsigned SWDTEN :1;
[; ;pic16f1503.h: 1280: unsigned WDTPS :5;
[; ;pic16f1503.h: 1281: };
[; ;pic16f1503.h: 1282: struct {
[; ;pic16f1503.h: 1283: unsigned :1;
[; ;pic16f1503.h: 1284: unsigned WDTPS0 :1;
[; ;pic16f1503.h: 1285: unsigned WDTPS1 :1;
[; ;pic16f1503.h: 1286: unsigned WDTPS2 :1;
[; ;pic16f1503.h: 1287: unsigned WDTPS3 :1;
[; ;pic16f1503.h: 1288: unsigned WDTPS4 :1;
[; ;pic16f1503.h: 1289: };
[; ;pic16f1503.h: 1290: } WDTCONbits_t;
[; ;pic16f1503.h: 1291: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1503.h: 1330: extern volatile unsigned char OSCCON @ 0x099;
"1332
[; ;pic16f1503.h: 1332: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1503.h: 1335: typedef union {
[; ;pic16f1503.h: 1336: struct {
[; ;pic16f1503.h: 1337: unsigned SCS :2;
[; ;pic16f1503.h: 1338: unsigned :1;
[; ;pic16f1503.h: 1339: unsigned IRCF :4;
[; ;pic16f1503.h: 1340: };
[; ;pic16f1503.h: 1341: struct {
[; ;pic16f1503.h: 1342: unsigned SCS0 :1;
[; ;pic16f1503.h: 1343: unsigned SCS1 :1;
[; ;pic16f1503.h: 1344: unsigned :1;
[; ;pic16f1503.h: 1345: unsigned IRCF0 :1;
[; ;pic16f1503.h: 1346: unsigned IRCF1 :1;
[; ;pic16f1503.h: 1347: unsigned IRCF2 :1;
[; ;pic16f1503.h: 1348: unsigned IRCF3 :1;
[; ;pic16f1503.h: 1349: };
[; ;pic16f1503.h: 1350: } OSCCONbits_t;
[; ;pic16f1503.h: 1351: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1503.h: 1395: extern volatile unsigned char OSCSTAT @ 0x09A;
"1397
[; ;pic16f1503.h: 1397: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1503.h: 1400: typedef union {
[; ;pic16f1503.h: 1401: struct {
[; ;pic16f1503.h: 1402: unsigned HFIOFS :1;
[; ;pic16f1503.h: 1403: unsigned LFIOFR :1;
[; ;pic16f1503.h: 1404: unsigned :2;
[; ;pic16f1503.h: 1405: unsigned HFIOFR :1;
[; ;pic16f1503.h: 1406: };
[; ;pic16f1503.h: 1407: } OSCSTATbits_t;
[; ;pic16f1503.h: 1408: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1503.h: 1427: extern volatile unsigned short ADRES @ 0x09B;
"1429
[; ;pic16f1503.h: 1429: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1503.h: 1433: extern volatile unsigned char ADRESL @ 0x09B;
"1435
[; ;pic16f1503.h: 1435: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1503.h: 1438: typedef union {
[; ;pic16f1503.h: 1439: struct {
[; ;pic16f1503.h: 1440: unsigned ADRESL :8;
[; ;pic16f1503.h: 1441: };
[; ;pic16f1503.h: 1442: } ADRESLbits_t;
[; ;pic16f1503.h: 1443: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1503.h: 1452: extern volatile unsigned char ADRESH @ 0x09C;
"1454
[; ;pic16f1503.h: 1454: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1503.h: 1457: typedef union {
[; ;pic16f1503.h: 1458: struct {
[; ;pic16f1503.h: 1459: unsigned ADRESH :8;
[; ;pic16f1503.h: 1460: };
[; ;pic16f1503.h: 1461: } ADRESHbits_t;
[; ;pic16f1503.h: 1462: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1503.h: 1471: extern volatile unsigned char ADCON0 @ 0x09D;
"1473
[; ;pic16f1503.h: 1473: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1503.h: 1476: typedef union {
[; ;pic16f1503.h: 1477: struct {
[; ;pic16f1503.h: 1478: unsigned ADON :1;
[; ;pic16f1503.h: 1479: unsigned GO_nDONE :1;
[; ;pic16f1503.h: 1480: unsigned CHS :5;
[; ;pic16f1503.h: 1481: };
[; ;pic16f1503.h: 1482: struct {
[; ;pic16f1503.h: 1483: unsigned :1;
[; ;pic16f1503.h: 1484: unsigned ADGO :1;
[; ;pic16f1503.h: 1485: unsigned CHS0 :1;
[; ;pic16f1503.h: 1486: unsigned CHS1 :1;
[; ;pic16f1503.h: 1487: unsigned CHS2 :1;
[; ;pic16f1503.h: 1488: unsigned CHS3 :1;
[; ;pic16f1503.h: 1489: unsigned CHS4 :1;
[; ;pic16f1503.h: 1490: };
[; ;pic16f1503.h: 1491: struct {
[; ;pic16f1503.h: 1492: unsigned :1;
[; ;pic16f1503.h: 1493: unsigned GO :1;
[; ;pic16f1503.h: 1494: };
[; ;pic16f1503.h: 1495: } ADCON0bits_t;
[; ;pic16f1503.h: 1496: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1503.h: 1550: extern volatile unsigned char ADCON1 @ 0x09E;
"1552
[; ;pic16f1503.h: 1552: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1503.h: 1555: typedef union {
[; ;pic16f1503.h: 1556: struct {
[; ;pic16f1503.h: 1557: unsigned ADPREF :2;
[; ;pic16f1503.h: 1558: unsigned :2;
[; ;pic16f1503.h: 1559: unsigned ADCS :3;
[; ;pic16f1503.h: 1560: unsigned ADFM :1;
[; ;pic16f1503.h: 1561: };
[; ;pic16f1503.h: 1562: struct {
[; ;pic16f1503.h: 1563: unsigned ADPREF0 :1;
[; ;pic16f1503.h: 1564: unsigned ADPREF1 :1;
[; ;pic16f1503.h: 1565: };
[; ;pic16f1503.h: 1566: } ADCON1bits_t;
[; ;pic16f1503.h: 1567: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1503.h: 1596: extern volatile unsigned char ADCON2 @ 0x09F;
"1598
[; ;pic16f1503.h: 1598: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1503.h: 1601: typedef union {
[; ;pic16f1503.h: 1602: struct {
[; ;pic16f1503.h: 1603: unsigned :4;
[; ;pic16f1503.h: 1604: unsigned TRIGSEL :4;
[; ;pic16f1503.h: 1605: };
[; ;pic16f1503.h: 1606: struct {
[; ;pic16f1503.h: 1607: unsigned :4;
[; ;pic16f1503.h: 1608: unsigned TRIGSEL0 :1;
[; ;pic16f1503.h: 1609: unsigned TRIGSEL1 :1;
[; ;pic16f1503.h: 1610: unsigned TRIGSEL2 :1;
[; ;pic16f1503.h: 1611: unsigned TRIGSEL3 :1;
[; ;pic16f1503.h: 1612: };
[; ;pic16f1503.h: 1613: } ADCON2bits_t;
[; ;pic16f1503.h: 1614: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1503.h: 1643: extern volatile unsigned char LATA @ 0x10C;
"1645
[; ;pic16f1503.h: 1645: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1503.h: 1648: typedef union {
[; ;pic16f1503.h: 1649: struct {
[; ;pic16f1503.h: 1650: unsigned LATA0 :1;
[; ;pic16f1503.h: 1651: unsigned LATA1 :1;
[; ;pic16f1503.h: 1652: unsigned LATA2 :1;
[; ;pic16f1503.h: 1653: unsigned :1;
[; ;pic16f1503.h: 1654: unsigned LATA4 :1;
[; ;pic16f1503.h: 1655: unsigned LATA5 :1;
[; ;pic16f1503.h: 1656: };
[; ;pic16f1503.h: 1657: } LATAbits_t;
[; ;pic16f1503.h: 1658: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1503.h: 1687: extern volatile unsigned char LATC @ 0x10E;
"1689
[; ;pic16f1503.h: 1689: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1503.h: 1692: typedef union {
[; ;pic16f1503.h: 1693: struct {
[; ;pic16f1503.h: 1694: unsigned LATC0 :1;
[; ;pic16f1503.h: 1695: unsigned LATC1 :1;
[; ;pic16f1503.h: 1696: unsigned LATC2 :1;
[; ;pic16f1503.h: 1697: unsigned LATC3 :1;
[; ;pic16f1503.h: 1698: unsigned LATC4 :1;
[; ;pic16f1503.h: 1699: unsigned LATC5 :1;
[; ;pic16f1503.h: 1700: };
[; ;pic16f1503.h: 1701: } LATCbits_t;
[; ;pic16f1503.h: 1702: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1503.h: 1736: extern volatile unsigned char CM1CON0 @ 0x111;
"1738
[; ;pic16f1503.h: 1738: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1503.h: 1741: typedef union {
[; ;pic16f1503.h: 1742: struct {
[; ;pic16f1503.h: 1743: unsigned C1SYNC :1;
[; ;pic16f1503.h: 1744: unsigned C1HYS :1;
[; ;pic16f1503.h: 1745: unsigned C1SP :1;
[; ;pic16f1503.h: 1746: unsigned :1;
[; ;pic16f1503.h: 1747: unsigned C1POL :1;
[; ;pic16f1503.h: 1748: unsigned C1OE :1;
[; ;pic16f1503.h: 1749: unsigned C1OUT :1;
[; ;pic16f1503.h: 1750: unsigned C1ON :1;
[; ;pic16f1503.h: 1751: };
[; ;pic16f1503.h: 1752: } CM1CON0bits_t;
[; ;pic16f1503.h: 1753: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1503.h: 1792: extern volatile unsigned char CM1CON1 @ 0x112;
"1794
[; ;pic16f1503.h: 1794: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1503.h: 1797: typedef union {
[; ;pic16f1503.h: 1798: struct {
[; ;pic16f1503.h: 1799: unsigned C1NCH :3;
[; ;pic16f1503.h: 1800: unsigned :1;
[; ;pic16f1503.h: 1801: unsigned C1PCH :2;
[; ;pic16f1503.h: 1802: unsigned C1INTN :1;
[; ;pic16f1503.h: 1803: unsigned C1INTP :1;
[; ;pic16f1503.h: 1804: };
[; ;pic16f1503.h: 1805: struct {
[; ;pic16f1503.h: 1806: unsigned C1NCH0 :1;
[; ;pic16f1503.h: 1807: unsigned C1NCH1 :1;
[; ;pic16f1503.h: 1808: unsigned C1NCH2 :1;
[; ;pic16f1503.h: 1809: unsigned :1;
[; ;pic16f1503.h: 1810: unsigned C1PCH0 :1;
[; ;pic16f1503.h: 1811: unsigned C1PCH1 :1;
[; ;pic16f1503.h: 1812: };
[; ;pic16f1503.h: 1813: } CM1CON1bits_t;
[; ;pic16f1503.h: 1814: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1503.h: 1863: extern volatile unsigned char CM2CON0 @ 0x113;
"1865
[; ;pic16f1503.h: 1865: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1503.h: 1868: typedef union {
[; ;pic16f1503.h: 1869: struct {
[; ;pic16f1503.h: 1870: unsigned C2SYNC :1;
[; ;pic16f1503.h: 1871: unsigned C2HYS :1;
[; ;pic16f1503.h: 1872: unsigned C2SP :1;
[; ;pic16f1503.h: 1873: unsigned :1;
[; ;pic16f1503.h: 1874: unsigned C2POL :1;
[; ;pic16f1503.h: 1875: unsigned C2OE :1;
[; ;pic16f1503.h: 1876: unsigned C2OUT :1;
[; ;pic16f1503.h: 1877: unsigned C2ON :1;
[; ;pic16f1503.h: 1878: };
[; ;pic16f1503.h: 1879: } CM2CON0bits_t;
[; ;pic16f1503.h: 1880: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1503.h: 1919: extern volatile unsigned char CM2CON1 @ 0x114;
"1921
[; ;pic16f1503.h: 1921: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1503.h: 1924: typedef union {
[; ;pic16f1503.h: 1925: struct {
[; ;pic16f1503.h: 1926: unsigned C2NCH :3;
[; ;pic16f1503.h: 1927: unsigned :1;
[; ;pic16f1503.h: 1928: unsigned C2PCH :2;
[; ;pic16f1503.h: 1929: unsigned C2INTN :1;
[; ;pic16f1503.h: 1930: unsigned C2INTP :1;
[; ;pic16f1503.h: 1931: };
[; ;pic16f1503.h: 1932: struct {
[; ;pic16f1503.h: 1933: unsigned C2NCH0 :1;
[; ;pic16f1503.h: 1934: unsigned C2NCH1 :1;
[; ;pic16f1503.h: 1935: unsigned C2NCH2 :1;
[; ;pic16f1503.h: 1936: unsigned :1;
[; ;pic16f1503.h: 1937: unsigned C2PCH0 :1;
[; ;pic16f1503.h: 1938: unsigned C2PCH1 :1;
[; ;pic16f1503.h: 1939: };
[; ;pic16f1503.h: 1940: } CM2CON1bits_t;
[; ;pic16f1503.h: 1941: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1503.h: 1990: extern volatile unsigned char CMOUT @ 0x115;
"1992
[; ;pic16f1503.h: 1992: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1503.h: 1995: typedef union {
[; ;pic16f1503.h: 1996: struct {
[; ;pic16f1503.h: 1997: unsigned MC1OUT :1;
[; ;pic16f1503.h: 1998: unsigned MC2OUT :1;
[; ;pic16f1503.h: 1999: };
[; ;pic16f1503.h: 2000: } CMOUTbits_t;
[; ;pic16f1503.h: 2001: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1503.h: 2015: extern volatile unsigned char BORCON @ 0x116;
"2017
[; ;pic16f1503.h: 2017: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1503.h: 2020: typedef union {
[; ;pic16f1503.h: 2021: struct {
[; ;pic16f1503.h: 2022: unsigned BORRDY :1;
[; ;pic16f1503.h: 2023: unsigned :5;
[; ;pic16f1503.h: 2024: unsigned BORFS :1;
[; ;pic16f1503.h: 2025: unsigned SBOREN :1;
[; ;pic16f1503.h: 2026: };
[; ;pic16f1503.h: 2027: } BORCONbits_t;
[; ;pic16f1503.h: 2028: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1503.h: 2047: extern volatile unsigned char FVRCON @ 0x117;
"2049
[; ;pic16f1503.h: 2049: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1503.h: 2052: typedef union {
[; ;pic16f1503.h: 2053: struct {
[; ;pic16f1503.h: 2054: unsigned ADFVR :2;
[; ;pic16f1503.h: 2055: unsigned CDAFVR :2;
[; ;pic16f1503.h: 2056: unsigned TSRNG :1;
[; ;pic16f1503.h: 2057: unsigned TSEN :1;
[; ;pic16f1503.h: 2058: unsigned FVRRDY :1;
[; ;pic16f1503.h: 2059: unsigned FVREN :1;
[; ;pic16f1503.h: 2060: };
[; ;pic16f1503.h: 2061: struct {
[; ;pic16f1503.h: 2062: unsigned ADFVR0 :1;
[; ;pic16f1503.h: 2063: unsigned ADFVR1 :1;
[; ;pic16f1503.h: 2064: unsigned CDAFVR0 :1;
[; ;pic16f1503.h: 2065: unsigned CDAFVR1 :1;
[; ;pic16f1503.h: 2066: };
[; ;pic16f1503.h: 2067: } FVRCONbits_t;
[; ;pic16f1503.h: 2068: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1503.h: 2122: extern volatile unsigned char DACCON0 @ 0x118;
"2124
[; ;pic16f1503.h: 2124: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1503.h: 2127: typedef union {
[; ;pic16f1503.h: 2128: struct {
[; ;pic16f1503.h: 2129: unsigned :2;
[; ;pic16f1503.h: 2130: unsigned DACPSS :1;
[; ;pic16f1503.h: 2131: unsigned :1;
[; ;pic16f1503.h: 2132: unsigned DACOE2 :1;
[; ;pic16f1503.h: 2133: unsigned DACOE1 :1;
[; ;pic16f1503.h: 2134: unsigned :1;
[; ;pic16f1503.h: 2135: unsigned DACEN :1;
[; ;pic16f1503.h: 2136: };
[; ;pic16f1503.h: 2137: } DACCON0bits_t;
[; ;pic16f1503.h: 2138: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1503.h: 2162: extern volatile unsigned char DACCON1 @ 0x119;
"2164
[; ;pic16f1503.h: 2164: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1503.h: 2167: typedef union {
[; ;pic16f1503.h: 2168: struct {
[; ;pic16f1503.h: 2169: unsigned DACR :5;
[; ;pic16f1503.h: 2170: };
[; ;pic16f1503.h: 2171: struct {
[; ;pic16f1503.h: 2172: unsigned DACR0 :1;
[; ;pic16f1503.h: 2173: unsigned DACR1 :1;
[; ;pic16f1503.h: 2174: unsigned DACR2 :1;
[; ;pic16f1503.h: 2175: unsigned DACR3 :1;
[; ;pic16f1503.h: 2176: unsigned DACR4 :1;
[; ;pic16f1503.h: 2177: };
[; ;pic16f1503.h: 2178: } DACCON1bits_t;
[; ;pic16f1503.h: 2179: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1503.h: 2213: extern volatile unsigned char APFCON @ 0x11D;
"2215
[; ;pic16f1503.h: 2215: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1503.h: 2218: typedef union {
[; ;pic16f1503.h: 2219: struct {
[; ;pic16f1503.h: 2220: unsigned NCO1SEL :1;
[; ;pic16f1503.h: 2221: unsigned CLC1SEL :1;
[; ;pic16f1503.h: 2222: unsigned :1;
[; ;pic16f1503.h: 2223: unsigned T1GSEL :1;
[; ;pic16f1503.h: 2224: unsigned SSSEL :1;
[; ;pic16f1503.h: 2225: unsigned SDOSEL :1;
[; ;pic16f1503.h: 2226: };
[; ;pic16f1503.h: 2227: } APFCONbits_t;
[; ;pic16f1503.h: 2228: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1503.h: 2257: extern volatile unsigned char ANSELA @ 0x18C;
"2259
[; ;pic16f1503.h: 2259: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1503.h: 2262: typedef union {
[; ;pic16f1503.h: 2263: struct {
[; ;pic16f1503.h: 2264: unsigned ANSA0 :1;
[; ;pic16f1503.h: 2265: unsigned ANSA1 :1;
[; ;pic16f1503.h: 2266: unsigned ANSA2 :1;
[; ;pic16f1503.h: 2267: unsigned :1;
[; ;pic16f1503.h: 2268: unsigned ANSA4 :1;
[; ;pic16f1503.h: 2269: };
[; ;pic16f1503.h: 2270: struct {
[; ;pic16f1503.h: 2271: unsigned ANSELA :6;
[; ;pic16f1503.h: 2272: };
[; ;pic16f1503.h: 2273: } ANSELAbits_t;
[; ;pic16f1503.h: 2274: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1503.h: 2303: extern volatile unsigned char ANSELC @ 0x18E;
"2305
[; ;pic16f1503.h: 2305: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1503.h: 2308: typedef union {
[; ;pic16f1503.h: 2309: struct {
[; ;pic16f1503.h: 2310: unsigned ANSC0 :1;
[; ;pic16f1503.h: 2311: unsigned ANSC1 :1;
[; ;pic16f1503.h: 2312: unsigned ANSC2 :1;
[; ;pic16f1503.h: 2313: unsigned ANSC3 :1;
[; ;pic16f1503.h: 2314: };
[; ;pic16f1503.h: 2315: struct {
[; ;pic16f1503.h: 2316: unsigned ANSELC :8;
[; ;pic16f1503.h: 2317: };
[; ;pic16f1503.h: 2318: } ANSELCbits_t;
[; ;pic16f1503.h: 2319: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1503.h: 2348: extern volatile unsigned short PMADR @ 0x191;
"2350
[; ;pic16f1503.h: 2350: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1503.h: 2354: extern volatile unsigned char PMADRL @ 0x191;
"2356
[; ;pic16f1503.h: 2356: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1503.h: 2359: typedef union {
[; ;pic16f1503.h: 2360: struct {
[; ;pic16f1503.h: 2361: unsigned PMADRL :8;
[; ;pic16f1503.h: 2362: };
[; ;pic16f1503.h: 2363: } PMADRLbits_t;
[; ;pic16f1503.h: 2364: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1503.h: 2373: extern volatile unsigned char PMADRH @ 0x192;
"2375
[; ;pic16f1503.h: 2375: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1503.h: 2378: typedef union {
[; ;pic16f1503.h: 2379: struct {
[; ;pic16f1503.h: 2380: unsigned PMADRH :7;
[; ;pic16f1503.h: 2381: };
[; ;pic16f1503.h: 2382: } PMADRHbits_t;
[; ;pic16f1503.h: 2383: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1503.h: 2392: extern volatile unsigned short PMDAT @ 0x193;
"2394
[; ;pic16f1503.h: 2394: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1503.h: 2398: extern volatile unsigned char PMDATL @ 0x193;
"2400
[; ;pic16f1503.h: 2400: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1503.h: 2403: typedef union {
[; ;pic16f1503.h: 2404: struct {
[; ;pic16f1503.h: 2405: unsigned PMDATL :8;
[; ;pic16f1503.h: 2406: };
[; ;pic16f1503.h: 2407: } PMDATLbits_t;
[; ;pic16f1503.h: 2408: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1503.h: 2417: extern volatile unsigned char PMDATH @ 0x194;
"2419
[; ;pic16f1503.h: 2419: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1503.h: 2422: typedef union {
[; ;pic16f1503.h: 2423: struct {
[; ;pic16f1503.h: 2424: unsigned PMDATH :6;
[; ;pic16f1503.h: 2425: };
[; ;pic16f1503.h: 2426: } PMDATHbits_t;
[; ;pic16f1503.h: 2427: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1503.h: 2436: extern volatile unsigned char PMCON1 @ 0x195;
"2438
[; ;pic16f1503.h: 2438: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1503.h: 2441: typedef union {
[; ;pic16f1503.h: 2442: struct {
[; ;pic16f1503.h: 2443: unsigned RD :1;
[; ;pic16f1503.h: 2444: unsigned WR :1;
[; ;pic16f1503.h: 2445: unsigned WREN :1;
[; ;pic16f1503.h: 2446: unsigned WRERR :1;
[; ;pic16f1503.h: 2447: unsigned FREE :1;
[; ;pic16f1503.h: 2448: unsigned LWLO :1;
[; ;pic16f1503.h: 2449: unsigned CFGS :1;
[; ;pic16f1503.h: 2450: };
[; ;pic16f1503.h: 2451: } PMCON1bits_t;
[; ;pic16f1503.h: 2452: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1503.h: 2491: extern volatile unsigned char PMCON2 @ 0x196;
"2493
[; ;pic16f1503.h: 2493: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1503.h: 2496: typedef union {
[; ;pic16f1503.h: 2497: struct {
[; ;pic16f1503.h: 2498: unsigned PMCON2 :8;
[; ;pic16f1503.h: 2499: };
[; ;pic16f1503.h: 2500: } PMCON2bits_t;
[; ;pic16f1503.h: 2501: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1503.h: 2510: extern volatile unsigned char VREGCON @ 0x197;
"2512
[; ;pic16f1503.h: 2512: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1503.h: 2515: typedef union {
[; ;pic16f1503.h: 2516: struct {
[; ;pic16f1503.h: 2517: unsigned :1;
[; ;pic16f1503.h: 2518: unsigned VREGPM :1;
[; ;pic16f1503.h: 2519: };
[; ;pic16f1503.h: 2520: } VREGCONbits_t;
[; ;pic16f1503.h: 2521: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1503.h: 2530: extern volatile unsigned char WPUA @ 0x20C;
"2532
[; ;pic16f1503.h: 2532: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1503.h: 2535: typedef union {
[; ;pic16f1503.h: 2536: struct {
[; ;pic16f1503.h: 2537: unsigned WPUA0 :1;
[; ;pic16f1503.h: 2538: unsigned WPUA1 :1;
[; ;pic16f1503.h: 2539: unsigned WPUA2 :1;
[; ;pic16f1503.h: 2540: unsigned WPUA3 :1;
[; ;pic16f1503.h: 2541: unsigned WPUA4 :1;
[; ;pic16f1503.h: 2542: unsigned WPUA5 :1;
[; ;pic16f1503.h: 2543: };
[; ;pic16f1503.h: 2544: struct {
[; ;pic16f1503.h: 2545: unsigned WPUA :6;
[; ;pic16f1503.h: 2546: };
[; ;pic16f1503.h: 2547: } WPUAbits_t;
[; ;pic16f1503.h: 2548: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1503.h: 2587: extern volatile unsigned char SSP1BUF @ 0x211;
"2589
[; ;pic16f1503.h: 2589: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1503.h: 2592: extern volatile unsigned char SSPBUF @ 0x211;
"2594
[; ;pic16f1503.h: 2594: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1503.h: 2597: typedef union {
[; ;pic16f1503.h: 2598: struct {
[; ;pic16f1503.h: 2599: unsigned SSPBUF :8;
[; ;pic16f1503.h: 2600: };
[; ;pic16f1503.h: 2601: } SSP1BUFbits_t;
[; ;pic16f1503.h: 2602: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1503.h: 2610: typedef union {
[; ;pic16f1503.h: 2611: struct {
[; ;pic16f1503.h: 2612: unsigned SSPBUF :8;
[; ;pic16f1503.h: 2613: };
[; ;pic16f1503.h: 2614: } SSPBUFbits_t;
[; ;pic16f1503.h: 2615: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1503.h: 2624: extern volatile unsigned char SSP1ADD @ 0x212;
"2626
[; ;pic16f1503.h: 2626: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1503.h: 2629: extern volatile unsigned char SSPADD @ 0x212;
"2631
[; ;pic16f1503.h: 2631: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1503.h: 2634: typedef union {
[; ;pic16f1503.h: 2635: struct {
[; ;pic16f1503.h: 2636: unsigned ADD :8;
[; ;pic16f1503.h: 2637: };
[; ;pic16f1503.h: 2638: } SSP1ADDbits_t;
[; ;pic16f1503.h: 2639: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1503.h: 2647: typedef union {
[; ;pic16f1503.h: 2648: struct {
[; ;pic16f1503.h: 2649: unsigned ADD :8;
[; ;pic16f1503.h: 2650: };
[; ;pic16f1503.h: 2651: } SSPADDbits_t;
[; ;pic16f1503.h: 2652: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1503.h: 2661: extern volatile unsigned char SSP1MSK @ 0x213;
"2663
[; ;pic16f1503.h: 2663: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1503.h: 2666: extern volatile unsigned char SSPMSK @ 0x213;
"2668
[; ;pic16f1503.h: 2668: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1503.h: 2671: typedef union {
[; ;pic16f1503.h: 2672: struct {
[; ;pic16f1503.h: 2673: unsigned MSK :8;
[; ;pic16f1503.h: 2674: };
[; ;pic16f1503.h: 2675: } SSP1MSKbits_t;
[; ;pic16f1503.h: 2676: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1503.h: 2684: typedef union {
[; ;pic16f1503.h: 2685: struct {
[; ;pic16f1503.h: 2686: unsigned MSK :8;
[; ;pic16f1503.h: 2687: };
[; ;pic16f1503.h: 2688: } SSPMSKbits_t;
[; ;pic16f1503.h: 2689: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1503.h: 2698: extern volatile unsigned char SSP1STAT @ 0x214;
"2700
[; ;pic16f1503.h: 2700: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1503.h: 2703: extern volatile unsigned char SSPSTAT @ 0x214;
"2705
[; ;pic16f1503.h: 2705: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1503.h: 2708: typedef union {
[; ;pic16f1503.h: 2709: struct {
[; ;pic16f1503.h: 2710: unsigned BF :1;
[; ;pic16f1503.h: 2711: unsigned UA :1;
[; ;pic16f1503.h: 2712: unsigned R_nW :1;
[; ;pic16f1503.h: 2713: unsigned S :1;
[; ;pic16f1503.h: 2714: unsigned P :1;
[; ;pic16f1503.h: 2715: unsigned D_nA :1;
[; ;pic16f1503.h: 2716: unsigned CKE :1;
[; ;pic16f1503.h: 2717: unsigned SMP :1;
[; ;pic16f1503.h: 2718: };
[; ;pic16f1503.h: 2719: } SSP1STATbits_t;
[; ;pic16f1503.h: 2720: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1503.h: 2763: typedef union {
[; ;pic16f1503.h: 2764: struct {
[; ;pic16f1503.h: 2765: unsigned BF :1;
[; ;pic16f1503.h: 2766: unsigned UA :1;
[; ;pic16f1503.h: 2767: unsigned R_nW :1;
[; ;pic16f1503.h: 2768: unsigned S :1;
[; ;pic16f1503.h: 2769: unsigned P :1;
[; ;pic16f1503.h: 2770: unsigned D_nA :1;
[; ;pic16f1503.h: 2771: unsigned CKE :1;
[; ;pic16f1503.h: 2772: unsigned SMP :1;
[; ;pic16f1503.h: 2773: };
[; ;pic16f1503.h: 2774: } SSPSTATbits_t;
[; ;pic16f1503.h: 2775: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1503.h: 2819: extern volatile unsigned char SSP1CON1 @ 0x215;
"2821
[; ;pic16f1503.h: 2821: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1503.h: 2824: extern volatile unsigned char SSPCON @ 0x215;
"2826
[; ;pic16f1503.h: 2826: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1503.h: 2828: extern volatile unsigned char SSPCON1 @ 0x215;
"2830
[; ;pic16f1503.h: 2830: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1503.h: 2833: typedef union {
[; ;pic16f1503.h: 2834: struct {
[; ;pic16f1503.h: 2835: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2836: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2837: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2838: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2839: unsigned CKP :1;
[; ;pic16f1503.h: 2840: unsigned SSPEN :1;
[; ;pic16f1503.h: 2841: unsigned SSPOV :1;
[; ;pic16f1503.h: 2842: unsigned WCOL :1;
[; ;pic16f1503.h: 2843: };
[; ;pic16f1503.h: 2844: struct {
[; ;pic16f1503.h: 2845: unsigned SSPM :4;
[; ;pic16f1503.h: 2846: };
[; ;pic16f1503.h: 2847: } SSP1CON1bits_t;
[; ;pic16f1503.h: 2848: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1503.h: 2896: typedef union {
[; ;pic16f1503.h: 2897: struct {
[; ;pic16f1503.h: 2898: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2899: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2900: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2901: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2902: unsigned CKP :1;
[; ;pic16f1503.h: 2903: unsigned SSPEN :1;
[; ;pic16f1503.h: 2904: unsigned SSPOV :1;
[; ;pic16f1503.h: 2905: unsigned WCOL :1;
[; ;pic16f1503.h: 2906: };
[; ;pic16f1503.h: 2907: struct {
[; ;pic16f1503.h: 2908: unsigned SSPM :4;
[; ;pic16f1503.h: 2909: };
[; ;pic16f1503.h: 2910: } SSPCONbits_t;
[; ;pic16f1503.h: 2911: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1503.h: 2958: typedef union {
[; ;pic16f1503.h: 2959: struct {
[; ;pic16f1503.h: 2960: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2961: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2962: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2963: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2964: unsigned CKP :1;
[; ;pic16f1503.h: 2965: unsigned SSPEN :1;
[; ;pic16f1503.h: 2966: unsigned SSPOV :1;
[; ;pic16f1503.h: 2967: unsigned WCOL :1;
[; ;pic16f1503.h: 2968: };
[; ;pic16f1503.h: 2969: struct {
[; ;pic16f1503.h: 2970: unsigned SSPM :4;
[; ;pic16f1503.h: 2971: };
[; ;pic16f1503.h: 2972: } SSPCON1bits_t;
[; ;pic16f1503.h: 2973: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1503.h: 3022: extern volatile unsigned char SSP1CON2 @ 0x216;
"3024
[; ;pic16f1503.h: 3024: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1503.h: 3027: extern volatile unsigned char SSPCON2 @ 0x216;
"3029
[; ;pic16f1503.h: 3029: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1503.h: 3032: typedef union {
[; ;pic16f1503.h: 3033: struct {
[; ;pic16f1503.h: 3034: unsigned SEN :1;
[; ;pic16f1503.h: 3035: unsigned RSEN :1;
[; ;pic16f1503.h: 3036: unsigned PEN :1;
[; ;pic16f1503.h: 3037: unsigned RCEN :1;
[; ;pic16f1503.h: 3038: unsigned ACKEN :1;
[; ;pic16f1503.h: 3039: unsigned ACKDT :1;
[; ;pic16f1503.h: 3040: unsigned ACKSTAT :1;
[; ;pic16f1503.h: 3041: unsigned GCEN :1;
[; ;pic16f1503.h: 3042: };
[; ;pic16f1503.h: 3043: } SSP1CON2bits_t;
[; ;pic16f1503.h: 3044: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1503.h: 3087: typedef union {
[; ;pic16f1503.h: 3088: struct {
[; ;pic16f1503.h: 3089: unsigned SEN :1;
[; ;pic16f1503.h: 3090: unsigned RSEN :1;
[; ;pic16f1503.h: 3091: unsigned PEN :1;
[; ;pic16f1503.h: 3092: unsigned RCEN :1;
[; ;pic16f1503.h: 3093: unsigned ACKEN :1;
[; ;pic16f1503.h: 3094: unsigned ACKDT :1;
[; ;pic16f1503.h: 3095: unsigned ACKSTAT :1;
[; ;pic16f1503.h: 3096: unsigned GCEN :1;
[; ;pic16f1503.h: 3097: };
[; ;pic16f1503.h: 3098: } SSPCON2bits_t;
[; ;pic16f1503.h: 3099: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1503.h: 3143: extern volatile unsigned char SSP1CON3 @ 0x217;
"3145
[; ;pic16f1503.h: 3145: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1503.h: 3148: extern volatile unsigned char SSPCON3 @ 0x217;
"3150
[; ;pic16f1503.h: 3150: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1503.h: 3153: typedef union {
[; ;pic16f1503.h: 3154: struct {
[; ;pic16f1503.h: 3155: unsigned DHEN :1;
[; ;pic16f1503.h: 3156: unsigned AHEN :1;
[; ;pic16f1503.h: 3157: unsigned SBCDE :1;
[; ;pic16f1503.h: 3158: unsigned SDAHT :1;
[; ;pic16f1503.h: 3159: unsigned BOEN :1;
[; ;pic16f1503.h: 3160: unsigned SCIE :1;
[; ;pic16f1503.h: 3161: unsigned PCIE :1;
[; ;pic16f1503.h: 3162: unsigned ACKTIM :1;
[; ;pic16f1503.h: 3163: };
[; ;pic16f1503.h: 3164: } SSP1CON3bits_t;
[; ;pic16f1503.h: 3165: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1503.h: 3208: typedef union {
[; ;pic16f1503.h: 3209: struct {
[; ;pic16f1503.h: 3210: unsigned DHEN :1;
[; ;pic16f1503.h: 3211: unsigned AHEN :1;
[; ;pic16f1503.h: 3212: unsigned SBCDE :1;
[; ;pic16f1503.h: 3213: unsigned SDAHT :1;
[; ;pic16f1503.h: 3214: unsigned BOEN :1;
[; ;pic16f1503.h: 3215: unsigned SCIE :1;
[; ;pic16f1503.h: 3216: unsigned PCIE :1;
[; ;pic16f1503.h: 3217: unsigned ACKTIM :1;
[; ;pic16f1503.h: 3218: };
[; ;pic16f1503.h: 3219: } SSPCON3bits_t;
[; ;pic16f1503.h: 3220: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1503.h: 3264: extern volatile unsigned char IOCAP @ 0x391;
"3266
[; ;pic16f1503.h: 3266: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1503.h: 3269: typedef union {
[; ;pic16f1503.h: 3270: struct {
[; ;pic16f1503.h: 3271: unsigned IOCAP0 :1;
[; ;pic16f1503.h: 3272: unsigned IOCAP1 :1;
[; ;pic16f1503.h: 3273: unsigned IOCAP2 :1;
[; ;pic16f1503.h: 3274: unsigned IOCAP3 :1;
[; ;pic16f1503.h: 3275: unsigned IOCAP4 :1;
[; ;pic16f1503.h: 3276: unsigned IOCAP5 :1;
[; ;pic16f1503.h: 3277: };
[; ;pic16f1503.h: 3278: struct {
[; ;pic16f1503.h: 3279: unsigned IOCAP :6;
[; ;pic16f1503.h: 3280: };
[; ;pic16f1503.h: 3281: } IOCAPbits_t;
[; ;pic16f1503.h: 3282: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1503.h: 3321: extern volatile unsigned char IOCAN @ 0x392;
"3323
[; ;pic16f1503.h: 3323: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1503.h: 3326: typedef union {
[; ;pic16f1503.h: 3327: struct {
[; ;pic16f1503.h: 3328: unsigned IOCAN0 :1;
[; ;pic16f1503.h: 3329: unsigned IOCAN1 :1;
[; ;pic16f1503.h: 3330: unsigned IOCAN2 :1;
[; ;pic16f1503.h: 3331: unsigned IOCAN3 :1;
[; ;pic16f1503.h: 3332: unsigned IOCAN4 :1;
[; ;pic16f1503.h: 3333: unsigned IOCAN5 :1;
[; ;pic16f1503.h: 3334: };
[; ;pic16f1503.h: 3335: struct {
[; ;pic16f1503.h: 3336: unsigned IOCAN :6;
[; ;pic16f1503.h: 3337: };
[; ;pic16f1503.h: 3338: } IOCANbits_t;
[; ;pic16f1503.h: 3339: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1503.h: 3378: extern volatile unsigned char IOCAF @ 0x393;
"3380
[; ;pic16f1503.h: 3380: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1503.h: 3383: typedef union {
[; ;pic16f1503.h: 3384: struct {
[; ;pic16f1503.h: 3385: unsigned IOCAF0 :1;
[; ;pic16f1503.h: 3386: unsigned IOCAF1 :1;
[; ;pic16f1503.h: 3387: unsigned IOCAF2 :1;
[; ;pic16f1503.h: 3388: unsigned IOCAF3 :1;
[; ;pic16f1503.h: 3389: unsigned IOCAF4 :1;
[; ;pic16f1503.h: 3390: unsigned IOCAF5 :1;
[; ;pic16f1503.h: 3391: };
[; ;pic16f1503.h: 3392: struct {
[; ;pic16f1503.h: 3393: unsigned IOCAF :6;
[; ;pic16f1503.h: 3394: };
[; ;pic16f1503.h: 3395: } IOCAFbits_t;
[; ;pic16f1503.h: 3396: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1503.h: 3436: extern volatile unsigned short long NCO1ACC @ 0x498;
"3439
[; ;pic16f1503.h: 3439: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1503.h: 3443: extern volatile unsigned char NCO1ACCL @ 0x498;
"3445
[; ;pic16f1503.h: 3445: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1503.h: 3448: typedef union {
[; ;pic16f1503.h: 3449: struct {
[; ;pic16f1503.h: 3450: unsigned NCO1ACC0 :1;
[; ;pic16f1503.h: 3451: unsigned NCO1ACC1 :1;
[; ;pic16f1503.h: 3452: unsigned NCO1ACC2 :1;
[; ;pic16f1503.h: 3453: unsigned NCO1ACC3 :1;
[; ;pic16f1503.h: 3454: unsigned NCO1ACC4 :1;
[; ;pic16f1503.h: 3455: unsigned NCO1ACC5 :1;
[; ;pic16f1503.h: 3456: unsigned NCO1ACC6 :1;
[; ;pic16f1503.h: 3457: unsigned NCO1ACC7 :1;
[; ;pic16f1503.h: 3458: };
[; ;pic16f1503.h: 3459: struct {
[; ;pic16f1503.h: 3460: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3461: };
[; ;pic16f1503.h: 3462: } NCO1ACCLbits_t;
[; ;pic16f1503.h: 3463: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1503.h: 3512: extern volatile unsigned char NCO1ACCH @ 0x499;
"3514
[; ;pic16f1503.h: 3514: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1503.h: 3517: typedef union {
[; ;pic16f1503.h: 3518: struct {
[; ;pic16f1503.h: 3519: unsigned NCO1ACC8 :1;
[; ;pic16f1503.h: 3520: unsigned NCO1ACC9 :1;
[; ;pic16f1503.h: 3521: unsigned NCO1ACC10 :1;
[; ;pic16f1503.h: 3522: unsigned NCO1ACC11 :1;
[; ;pic16f1503.h: 3523: unsigned NCO1ACC12 :1;
[; ;pic16f1503.h: 3524: unsigned NCO1ACC13 :1;
[; ;pic16f1503.h: 3525: unsigned NCO1ACC14 :1;
[; ;pic16f1503.h: 3526: unsigned NCO1ACC15 :1;
[; ;pic16f1503.h: 3527: };
[; ;pic16f1503.h: 3528: struct {
[; ;pic16f1503.h: 3529: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3530: };
[; ;pic16f1503.h: 3531: } NCO1ACCHbits_t;
[; ;pic16f1503.h: 3532: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1503.h: 3581: extern volatile unsigned char NCO1ACCU @ 0x49A;
"3583
[; ;pic16f1503.h: 3583: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1503.h: 3586: typedef union {
[; ;pic16f1503.h: 3587: struct {
[; ;pic16f1503.h: 3588: unsigned NCO1ACC16 :1;
[; ;pic16f1503.h: 3589: unsigned NCO1ACC17 :1;
[; ;pic16f1503.h: 3590: unsigned NCO1ACC18 :1;
[; ;pic16f1503.h: 3591: unsigned NCO1ACC19 :1;
[; ;pic16f1503.h: 3592: };
[; ;pic16f1503.h: 3593: struct {
[; ;pic16f1503.h: 3594: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3595: };
[; ;pic16f1503.h: 3596: } NCO1ACCUbits_t;
[; ;pic16f1503.h: 3597: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1503.h: 3626: extern volatile unsigned short NCO1INC @ 0x49B;
"3628
[; ;pic16f1503.h: 3628: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1503.h: 3632: extern volatile unsigned char NCO1INCL @ 0x49B;
"3634
[; ;pic16f1503.h: 3634: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1503.h: 3637: typedef union {
[; ;pic16f1503.h: 3638: struct {
[; ;pic16f1503.h: 3639: unsigned NCO1INC0 :1;
[; ;pic16f1503.h: 3640: unsigned NCO1INC1 :1;
[; ;pic16f1503.h: 3641: unsigned NCO1INC2 :1;
[; ;pic16f1503.h: 3642: unsigned NCO1INC3 :1;
[; ;pic16f1503.h: 3643: unsigned NCO1INC4 :1;
[; ;pic16f1503.h: 3644: unsigned NCO1INC5 :1;
[; ;pic16f1503.h: 3645: unsigned NCO1INC6 :1;
[; ;pic16f1503.h: 3646: unsigned NCO1INC7 :1;
[; ;pic16f1503.h: 3647: };
[; ;pic16f1503.h: 3648: struct {
[; ;pic16f1503.h: 3649: unsigned NCO1INC :8;
[; ;pic16f1503.h: 3650: };
[; ;pic16f1503.h: 3651: } NCO1INCLbits_t;
[; ;pic16f1503.h: 3652: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1503.h: 3701: extern volatile unsigned char NCO1INCH @ 0x49C;
"3703
[; ;pic16f1503.h: 3703: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1503.h: 3706: typedef union {
[; ;pic16f1503.h: 3707: struct {
[; ;pic16f1503.h: 3708: unsigned NCO1INC8 :1;
[; ;pic16f1503.h: 3709: unsigned NCO1INC9 :1;
[; ;pic16f1503.h: 3710: unsigned NCO1INC10 :1;
[; ;pic16f1503.h: 3711: unsigned NCO1INC11 :1;
[; ;pic16f1503.h: 3712: unsigned NCO1INC12 :1;
[; ;pic16f1503.h: 3713: unsigned NCO1INC13 :1;
[; ;pic16f1503.h: 3714: unsigned NCO1INC14 :1;
[; ;pic16f1503.h: 3715: unsigned NCO1INC15 :1;
[; ;pic16f1503.h: 3716: };
[; ;pic16f1503.h: 3717: struct {
[; ;pic16f1503.h: 3718: unsigned NCO1INC :8;
[; ;pic16f1503.h: 3719: };
[; ;pic16f1503.h: 3720: } NCO1INCHbits_t;
[; ;pic16f1503.h: 3721: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1503.h: 3770: extern volatile unsigned char NCO1CON @ 0x49E;
"3772
[; ;pic16f1503.h: 3772: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1503.h: 3775: typedef union {
[; ;pic16f1503.h: 3776: struct {
[; ;pic16f1503.h: 3777: unsigned N1PFM :1;
[; ;pic16f1503.h: 3778: unsigned :3;
[; ;pic16f1503.h: 3779: unsigned N1POL :1;
[; ;pic16f1503.h: 3780: unsigned N1OUT :1;
[; ;pic16f1503.h: 3781: unsigned N1OE :1;
[; ;pic16f1503.h: 3782: unsigned N1EN :1;
[; ;pic16f1503.h: 3783: };
[; ;pic16f1503.h: 3784: } NCO1CONbits_t;
[; ;pic16f1503.h: 3785: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1503.h: 3814: extern volatile unsigned char NCO1CLK @ 0x49F;
"3816
[; ;pic16f1503.h: 3816: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1503.h: 3819: typedef union {
[; ;pic16f1503.h: 3820: struct {
[; ;pic16f1503.h: 3821: unsigned N1CKS0 :1;
[; ;pic16f1503.h: 3822: unsigned N1CKS1 :1;
[; ;pic16f1503.h: 3823: unsigned :3;
[; ;pic16f1503.h: 3824: unsigned N1PWS0 :1;
[; ;pic16f1503.h: 3825: unsigned N1PWS1 :1;
[; ;pic16f1503.h: 3826: unsigned N1PWS2 :1;
[; ;pic16f1503.h: 3827: };
[; ;pic16f1503.h: 3828: struct {
[; ;pic16f1503.h: 3829: unsigned N1CKS :4;
[; ;pic16f1503.h: 3830: unsigned :1;
[; ;pic16f1503.h: 3831: unsigned N1PWS :3;
[; ;pic16f1503.h: 3832: };
[; ;pic16f1503.h: 3833: } NCO1CLKbits_t;
[; ;pic16f1503.h: 3834: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1503.h: 3873: extern volatile unsigned char PWM1DCL @ 0x611;
"3875
[; ;pic16f1503.h: 3875: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1503.h: 3878: typedef union {
[; ;pic16f1503.h: 3879: struct {
[; ;pic16f1503.h: 3880: unsigned :6;
[; ;pic16f1503.h: 3881: unsigned PWM1DCL :2;
[; ;pic16f1503.h: 3882: };
[; ;pic16f1503.h: 3883: struct {
[; ;pic16f1503.h: 3884: unsigned :6;
[; ;pic16f1503.h: 3885: unsigned PWM1DCL0 :1;
[; ;pic16f1503.h: 3886: unsigned PWM1DCL1 :1;
[; ;pic16f1503.h: 3887: };
[; ;pic16f1503.h: 3888: } PWM1DCLbits_t;
[; ;pic16f1503.h: 3889: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1503.h: 3908: extern volatile unsigned char PWM1DCH @ 0x612;
"3910
[; ;pic16f1503.h: 3910: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1503.h: 3913: typedef union {
[; ;pic16f1503.h: 3914: struct {
[; ;pic16f1503.h: 3915: unsigned PWM1DCH :8;
[; ;pic16f1503.h: 3916: };
[; ;pic16f1503.h: 3917: struct {
[; ;pic16f1503.h: 3918: unsigned PWM1DCH0 :1;
[; ;pic16f1503.h: 3919: unsigned PWM1DCH1 :1;
[; ;pic16f1503.h: 3920: unsigned PWM1DCH2 :1;
[; ;pic16f1503.h: 3921: unsigned PWM1DCH3 :1;
[; ;pic16f1503.h: 3922: unsigned PWM1DCH4 :1;
[; ;pic16f1503.h: 3923: unsigned PWM1DCH5 :1;
[; ;pic16f1503.h: 3924: unsigned PWM1DCH6 :1;
[; ;pic16f1503.h: 3925: unsigned PWM1DCH7 :1;
[; ;pic16f1503.h: 3926: };
[; ;pic16f1503.h: 3927: } PWM1DCHbits_t;
[; ;pic16f1503.h: 3928: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1503.h: 3977: extern volatile unsigned char PWM1CON @ 0x613;
"3979
[; ;pic16f1503.h: 3979: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1503.h: 3982: extern volatile unsigned char PWM1CON0 @ 0x613;
"3984
[; ;pic16f1503.h: 3984: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1503.h: 3987: typedef union {
[; ;pic16f1503.h: 3988: struct {
[; ;pic16f1503.h: 3989: unsigned :4;
[; ;pic16f1503.h: 3990: unsigned PWM1POL :1;
[; ;pic16f1503.h: 3991: unsigned PWM1OUT :1;
[; ;pic16f1503.h: 3992: unsigned PWM1OE :1;
[; ;pic16f1503.h: 3993: unsigned PWM1EN :1;
[; ;pic16f1503.h: 3994: };
[; ;pic16f1503.h: 3995: } PWM1CONbits_t;
[; ;pic16f1503.h: 3996: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1503.h: 4019: typedef union {
[; ;pic16f1503.h: 4020: struct {
[; ;pic16f1503.h: 4021: unsigned :4;
[; ;pic16f1503.h: 4022: unsigned PWM1POL :1;
[; ;pic16f1503.h: 4023: unsigned PWM1OUT :1;
[; ;pic16f1503.h: 4024: unsigned PWM1OE :1;
[; ;pic16f1503.h: 4025: unsigned PWM1EN :1;
[; ;pic16f1503.h: 4026: };
[; ;pic16f1503.h: 4027: } PWM1CON0bits_t;
[; ;pic16f1503.h: 4028: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1503.h: 4052: extern volatile unsigned char PWM2DCL @ 0x614;
"4054
[; ;pic16f1503.h: 4054: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1503.h: 4057: typedef union {
[; ;pic16f1503.h: 4058: struct {
[; ;pic16f1503.h: 4059: unsigned :6;
[; ;pic16f1503.h: 4060: unsigned PWM2DCL :2;
[; ;pic16f1503.h: 4061: };
[; ;pic16f1503.h: 4062: struct {
[; ;pic16f1503.h: 4063: unsigned :6;
[; ;pic16f1503.h: 4064: unsigned PWM2DCL0 :1;
[; ;pic16f1503.h: 4065: unsigned PWM2DCL1 :1;
[; ;pic16f1503.h: 4066: };
[; ;pic16f1503.h: 4067: } PWM2DCLbits_t;
[; ;pic16f1503.h: 4068: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1503.h: 4087: extern volatile unsigned char PWM2DCH @ 0x615;
"4089
[; ;pic16f1503.h: 4089: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1503.h: 4092: typedef union {
[; ;pic16f1503.h: 4093: struct {
[; ;pic16f1503.h: 4094: unsigned PWM2DCH :8;
[; ;pic16f1503.h: 4095: };
[; ;pic16f1503.h: 4096: struct {
[; ;pic16f1503.h: 4097: unsigned PWM2DCH0 :1;
[; ;pic16f1503.h: 4098: unsigned PWM2DCH1 :1;
[; ;pic16f1503.h: 4099: unsigned PWM2DCH2 :1;
[; ;pic16f1503.h: 4100: unsigned PWM2DCH3 :1;
[; ;pic16f1503.h: 4101: unsigned PWM2DCH4 :1;
[; ;pic16f1503.h: 4102: unsigned PWM2DCH5 :1;
[; ;pic16f1503.h: 4103: unsigned PWM2DCH6 :1;
[; ;pic16f1503.h: 4104: unsigned PWM2DCH7 :1;
[; ;pic16f1503.h: 4105: };
[; ;pic16f1503.h: 4106: } PWM2DCHbits_t;
[; ;pic16f1503.h: 4107: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1503.h: 4156: extern volatile unsigned char PWM2CON @ 0x616;
"4158
[; ;pic16f1503.h: 4158: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1503.h: 4161: extern volatile unsigned char PWM2CON0 @ 0x616;
"4163
[; ;pic16f1503.h: 4163: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1503.h: 4166: typedef union {
[; ;pic16f1503.h: 4167: struct {
[; ;pic16f1503.h: 4168: unsigned :4;
[; ;pic16f1503.h: 4169: unsigned PWM2POL :1;
[; ;pic16f1503.h: 4170: unsigned PWM2OUT :1;
[; ;pic16f1503.h: 4171: unsigned PWM2OE :1;
[; ;pic16f1503.h: 4172: unsigned PWM2EN :1;
[; ;pic16f1503.h: 4173: };
[; ;pic16f1503.h: 4174: } PWM2CONbits_t;
[; ;pic16f1503.h: 4175: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1503.h: 4198: typedef union {
[; ;pic16f1503.h: 4199: struct {
[; ;pic16f1503.h: 4200: unsigned :4;
[; ;pic16f1503.h: 4201: unsigned PWM2POL :1;
[; ;pic16f1503.h: 4202: unsigned PWM2OUT :1;
[; ;pic16f1503.h: 4203: unsigned PWM2OE :1;
[; ;pic16f1503.h: 4204: unsigned PWM2EN :1;
[; ;pic16f1503.h: 4205: };
[; ;pic16f1503.h: 4206: } PWM2CON0bits_t;
[; ;pic16f1503.h: 4207: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1503.h: 4231: extern volatile unsigned char PWM3DCL @ 0x617;
"4233
[; ;pic16f1503.h: 4233: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1503.h: 4236: typedef union {
[; ;pic16f1503.h: 4237: struct {
[; ;pic16f1503.h: 4238: unsigned :6;
[; ;pic16f1503.h: 4239: unsigned PWM3DCL :2;
[; ;pic16f1503.h: 4240: };
[; ;pic16f1503.h: 4241: struct {
[; ;pic16f1503.h: 4242: unsigned :6;
[; ;pic16f1503.h: 4243: unsigned PWM3DCL0 :1;
[; ;pic16f1503.h: 4244: unsigned PWM3DCL1 :1;
[; ;pic16f1503.h: 4245: };
[; ;pic16f1503.h: 4246: } PWM3DCLbits_t;
[; ;pic16f1503.h: 4247: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1503.h: 4266: extern volatile unsigned char PWM3DCH @ 0x618;
"4268
[; ;pic16f1503.h: 4268: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1503.h: 4271: typedef union {
[; ;pic16f1503.h: 4272: struct {
[; ;pic16f1503.h: 4273: unsigned PWM3DCH :8;
[; ;pic16f1503.h: 4274: };
[; ;pic16f1503.h: 4275: struct {
[; ;pic16f1503.h: 4276: unsigned PWM3DCH0 :1;
[; ;pic16f1503.h: 4277: unsigned PWM3DCH1 :1;
[; ;pic16f1503.h: 4278: unsigned PWM3DCH2 :1;
[; ;pic16f1503.h: 4279: unsigned PWM3DCH3 :1;
[; ;pic16f1503.h: 4280: unsigned PWM3DCH4 :1;
[; ;pic16f1503.h: 4281: unsigned PWM3DCH5 :1;
[; ;pic16f1503.h: 4282: unsigned PWM3DCH6 :1;
[; ;pic16f1503.h: 4283: unsigned PWM3DCH7 :1;
[; ;pic16f1503.h: 4284: };
[; ;pic16f1503.h: 4285: } PWM3DCHbits_t;
[; ;pic16f1503.h: 4286: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1503.h: 4335: extern volatile unsigned char PWM3CON @ 0x619;
"4337
[; ;pic16f1503.h: 4337: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1503.h: 4340: extern volatile unsigned char PWM3CON0 @ 0x619;
"4342
[; ;pic16f1503.h: 4342: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1503.h: 4345: typedef union {
[; ;pic16f1503.h: 4346: struct {
[; ;pic16f1503.h: 4347: unsigned :4;
[; ;pic16f1503.h: 4348: unsigned PWM3POL :1;
[; ;pic16f1503.h: 4349: unsigned PWM3OUT :1;
[; ;pic16f1503.h: 4350: unsigned PWM3OE :1;
[; ;pic16f1503.h: 4351: unsigned PWM3EN :1;
[; ;pic16f1503.h: 4352: };
[; ;pic16f1503.h: 4353: } PWM3CONbits_t;
[; ;pic16f1503.h: 4354: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1503.h: 4377: typedef union {
[; ;pic16f1503.h: 4378: struct {
[; ;pic16f1503.h: 4379: unsigned :4;
[; ;pic16f1503.h: 4380: unsigned PWM3POL :1;
[; ;pic16f1503.h: 4381: unsigned PWM3OUT :1;
[; ;pic16f1503.h: 4382: unsigned PWM3OE :1;
[; ;pic16f1503.h: 4383: unsigned PWM3EN :1;
[; ;pic16f1503.h: 4384: };
[; ;pic16f1503.h: 4385: } PWM3CON0bits_t;
[; ;pic16f1503.h: 4386: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1503.h: 4410: extern volatile unsigned char PWM4DCL @ 0x61A;
"4412
[; ;pic16f1503.h: 4412: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1503.h: 4415: typedef union {
[; ;pic16f1503.h: 4416: struct {
[; ;pic16f1503.h: 4417: unsigned :6;
[; ;pic16f1503.h: 4418: unsigned PWM4DCL :2;
[; ;pic16f1503.h: 4419: };
[; ;pic16f1503.h: 4420: struct {
[; ;pic16f1503.h: 4421: unsigned :6;
[; ;pic16f1503.h: 4422: unsigned PWM4DCL0 :1;
[; ;pic16f1503.h: 4423: unsigned PWM4DCL1 :1;
[; ;pic16f1503.h: 4424: };
[; ;pic16f1503.h: 4425: } PWM4DCLbits_t;
[; ;pic16f1503.h: 4426: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1503.h: 4445: extern volatile unsigned char PWM4DCH @ 0x61B;
"4447
[; ;pic16f1503.h: 4447: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1503.h: 4450: typedef union {
[; ;pic16f1503.h: 4451: struct {
[; ;pic16f1503.h: 4452: unsigned PWM4DCH :8;
[; ;pic16f1503.h: 4453: };
[; ;pic16f1503.h: 4454: struct {
[; ;pic16f1503.h: 4455: unsigned PWM4DCH0 :1;
[; ;pic16f1503.h: 4456: unsigned PWM4DCH1 :1;
[; ;pic16f1503.h: 4457: unsigned PWM4DCH2 :1;
[; ;pic16f1503.h: 4458: unsigned PWM4DCH3 :1;
[; ;pic16f1503.h: 4459: unsigned PWM4DCH4 :1;
[; ;pic16f1503.h: 4460: unsigned PWM4DCH5 :1;
[; ;pic16f1503.h: 4461: unsigned PWM4DCH6 :1;
[; ;pic16f1503.h: 4462: unsigned PWM4DCH7 :1;
[; ;pic16f1503.h: 4463: };
[; ;pic16f1503.h: 4464: } PWM4DCHbits_t;
[; ;pic16f1503.h: 4465: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1503.h: 4514: extern volatile unsigned char PWM4CON @ 0x61C;
"4516
[; ;pic16f1503.h: 4516: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1503.h: 4519: extern volatile unsigned char PWM4CON0 @ 0x61C;
"4521
[; ;pic16f1503.h: 4521: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1503.h: 4524: typedef union {
[; ;pic16f1503.h: 4525: struct {
[; ;pic16f1503.h: 4526: unsigned :4;
[; ;pic16f1503.h: 4527: unsigned PWM4POL :1;
[; ;pic16f1503.h: 4528: unsigned PWM4OUT :1;
[; ;pic16f1503.h: 4529: unsigned PWM4OE :1;
[; ;pic16f1503.h: 4530: unsigned PWM4EN :1;
[; ;pic16f1503.h: 4531: };
[; ;pic16f1503.h: 4532: } PWM4CONbits_t;
[; ;pic16f1503.h: 4533: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1503.h: 4556: typedef union {
[; ;pic16f1503.h: 4557: struct {
[; ;pic16f1503.h: 4558: unsigned :4;
[; ;pic16f1503.h: 4559: unsigned PWM4POL :1;
[; ;pic16f1503.h: 4560: unsigned PWM4OUT :1;
[; ;pic16f1503.h: 4561: unsigned PWM4OE :1;
[; ;pic16f1503.h: 4562: unsigned PWM4EN :1;
[; ;pic16f1503.h: 4563: };
[; ;pic16f1503.h: 4564: } PWM4CON0bits_t;
[; ;pic16f1503.h: 4565: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1503.h: 4589: extern volatile unsigned char CWG1DBR @ 0x691;
"4591
[; ;pic16f1503.h: 4591: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1503.h: 4594: typedef union {
[; ;pic16f1503.h: 4595: struct {
[; ;pic16f1503.h: 4596: unsigned CWG1DBR :6;
[; ;pic16f1503.h: 4597: };
[; ;pic16f1503.h: 4598: struct {
[; ;pic16f1503.h: 4599: unsigned CWG1DBR0 :1;
[; ;pic16f1503.h: 4600: unsigned CWG1DBR1 :1;
[; ;pic16f1503.h: 4601: unsigned CWG1DBR2 :1;
[; ;pic16f1503.h: 4602: unsigned CWG1DBR3 :1;
[; ;pic16f1503.h: 4603: unsigned CWG1DBR4 :1;
[; ;pic16f1503.h: 4604: unsigned CWG1DBR5 :1;
[; ;pic16f1503.h: 4605: };
[; ;pic16f1503.h: 4606: } CWG1DBRbits_t;
[; ;pic16f1503.h: 4607: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1503.h: 4646: extern volatile unsigned char CWG1DBF @ 0x692;
"4648
[; ;pic16f1503.h: 4648: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1503.h: 4651: typedef union {
[; ;pic16f1503.h: 4652: struct {
[; ;pic16f1503.h: 4653: unsigned CWG1DBF :6;
[; ;pic16f1503.h: 4654: };
[; ;pic16f1503.h: 4655: struct {
[; ;pic16f1503.h: 4656: unsigned CWG1DBF0 :1;
[; ;pic16f1503.h: 4657: unsigned CWG1DBF1 :1;
[; ;pic16f1503.h: 4658: unsigned CWG1DBF2 :1;
[; ;pic16f1503.h: 4659: unsigned CWG1DBF3 :1;
[; ;pic16f1503.h: 4660: unsigned CWG1DBF4 :1;
[; ;pic16f1503.h: 4661: unsigned CWG1DBF5 :1;
[; ;pic16f1503.h: 4662: };
[; ;pic16f1503.h: 4663: } CWG1DBFbits_t;
[; ;pic16f1503.h: 4664: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1503.h: 4703: extern volatile unsigned char CWG1CON0 @ 0x693;
"4705
[; ;pic16f1503.h: 4705: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1503.h: 4708: typedef union {
[; ;pic16f1503.h: 4709: struct {
[; ;pic16f1503.h: 4710: unsigned G1CS0 :1;
[; ;pic16f1503.h: 4711: unsigned :2;
[; ;pic16f1503.h: 4712: unsigned G1POLA :1;
[; ;pic16f1503.h: 4713: unsigned G1POLB :1;
[; ;pic16f1503.h: 4714: unsigned G1OEA :1;
[; ;pic16f1503.h: 4715: unsigned G1OEB :1;
[; ;pic16f1503.h: 4716: unsigned G1EN :1;
[; ;pic16f1503.h: 4717: };
[; ;pic16f1503.h: 4718: struct {
[; ;pic16f1503.h: 4719: unsigned G1CS :2;
[; ;pic16f1503.h: 4720: };
[; ;pic16f1503.h: 4721: } CWG1CON0bits_t;
[; ;pic16f1503.h: 4722: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1503.h: 4761: extern volatile unsigned char CWG1CON1 @ 0x694;
"4763
[; ;pic16f1503.h: 4763: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1503.h: 4766: typedef union {
[; ;pic16f1503.h: 4767: struct {
[; ;pic16f1503.h: 4768: unsigned G1IS0 :1;
[; ;pic16f1503.h: 4769: unsigned G1IS1 :1;
[; ;pic16f1503.h: 4770: unsigned G1IS2 :1;
[; ;pic16f1503.h: 4771: unsigned :1;
[; ;pic16f1503.h: 4772: unsigned G1ASDLA :2;
[; ;pic16f1503.h: 4773: unsigned G1ASDLB :2;
[; ;pic16f1503.h: 4774: };
[; ;pic16f1503.h: 4775: struct {
[; ;pic16f1503.h: 4776: unsigned G1IS :4;
[; ;pic16f1503.h: 4777: unsigned G1ASDLA0 :1;
[; ;pic16f1503.h: 4778: unsigned G1ASDLA1 :1;
[; ;pic16f1503.h: 4779: unsigned G1ASDLB0 :1;
[; ;pic16f1503.h: 4780: unsigned G1ASDLB1 :1;
[; ;pic16f1503.h: 4781: };
[; ;pic16f1503.h: 4782: } CWG1CON1bits_t;
[; ;pic16f1503.h: 4783: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1503.h: 4837: extern volatile unsigned char CWG1CON2 @ 0x695;
"4839
[; ;pic16f1503.h: 4839: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1503.h: 4842: typedef union {
[; ;pic16f1503.h: 4843: struct {
[; ;pic16f1503.h: 4844: unsigned G1ASDSCLC2 :1;
[; ;pic16f1503.h: 4845: unsigned G1ASDSFLT :1;
[; ;pic16f1503.h: 4846: unsigned G1ASDSC1 :1;
[; ;pic16f1503.h: 4847: unsigned G1ASDSC2 :1;
[; ;pic16f1503.h: 4848: unsigned :2;
[; ;pic16f1503.h: 4849: unsigned G1ARSEN :1;
[; ;pic16f1503.h: 4850: unsigned G1ASE :1;
[; ;pic16f1503.h: 4851: };
[; ;pic16f1503.h: 4852: } CWG1CON2bits_t;
[; ;pic16f1503.h: 4853: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1503.h: 4887: extern volatile unsigned char CLCDATA @ 0xF0F;
"4889
[; ;pic16f1503.h: 4889: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1503.h: 4892: typedef union {
[; ;pic16f1503.h: 4893: struct {
[; ;pic16f1503.h: 4894: unsigned MCLC1OUT :1;
[; ;pic16f1503.h: 4895: unsigned MCLC2OUT :1;
[; ;pic16f1503.h: 4896: };
[; ;pic16f1503.h: 4897: } CLCDATAbits_t;
[; ;pic16f1503.h: 4898: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1503.h: 4912: extern volatile unsigned char CLC1CON @ 0xF10;
"4914
[; ;pic16f1503.h: 4914: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1503.h: 4917: typedef union {
[; ;pic16f1503.h: 4918: struct {
[; ;pic16f1503.h: 4919: unsigned LC1MODE0 :1;
[; ;pic16f1503.h: 4920: unsigned LC1MODE1 :1;
[; ;pic16f1503.h: 4921: unsigned LC1MODE2 :1;
[; ;pic16f1503.h: 4922: unsigned LC1INTN :1;
[; ;pic16f1503.h: 4923: unsigned LC1INTP :1;
[; ;pic16f1503.h: 4924: unsigned LC1OUT :1;
[; ;pic16f1503.h: 4925: unsigned LC1OE :1;
[; ;pic16f1503.h: 4926: unsigned LC1EN :1;
[; ;pic16f1503.h: 4927: };
[; ;pic16f1503.h: 4928: struct {
[; ;pic16f1503.h: 4929: unsigned LCMODE0 :1;
[; ;pic16f1503.h: 4930: unsigned LCMODE1 :1;
[; ;pic16f1503.h: 4931: unsigned LCMODE2 :1;
[; ;pic16f1503.h: 4932: unsigned LCINTN :1;
[; ;pic16f1503.h: 4933: unsigned LCINTP :1;
[; ;pic16f1503.h: 4934: unsigned LCOUT :1;
[; ;pic16f1503.h: 4935: unsigned LCOE :1;
[; ;pic16f1503.h: 4936: unsigned LCEN :1;
[; ;pic16f1503.h: 4937: };
[; ;pic16f1503.h: 4938: struct {
[; ;pic16f1503.h: 4939: unsigned LC1MODE :3;
[; ;pic16f1503.h: 4940: };
[; ;pic16f1503.h: 4941: } CLC1CONbits_t;
[; ;pic16f1503.h: 4942: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1503.h: 5031: extern volatile unsigned char CLC1POL @ 0xF11;
"5033
[; ;pic16f1503.h: 5033: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1503.h: 5036: typedef union {
[; ;pic16f1503.h: 5037: struct {
[; ;pic16f1503.h: 5038: unsigned LC1G1POL :1;
[; ;pic16f1503.h: 5039: unsigned LC1G2POL :1;
[; ;pic16f1503.h: 5040: unsigned LC1G3POL :1;
[; ;pic16f1503.h: 5041: unsigned LC1G4POL :1;
[; ;pic16f1503.h: 5042: unsigned :3;
[; ;pic16f1503.h: 5043: unsigned LC1POL :1;
[; ;pic16f1503.h: 5044: };
[; ;pic16f1503.h: 5045: struct {
[; ;pic16f1503.h: 5046: unsigned G1POL :1;
[; ;pic16f1503.h: 5047: unsigned G2POL :1;
[; ;pic16f1503.h: 5048: unsigned G3POL :1;
[; ;pic16f1503.h: 5049: unsigned G4POL :1;
[; ;pic16f1503.h: 5050: unsigned :3;
[; ;pic16f1503.h: 5051: unsigned POL :1;
[; ;pic16f1503.h: 5052: };
[; ;pic16f1503.h: 5053: } CLC1POLbits_t;
[; ;pic16f1503.h: 5054: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1503.h: 5108: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"5110
[; ;pic16f1503.h: 5110: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1503.h: 5113: typedef union {
[; ;pic16f1503.h: 5114: struct {
[; ;pic16f1503.h: 5115: unsigned LC1D1S0 :1;
[; ;pic16f1503.h: 5116: unsigned LC1D1S1 :1;
[; ;pic16f1503.h: 5117: unsigned LC1D1S2 :1;
[; ;pic16f1503.h: 5118: unsigned :1;
[; ;pic16f1503.h: 5119: unsigned LC1D2S0 :1;
[; ;pic16f1503.h: 5120: unsigned LC1D2S1 :1;
[; ;pic16f1503.h: 5121: unsigned LC1D2S2 :1;
[; ;pic16f1503.h: 5122: };
[; ;pic16f1503.h: 5123: struct {
[; ;pic16f1503.h: 5124: unsigned D1S0 :1;
[; ;pic16f1503.h: 5125: unsigned D1S1 :1;
[; ;pic16f1503.h: 5126: unsigned D1S2 :1;
[; ;pic16f1503.h: 5127: unsigned :1;
[; ;pic16f1503.h: 5128: unsigned D2S0 :1;
[; ;pic16f1503.h: 5129: unsigned D2S1 :1;
[; ;pic16f1503.h: 5130: unsigned D2S2 :1;
[; ;pic16f1503.h: 5131: };
[; ;pic16f1503.h: 5132: struct {
[; ;pic16f1503.h: 5133: unsigned LC1D1S :3;
[; ;pic16f1503.h: 5134: unsigned :1;
[; ;pic16f1503.h: 5135: unsigned LC1D2S :3;
[; ;pic16f1503.h: 5136: };
[; ;pic16f1503.h: 5137: } CLC1SEL0bits_t;
[; ;pic16f1503.h: 5138: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1503.h: 5212: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"5214
[; ;pic16f1503.h: 5214: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1503.h: 5217: typedef union {
[; ;pic16f1503.h: 5218: struct {
[; ;pic16f1503.h: 5219: unsigned LC1D3S0 :1;
[; ;pic16f1503.h: 5220: unsigned LC1D3S1 :1;
[; ;pic16f1503.h: 5221: unsigned LC1D3S2 :1;
[; ;pic16f1503.h: 5222: unsigned :1;
[; ;pic16f1503.h: 5223: unsigned LC1D4S0 :1;
[; ;pic16f1503.h: 5224: unsigned LC1D4S1 :1;
[; ;pic16f1503.h: 5225: unsigned LC1D4S2 :1;
[; ;pic16f1503.h: 5226: };
[; ;pic16f1503.h: 5227: struct {
[; ;pic16f1503.h: 5228: unsigned D3S0 :1;
[; ;pic16f1503.h: 5229: unsigned D3S1 :1;
[; ;pic16f1503.h: 5230: unsigned D3S2 :1;
[; ;pic16f1503.h: 5231: unsigned :1;
[; ;pic16f1503.h: 5232: unsigned D4S0 :1;
[; ;pic16f1503.h: 5233: unsigned D4S1 :1;
[; ;pic16f1503.h: 5234: unsigned D4S2 :1;
[; ;pic16f1503.h: 5235: };
[; ;pic16f1503.h: 5236: struct {
[; ;pic16f1503.h: 5237: unsigned LC1D3S :3;
[; ;pic16f1503.h: 5238: unsigned :1;
[; ;pic16f1503.h: 5239: unsigned LC1D4S :3;
[; ;pic16f1503.h: 5240: };
[; ;pic16f1503.h: 5241: } CLC1SEL1bits_t;
[; ;pic16f1503.h: 5242: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1503.h: 5316: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"5318
[; ;pic16f1503.h: 5318: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1503.h: 5321: typedef union {
[; ;pic16f1503.h: 5322: struct {
[; ;pic16f1503.h: 5323: unsigned LC1G1D1N :1;
[; ;pic16f1503.h: 5324: unsigned LC1G1D1T :1;
[; ;pic16f1503.h: 5325: unsigned LC1G1D2N :1;
[; ;pic16f1503.h: 5326: unsigned LC1G1D2T :1;
[; ;pic16f1503.h: 5327: unsigned LC1G1D3N :1;
[; ;pic16f1503.h: 5328: unsigned LC1G1D3T :1;
[; ;pic16f1503.h: 5329: unsigned LC1G1D4N :1;
[; ;pic16f1503.h: 5330: unsigned LC1G1D4T :1;
[; ;pic16f1503.h: 5331: };
[; ;pic16f1503.h: 5332: struct {
[; ;pic16f1503.h: 5333: unsigned D1N :1;
[; ;pic16f1503.h: 5334: unsigned D1T :1;
[; ;pic16f1503.h: 5335: unsigned D2N :1;
[; ;pic16f1503.h: 5336: unsigned D2T :1;
[; ;pic16f1503.h: 5337: unsigned D3N :1;
[; ;pic16f1503.h: 5338: unsigned D3T :1;
[; ;pic16f1503.h: 5339: unsigned D4N :1;
[; ;pic16f1503.h: 5340: unsigned D4T :1;
[; ;pic16f1503.h: 5341: };
[; ;pic16f1503.h: 5342: } CLC1GLS0bits_t;
[; ;pic16f1503.h: 5343: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1503.h: 5427: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"5429
[; ;pic16f1503.h: 5429: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1503.h: 5432: typedef union {
[; ;pic16f1503.h: 5433: struct {
[; ;pic16f1503.h: 5434: unsigned LC1G2D1N :1;
[; ;pic16f1503.h: 5435: unsigned LC1G2D1T :1;
[; ;pic16f1503.h: 5436: unsigned LC1G2D2N :1;
[; ;pic16f1503.h: 5437: unsigned LC1G2D2T :1;
[; ;pic16f1503.h: 5438: unsigned LC1G2D3N :1;
[; ;pic16f1503.h: 5439: unsigned LC1G2D3T :1;
[; ;pic16f1503.h: 5440: unsigned LC1G2D4N :1;
[; ;pic16f1503.h: 5441: unsigned LC1G2D4T :1;
[; ;pic16f1503.h: 5442: };
[; ;pic16f1503.h: 5443: struct {
[; ;pic16f1503.h: 5444: unsigned D1N :1;
[; ;pic16f1503.h: 5445: unsigned D1T :1;
[; ;pic16f1503.h: 5446: unsigned D2N :1;
[; ;pic16f1503.h: 5447: unsigned D2T :1;
[; ;pic16f1503.h: 5448: unsigned D3N :1;
[; ;pic16f1503.h: 5449: unsigned D3T :1;
[; ;pic16f1503.h: 5450: unsigned D4N :1;
[; ;pic16f1503.h: 5451: unsigned D4T :1;
[; ;pic16f1503.h: 5452: };
[; ;pic16f1503.h: 5453: } CLC1GLS1bits_t;
[; ;pic16f1503.h: 5454: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1503.h: 5538: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"5540
[; ;pic16f1503.h: 5540: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1503.h: 5543: typedef union {
[; ;pic16f1503.h: 5544: struct {
[; ;pic16f1503.h: 5545: unsigned LC1G3D1N :1;
[; ;pic16f1503.h: 5546: unsigned LC1G3D1T :1;
[; ;pic16f1503.h: 5547: unsigned LC1G3D2N :1;
[; ;pic16f1503.h: 5548: unsigned LC1G3D2T :1;
[; ;pic16f1503.h: 5549: unsigned LC1G3D3N :1;
[; ;pic16f1503.h: 5550: unsigned LC1G3D3T :1;
[; ;pic16f1503.h: 5551: unsigned LC1G3D4N :1;
[; ;pic16f1503.h: 5552: unsigned LC1G3D4T :1;
[; ;pic16f1503.h: 5553: };
[; ;pic16f1503.h: 5554: struct {
[; ;pic16f1503.h: 5555: unsigned D1N :1;
[; ;pic16f1503.h: 5556: unsigned D1T :1;
[; ;pic16f1503.h: 5557: unsigned D2N :1;
[; ;pic16f1503.h: 5558: unsigned D2T :1;
[; ;pic16f1503.h: 5559: unsigned D3N :1;
[; ;pic16f1503.h: 5560: unsigned D3T :1;
[; ;pic16f1503.h: 5561: unsigned D4N :1;
[; ;pic16f1503.h: 5562: unsigned D4T :1;
[; ;pic16f1503.h: 5563: };
[; ;pic16f1503.h: 5564: } CLC1GLS2bits_t;
[; ;pic16f1503.h: 5565: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1503.h: 5649: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"5651
[; ;pic16f1503.h: 5651: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1503.h: 5654: typedef union {
[; ;pic16f1503.h: 5655: struct {
[; ;pic16f1503.h: 5656: unsigned LC1G4D1N :1;
[; ;pic16f1503.h: 5657: unsigned LC1G4D1T :1;
[; ;pic16f1503.h: 5658: unsigned LC1G4D2N :1;
[; ;pic16f1503.h: 5659: unsigned LC1G4D2T :1;
[; ;pic16f1503.h: 5660: unsigned LC1G4D3N :1;
[; ;pic16f1503.h: 5661: unsigned LC1G4D3T :1;
[; ;pic16f1503.h: 5662: unsigned LC1G4D4N :1;
[; ;pic16f1503.h: 5663: unsigned LC1G4D4T :1;
[; ;pic16f1503.h: 5664: };
[; ;pic16f1503.h: 5665: struct {
[; ;pic16f1503.h: 5666: unsigned G4D1N :1;
[; ;pic16f1503.h: 5667: unsigned G4D1T :1;
[; ;pic16f1503.h: 5668: unsigned G4D2N :1;
[; ;pic16f1503.h: 5669: unsigned G4D2T :1;
[; ;pic16f1503.h: 5670: unsigned G4D3N :1;
[; ;pic16f1503.h: 5671: unsigned G4D3T :1;
[; ;pic16f1503.h: 5672: unsigned G4D4N :1;
[; ;pic16f1503.h: 5673: unsigned G4D4T :1;
[; ;pic16f1503.h: 5674: };
[; ;pic16f1503.h: 5675: } CLC1GLS3bits_t;
[; ;pic16f1503.h: 5676: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1503.h: 5760: extern volatile unsigned char CLC2CON @ 0xF18;
"5762
[; ;pic16f1503.h: 5762: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1503.h: 5765: typedef union {
[; ;pic16f1503.h: 5766: struct {
[; ;pic16f1503.h: 5767: unsigned LC2MODE0 :1;
[; ;pic16f1503.h: 5768: unsigned LC2MODE1 :1;
[; ;pic16f1503.h: 5769: unsigned LC2MODE2 :1;
[; ;pic16f1503.h: 5770: unsigned LC2INTN :1;
[; ;pic16f1503.h: 5771: unsigned LC2INTP :1;
[; ;pic16f1503.h: 5772: unsigned LC2OUT :1;
[; ;pic16f1503.h: 5773: unsigned LC2OE :1;
[; ;pic16f1503.h: 5774: unsigned LC2EN :1;
[; ;pic16f1503.h: 5775: };
[; ;pic16f1503.h: 5776: struct {
[; ;pic16f1503.h: 5777: unsigned LCMODE0 :1;
[; ;pic16f1503.h: 5778: unsigned LCMODE1 :1;
[; ;pic16f1503.h: 5779: unsigned LCMODE2 :1;
[; ;pic16f1503.h: 5780: unsigned LCINTN :1;
[; ;pic16f1503.h: 5781: unsigned LCINTP :1;
[; ;pic16f1503.h: 5782: unsigned LCOUT :1;
[; ;pic16f1503.h: 5783: unsigned LCOE :1;
[; ;pic16f1503.h: 5784: unsigned LCEN :1;
[; ;pic16f1503.h: 5785: };
[; ;pic16f1503.h: 5786: struct {
[; ;pic16f1503.h: 5787: unsigned LC2MODE :3;
[; ;pic16f1503.h: 5788: };
[; ;pic16f1503.h: 5789: } CLC2CONbits_t;
[; ;pic16f1503.h: 5790: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1503.h: 5879: extern volatile unsigned char CLC2POL @ 0xF19;
"5881
[; ;pic16f1503.h: 5881: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1503.h: 5884: typedef union {
[; ;pic16f1503.h: 5885: struct {
[; ;pic16f1503.h: 5886: unsigned LC2G1POL :1;
[; ;pic16f1503.h: 5887: unsigned LC2G2POL :1;
[; ;pic16f1503.h: 5888: unsigned LC2G3POL :1;
[; ;pic16f1503.h: 5889: unsigned LC2G4POL :1;
[; ;pic16f1503.h: 5890: unsigned :3;
[; ;pic16f1503.h: 5891: unsigned LC2POL :1;
[; ;pic16f1503.h: 5892: };
[; ;pic16f1503.h: 5893: struct {
[; ;pic16f1503.h: 5894: unsigned G1POL :1;
[; ;pic16f1503.h: 5895: unsigned G2POL :1;
[; ;pic16f1503.h: 5896: unsigned G3POL :1;
[; ;pic16f1503.h: 5897: unsigned G4POL :1;
[; ;pic16f1503.h: 5898: unsigned :3;
[; ;pic16f1503.h: 5899: unsigned POL :1;
[; ;pic16f1503.h: 5900: };
[; ;pic16f1503.h: 5901: } CLC2POLbits_t;
[; ;pic16f1503.h: 5902: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1503.h: 5956: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"5958
[; ;pic16f1503.h: 5958: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1503.h: 5961: typedef union {
[; ;pic16f1503.h: 5962: struct {
[; ;pic16f1503.h: 5963: unsigned LC2D1S0 :1;
[; ;pic16f1503.h: 5964: unsigned LC2D1S1 :1;
[; ;pic16f1503.h: 5965: unsigned LC2D1S2 :1;
[; ;pic16f1503.h: 5966: unsigned :1;
[; ;pic16f1503.h: 5967: unsigned LC2D2S0 :1;
[; ;pic16f1503.h: 5968: unsigned LC2D2S1 :1;
[; ;pic16f1503.h: 5969: unsigned LC2D2S2 :1;
[; ;pic16f1503.h: 5970: };
[; ;pic16f1503.h: 5971: struct {
[; ;pic16f1503.h: 5972: unsigned D1S0 :1;
[; ;pic16f1503.h: 5973: unsigned D1S1 :1;
[; ;pic16f1503.h: 5974: unsigned D1S2 :1;
[; ;pic16f1503.h: 5975: unsigned :1;
[; ;pic16f1503.h: 5976: unsigned D2S0 :1;
[; ;pic16f1503.h: 5977: unsigned D2S1 :1;
[; ;pic16f1503.h: 5978: unsigned D2S2 :1;
[; ;pic16f1503.h: 5979: };
[; ;pic16f1503.h: 5980: struct {
[; ;pic16f1503.h: 5981: unsigned LC2D1S :3;
[; ;pic16f1503.h: 5982: unsigned :1;
[; ;pic16f1503.h: 5983: unsigned LC2D2S :3;
[; ;pic16f1503.h: 5984: };
[; ;pic16f1503.h: 5985: } CLC2SEL0bits_t;
[; ;pic16f1503.h: 5986: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1503.h: 6060: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"6062
[; ;pic16f1503.h: 6062: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1503.h: 6065: typedef union {
[; ;pic16f1503.h: 6066: struct {
[; ;pic16f1503.h: 6067: unsigned LC2D3S0 :1;
[; ;pic16f1503.h: 6068: unsigned LC2D3S1 :1;
[; ;pic16f1503.h: 6069: unsigned LC2D3S2 :1;
[; ;pic16f1503.h: 6070: unsigned :1;
[; ;pic16f1503.h: 6071: unsigned LC2D4S0 :1;
[; ;pic16f1503.h: 6072: unsigned LC2D4S1 :1;
[; ;pic16f1503.h: 6073: unsigned LC2D4S2 :1;
[; ;pic16f1503.h: 6074: };
[; ;pic16f1503.h: 6075: struct {
[; ;pic16f1503.h: 6076: unsigned D3S0 :1;
[; ;pic16f1503.h: 6077: unsigned D3S1 :1;
[; ;pic16f1503.h: 6078: unsigned D3S2 :1;
[; ;pic16f1503.h: 6079: unsigned :1;
[; ;pic16f1503.h: 6080: unsigned D4S0 :1;
[; ;pic16f1503.h: 6081: unsigned D4S1 :1;
[; ;pic16f1503.h: 6082: unsigned D4S2 :1;
[; ;pic16f1503.h: 6083: };
[; ;pic16f1503.h: 6084: struct {
[; ;pic16f1503.h: 6085: unsigned LC2D3S :3;
[; ;pic16f1503.h: 6086: unsigned :1;
[; ;pic16f1503.h: 6087: unsigned LC2D4S :3;
[; ;pic16f1503.h: 6088: };
[; ;pic16f1503.h: 6089: } CLC2SEL1bits_t;
[; ;pic16f1503.h: 6090: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1503.h: 6164: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"6166
[; ;pic16f1503.h: 6166: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1503.h: 6169: typedef union {
[; ;pic16f1503.h: 6170: struct {
[; ;pic16f1503.h: 6171: unsigned LC2G1D1N :1;
[; ;pic16f1503.h: 6172: unsigned LC2G1D1T :1;
[; ;pic16f1503.h: 6173: unsigned LC2G1D2N :1;
[; ;pic16f1503.h: 6174: unsigned LC2G1D2T :1;
[; ;pic16f1503.h: 6175: unsigned LC2G1D3N :1;
[; ;pic16f1503.h: 6176: unsigned LC2G1D3T :1;
[; ;pic16f1503.h: 6177: unsigned LC2G1D4N :1;
[; ;pic16f1503.h: 6178: unsigned LC2G1D4T :1;
[; ;pic16f1503.h: 6179: };
[; ;pic16f1503.h: 6180: struct {
[; ;pic16f1503.h: 6181: unsigned D1N :1;
[; ;pic16f1503.h: 6182: unsigned D1T :1;
[; ;pic16f1503.h: 6183: unsigned D2N :1;
[; ;pic16f1503.h: 6184: unsigned D2T :1;
[; ;pic16f1503.h: 6185: unsigned D3N :1;
[; ;pic16f1503.h: 6186: unsigned D3T :1;
[; ;pic16f1503.h: 6187: unsigned D4N :1;
[; ;pic16f1503.h: 6188: unsigned D4T :1;
[; ;pic16f1503.h: 6189: };
[; ;pic16f1503.h: 6190: } CLC2GLS0bits_t;
[; ;pic16f1503.h: 6191: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1503.h: 6275: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"6277
[; ;pic16f1503.h: 6277: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1503.h: 6280: typedef union {
[; ;pic16f1503.h: 6281: struct {
[; ;pic16f1503.h: 6282: unsigned LC2G2D1N :1;
[; ;pic16f1503.h: 6283: unsigned LC2G2D1T :1;
[; ;pic16f1503.h: 6284: unsigned LC2G2D2N :1;
[; ;pic16f1503.h: 6285: unsigned LC2G2D2T :1;
[; ;pic16f1503.h: 6286: unsigned LC2G2D3N :1;
[; ;pic16f1503.h: 6287: unsigned LC2G2D3T :1;
[; ;pic16f1503.h: 6288: unsigned LC2G2D4N :1;
[; ;pic16f1503.h: 6289: unsigned LC2G2D4T :1;
[; ;pic16f1503.h: 6290: };
[; ;pic16f1503.h: 6291: struct {
[; ;pic16f1503.h: 6292: unsigned D1N :1;
[; ;pic16f1503.h: 6293: unsigned D1T :1;
[; ;pic16f1503.h: 6294: unsigned D2N :1;
[; ;pic16f1503.h: 6295: unsigned D2T :1;
[; ;pic16f1503.h: 6296: unsigned D3N :1;
[; ;pic16f1503.h: 6297: unsigned D3T :1;
[; ;pic16f1503.h: 6298: unsigned D4N :1;
[; ;pic16f1503.h: 6299: unsigned D4T :1;
[; ;pic16f1503.h: 6300: };
[; ;pic16f1503.h: 6301: } CLC2GLS1bits_t;
[; ;pic16f1503.h: 6302: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1503.h: 6386: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"6388
[; ;pic16f1503.h: 6388: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1503.h: 6391: typedef union {
[; ;pic16f1503.h: 6392: struct {
[; ;pic16f1503.h: 6393: unsigned LC2G3D1N :1;
[; ;pic16f1503.h: 6394: unsigned LC2G3D1T :1;
[; ;pic16f1503.h: 6395: unsigned LC2G3D2N :1;
[; ;pic16f1503.h: 6396: unsigned LC2G3D2T :1;
[; ;pic16f1503.h: 6397: unsigned LC2G3D3N :1;
[; ;pic16f1503.h: 6398: unsigned LC2G3D3T :1;
[; ;pic16f1503.h: 6399: unsigned LC2G3D4N :1;
[; ;pic16f1503.h: 6400: unsigned LC2G3D4T :1;
[; ;pic16f1503.h: 6401: };
[; ;pic16f1503.h: 6402: struct {
[; ;pic16f1503.h: 6403: unsigned D1N :1;
[; ;pic16f1503.h: 6404: unsigned D1T :1;
[; ;pic16f1503.h: 6405: unsigned D2N :1;
[; ;pic16f1503.h: 6406: unsigned D2T :1;
[; ;pic16f1503.h: 6407: unsigned D3N :1;
[; ;pic16f1503.h: 6408: unsigned D3T :1;
[; ;pic16f1503.h: 6409: unsigned D4N :1;
[; ;pic16f1503.h: 6410: unsigned D4T :1;
[; ;pic16f1503.h: 6411: };
[; ;pic16f1503.h: 6412: } CLC2GLS2bits_t;
[; ;pic16f1503.h: 6413: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1503.h: 6497: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"6499
[; ;pic16f1503.h: 6499: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1503.h: 6502: typedef union {
[; ;pic16f1503.h: 6503: struct {
[; ;pic16f1503.h: 6504: unsigned LC2G4D1N :1;
[; ;pic16f1503.h: 6505: unsigned LC2G4D1T :1;
[; ;pic16f1503.h: 6506: unsigned LC2G4D2N :1;
[; ;pic16f1503.h: 6507: unsigned LC2G4D2T :1;
[; ;pic16f1503.h: 6508: unsigned LC2G4D3N :1;
[; ;pic16f1503.h: 6509: unsigned LC2G4D3T :1;
[; ;pic16f1503.h: 6510: unsigned LC2G4D4N :1;
[; ;pic16f1503.h: 6511: unsigned LC2G4D4T :1;
[; ;pic16f1503.h: 6512: };
[; ;pic16f1503.h: 6513: struct {
[; ;pic16f1503.h: 6514: unsigned G4D1N :1;
[; ;pic16f1503.h: 6515: unsigned G4D1T :1;
[; ;pic16f1503.h: 6516: unsigned G4D2N :1;
[; ;pic16f1503.h: 6517: unsigned G4D2T :1;
[; ;pic16f1503.h: 6518: unsigned G4D3N :1;
[; ;pic16f1503.h: 6519: unsigned G4D3T :1;
[; ;pic16f1503.h: 6520: unsigned G4D4N :1;
[; ;pic16f1503.h: 6521: unsigned G4D4T :1;
[; ;pic16f1503.h: 6522: };
[; ;pic16f1503.h: 6523: } CLC2GLS3bits_t;
[; ;pic16f1503.h: 6524: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1503.h: 6608: extern volatile unsigned char BSR_ICDSHAD @ 0xFE3;
"6610
[; ;pic16f1503.h: 6610: asm("BSR_ICDSHAD equ 0FE3h");
[; <" BSR_ICDSHAD equ 0FE3h ;# ">
[; ;pic16f1503.h: 6613: typedef union {
[; ;pic16f1503.h: 6614: struct {
[; ;pic16f1503.h: 6615: unsigned BSR_ICDSHAD :5;
[; ;pic16f1503.h: 6616: };
[; ;pic16f1503.h: 6617: } BSR_ICDSHADbits_t;
[; ;pic16f1503.h: 6618: extern volatile BSR_ICDSHADbits_t BSR_ICDSHADbits @ 0xFE3;
[; ;pic16f1503.h: 6627: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6629
[; ;pic16f1503.h: 6629: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1503.h: 6632: typedef union {
[; ;pic16f1503.h: 6633: struct {
[; ;pic16f1503.h: 6634: unsigned C_SHAD :1;
[; ;pic16f1503.h: 6635: unsigned DC_SHAD :1;
[; ;pic16f1503.h: 6636: unsigned Z_SHAD :1;
[; ;pic16f1503.h: 6637: };
[; ;pic16f1503.h: 6638: } STATUS_SHADbits_t;
[; ;pic16f1503.h: 6639: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1503.h: 6658: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6660
[; ;pic16f1503.h: 6660: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1503.h: 6663: typedef union {
[; ;pic16f1503.h: 6664: struct {
[; ;pic16f1503.h: 6665: unsigned WREG_SHAD :8;
[; ;pic16f1503.h: 6666: };
[; ;pic16f1503.h: 6667: } WREG_SHADbits_t;
[; ;pic16f1503.h: 6668: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1503.h: 6677: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6679
[; ;pic16f1503.h: 6679: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1503.h: 6682: typedef union {
[; ;pic16f1503.h: 6683: struct {
[; ;pic16f1503.h: 6684: unsigned BSR_SHAD :5;
[; ;pic16f1503.h: 6685: };
[; ;pic16f1503.h: 6686: } BSR_SHADbits_t;
[; ;pic16f1503.h: 6687: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1503.h: 6696: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6698
[; ;pic16f1503.h: 6698: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1503.h: 6701: typedef union {
[; ;pic16f1503.h: 6702: struct {
[; ;pic16f1503.h: 6703: unsigned PCLATH_SHAD :7;
[; ;pic16f1503.h: 6704: };
[; ;pic16f1503.h: 6705: } PCLATH_SHADbits_t;
[; ;pic16f1503.h: 6706: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1503.h: 6715: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6717
[; ;pic16f1503.h: 6717: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1503.h: 6720: typedef union {
[; ;pic16f1503.h: 6721: struct {
[; ;pic16f1503.h: 6722: unsigned FSR0L_SHAD :8;
[; ;pic16f1503.h: 6723: };
[; ;pic16f1503.h: 6724: } FSR0L_SHADbits_t;
[; ;pic16f1503.h: 6725: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1503.h: 6734: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6736
[; ;pic16f1503.h: 6736: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1503.h: 6739: typedef union {
[; ;pic16f1503.h: 6740: struct {
[; ;pic16f1503.h: 6741: unsigned FSR0H_SHAD :8;
[; ;pic16f1503.h: 6742: };
[; ;pic16f1503.h: 6743: } FSR0H_SHADbits_t;
[; ;pic16f1503.h: 6744: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1503.h: 6753: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6755
[; ;pic16f1503.h: 6755: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1503.h: 6758: typedef union {
[; ;pic16f1503.h: 6759: struct {
[; ;pic16f1503.h: 6760: unsigned FSR1L_SHAD :8;
[; ;pic16f1503.h: 6761: };
[; ;pic16f1503.h: 6762: } FSR1L_SHADbits_t;
[; ;pic16f1503.h: 6763: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1503.h: 6772: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6774
[; ;pic16f1503.h: 6774: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1503.h: 6777: typedef union {
[; ;pic16f1503.h: 6778: struct {
[; ;pic16f1503.h: 6779: unsigned FSR1H_SHAD :8;
[; ;pic16f1503.h: 6780: };
[; ;pic16f1503.h: 6781: } FSR1H_SHADbits_t;
[; ;pic16f1503.h: 6782: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1503.h: 6791: extern volatile unsigned char STKPTR @ 0xFED;
"6793
[; ;pic16f1503.h: 6793: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1503.h: 6796: typedef union {
[; ;pic16f1503.h: 6797: struct {
[; ;pic16f1503.h: 6798: unsigned STKPTR :5;
[; ;pic16f1503.h: 6799: };
[; ;pic16f1503.h: 6800: } STKPTRbits_t;
[; ;pic16f1503.h: 6801: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1503.h: 6810: extern volatile unsigned char TOSL @ 0xFEE;
"6812
[; ;pic16f1503.h: 6812: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1503.h: 6815: typedef union {
[; ;pic16f1503.h: 6816: struct {
[; ;pic16f1503.h: 6817: unsigned TOSL :8;
[; ;pic16f1503.h: 6818: };
[; ;pic16f1503.h: 6819: } TOSLbits_t;
[; ;pic16f1503.h: 6820: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1503.h: 6829: extern volatile unsigned char TOSH @ 0xFEF;
"6831
[; ;pic16f1503.h: 6831: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1503.h: 6834: typedef union {
[; ;pic16f1503.h: 6835: struct {
[; ;pic16f1503.h: 6836: unsigned TOSH :7;
[; ;pic16f1503.h: 6837: };
[; ;pic16f1503.h: 6838: } TOSHbits_t;
[; ;pic16f1503.h: 6839: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1503.h: 6854: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1503.h: 6856: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1503.h: 6858: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1503.h: 6860: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1503.h: 6862: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1503.h: 6864: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1503.h: 6866: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1503.h: 6868: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 6870: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1503.h: 6872: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1503.h: 6874: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1503.h: 6876: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1503.h: 6878: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1503.h: 6880: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1503.h: 6882: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1503.h: 6884: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1503.h: 6886: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1503.h: 6888: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1503.h: 6890: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1503.h: 6892: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1503.h: 6894: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1503.h: 6896: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1503.h: 6898: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1503.h: 6900: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1503.h: 6902: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1503.h: 6904: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1503.h: 6906: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1503.h: 6908: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1503.h: 6910: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1503.h: 6912: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1503.h: 6914: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1503.h: 6916: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1503.h: 6918: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1503.h: 6920: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1503.h: 6922: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1503.h: 6924: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1503.h: 6926: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1503.h: 6928: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1503.h: 6930: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1503.h: 6932: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1503.h: 6934: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1503.h: 6936: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1503.h: 6938: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1503.h: 6940: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1503.h: 6942: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1503.h: 6944: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1503.h: 6946: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1503.h: 6948: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1503.h: 6950: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1503.h: 6952: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1503.h: 6954: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1503.h: 6956: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1503.h: 6958: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1503.h: 6960: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1503.h: 6962: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1503.h: 6964: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1503.h: 6966: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1503.h: 6968: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1503.h: 6970: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1503.h: 6972: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1503.h: 6974: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1503.h: 6976: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1503.h: 6978: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1503.h: 6980: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1503.h: 6982: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1503.h: 6984: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1503.h: 6986: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1503.h: 6988: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1503.h: 6990: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1503.h: 6992: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1503.h: 6994: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1503.h: 6996: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1503.h: 6998: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1503.h: 7000: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1503.h: 7002: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1503.h: 7004: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1503.h: 7006: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1503.h: 7008: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1503.h: 7010: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1503.h: 7012: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1503.h: 7014: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1503.h: 7016: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1503.h: 7018: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1503.h: 7020: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1503.h: 7022: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1503.h: 7024: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1503.h: 7026: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1503.h: 7028: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1503.h: 7030: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1503.h: 7032: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1503.h: 7034: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1503.h: 7036: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1503.h: 7038: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1503.h: 7040: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1503.h: 7042: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1503.h: 7044: extern volatile __bit DACOE1 @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1503.h: 7046: extern volatile __bit DACOE2 @ (((unsigned) &DACCON0)*8) + 4;
[; ;pic16f1503.h: 7048: extern volatile __bit DACPSS @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1503.h: 7050: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1503.h: 7052: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1503.h: 7054: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1503.h: 7056: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1503.h: 7058: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1503.h: 7060: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1503.h: 7062: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1503.h: 7064: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1503.h: 7066: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1503.h: 7068: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1503.h: 7070: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1503.h: 7072: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1503.h: 7074: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1503.h: 7076: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1503.h: 7078: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1503.h: 7080: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1503.h: 7082: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1503.h: 7084: extern volatile __bit G1ASDSC1 @ (((unsigned) &CWG1CON2)*8) + 2;
[; ;pic16f1503.h: 7086: extern volatile __bit G1ASDSC2 @ (((unsigned) &CWG1CON2)*8) + 3;
[; ;pic16f1503.h: 7088: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1503.h: 7090: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1503.h: 7092: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1503.h: 7094: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1503.h: 7096: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1503.h: 7098: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1503.h: 7100: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1503.h: 7102: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1503.h: 7104: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1503.h: 7106: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1503.h: 7108: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1503.h: 7110: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1503.h: 7112: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1503.h: 7114: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1503.h: 7116: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 7118: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 7120: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1503.h: 7122: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1503.h: 7124: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1503.h: 7126: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1503.h: 7128: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1503.h: 7130: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1503.h: 7132: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1503.h: 7134: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1503.h: 7136: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1503.h: 7138: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1503.h: 7140: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1503.h: 7142: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1503.h: 7144: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1503.h: 7146: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1503.h: 7148: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1503.h: 7150: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1503.h: 7152: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1503.h: 7154: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1503.h: 7156: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1503.h: 7158: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1503.h: 7160: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1503.h: 7162: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1503.h: 7164: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1503.h: 7166: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1503.h: 7168: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1503.h: 7170: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1503.h: 7172: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1503.h: 7174: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1503.h: 7176: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1503.h: 7178: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1503.h: 7180: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1503.h: 7182: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1503.h: 7184: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1503.h: 7186: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1503.h: 7188: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1503.h: 7190: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1503.h: 7192: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1503.h: 7194: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1503.h: 7196: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1503.h: 7198: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1503.h: 7200: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1503.h: 7202: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1503.h: 7204: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1503.h: 7206: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1503.h: 7208: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1503.h: 7210: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1503.h: 7212: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1503.h: 7214: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1503.h: 7216: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1503.h: 7218: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1503.h: 7220: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1503.h: 7222: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1503.h: 7224: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1503.h: 7226: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1503.h: 7228: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1503.h: 7230: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1503.h: 7232: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1503.h: 7234: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1503.h: 7236: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1503.h: 7238: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1503.h: 7240: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1503.h: 7242: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1503.h: 7244: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1503.h: 7246: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1503.h: 7248: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1503.h: 7250: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1503.h: 7252: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1503.h: 7254: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1503.h: 7256: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1503.h: 7258: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1503.h: 7260: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1503.h: 7262: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1503.h: 7264: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1503.h: 7266: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1503.h: 7268: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1503.h: 7270: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1503.h: 7272: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1503.h: 7274: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1503.h: 7276: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1503.h: 7278: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1503.h: 7280: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1503.h: 7282: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1503.h: 7284: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1503.h: 7286: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1503.h: 7288: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1503.h: 7290: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1503.h: 7292: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1503.h: 7294: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1503.h: 7296: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1503.h: 7298: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1503.h: 7300: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1503.h: 7302: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1503.h: 7304: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1503.h: 7306: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1503.h: 7308: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1503.h: 7310: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1503.h: 7312: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1503.h: 7314: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1503.h: 7316: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1503.h: 7318: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1503.h: 7320: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1503.h: 7322: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1503.h: 7324: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1503.h: 7326: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1503.h: 7328: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1503.h: 7330: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1503.h: 7332: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1503.h: 7334: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1503.h: 7336: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1503.h: 7338: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1503.h: 7340: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1503.h: 7342: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1503.h: 7344: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1503.h: 7346: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1503.h: 7348: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1503.h: 7350: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1503.h: 7352: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1503.h: 7354: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1503.h: 7356: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1503.h: 7358: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1503.h: 7360: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1503.h: 7362: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1503.h: 7364: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1503.h: 7366: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1503.h: 7368: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1503.h: 7370: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1503.h: 7372: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1503.h: 7374: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1503.h: 7376: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1503.h: 7378: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1503.h: 7380: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1503.h: 7382: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1503.h: 7384: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1503.h: 7386: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1503.h: 7388: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1503.h: 7390: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1503.h: 7392: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1503.h: 7394: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1503.h: 7396: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1503.h: 7398: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1503.h: 7400: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1503.h: 7402: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1503.h: 7404: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1503.h: 7406: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1503.h: 7408: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1503.h: 7410: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1503.h: 7412: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1503.h: 7414: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1503.h: 7416: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1503.h: 7418: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1503.h: 7420: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1503.h: 7422: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1503.h: 7424: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1503.h: 7426: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1503.h: 7428: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1503.h: 7430: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1503.h: 7432: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1503.h: 7434: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1503.h: 7436: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1503.h: 7438: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1503.h: 7440: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1503.h: 7442: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1503.h: 7444: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1503.h: 7446: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1503.h: 7448: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1503.h: 7450: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1503.h: 7452: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1503.h: 7454: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1503.h: 7456: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1503.h: 7458: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1503.h: 7460: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1503.h: 7462: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1503.h: 7464: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1503.h: 7466: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1503.h: 7468: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1503.h: 7470: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1503.h: 7472: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1503.h: 7474: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1503.h: 7476: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1503.h: 7478: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1503.h: 7480: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1503.h: 7482: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1503.h: 7484: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1503.h: 7486: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1503.h: 7488: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1503.h: 7490: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1503.h: 7492: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1503.h: 7494: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1503.h: 7496: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1503.h: 7498: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1503.h: 7500: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1503.h: 7502: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1503.h: 7504: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1503.h: 7506: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1503.h: 7508: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1503.h: 7510: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1503.h: 7512: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1503.h: 7514: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1503.h: 7516: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1503.h: 7518: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1503.h: 7520: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1503.h: 7522: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1503.h: 7524: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1503.h: 7526: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1503.h: 7528: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1503.h: 7530: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1503.h: 7532: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1503.h: 7534: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1503.h: 7536: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1503.h: 7538: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1503.h: 7540: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1503.h: 7542: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1503.h: 7544: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1503.h: 7546: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1503.h: 7548: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1503.h: 7550: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1503.h: 7552: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1503.h: 7554: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1503.h: 7556: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1503.h: 7558: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1503.h: 7560: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1503.h: 7562: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1503.h: 7564: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1503.h: 7566: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1503.h: 7568: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1503.h: 7570: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1503.h: 7572: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1503.h: 7574: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1503.h: 7576: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1503.h: 7578: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1503.h: 7580: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1503.h: 7582: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1503.h: 7584: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1503.h: 7586: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1503.h: 7588: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1503.h: 7590: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1503.h: 7592: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1503.h: 7594: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1503.h: 7596: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1503.h: 7598: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1503.h: 7600: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1503.h: 7602: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1503.h: 7604: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1503.h: 7606: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1503.h: 7608: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1503.h: 7610: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1503.h: 7612: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1503.h: 7614: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1503.h: 7616: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1503.h: 7618: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1503.h: 7620: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1503.h: 7622: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1503.h: 7624: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1503.h: 7626: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1503.h: 7628: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1503.h: 7630: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1503.h: 7632: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1503.h: 7634: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1503.h: 7636: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1503.h: 7638: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1503.h: 7640: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1503.h: 7642: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1503.h: 7644: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1503.h: 7646: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1503.h: 7648: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1503.h: 7650: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1503.h: 7652: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1503.h: 7654: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1503.h: 7656: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1503.h: 7658: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1503.h: 7660: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1503.h: 7662: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1503.h: 7664: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1503.h: 7666: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1503.h: 7668: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1503.h: 7670: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1503.h: 7672: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1503.h: 7674: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1503.h: 7676: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1503.h: 7678: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1503.h: 7680: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1503.h: 7682: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1503.h: 7684: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1503.h: 7686: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1503.h: 7688: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1503.h: 7690: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1503.h: 7692: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1503.h: 7694: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1503.h: 7696: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1503.h: 7698: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1503.h: 7700: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1503.h: 7702: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1503.h: 7704: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1503.h: 7706: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1503.h: 7708: extern volatile __bit SDOSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic16f1503.h: 7710: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1503.h: 7712: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1503.h: 7714: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1503.h: 7716: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1503.h: 7718: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1503.h: 7720: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1503.h: 7722: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1503.h: 7724: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1503.h: 7726: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1503.h: 7728: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1503.h: 7730: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16f1503.h: 7732: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1503.h: 7734: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1503.h: 7736: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1503.h: 7738: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1503.h: 7740: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1503.h: 7742: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1503.h: 7744: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1503.h: 7746: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1503.h: 7748: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1503.h: 7750: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1503.h: 7752: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1503.h: 7754: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16f1503.h: 7756: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1503.h: 7758: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1503.h: 7760: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1503.h: 7762: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1503.h: 7764: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1503.h: 7766: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1503.h: 7768: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1503.h: 7770: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1503.h: 7772: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1503.h: 7774: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1503.h: 7776: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1503.h: 7778: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1503.h: 7780: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1503.h: 7782: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1503.h: 7784: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1503.h: 7786: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1503.h: 7788: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1503.h: 7790: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1503.h: 7792: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1503.h: 7794: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1503.h: 7796: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1503.h: 7798: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1503.h: 7800: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1503.h: 7802: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1503.h: 7804: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1503.h: 7806: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1503.h: 7808: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1503.h: 7810: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1503.h: 7812: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1503.h: 7814: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1503.h: 7816: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1503.h: 7818: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1503.h: 7820: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1503.h: 7822: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1503.h: 7824: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1503.h: 7826: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1503.h: 7828: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1503.h: 7830: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1503.h: 7832: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1503.h: 7834: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1503.h: 7836: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1503.h: 7838: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1503.h: 7840: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1503.h: 7842: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1503.h: 7844: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1503.h: 7846: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1503.h: 7848: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1503.h: 7850: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1503.h: 7852: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1503.h: 7854: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1503.h: 7856: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1503.h: 7858: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1503.h: 7860: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1503.h: 7862: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1503.h: 7864: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1503.h: 7866: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1503.h: 7868: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1503.h: 7870: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1503.h: 7872: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1503.h: 7874: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1503.h: 7876: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1503.h: 7878: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1503.h: 7880: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1503.h: 7882: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1503.h: 7884: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1503.h: 7886: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1503.h: 7888: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1503.h: 7890: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1503.h: 7892: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1503.h: 7894: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1503.h: 7896: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1503.h: 7898: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1503.h: 7900: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 80: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 154: extern __nonreentrant void _delay(unsigned long);
[; ;define.h: 18: void Initialize();
[; ;define.h: 19: void IrDeal(void);
[; ;define.h: 20: void SaveDataToFlash(void);
[; ;define.h: 21: void ReadDataFromFlash(void);
[; ;define.h: 22: unsigned char GetIrAN(void);
[; ;define.h: 23: void InitPowerOn(void);
[; ;define.h: 24: void BzSet(unsigned char Times,unsigned int Long);
[; ;define.h: 25: void TimeBase(void);
[; ;define.h: 26: void Delay(unsigned long Time);
"71 sur/define.h
[v _Bz `S342 ~T0 @X0 1 e ]
[; ;define.h: 65: struct {
[; ;define.h: 66: unsigned int LongCnt;
[; ;define.h: 67: unsigned int Long;
[; ;define.h: 68: unsigned char TimesCnt;
[; ;define.h: 69: unsigned char Times;
[; ;define.h: 70: unsigned char BzSwitchFlg : 1;
[; ;define.h: 71: }Bz;
[; ;define.h: 84: typedef union {
[; ;define.h: 85: unsigned int Uint16;
[; ;define.h: 86: struct{
[; ;define.h: 87: unsigned char byte0;
[; ;define.h: 88: unsigned char byte1;
[; ;define.h: 89: };
[; ;define.h: 90: }Union16;
[; ;IrReceive.h: 3: void IrRcv(void);
[; ;IrReceive.h: 4: unsigned char CheckIr(void);
"16 sur/IrReceive.h
[v _Pcount `S345 ~T0 @X0 1 e ]
[; ;IrReceive.h: 13: struct {
[; ;IrReceive.h: 14: unsigned char High;
[; ;IrReceive.h: 15: unsigned char Low;
[; ;IrReceive.h: 16: }Pcount;
"26
[v _IrData `VS346 ~T0 @X0 1 e ]
[; ;IrReceive.h: 18: volatile union {
[; ;IrReceive.h: 19: unsigned long Long;
[; ;IrReceive.h: 20: struct {
[; ;IrReceive.h: 21: unsigned char Buf1;
[; ;IrReceive.h: 22: unsigned char Buf2;
[; ;IrReceive.h: 23: unsigned char Buf3;
[; ;IrReceive.h: 24: unsigned char Buf4;
[; ;IrReceive.h: 25: };
[; ;IrReceive.h: 26: } IrData;
"28
[v _RecvN `uc ~T0 @X0 1 e ]
[; ;IrReceive.h: 28: unsigned char RecvN;
[; ;Pwm.h: 8: void WritePwmPercentage(unsigned char AN, unsigned int Percentage);
[; ;flash_routines.h: 35: unsigned char flash_memory_read (unsigned char address);
[; ;flash_routines.h: 36: void flash_memory_write (unsigned char address, unsigned char *data, unsigned char datalen );
[; ;flash_routines.h: 37: void flash_memory_erase (unsigned char Page);
"41 sur/Main.c
[p x FOSC=INTOSC ]
"42
[p x WDTE=SWDTEN ]
"43
[p x PWRTE=ON ]
"44
[p x MCLRE=ON ]
"45
[p x CP=OFF ]
"46
[p x BOREN=OFF ]
"47
[p x CLKOUTEN=OFF ]
"50
[p x WRT=BOOT ]
"51
[p x STVREN=OFF ]
"52
[p x BORV=LO ]
"53
[p x LPBOR=OFF ]
"54
[p x LVP=OFF ]
"56
[v _DimmingNum `uc ~T0 @X0 1 e ]
[i _DimmingNum
-> -> 0 `i `uc
]
[v _DimmingBack `uc ~T0 @X0 1 e ]
[i _DimmingBack
-> -> 0 `i `uc
]
[; ;Main.c: 56: unsigned char DimmingNum=0,DimmingBack=0;
"57
[v _TimingNum `ui ~T0 @X0 1 e ]
[i _TimingNum
-> -> 0 `i `ui
]
[v _TimingCnt `ui ~T0 @X0 1 e ]
[i _TimingCnt
-> -> 0 `i `ui
]
[; ;Main.c: 57: unsigned int TimingNum=0,TimingCnt=0;
"58
[v _IrAn `uc ~T0 @X0 1 e ]
[i _IrAn
-> -> 0 `i `uc
]
[; ;Main.c: 58: unsigned char IrAn=0;
"59
[v _CCT `b ~T0 @X0 1 e ]
[i _CCT
-> 0 `i
]
[v _ColorTemperature `b ~T0 @X0 1 e ]
[i _ColorTemperature
-> 0 `i
]
[v _ColorTemperatureBack `b ~T0 @X0 1 e ]
[i _ColorTemperatureBack
-> 0 `i
]
[; ;Main.c: 59: bit CCT=0,ColorTemperature=0,ColorTemperatureBack=0;
"61
[v _main `(v ~T0 @X0 1 ef ]
"62
{
[; ;Main.c: 61: void main()
[; ;Main.c: 62: {
[e :U _main ]
[f ]
[; ;Main.c: 63: Initialize();
"63
[e ( _Initialize ..  ]
[; ;Main.c: 64: Delay(1000);
"64
[e ( _Delay (1 -> -> -> 1000 `i `l `ul ]
[; ;Main.c: 65: InitPowerOn();
"65
[e ( _InitPowerOn ..  ]
[; ;Main.c: 66: while (1)
"66
[e :U 350 ]
[; ;Main.c: 67: {
"67
{
[; ;Main.c: 68: asm("clrwdt");
"68
[; <" clrwdt ;# ">
[; ;Main.c: 69: TimeBase();
"69
[e ( _TimeBase ..  ]
[; ;Main.c: 70: if(CheckIr())
"70
[e $ ! != -> ( _CheckIr ..  `i -> -> -> 0 `i `uc `i 352  ]
[; ;Main.c: 71: {
"71
{
[; ;Main.c: 72: IrDeal();
"72
[e ( _IrDeal ..  ]
"73
}
[e :U 352 ]
"74
}
[e :U 349 ]
"66
[e $U 350  ]
[e :U 351 ]
[; ;Main.c: 73: }
[; ;Main.c: 74: }
[; ;Main.c: 75: }
"75
[e :UE 348 ]
}
"77
[v _Delay `(v ~T0 @X0 1 ef1`ul ]
"78
{
[; ;Main.c: 77: void Delay(unsigned long Time)
[; ;Main.c: 78: {
[e :U _Delay ]
"77
[v _Time `ul ~T0 @X0 1 r1 ]
"78
[f ]
[; ;Main.c: 79: if(Time==0) return;
"79
[e $ ! == _Time -> -> -> 0 `i `l `ul 354  ]
[e $UE 353  ]
[e :U 354 ]
[; ;Main.c: 80: while(Time--) asm("clrwdt");
"80
[e $U 355  ]
[e :U 356 ]
[; <" clrwdt ;# ">
[e :U 355 ]
[e $ != -- _Time -> -> -> 1 `i `l `ul -> -> 0 `i `ul 356  ]
[e :U 357 ]
[; ;Main.c: 81: }
"81
[e :UE 353 ]
}
"83
[v _InitPowerOn `(v ~T0 @X0 1 ef ]
"84
{
[; ;Main.c: 83: void InitPowerOn(void)
[; ;Main.c: 84: {
[e :U _InitPowerOn ]
[f ]
[; ;Main.c: 85: ReadDataFromFlash();
"85
[e ( _ReadDataFromFlash ..  ]
[; ;Main.c: 86: PORTCbits.RC0=0;
"86
[e = . . _PORTCbits 0 0 -> -> 0 `i `uc ]
[; ;Main.c: 87: WritePwmPercentage(2,DimmingNum*5);
"87
[e ( _WritePwmPercentage (2 , -> -> 2 `i `uc -> * -> _DimmingNum `i -> 5 `i `ui ]
[; ;Main.c: 88: }
"88
[e :UE 358 ]
}
"90
[v _GetIrAN `(uc ~T0 @X0 1 ef ]
"91
{
[; ;Main.c: 90: unsigned char GetIrAN(void)
[; ;Main.c: 91: {
[e :U _GetIrAN ]
[f ]
"92
[v F2969 `uc ~T0 @X0 1 s cnt1 ]
[i F2969
-> -> 0 `i `uc
]
[v F2970 `uc ~T0 @X0 1 s cnt2 ]
[i F2970
-> -> 0 `i `uc
]
"93
[v _AN `uc ~T0 @X0 1 a ]
[; ;Main.c: 92: static unsigned char cnt1=0,cnt2=0;
[; ;Main.c: 93: unsigned char AN=0;
[e = _AN -> -> 0 `i `uc ]
[; ;Main.c: 94: if(PORTAbits.RA4==1)
"94
[e $ ! == -> . . _PORTAbits 0 4 `i -> 1 `i 360  ]
[; ;Main.c: 95: {
"95
{
[; ;Main.c: 96: cnt2=0;
"96
[e = F2970 -> -> 0 `i `uc ]
[; ;Main.c: 97: if(cnt1++>10) AN=0x80;
"97
[e $ ! > -> ++ F2969 -> -> 1 `i `uc `i -> 10 `i 361  ]
[e = _AN -> -> 128 `i `uc ]
[e :U 361 ]
"98
}
[; ;Main.c: 98: }
[e $U 362  ]
"99
[e :U 360 ]
[; ;Main.c: 99: else
[; ;Main.c: 100: {
"100
{
[; ;Main.c: 101: cnt1=0;
"101
[e = F2969 -> -> 0 `i `uc ]
[; ;Main.c: 102: if(cnt2++>10) AN=0xF0;
"102
[e $ ! > -> ++ F2970 -> -> 1 `i `uc `i -> 10 `i 363  ]
[e = _AN -> -> 240 `i `uc ]
[e :U 363 ]
"103
}
[e :U 362 ]
[; ;Main.c: 103: }
[; ;Main.c: 104: return AN;
"104
[e ) _AN ]
[e $UE 359  ]
[; ;Main.c: 105: }
"105
[e :UE 359 ]
}
"107
[v _DimmingNumBackup `uc ~T0 @X0 1 e ]
[i _DimmingNumBackup
-> -> 0 `i `uc
]
[; ;Main.c: 107: unsigned char DimmingNumBackup=0;
"108
[v _Addr `S343 ~T0 @X0 1 e ]
[; ;Main.c: 108: Union16 Addr;
"109
[v _SaveDataToFlash `(v ~T0 @X0 1 ef ]
"110
{
[; ;Main.c: 109: void SaveDataToFlash(void)
[; ;Main.c: 110: {
[e :U _SaveDataToFlash ]
[f ]
"111
[v _AddrTemp `uc ~T0 @X0 1 a ]
[; ;Main.c: 111: unsigned char AddrTemp;
[; ;Main.c: 112: AddrTemp=flash_memory_read(96);
"112
[e = _AddrTemp ( _flash_memory_read (1 -> -> 96 `i `uc ]
[; ;Main.c: 113: if(DimmingNumBackup!=DimmingNum || ColorTemperatureBack!=ColorTemperature)
"113
[e $ ! || != -> _DimmingNumBackup `i -> _DimmingNum `i != _ColorTemperatureBack _ColorTemperature 365  ]
[; ;Main.c: 114: {
"114
{
[; ;Main.c: 115: if(AddrTemp>=15)
"115
[e $ ! >= -> _AddrTemp `i -> 15 `i 366  ]
[; ;Main.c: 116: {
"116
{
[; ;Main.c: 117: AddrTemp=1;
"117
[e = _AddrTemp -> -> 1 `i `uc ]
"118
}
[; ;Main.c: 118: }
[e $U 367  ]
"119
[e :U 366 ]
[; ;Main.c: 119: else
[; ;Main.c: 120: {
"120
{
[; ;Main.c: 121: AddrTemp+=1;
"121
[e =+ _AddrTemp -> -> 1 `i `uc ]
"122
}
[e :U 367 ]
[; ;Main.c: 122: }
[; ;Main.c: 123: flash_memory_erase(6);
"123
[e ( _flash_memory_erase (1 -> -> 6 `i `uc ]
[; ;Main.c: 124: flash_memory_erase(7);
"124
[e ( _flash_memory_erase (1 -> -> 7 `i `uc ]
[; ;Main.c: 125: flash_memory_write(96, &AddrTemp,1);
"125
[e ( _flash_memory_write (3 , , -> -> 96 `i `uc &U _AddrTemp -> -> 1 `i `uc ]
[; ;Main.c: 126: Addr.byte0=DimmingNumBackup=DimmingNum;
"126
[e = . . _Addr 1 0 = _DimmingNumBackup _DimmingNum ]
[; ;Main.c: 127: Addr.byte1=ColorTemperatureBack=ColorTemperature;
"127
[e = . . _Addr 1 1 -> -> = _ColorTemperatureBack _ColorTemperature `i `uc ]
[; ;Main.c: 128: AddrTemp=AddrTemp*2+96;
"128
[e = _AddrTemp -> + * -> _AddrTemp `i -> 2 `i -> 96 `i `uc ]
[; ;Main.c: 129: flash_memory_write(AddrTemp,&Addr.Uint16,2);
"129
[e ( _flash_memory_write (3 , , _AddrTemp -> &U . _Addr 0 `*uc -> -> 2 `i `uc ]
"130
}
[e :U 365 ]
[; ;Main.c: 130: }
[; ;Main.c: 131: }
"131
[e :UE 364 ]
}
"133
[v _ReadDataFromFlash `(v ~T0 @X0 1 ef ]
"134
{
[; ;Main.c: 133: void ReadDataFromFlash(void)
[; ;Main.c: 134: {
[e :U _ReadDataFromFlash ]
[f ]
"135
[v _AddrTemp `uc ~T0 @X0 1 a ]
[; ;Main.c: 135: unsigned char AddrTemp;
[; ;Main.c: 136: AddrTemp=flash_memory_read(96);
"136
[e = _AddrTemp ( _flash_memory_read (1 -> -> 96 `i `uc ]
[; ;Main.c: 137: if(AddrTemp>=1 && AddrTemp<=15)
"137
[e $ ! && >= -> _AddrTemp `i -> 1 `i <= -> _AddrTemp `i -> 15 `i 369  ]
[; ;Main.c: 138: {
"138
{
[; ;Main.c: 139: AddrTemp=AddrTemp*2+96;
"139
[e = _AddrTemp -> + * -> _AddrTemp `i -> 2 `i -> 96 `i `uc ]
[; ;Main.c: 140: DimmingNumBackup=DimmingNum=flash_memory_read(AddrTemp);
"140
[e = _DimmingNumBackup = _DimmingNum ( _flash_memory_read (1 _AddrTemp ]
"141
}
[; ;Main.c: 141: }
[e $U 370  ]
"142
[e :U 369 ]
[; ;Main.c: 142: else
[; ;Main.c: 143: {
"143
{
[; ;Main.c: 144: AddrTemp=2+96;
"144
[e = _AddrTemp -> + -> 2 `i -> 96 `i `uc ]
[; ;Main.c: 145: DimmingNumBackup=DimmingNum=56;
"145
[e = _DimmingNumBackup = _DimmingNum -> -> 56 `i `uc ]
"146
}
[e :U 370 ]
[; ;Main.c: 146: }
[; ;Main.c: 147: if(flash_memory_read(AddrTemp+1)==0)
"147
[e $ ! == -> ( _flash_memory_read (1 -> + -> _AddrTemp `i -> 1 `i `uc `i -> 0 `i 371  ]
[; ;Main.c: 148: {
"148
{
[; ;Main.c: 149: PORTCbits.RC4=0;
"149
[e = . . _PORTCbits 0 4 -> -> 0 `i `uc ]
[; ;Main.c: 150: PORTCbits.RC5=1;
"150
[e = . . _PORTCbits 0 5 -> -> 1 `i `uc ]
[; ;Main.c: 151: ColorTemperatureBack=ColorTemperature=0;
"151
[e = _ColorTemperatureBack = _ColorTemperature -> -> 0 `i `b ]
"152
}
[; ;Main.c: 152: }
[e $U 372  ]
"153
[e :U 371 ]
[; ;Main.c: 153: else
[; ;Main.c: 154: {
"154
{
[; ;Main.c: 155: PORTCbits.RC4=1;
"155
[e = . . _PORTCbits 0 4 -> -> 1 `i `uc ]
[; ;Main.c: 156: PORTCbits.RC5=0;
"156
[e = . . _PORTCbits 0 5 -> -> 0 `i `uc ]
[; ;Main.c: 157: ColorTemperatureBack=ColorTemperature=1;
"157
[e = _ColorTemperatureBack = _ColorTemperature -> -> 1 `i `b ]
"158
}
[e :U 372 ]
[; ;Main.c: 158: }
[; ;Main.c: 159: }
"159
[e :UE 368 ]
}
"161
[v _IrDeal `(v ~T0 @X0 1 ef ]
"162
{
[; ;Main.c: 161: void IrDeal(void)
[; ;Main.c: 162: {
[e :U _IrDeal ]
[f ]
"164
[v F2979 `b ~T0 @X0 1 s Night ]
[i F2979
-> 0 `i
]
[; ;Main.c: 164: static bit Night=0;
[; ;Main.c: 166: if(IrAn!=IrData.Buf4 || CCT==1)
"166
[e $ ! || != -> _IrAn `i -> . . _IrData 1 3 `i == -> _CCT `i -> 1 `i 374  ]
[; ;Main.c: 167: return;
"167
[e $UE 373  ]
[e :U 374 ]
[; ;Main.c: 169: switch(IrData.Buf2)
"169
[e $U 376  ]
[; ;Main.c: 170: {
"170
{
[; ;Main.c: 171: case 0x30:
"171
[e :U 377 ]
[; ;Main.c: 172: {
"172
{
[; ;Main.c: 173: if(TimingNum==0){TimingNum=1800; BzSet(1,1000);}
"173
[e $ ! == _TimingNum -> -> 0 `i `ui 378  ]
{
[e = _TimingNum -> -> 1800 `i `ui ]
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
}
[e $U 379  ]
"174
[e :U 378 ]
[; ;Main.c: 174: else
[; ;Main.c: 175: {
"175
{
[; ;Main.c: 176: TimingNum=0;
"176
[e = _TimingNum -> -> 0 `i `ui ]
[; ;Main.c: 177: TimingCnt=0;
"177
[e = _TimingCnt -> -> 0 `i `ui ]
[; ;Main.c: 178: BzSet(2,1000);
"178
[e ( _BzSet (2 , -> -> 2 `i `uc -> -> 1000 `i `ui ]
"179
}
[e :U 379 ]
[; ;Main.c: 179: }
[; ;Main.c: 180: break;
"180
[e $U 375  ]
"181
}
[; ;Main.c: 181: }
[; ;Main.c: 182: case 0xD0:
"182
[e :U 380 ]
[; ;Main.c: 183: {
"183
{
[; ;Main.c: 184: if(TimingNum==0){TimingNum=3600; BzSet(1,1000);}
"184
[e $ ! == _TimingNum -> -> 0 `i `ui 381  ]
{
[e = _TimingNum -> -> 3600 `i `ui ]
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
}
[e $U 382  ]
"185
[e :U 381 ]
[; ;Main.c: 185: else
[; ;Main.c: 186: {
"186
{
[; ;Main.c: 187: TimingNum=0;
"187
[e = _TimingNum -> -> 0 `i `ui ]
[; ;Main.c: 188: TimingCnt=0;
"188
[e = _TimingCnt -> -> 0 `i `ui ]
[; ;Main.c: 189: BzSet(2,1000);
"189
[e ( _BzSet (2 , -> -> 2 `i `uc -> -> 1000 `i `ui ]
"190
}
[e :U 382 ]
[; ;Main.c: 190: }
[; ;Main.c: 191: break;
"191
[e $U 375  ]
"192
}
[; ;Main.c: 192: }
[; ;Main.c: 193: case 0x10:
"193
[e :U 383 ]
[; ;Main.c: 194: {
"194
{
[; ;Main.c: 196: DimmingNum=56;
"196
[e = _DimmingNum -> -> 56 `i `uc ]
[; ;Main.c: 197: Night=0;
"197
[e = F2979 -> -> 0 `i `b ]
[; ;Main.c: 198: SaveDataToFlash();
"198
[e ( _SaveDataToFlash ..  ]
[; ;Main.c: 199: BzSet(1,1000);
"199
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
[; ;Main.c: 200: break;
"200
[e $U 375  ]
"201
}
[; ;Main.c: 201: }
[; ;Main.c: 202: case 0x90:
"202
[e :U 384 ]
[; ;Main.c: 203: {
"203
{
[; ;Main.c: 205: DimmingNum=43;
"205
[e = _DimmingNum -> -> 43 `i `uc ]
[; ;Main.c: 206: Night=0;
"206
[e = F2979 -> -> 0 `i `b ]
[; ;Main.c: 207: SaveDataToFlash();
"207
[e ( _SaveDataToFlash ..  ]
[; ;Main.c: 208: BzSet(1,1000);
"208
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
[; ;Main.c: 209: break;
"209
[e $U 375  ]
"210
}
[; ;Main.c: 210: }
[; ;Main.c: 211: case 0x50:
"211
[e :U 385 ]
[; ;Main.c: 212: {
"212
{
[; ;Main.c: 214: DimmingNum=35;
"214
[e = _DimmingNum -> -> 35 `i `uc ]
[; ;Main.c: 215: Night=0;
"215
[e = F2979 -> -> 0 `i `b ]
[; ;Main.c: 216: SaveDataToFlash();
"216
[e ( _SaveDataToFlash ..  ]
[; ;Main.c: 217: BzSet(1,1000);
"217
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
[; ;Main.c: 218: break;
"218
[e $U 375  ]
"219
}
[; ;Main.c: 219: }
[; ;Main.c: 220: case 0x70:
"220
[e :U 386 ]
[; ;Main.c: 221: {
"221
{
[; ;Main.c: 222: DimmingBack=DimmingNum;
"222
[e = _DimmingBack _DimmingNum ]
[; ;Main.c: 223: CCT=1;
"223
[e = _CCT -> -> 1 `i `b ]
[; ;Main.c: 228: BzSet(1,1000);
"228
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
[; ;Main.c: 229: break;
"229
[e $U 375  ]
"230
}
[; ;Main.c: 230: }
[; ;Main.c: 231: case 0x40:
"231
[e :U 387 ]
[; ;Main.c: 232: {
"232
{
[; ;Main.c: 234: if(Night!=1)
"234
[e $ ! != -> F2979 `i -> 1 `i 388  ]
[; ;Main.c: 235: {
"235
{
[; ;Main.c: 236: DimmingNum=0;
"236
[e = _DimmingNum -> -> 0 `i `uc ]
[; ;Main.c: 237: Night=1;
"237
[e = F2979 -> -> 1 `i `b ]
[; ;Main.c: 238: BzSet(1,1000);
"238
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
"239
}
[; ;Main.c: 239: }
[e $U 389  ]
"240
[e :U 388 ]
[; ;Main.c: 240: else
[; ;Main.c: 241: {
"241
{
[; ;Main.c: 242: DimmingNum=0;
"242
[e = _DimmingNum -> -> 0 `i `uc ]
[; ;Main.c: 243: Night=0;
"243
[e = F2979 -> -> 0 `i `b ]
[; ;Main.c: 244: BzSet(1,1000);
"244
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
"245
}
[e :U 389 ]
[; ;Main.c: 245: }
[; ;Main.c: 246: break;
"246
[e $U 375  ]
"247
}
[; ;Main.c: 247: }
[; ;Main.c: 248: case 0x80:
"248
[e :U 390 ]
[; ;Main.c: 249: {
"249
{
[; ;Main.c: 251: if(DimmingNum==0)
"251
[e $ ! == -> _DimmingNum `i -> 0 `i 391  ]
[; ;Main.c: 252: {
"252
{
[; ;Main.c: 253: TimingNum=0;
"253
[e = _TimingNum -> -> 0 `i `ui ]
[; ;Main.c: 254: Night=0;
"254
[e = F2979 -> -> 0 `i `b ]
[; ;Main.c: 255: ReadDataFromFlash();
"255
[e ( _ReadDataFromFlash ..  ]
[; ;Main.c: 256: BzSet(1,1000);
"256
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
"257
}
[; ;Main.c: 257: }
[e $U 392  ]
"258
[e :U 391 ]
[; ;Main.c: 258: else
[; ;Main.c: 259: {
"259
{
[; ;Main.c: 260: DimmingNum=0;
"260
[e = _DimmingNum -> -> 0 `i `uc ]
[; ;Main.c: 261: Night=0;
"261
[e = F2979 -> -> 0 `i `b ]
[; ;Main.c: 262: BzSet(1,1000);
"262
[e ( _BzSet (2 , -> -> 1 `i `uc -> -> 1000 `i `ui ]
"263
}
[e :U 392 ]
[; ;Main.c: 263: }
[; ;Main.c: 264: break;
"264
[e $U 375  ]
"265
}
[; ;Main.c: 265: }
[; ;Main.c: 266: default: return;
"266
[e :U 393 ]
[e $UE 373  ]
"267
}
[; ;Main.c: 267: }
[e $U 375  ]
"169
[e :U 376 ]
[e [\ . . _IrData 1 1 , $ -> -> 48 `i `uc 377
 , $ -> -> 208 `i `uc 380
 , $ -> -> 16 `i `uc 383
 , $ -> -> 144 `i `uc 384
 , $ -> -> 80 `i `uc 385
 , $ -> -> 112 `i `uc 386
 , $ -> -> 64 `i `uc 387
 , $ -> -> 128 `i `uc 390
 393 ]
"267
[e :U 375 ]
[; ;Main.c: 268: PORTCbits.RC0=Night;
"268
[e = . . _PORTCbits 0 0 -> -> F2979 `i `uc ]
[; ;Main.c: 269: WritePwmPercentage(2,DimmingNum*5);
"269
[e ( _WritePwmPercentage (2 , -> -> 2 `i `uc -> * -> _DimmingNum `i -> 5 `i `ui ]
[; ;Main.c: 270: }
"270
[e :UE 373 ]
}
"272
[v _Ms10flag `b ~T0 @X0 1 e ]
[i _Ms10flag
-> 0 `i
]
[v _TimeFlag `b ~T0 @X0 1 e ]
[i _TimeFlag
-> 0 `i
]
[; ;Main.c: 272: bit Ms10flag=0,TimeFlag=0;
"273
[v _S1Cnt `uc ~T0 @X0 1 e ]
[i _S1Cnt
-> -> 0 `i `uc
]
[v _CCTLevel `uc ~T0 @X0 1 e ]
[i _CCTLevel
-> -> 20 `i `uc
]
[; ;Main.c: 273: unsigned char S1Cnt=0,CCTLevel=20;
"274
[v _TimeBase `(v ~T0 @X0 1 ef ]
"275
{
[; ;Main.c: 274: void TimeBase(void)
[; ;Main.c: 275: {
[e :U _TimeBase ]
[f ]
[; ;Main.c: 276: if(Ms10flag==1)
"276
[e $ ! == -> _Ms10flag `i -> 1 `i 395  ]
[; ;Main.c: 277: {
"277
{
[; ;Main.c: 278: Ms10flag=0;
"278
[e = _Ms10flag -> -> 0 `i `b ]
[; ;Main.c: 279: IrAn=GetIrAN();
"279
[e = _IrAn ( _GetIrAN ..  ]
[; ;Main.c: 280: S1Cnt+=1;
"280
[e =+ _S1Cnt -> -> 1 `i `uc ]
[; ;Main.c: 281: if(S1Cnt>=100)
"281
[e $ ! >= -> _S1Cnt `i -> 100 `i 396  ]
[; ;Main.c: 282: {
"282
{
[; ;Main.c: 283: S1Cnt=0;
"283
[e = _S1Cnt -> -> 0 `i `uc ]
[; ;Main.c: 284: if(TimingNum!=0)
"284
[e $ ! != _TimingNum -> -> 0 `i `ui 397  ]
[; ;Main.c: 285: {
"285
{
[; ;Main.c: 286: TimingCnt+=1;
"286
[e =+ _TimingCnt -> -> 1 `i `ui ]
[; ;Main.c: 287: if(TimingCnt>=TimingNum)
"287
[e $ ! >= _TimingCnt _TimingNum 398  ]
[; ;Main.c: 288: {
"288
{
[; ;Main.c: 289: TimingNum=0;
"289
[e = _TimingNum -> -> 0 `i `ui ]
[; ;Main.c: 290: TimingCnt=0;
"290
[e = _TimingCnt -> -> 0 `i `ui ]
[; ;Main.c: 291: DimmingNum=0;
"291
[e = _DimmingNum -> -> 0 `i `uc ]
[; ;Main.c: 292: PORTCbits.RC0=0;
"292
[e = . . _PORTCbits 0 0 -> -> 0 `i `uc ]
[; ;Main.c: 293: WritePwmPercentage(2,0);
"293
[e ( _WritePwmPercentage (2 , -> -> 2 `i `uc -> -> 0 `i `ui ]
"294
}
[e :U 398 ]
"295
}
[e :U 397 ]
"296
}
[e :U 396 ]
[; ;Main.c: 294: }
[; ;Main.c: 295: }
[; ;Main.c: 296: }
[; ;Main.c: 297: if(CCT==1)
"297
[e $ ! == -> _CCT `i -> 1 `i 399  ]
[; ;Main.c: 298: {
"298
{
[; ;Main.c: 299: if(TimeFlag==0)
"299
[e $ ! == -> _TimeFlag `i -> 0 `i 400  ]
[; ;Main.c: 300: {
"300
{
[; ;Main.c: 301: CCTLevel-=1;
"301
[e =- _CCTLevel -> -> 1 `i `uc ]
[; ;Main.c: 302: DimmingNum=DimmingBack*CCTLevel/20;
"302
[e = _DimmingNum -> / * -> _DimmingBack `i -> _CCTLevel `i -> 20 `i `uc ]
[; ;Main.c: 303: if(CCTLevel==0)
"303
[e $ ! == -> _CCTLevel `i -> 0 `i 401  ]
[; ;Main.c: 304: {
"304
{
[; ;Main.c: 305: TimeFlag=1;
"305
[e = _TimeFlag -> -> 1 `i `b ]
[; ;Main.c: 306: PORTCbits.RC4=~PORTCbits.RC4;
"306
[e = . . _PORTCbits 0 4 -> ~ -> . . _PORTCbits 0 4 `i `uc ]
[; ;Main.c: 307: PORTCbits.RC5=~PORTCbits.RC5;
"307
[e = . . _PORTCbits 0 5 -> ~ -> . . _PORTCbits 0 5 `i `uc ]
[; ;Main.c: 308: ColorTemperature=~ColorTemperature;
"308
[e = _ColorTemperature -> ~ -> _ColorTemperature `ui `b ]
"309
}
[e :U 401 ]
"310
}
[; ;Main.c: 309: }
[; ;Main.c: 310: }
[e $U 402  ]
"311
[e :U 400 ]
[; ;Main.c: 311: else
[; ;Main.c: 312: {
"312
{
[; ;Main.c: 313: CCTLevel+=1;
"313
[e =+ _CCTLevel -> -> 1 `i `uc ]
[; ;Main.c: 314: DimmingNum=DimmingBack*CCTLevel/20;
"314
[e = _DimmingNum -> / * -> _DimmingBack `i -> _CCTLevel `i -> 20 `i `uc ]
[; ;Main.c: 315: if(CCTLevel==20)
"315
[e $ ! == -> _CCTLevel `i -> 20 `i 403  ]
[; ;Main.c: 316: {
"316
{
[; ;Main.c: 317: CCT=0;
"317
[e = _CCT -> -> 0 `i `b ]
[; ;Main.c: 318: TimeFlag=0;
"318
[e = _TimeFlag -> -> 0 `i `b ]
[; ;Main.c: 319: SaveDataToFlash();
"319
[e ( _SaveDataToFlash ..  ]
"320
}
[e :U 403 ]
"321
}
[e :U 402 ]
[; ;Main.c: 320: }
[; ;Main.c: 321: }
[; ;Main.c: 322: WritePwmPercentage(2,DimmingNum*5);
"322
[e ( _WritePwmPercentage (2 , -> -> 2 `i `uc -> * -> _DimmingNum `i -> 5 `i `ui ]
"323
}
[e :U 399 ]
"324
}
[e :U 395 ]
[; ;Main.c: 323: }
[; ;Main.c: 324: }
[; ;Main.c: 325: }
"325
[e :UE 394 ]
}
"327
[v _Initialize `(v ~T0 @X0 1 ef ]
"328
{
[; ;Main.c: 327: void Initialize()
[; ;Main.c: 328: {
[e :U _Initialize ]
[f ]
[; ;Main.c: 329: OSCCON = 0x7a;
"329
[e = _OSCCON -> -> 122 `i `uc ]
[; ;Main.c: 330: WDTCON = 0x0e;
"330
[e = _WDTCON -> -> 14 `i `uc ]
[; ;Main.c: 331: ANSELA = 0;
"331
[e = _ANSELA -> -> 0 `i `uc ]
[; ;Main.c: 332: ANSELC = 0;
"332
[e = _ANSELC -> -> 0 `i `uc ]
[; ;Main.c: 335: TRISA = 0b00010000;
"335
[e = _TRISA -> -> 16 `i `uc ]
[; ;Main.c: 336: WPUA = 0b00000100;
"336
[e = _WPUA -> -> 4 `i `uc ]
[; ;Main.c: 337: PORTA = 0b00000000;
"337
[e = _PORTA -> -> 0 `i `uc ]
[; ;Main.c: 338: TRISC = 0b00000100;
"338
[e = _TRISC -> -> 4 `i `uc ]
[; ;Main.c: 339: PORTC = 0b00000100;
"339
[e = _PORTC -> -> 4 `i `uc ]
[; ;Main.c: 342: OPTION_REGbits.TMR0CS = 0;
"342
[e = . . _OPTION_REGbits 0 3 -> -> 0 `i `uc ]
[; ;Main.c: 343: OPTION_REGbits.PS = 0;
"343
[e = . . _OPTION_REGbits 0 0 -> -> 0 `i `uc ]
[; ;Main.c: 344: OPTION_REGbits.PSA = 0;
"344
[e = . . _OPTION_REGbits 0 1 -> -> 0 `i `uc ]
[; ;Main.c: 346: TMR0 = 64;
"346
[e = _TMR0 -> -> 64 `i `uc ]
[; ;Main.c: 347: INTCONbits.TMR0IE = 1;
"347
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;Main.c: 350: PR2 = 69 - 1;
"350
[e = _PR2 -> - -> 69 `i -> 1 `i `uc ]
[; ;Main.c: 351: T2CON = 0b00000111;
"351
[e = _T2CON -> -> 7 `i `uc ]
[; ;Main.c: 353: PWM2DCL = 0x00;
"353
[e = _PWM2DCL -> -> 0 `i `uc ]
[; ;Main.c: 354: PWM2DCH = 0x00;
"354
[e = _PWM2DCH -> -> 0 `i `uc ]
[; ;Main.c: 355: PWM2CON = 0xd0;
"355
[e = _PWM2CON -> -> 208 `i `uc ]
[; ;Main.c: 358: INTCONbits.GIE = 1;
"358
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
[; ;Main.c: 359: }
"359
[e :UE 404 ]
}
"361
[v _BzSet `(v ~T0 @X0 1 ef2`uc`ui ]
"362
{
[; ;Main.c: 361: void BzSet(unsigned char Times,unsigned int Long)
[; ;Main.c: 362: {
[e :U _BzSet ]
"361
[v _Times `uc ~T0 @X0 1 r1 ]
[v _Long `ui ~T0 @X0 1 r2 ]
"362
[f ]
[; ;Main.c: 363: Bz.LongCnt=0;
"363
[e = . _Bz 0 -> -> 0 `i `ui ]
[; ;Main.c: 364: Bz.Long=Long;
"364
[e = . _Bz 1 _Long ]
[; ;Main.c: 365: Bz.TimesCnt=0;
"365
[e = . _Bz 2 -> -> 0 `i `uc ]
[; ;Main.c: 366: Bz.Times=Times;
"366
[e = . _Bz 3 _Times ]
[; ;Main.c: 367: Bz.BzSwitchFlg=1;
"367
[e = . _Bz 4 -> -> 1 `i `uc ]
[; ;Main.c: 368: }
"368
[e :UE 405 ]
}
"373
[v _Ms10Cnt `uc ~T0 @X0 1 e ]
[i _Ms10Cnt
-> -> 0 `i `uc
]
[; ;Main.c: 373: unsigned char Ms10Cnt=0;
[v F2990 `(v ~T0 @X0 1 tf ]
"374
[v _ISR `IF2990 ~T0 @X0 1 e ]
"375
{
[; ;Main.c: 374: void interrupt ISR(void)
[; ;Main.c: 375: {
[e :U _ISR ]
[f ]
[; ;Main.c: 376: if(INTCONbits.TMR0IF == 1)
"376
[e $ ! == -> . . _INTCONbits 0 2 `i -> 1 `i 407  ]
[; ;Main.c: 377: {
"377
{
[; ;Main.c: 379: TMR0 =64;
"379
[e = _TMR0 -> -> 64 `i `uc ]
[; ;Main.c: 380: if(Bz.BzSwitchFlg==1)
"380
[e $ ! == -> . _Bz 4 `i -> 1 `i 408  ]
[; ;Main.c: 381: {
"381
{
[; ;Main.c: 382: if(Bz.LongCnt++<=Bz.Long)
"382
[e $ ! <= ++ . _Bz 0 -> -> 1 `i `ui . _Bz 1 409  ]
[; ;Main.c: 383: PORTCbits.RC1=1;
"383
[e = . . _PORTCbits 0 1 -> -> 1 `i `uc ]
[e $U 410  ]
"384
[e :U 409 ]
[; ;Main.c: 384: else
[; ;Main.c: 385: {
"385
{
[; ;Main.c: 386: PORTCbits.RC1=0;
"386
[e = . . _PORTCbits 0 1 -> -> 0 `i `uc ]
"387
}
[e :U 410 ]
[; ;Main.c: 387: }
[; ;Main.c: 388: if(Bz.LongCnt>=(Bz.Long+700))
"388
[e $ ! >= . _Bz 0 + . _Bz 1 -> -> 700 `i `ui 411  ]
[; ;Main.c: 389: {
"389
{
[; ;Main.c: 390: Bz.LongCnt=0;
"390
[e = . _Bz 0 -> -> 0 `i `ui ]
[; ;Main.c: 391: Bz.TimesCnt+=1;
"391
[e =+ . _Bz 2 -> -> 1 `i `uc ]
[; ;Main.c: 392: if(Bz.TimesCnt>=Bz.Times)
"392
[e $ ! >= -> . _Bz 2 `i -> . _Bz 3 `i 412  ]
[; ;Main.c: 393: {
"393
{
[; ;Main.c: 394: Bz.BzSwitchFlg=0;
"394
[e = . _Bz 4 -> -> 0 `i `uc ]
[; ;Main.c: 395: PORTCbits.RC1=0;
"395
[e = . . _PORTCbits 0 1 -> -> 0 `i `uc ]
"396
}
[e :U 412 ]
"397
}
[e :U 411 ]
"398
}
[e :U 408 ]
[; ;Main.c: 396: }
[; ;Main.c: 397: }
[; ;Main.c: 398: }
[; ;Main.c: 399: IrRcv();
"399
[e ( _IrRcv ..  ]
[; ;Main.c: 400: Ms10Cnt+=1;
"400
[e =+ _Ms10Cnt -> -> 1 `i `uc ]
[; ;Main.c: 401: if(Ms10Cnt>=100)
"401
[e $ ! >= -> _Ms10Cnt `i -> 100 `i 413  ]
[; ;Main.c: 402: {
"402
{
[; ;Main.c: 403: Ms10Cnt=0;
"403
[e = _Ms10Cnt -> -> 0 `i `uc ]
[; ;Main.c: 404: Ms10flag=1;
"404
[e = _Ms10flag -> -> 1 `i `b ]
"405
}
[e :U 413 ]
[; ;Main.c: 405: }
[; ;Main.c: 406: INTCONbits.TMR0IF = 0;
"406
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
"407
}
[e :U 407 ]
[; ;Main.c: 407: }
[; ;Main.c: 408: }
"408
[e :UE 406 ]
}
