#
# Make sure that instruction attributes work with exception handlers.  In this
# case, we count the number of store protfaults by looking at ESR(0).
#
= asm

	addi r1,r1,1
	lwz r3,0x1000(r0)
	stw r3,0x1000(r0)
	lwz r3,0x1000(r0)
	stw r3,0x1000(r0)
	addi r1,r1,1
	.long 0x0
	addi r10,r10,1
	mfspr r31,62 # ESR
	li r30,31
	srw r31,r31,r30
	add r11,r11,r31
	mfspr r31,SRR0
	addi r31,r31,4
	mtspr SRR0,r31
	rfi
	
= /asm

= mdopts

instr-offset: 0x10000

= /mdopts

CORE n=:P

# <GEN>
MD n=Mem ra=0x00010000 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00010004 d=0x80601000	#	lwz r3,0x1000(r0)
MD n=Mem ra=0x00010008 d=0x90601000	#	stw r3,0x1000(r0)
MD n=Mem ra=0x0001000c d=0x80601000	#	lwz r3,0x1000(r0)
MD n=Mem ra=0x00010010 d=0x90601000	#	stw r3,0x1000(r0)
MD n=Mem ra=0x00010014 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00010018 d=0x00000000	#	.long 0x0
MD n=Mem ra=0x0001001c d=0x394A0001	#	addi r10,r10,1
MD n=Mem ra=0x00010020 d=0x7FFE0AA6	#	mfspr r31,62 # ESR
MD n=Mem ra=0x00010024 d=0x3BC0001F	#	li r30,31
MD n=Mem ra=0x00010028 d=0x7FFFF430	#	srw r31,r31,r30
MD n=Mem ra=0x0001002c d=0x7D6BFA14	#	add r11,r11,r31
MD n=Mem ra=0x00010030 d=0x7FFA02A6	#	mfspr r31,SRR0
MD n=Mem ra=0x00010034 d=0x3BFF0004	#	addi r31,r31,4
MD n=Mem ra=0x00010038 d=0x7FFA03A6	#	mtspr SRR0,r31
MD n=Mem ra=0x0001003c d=0x4C000064	#	rfi
# </GEN>

RD n=NIA      d=0x0
RD n=IVOR6    d=0x1c
RD n=IVOR7    d=0x1c

# ea=0x0000 ra=0x10000
TD n=TlbCam set=0 way=0 V=1 TID=0 SIZE=1 TS=0 RPN=0x40 WIMG=0x1 SX=1 SR=1 SW=1 EPN=0

# ea=0x1000 ra=0xA1000.  
TD n=TlbCam set=0 way=1 V=1 TID=0 SIZE=1 TS=0 RPN=0x284 WIMG=0x2 SX=1 SR=0 SW=0 EPN=0x4

RESULTS

RD n=GPR i=1  d=0x00000002
RD n=GPR i=10 d=0x00000004 # Number of protfaults.
RD n=GPR i=11 d=0x00000002 # Number of store protfauls.
