    _                _                      
   / \   ___ ___ ___| | ___ _ __ __ _ _   _ 
  / _ \ / __/ __/ _ \ |/ _ \ '__/ _` | | | |
 / ___ \ (_| (_|  __/ |  __/ | | (_| | |_| |
/_/   \_\___\___\___|_|\___|_|  \__, |\__, |
                                |___/ |___/ 

Info: generating outputs according to the following specified output flags... 
 Please use the -f flag to update the preference (default to all output files) 
{'ERT': 1, 'ERT_summary': 1, 'ART': 1, 'ART_summary': 1, 'energy_estimation': 1, 'flattened_arch': 1}
Info: config file located: /root/.config/accelergy/accelergy_config.yaml 
config file content: 
 {'compound_components': [], 'estimator_plug_ins': ['/usr/local/share/accelergy/estimation_plug_ins'], 'primitive_components': ['/usr/local/share/accelergy/primitive_component_libs'], 'table_plug_ins': {'roots': ['/usr/local/share/accelergy/estimation_plug_ins/accelergy-table-based-plug-ins/set_of_table_templates']}, 'version': 0.3}
Warn: Cannot recognize the top key "problem" in file BERT_Simba/problem_add.yaml 
Warn: Cannot recognize the top key "architecture_constraints" in file BERT_Simba/constraints-add/LBLC.yaml 
Warn: Cannot recognize the top key "mapspace_constraints" in file BERT_Simba/constraints-add/simba_like_map_constraints.yaml 
Warn: Cannot recognize the top key "mapper" in file BERT_Simba/mapper/mapper.yaml 
Info: Parsing file BERT_Simba/arch/simba_like.yaml for architecture info 
Info: Found non-numeric expression 45nm. Available bindings: {'datawidth': 16, 'word-bits': 16, 'technology': '45nm', 'latency': '1ns'} 
WARN: Failed to evaluate "45nm". Setting System.technology="45nm". Available bindings: {'datawidth': 16, 'word-bits': 16, 'technology': '45nm', 'latency': '1ns'}
Info: Found non-numeric expression 1ns. Available bindings: {'datawidth': 16, 'word-bits': 16, 'technology': '45nm', 'latency': '1ns'} 
WARN: Failed to evaluate "1ns". Setting System.latency="1ns". Available bindings: {'datawidth': 16, 'word-bits': 16, 'technology': '45nm', 'latency': '1ns'}
Info: Found non-numeric expression DDR4. Available bindings: {'type': 'DDR4', 'width': 16, 'block-size': 1, 'word-bits': 16, 'shared_bandwidth': 12.8, 'datawidth': 16, 'technology': '45nm', 'latency': '1ns'} 
WARN: Failed to evaluate "DDR4". Setting variables.type="DDR4". Available bindings: {'name': 'DRAM', 'class': 'DRAM', 'attributes': {'type': 'DDR4', 'width': 16, 'block-size': 1, 'word-bits': 16, 'shared_bandwidth': 12.8, 'datawidth': 16, 'technology': '45nm', 'latency': '1ns'}}
Info: Parsing file BERT_Simba/arch/components/lmac.yaml for compound_components info 
Info: Parsing file BERT_Simba/arch/components/smartbuffer_SRAM.yaml for compound_components info 
Info: primitive component file parsed:  /usr/local/share/accelergy/primitive_component_libs/soc_primitives.lib.yaml 
Info: primitive component file parsed:  /usr/local/share/accelergy/primitive_component_libs/pim_primitive_component.lib.yaml 
Info: primitive component file parsed:  /usr/local/share/accelergy/primitive_component_libs/primitive_component.lib.yaml 
Info: Calculated "log(memory_depth)" = 6.931471805599453 
Info: Calculated "n_banks" = 1 
Info: Calculated "log(memory_depth)" = 6.238324625039508 
Info: Calculated "log(memory_depth)" = 4.1588830833596715 
Info: Calculated "log(memory_depth)" = 0 
Info: Calculated "log(memory_depth)" = 7.6246189861593985 
Info: estimator plug-in identified by:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-table-based-plug-ins/table.estimator.yaml 
table-based-plug-ins Identifies a set of tables named:  test_tables
Info: estimator plug-in identified by:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti.estimator.yaml 
Info: estimator plug-in identified by:  /usr/local/share/accelergy/estimation_plug_ins/dummy_tables/dummy.estimator.yaml 
Info: estimator plug-in identified by:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-aladdin-plug-in/aladdin.estimator.yaml 
Info: CACTI plug-in... Querying CACTI for request:
 {'class_name': 'SRAM', 'attributes': OrderedDict([('technology', '45nm'), ('width', 128), ('depth', 1024), ('latency', '1ns'), ('n_rdwr_ports', 2), ('n_banks', 1), ('n_rd_ports', 0), ('n_wr_ports', 0)]), 'action_name': 'write', 'arguments': {'data_delta': 0, 'address_delta': 0}}
copy  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/default_SRAM.cfg  to  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
CACTI plug-in removing temp file:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
Info: CACTI plug-in... Querying CACTI for request:
 {'class_name': 'SRAM', 'attributes': OrderedDict([('technology', '45nm'), ('width', 128), ('depth', 512), ('latency', '1ns'), ('n_rdwr_ports', 2), ('n_banks', 1), ('n_rd_ports', 0), ('n_wr_ports', 0)]), 'action_name': 'write', 'arguments': {'data_delta': 0, 'address_delta': 0}}
copy  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/default_SRAM.cfg  to  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
CACTI plug-in removing temp file:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
Info: CACTI plug-in... Querying CACTI for request:
 {'class_name': 'SRAM', 'attributes': OrderedDict([('technology', '45nm'), ('width', 64), ('depth', 64), ('latency', '1ns'), ('n_rdwr_ports', 2), ('n_banks', 1), ('n_rd_ports', 0), ('n_wr_ports', 0)]), 'action_name': 'write', 'arguments': {'data_delta': 0, 'address_delta': 0}}
copy  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/default_SRAM.cfg  to  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
CACTI plug-in removing temp file:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
Info: CACTI plug-in... Querying CACTI for request:
 {'class_name': 'SRAM', 'attributes': OrderedDict([('technology', '45nm'), ('width', 512), ('depth', 2048), ('latency', '1ns'), ('n_rdwr_ports', 2), ('n_banks', 1), ('n_rd_ports', 0), ('n_wr_ports', 0)]), 'action_name': 'write', 'arguments': {'data_delta': 0, 'address_delta': 0}}
copy  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/default_SRAM.cfg  to  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
CACTI plug-in removing temp file:  /usr/local/share/accelergy/estimation_plug_ins/accelergy-cacti-plug-in/cacti/timeloop-mapper.11_01_18_26_25_SRAM.cfg
Warn: No action counts are specified as yaml input 
Info: flattened architecture is saved to: BERT_Simba/Benchmarks2/LBLC/Add/Tile841/timeloop-mapper.flattened_architecture.yaml 
Info: energy reference table is saved to: BERT_Simba/Benchmarks2/LBLC/Add/Tile841/timeloop-mapper.ERT.yaml 
Info: energy reference table summary is saved to: BERT_Simba/Benchmarks2/LBLC/Add/Tile841/timeloop-mapper.ERT_summary.yaml 
Warn: no runtime energy estimations are generated... not generating energy_estimation.yaml 
Info: area reference table is saved to: BERT_Simba/Benchmarks2/LBLC/Add/Tile841/timeloop-mapper.ART.yaml 
Info: area reference table summary is saved to: BERT_Simba/Benchmarks2/LBLC/Add/Tile841/timeloop-mapper.ART_summary.yaml 
