# CE202-LC-Lab-Material

## Logic Circuits Lab 10

### Goals

- How design FSM 
- How describe FSM in verilog
- Behavioral implementation in Verilog

### Pre-Report


### Grading Sources


### Submission Sources
* Source files (Grading Sources)
* Waveform of testbeches that covers all signals in `testbench.png` diagram
