# Reading pref.tcl
# do C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/HM0360_image_capture/HM0360_image_capture.mdo
# Loading project HM0360_image_capture
# ** Note: (vlog-1901) OptionFile "C:/Users/miche/Desktop/my_designs/HM0360_register_interface/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:32 on Nov 30,2022
# vlog -reportprogress 300 "+incdir+"C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/HM0360_CSI2_DPHY/rtl"" -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/HM0360_CSI2_DPHY/rtl/HM0360_CSI2_DPHY.v 
# -- Compiling module HM0360_CSI2_DPHY
# -- Compiling module HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap
# -- Compiling module HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil
# 
# Top level modules:
# 	HM0360_CSI2_DPHY
# End time: 23:18:32 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:33 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debounce
# -- Compiling architecture logic of debounce
# End time: 23:18:33 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:33 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/enable_pic_source_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity enable_pic_source_logic
# -- Compiling architecture Behavioral of enable_pic_source_logic
# End time: 23:18:33 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:33 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/image_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity image_buffer
# -- Compiling architecture Behavioral of image_buffer
# End time: 23:18:33 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:33 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture Behavioral of counter
# ** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(30): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# ** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(33): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# ** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(36): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# ** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(39): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# End time: 23:18:33 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:33 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/prescaler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity prescaler
# -- Compiling architecture Behavioral of prescaler
# End time: 23:18:33 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:33 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/read_config_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity read_config_module
# -- Compiling architecture Behavioral of read_config_module
# End time: 23:18:34 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:34 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/configuration_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity configuration_module
# -- Compiling architecture Behavioral of configuration_module
# End time: 23:18:34 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:34 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/trig_acq_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trig_acq_module
# -- Compiling architecture Behavioral of trig_acq_module
# End time: 23:18:34 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:34 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_serial_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HM0360_serial_master
# -- Compiling architecture Behavioral of HM0360_serial_master
# End time: 23:18:34 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:34 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/I2C_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity I2C_module
# -- Compiling architecture Behavioral of I2C_module
# End time: 23:18:34 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "C:/Users/miche/Desktop/my_designs/HM0360_register_interface/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:34 on Nov 30,2022
# vlog -reportprogress 300 "+incdir+"C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/PLL_sync_clk/rtl"" -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/PLL_sync_clk/rtl/PLL_sync_clk.v 
# -- Compiling module PLL_sync_clk
# -- Compiling module PLL_sync_clk_ipgen_lscc_pll
# -- Compiling module PLL_sync_clk_ipgen_lscc_apb2lmmi
# 
# Top level modules:
# 	PLL_sync_clk
# End time: 23:18:34 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:34 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HM0360_Interface
# -- Compiling architecture Behavioral of HM0360_Interface
# End time: 23:18:35 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:35 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debounce_2
# -- Compiling architecture logic of debounce_2
# End time: 23:18:35 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:35 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/gen_config_command.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gen_config_command
# -- Compiling architecture Behavioral of gen_config_command
# End time: 23:18:35 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:35 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_Interface_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HM0360_Interface_top_level
# -- Compiling architecture Behavioral of HM0360_Interface_top_level
# End time: 23:18:35 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:35 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_device.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HM0360_device
# -- Compiling architecture Behavioral of HM0360_device
# End time: 23:18:35 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:35 on Nov 30,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_Interface_top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HM0360_Interface_top_level_tb
# -- Compiling architecture Behavioral of HM0360_Interface_top_level_tb
# End time: 23:18:35 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_lifcl HM0360_Interface_top_level_tb 
# Start time: 23:18:35 on Nov 30,2022
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hm0360_interface_top_level_tb(behavioral)
# Loading work.hm0360_device(behavioral)
# Loading work.hm0360_interface_top_level(behavioral)
# Loading work.gen_config_command(behavioral)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.prescaler(behavioral)
# Loading work.counter(behavioral)
# Loading work.debounce_2(logic)
# Loading work.hm0360_interface(behavioral)
# Loading work.PLL_sync_clk
# Loading work.PLL_sync_clk_ipgen_lscc_pll
# Loading sv_std.std
# Loading ovi_lifcl.PLL
# Loading ovi_lifcl.PLL_CORE
# Loading ovi_lifcl.gpll_pll_lmmi
# Loading ovi_lifcl.gpll_core
# Loading ovi_lifcl.gpll_lmmi_pinshorter
# Loading ovi_lifcl.lmmis_clkrst
# Loading ovi_lifcl.gen_cell_clk_gate
# Loading ovi_lifcl.gen_cell_clk_mux21
# Loading ovi_lifcl.gen_cell_latr
# Loading ovi_lifcl.rstSync
# Loading ovi_lifcl.lmmis_fsm
# Loading ovi_lifcl.VHI
# Loading ovi_lifcl.VLO
# Loading work.i2c_module(behavioral)
# Loading work.hm0360_serial_master(behavioral)
# Loading work.trig_acq_module(behavioral)
# Loading work.configuration_module(behavioral)
# Loading work.read_config_module(behavioral)
# Loading work.image_buffer(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Fatal: (vsim-3693) The minimum time resolution limit (10fs) in the Verilog source is smaller than the one chosen for SystemC or VHDL units in the design. Use the vsim -t option to specify the desired resolution.
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO C:\Users\miche\Desktop\my_designs\HM0360\HM0360_image_capture\HM0360_image_capture\HM0360_image_capture.mdo PAUSED at line 47
# Compile of HM0360_CSI2_DPHY.v was successful.
# Compile of debounce.vhd was successful.
# Compile of enable_pic_source_logic.vhd was successful.
# Compile of image_buffer.vhd was successful.
# Compile of counter.vhd was successful with warnings.
# Compile of prescaler.vhd was successful.
# Compile of read_config_module.vhd was successful.
# Compile of configuration_module.vhd was successful.
# Compile of trig_acq_module.vhd was successful.
# Compile of HM0360_serial_master.vhd was successful.
# Compile of I2C_module.vhd was successful.
# Compile of PLL_sync_clk.v was successful.
# Compile of HM0360_Interface.vhd was successful.
# Compile of debounce_2.vhd was successful.
# Compile of gen_config_command.vhd was successful.
# Compile of HM0360_Interface_top_level.vhd was successful.
# Compile of HM0360_device.vhd was successful.
# Compile of HM0360_Interface_top_level_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_lifcl HM0360_Interface_top_level_tb debounce_2_tb.do
# vsim -voptargs=""+acc"" -lib work -L pmi_work -L ovi_lifcl HM0360_Interface_top_level_tb 
# Start time: 23:18:35 on Nov 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hm0360_interface_top_level_tb(behavioral)
# Loading work.hm0360_device(behavioral)
# Loading work.hm0360_interface_top_level(behavioral)
# Loading work.gen_config_command(behavioral)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.prescaler(behavioral)
# Loading work.counter(behavioral)
# Loading work.debounce_2(logic)
# Loading work.hm0360_interface(behavioral)
# Loading work.PLL_sync_clk
# Loading work.PLL_sync_clk_ipgen_lscc_pll
# Loading sv_std.std
# Loading ovi_lifcl.PLL
# Loading ovi_lifcl.PLL_CORE
# Loading ovi_lifcl.gpll_pll_lmmi
# Loading ovi_lifcl.gpll_core
# Loading ovi_lifcl.gpll_lmmi_pinshorter
# Loading ovi_lifcl.lmmis_clkrst
# Loading ovi_lifcl.gen_cell_clk_gate
# Loading ovi_lifcl.gen_cell_clk_mux21
# Loading ovi_lifcl.gen_cell_latr
# Loading ovi_lifcl.rstSync
# Loading ovi_lifcl.lmmis_fsm
# Loading ovi_lifcl.VHI
# Loading ovi_lifcl.VLO
# Loading work.i2c_module(behavioral)
# Loading work.hm0360_serial_master(behavioral)
# Loading work.trig_acq_module(behavioral)
# Loading work.configuration_module(behavioral)
# Loading work.read_config_module(behavioral)
# Loading work.image_buffer(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Fatal: (vsim-3693) The minimum time resolution limit (10fs) in the Verilog source is smaller than the one chosen for SystemC or VHDL units in the design. Use the vsim -t option to specify the desired resolution.
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO C:\Users\miche\Desktop\my_designs\HM0360\HM0360_image_capture\HM0360_image_capture\HM0360_image_capture.mdo PAUSED at line 47
vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_lifcl -t 10fs HM0360_Interface_top_level_tb 
# vsim -voptargs=""+acc"" -lib work -L pmi_work -L ovi_lifcl -t 10fs HM0360_Interface_top_level_tb 
# Start time: 23:18:35 on Nov 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hm0360_interface_top_level_tb(behavioral)
# Loading work.hm0360_device(behavioral)
# Loading work.hm0360_interface_top_level(behavioral)
# Loading work.gen_config_command(behavioral)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.prescaler(behavioral)
# Loading work.counter(behavioral)
# Loading work.debounce_2(logic)
# Loading work.hm0360_interface(behavioral)
# Loading work.PLL_sync_clk
# Loading work.PLL_sync_clk_ipgen_lscc_pll
# Loading sv_std.std
# Loading ovi_lifcl.PLL
# Loading ovi_lifcl.PLL_CORE
# Loading ovi_lifcl.gpll_pll_lmmi
# Loading ovi_lifcl.gpll_core
# Loading ovi_lifcl.gpll_lmmi_pinshorter
# Loading ovi_lifcl.lmmis_clkrst
# Loading ovi_lifcl.gen_cell_clk_gate
# Loading ovi_lifcl.gen_cell_clk_mux21
# Loading ovi_lifcl.gen_cell_latr
# Loading ovi_lifcl.rstSync
# Loading ovi_lifcl.lmmis_fsm
# Loading ovi_lifcl.VHI
# Loading ovi_lifcl.VLO
# Loading work.i2c_module(behavioral)
# Loading work.hm0360_serial_master(behavioral)
# Loading work.trig_acq_module(behavioral)
# Loading work.configuration_module(behavioral)
# Loading work.read_config_module(behavioral)
# Loading work.image_buffer(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 fs  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Warning: (vsim-8683) Uninitialized out port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/I2C_module_comp/trig_finished has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CP has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CN has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DP(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DN(0) has no driver.
# This port will contribute value (U) to the signal network.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 fs  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Warning: (vsim-8683) Uninitialized out port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/I2C_module_comp/trig_finished has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CP has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CN has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DP(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DN(0) has no driver.
# This port will contribute value (U) to the signal network.
run
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# lmmi_ref_integer_mode must be set to 1 for proper PLL functionality
# ** Warning: lmmi_fbk_mmd_dig and lmmi_fbk_mask is equal to 0
# ** Warning: lmmi_ref_mmd_dig and lmmi_ref_mask is equal to 0
do C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/HM0360_image_capture/HM0360_interface_top_level_tb.do
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 fs  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Warning: (vsim-8683) Uninitialized out port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/I2C_module_comp/trig_finished has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CP has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CN has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DP(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DN(0) has no driver.
# This port will contribute value (U) to the signal network.
run
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# lmmi_ref_integer_mode must be set to 1 for proper PLL functionality
# ** Warning: lmmi_fbk_mmd_dig and lmmi_fbk_mask is equal to 0
# ** Warning: lmmi_ref_mmd_dig and lmmi_ref_mask is equal to 0
# Compile of read_config_module.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.read_config_module(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 fs  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Warning: (vsim-8683) Uninitialized out port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/I2C_module_comp/trig_finished has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CP has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CN has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DP(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DN(0) has no driver.
# This port will contribute value (U) to the signal network.
run
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# lmmi_ref_integer_mode must be set to 1 for proper PLL functionality
# ** Warning: lmmi_fbk_mmd_dig and lmmi_fbk_mask is equal to 0
# ** Warning: lmmi_ref_mmd_dig and lmmi_ref_mask is equal to 0
run
run
run
run
# Compile of read_config_module.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.read_config_module(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 fs  Iteration: 0  Protected: /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/PLL_sync_clk_comp/lscc_pll_inst/gen_no_refclk_mon/u_PLL/PLL_inst/<protected> File: nofile Line: 196
# ** Warning: (vsim-8683) Uninitialized out port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/I2C_module_comp/trig_finished has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CP has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_CN has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DP(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /hm0360_interface_top_level_tb/HM0360_Interface_top_level_comp/HM0360_Interface_comp/HM_DN(0) has no driver.
# This port will contribute value (U) to the signal network.
run
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# illegal lmmi_mfgout2_sel
# illegal lmmi_mfgout1_sel
# lmmi_ref_integer_mode must be set to 1 for proper PLL functionality
# ** Warning: lmmi_fbk_mmd_dig and lmmi_fbk_mask is equal to 0
# ** Warning: lmmi_ref_mmd_dig and lmmi_ref_mask is equal to 0
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/HM0360_image_capture/HM0360_interface_top_level_tb.do
# End time: 00:25:47 on Dec 01,2022, Elapsed time: 1:07:12
# Errors: 0, Warnings: 9
