<html>
<head> 
<title> Siva Kumar Sastry Hari </title>
<script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-26751203-1']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();

</script>

<style type="text/css" media="screen">
@import "general.css"; /* Mostly just text styling. */

body {
	margin:20px 0px; padding:0px; /* Need to set body margin and padding to get consistency between browsers. */
	text-align:center; /* Hack for IE5/Win */
	}
	
#Content {
	width:60%;
	margin:0px auto; /* Right and left margin widths set to "auto" */
	text-align:left; /* Counteract to IE5/Win Hack */
	padding:15px;
	border:1px dashed #333;
	background-color:#eee;
	}
</style>

</head>
<body>
<div id="Content"> 

<a name="top" />
<br>

<table>
<tr>
	<td> <img src=images/siva_small.jpg height=250 width=255> </td>
	<td width="10%"> </td>
	<td> <font size="4"> <b>Siva Kumar Sastry Hari</b> </font> <br> <br>
		Sr. Research Scientist <br>
		Architecture Research Group <br>
		NVIDIA <br>
		IEEE Senior Member<br>
		<i>Email:</i> shari [at] nvidia [dot] com  <br>
		<a href=https://scholar.google.com/citations?hl=en&user=BBdw0YwAAAAJ>Google Scholar page</a>  <br>
		<a href=http://research.nvidia.com/person/siva-hari>My NVIDIA page</a> 

		</td>
</tr>
<table>
<br>


<p> Siva Hari is a Senior Research Scientist in the Computer Architecture
Research Group at NVIDIA.  His research interests are in
the fields of computer architecture, artificial intelligence, and systems, 
with current focus on Autonomous and High-Performance Computing Systems. 
He obtained his Ph.D. and M.S. from the <a
    href="http://www.cs.uiuc.edu">Computer Science Department</a> at <a
    href="http://www.illinois.edu">University of Illinois at
Urbana-Champaign</a> and Bachelor's degree from the <a
href=http://www.cse.iitm.ac.in>Computer Science and Engineering Department</a>
at <a href=http://www.iitm.ac.in>Indian Institute of Technology (IIT) Madras</a>.
</p>

<p>
He received the 2023 <a href="https://www.dependability.org/?page_id=362">Rising Star in Dependability Award<a> at the DSN conference. 
He received the 2014
<a href="https://cs.illinois.edu/about/awards/graduate-fellowships-awards/david-j-kuck-outstanding-thesis-awards">David
J. Kuck Outstanding Ph.D. Thesis Award</a> from the Computer Science Department at the University of Illinois. 
He received the <a href="https://cs.illinois.edu/about/awards/graduate-fellowships-awards/w-j-poppelbaum-memorial-award">
W.J. Poppelbaum Memorial Award</a> from the Computer Science Department at the University of Illinois
at Urbana-Champaign in 2012 for academic merit and creativity in computer hardware or architecture.
His work received the following recognitions: 
	two papers selected for IEEE Top Picks in Test and Reliability in 2023, 
	one paper selected as an IEEE Micro's Top Pick in 2022, and
	Best Research Paper Award at ISSRE 2020,
	Best Paper Award Runner-up at DSN 2018, 	
	paper selected as an IEEE Micro's Top Pick in 2013, and
	Margarida Jacome Best Poster Award at GSRC Annual Symposium, 2012.
<!--  
He interned at Intel and Sun Microsystems.
 -->

</p>

<br><br>

<hr>
<table border=0 width="100%"> <tr>
<td align="center" width="20%"> <h4> <a href="#conf"> Conference and Journal Publications</a> </h4> </td>
<td align="center" width="20%"> <h4> <a href="#arxiv">arXiv and Workshop Publications</a> </h4> </td>
<td align="center" width="20%"> <h4> <a href="#patents">Patents </a> </h4> </td>
<td align="center" width="20%"> <h4> <a href="#theses">Theses </a> </h4> </td>
<td align="center" width="20%"> <h4> <a href="#software">Software</a> </h4> </td>

</tr> </table>
<hr>

<a name="conf" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Conference and Journal Publications</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ol>


<li>
	<a href="">VaPr: Variable-Precision Tensors to Accelerate Robot Motion Planning</a> <br>
	Y. S. Hsiao, S. K. S. Hari, B. Sundaralingam, J. Yik, T. Tambe, C. Sakr, S. W. Keckler, V. J. Reddi <br>
	<i> <b>IROS'23</b>: IEEE/RSJ International Conference on Intelligent Robots and Systems</i>, 2023
                  <br />
                  <br />
</li>

<li>
	<a href="https://ieeexplore.ieee.org/document/10160765">CuRobo: Parallelized Collision-Free Robot Motion Generation</a> <br>
	B. Sundaralingam, S. K. S. Hari, A. Fishman, C. Garret, K. Van Wyk, A. Millane, H. Oleynikova, A. Handa, F. Ramos, N. Ratliff, and D. Fox <br>
	<i> <b>ICRA'23</b>: IEEE International Conference on Robotics and Automation</i>, 2023
                  <br />
                  <br />
</li>

<li>
	<a href="https://arxiv.org/pdf/2205.03347.pdf">Zhuyi: Perception Processing Rate Estimation for Safety of Autonomous Vehicles</a> <br>
	Y. S. Hsiao, S. K. S. Hari, M. Filipiuk, T. Tsai, M. B. Sullivan, V. J. Reddi, V. Singh, and S. W. Keckler <br>
	<i> <b>DAC'22</b>: Design Automation Conference</i>, 2022
                  <br />
                  <br />
</li>

<li>
	<a href="https://saurabhjha.one/pubs/DSN22/paper.pdf">Exploiting Temporal Data Diversity for Detecting Safety-critical Faults in AV Compute Systems</a><br>
	S. Jha, S. Cui, T. Tsai, S. K. S. Hari, M. B. Sullivan, Z. T. Kalbarczyk, S. W. Keckler, R. K. Iyer <br>
	<i> <b>DSN'22</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2022
                  <br />
                  <br />
</li>

<li>
	Characterizing and Mitigating Soft Errors in GPU DRAM <br>
	M. B. Sullivan, M. O’Connor, D. Lee, P. Racunas, S. Hukerikar, N. Saxena, T. Tsai, S. K. S. Hari, and S. W. Keckler <br>
	<i><b><span style="color:red;">TopPicks'22</span></b>: IEEE  Micro, Special Issue on Top Picks from the 2021 Computer Architecture Conferences</i>, 2022
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://cseweb.ucsd.edu/~jzhao/files/suraksha-issre2021.pdf">Suraksha: A Framework to Analyze the Safety Implications of Perception Design Choices in AVs</a> <br>
	H. Zhao, S. K. S. Hari, T. Tsai, M. B. Sullivan, S. W. Keckler, and J. Zhao <br>
	<i> <b>ISSRE'21</b>: IEEE International Conference on Software Reliability Engineering</i>, 2021
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://ma3mool.github.io/files/21-ISSRE-FILR.pdf">Optimizing Selective Protection for CNN Resilience</a> <br>
	A. Mahmoud, S. K. S. Hari, C. Fletcher, S. Adve, C. Sakr, N. Shanbag, P. Molchanov, M. B. Sullivan, T. Tsai, and S. W. Keckler <br>
	<i> <b>ISSRE'21</b>: IEEE International Conference on Software Reliability Engineering</i>, 2021
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://dl.acm.org/doi/10.1145/3466752.3480111">Characterizing and Mitigating Soft Errors in GPU DRAM</a> <br>
	M. B. Sullivan, M. O’Connor, D. Lee, P. Racunas, S. Hukerikar, N. Saxena, T. Tsai, S. K. S. Hari, and S. W. Keckler <br>
	<i> <b>MICRO'21</b>: IEEE/ACM International Symposium on Microarchitecture</i>, 2021 <br />
	<span style="color:red;"><b>Selected as an IEEE Top Pick in Test and Reliability, 2023</b></span>
                  <br />
                  <br />
</li>
		
<li>
	<a href="https://ieeexplore.ieee.org/document/9576023">Generating and Characterizing Scenarios for Safety Testing of Autonomous Vehicles</a> <br>
	Z. Ghodsi, S. K. S. Hari, I. Frosio, T. Tsai, A. Troccoli, S. W. Keckler, S. Garg, and A. Anandkumar<br>
	<i> <b>IEEE IV'21</b>: IEEE Intelligent Vehicles Symposium</i>, 2021
		<br />
                <br />
</li>
	
<li>
	<a href="https://ieeexplore.ieee.org/abstract/document/9505068">NVBitFI: Dynamic Fault Injection for GPUs</a> <br>
	T. Tsai, S. K. S. Hari, M. B. Sullivan, O. Villa, and S. W. Keckler<br>
	<i> <b>DSN'21</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2021
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://ieeexplore.ieee.org/document/9366780">Making Convolutions Resilient via Algorithm-Based Error Detection Techniques</a> <br>
	S. K. S. Hari, M. B. Sullivan, T. Tsai, and S. W. Keckler <br>
	<i> <b>TDSC'21</b>: IEEE Transactions on Dependable and Secure Computing</i>, 2021
                  <br />
                  <br />
</li>	
	
<li>
	<a href="https://iris.polito.it/retrieve/handle/11583/2888519/464720/IPDPS_GPU_reliability.pdf">Demystifying GPU Reliability: Comparing and Combining Beam Experiments, Fault Simulation, and Profiling</a> <br>
	F. F. do Santos, S. K. S. Hari, P. M. Basso, L. Carro, and P. Rech <br>
	<i> <b>IPDPS'21</b>: IEEE International Parallel & Distributed Processing Symposium</i>, 2021
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://saurabhjha1.github.io/pubs/av_fuzzer_issre_2020.pdf">AV-FUZZER: Finding Safety Violations in Autonomous Driving Systems</a> <br>
	G. Li, Y. Li, S. Jha , T. Tsai, M. B. Sullivan, S. K. S. Hari, Z. T. Kalbarczyk, and R. K. Iyer <br>
	<i> <b>ISSRE'20</b>: IEEE International Conference on Software Reliability Engineering</i>, 2020 <br />
	<span style="color:red;"> <b>Best Research Paper Award</b> </span>
                  <br />
                  <br />
</li>
	
<li>
	<a href="http://blogs.ubc.ca/karthik/files/2020/08/SC2020-final.pdf">GPU-TRIDENT: Efficient Modeling of Error Propagation in GPU Programs</a> <br>
	A. R. Anwer, G. Li, K. Pattabiraman, M. B. Sullivan, T. Tsai, and S. K. S. Hari <br>
	<i> <b>SC'20</b>: International Conference for High-Performance Computing, Networking, Storage and Analysis</i>, 2020
                  <br />
                  <br />
</li>

<li>
	<a href="https://lph.ece.utexas.edu/merez/uploads/MattanErez/ics19_gpusnapshot.pdf">
	GPU Snapshot: Checkpoint Offloading for GPU-Dense Systems </a> <br> 
	K. Lee, M. B. Sullivan, S. K. S. Hari, T. Tsai, S. W. Keckler, and M. Erez<br>
	<i> <b>ICS'19</b>: International Conference on Supercomputing</i>, 2019
                  <br />
                  <br />
</li>

<li>
	<a href="https://saurabhjha1.github.io/pubs/DSN2019.pdf"> 
	ML-based Fault Injection for Autonomous Vehicles: A Case for Bayesian Fault Injection </a> <br>
	S. Jha, S. S. Banerjee, T. Tsai, S. K. S. Hari, M. B. Sullivan, Z. T. Kalbarczyk, S. W. Keckler, R. K. Iyer<br>
	<i> <b>DSN'19</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2019
                  <br />
                  <br />
</li>

<li>
	<a href="https://dl.acm.org/citation.cfm?id=3291746">
	Optimizing Software-Directed Instruction Replication for GPU Error Detection</a> <br>
	A. Mahmoud, S. K. S. Hari, M. Sullivan, T. Tsai, and S. Keckler<br>
	<i> <b>SC'18</b>: International Conference for High-Performance Computing, Networking, Storage and Analysis</i>, 2018 (acceptance rate: ~19%)
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://ieeexplore.ieee.org/document/8574584">
	SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection</a> <br>
	M. Sullivan, S. K. S. Hari, B. Zimmer, T. Tsai, and S. Keckler<br>
	<i> <b>MICRO'18</b>: IEEE/ACM International Symposium on Microarchitecture</i>, 2018 (acceptance rate: ~21%)
                  <br />
                  <br />
</li>
	
<li>
	<a href="http://research.nvidia.com/sites/default/files/pubs/2018-06_Modeling-Soft-Error/18-DSN-Li-Trident_0.pdf"> 
	Modeling Soft Error Propagation in Programs</a> <br>
	G. Li, K. Pattabiraman, S. K. S. Hari, M. Sullivan, and T. Tsai,  <br>
	<i> <b>DSN'18</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2018 (acceptance rate: ~25%) <br>
	<span style="color:red;"> <b>Best Paper Award Runner-Up</b> </span>
                  <br />
                  <br />
</li>

<li>
	<a href="https://dl.acm.org/doi/10.1145/3126908.3126964">
	Understanding Error Propagation in Deep-Learning Neural Networks (DNN) Accelerators and Applications</a> <br>
	G. Li, S. K. S. Hari, M. Sullivan, T. Tsai, K. Pattabiraman, J. Emer, S. Keckler <br>
	<i> <b>SC'17</b>: International Conference for High-Performance Computing, Networking, Storage and Analysis</i>, 2017 (acceptance rate: ~19%) <br />
	<span style="color:red;"><b>Selected as an IEEE Top Pick in Test and Reliability, 2023</b></span>
                  <br />
                  <br />
</li>

<li>
	<a href="http://ieeexplore.ieee.org/document/7975296/">SASSIFI: An
	Architecture-level Fault Injection Tool for GPU Application Resilience Evaluation </a> <br>
	<b>S. K. S. Hari</b>, T. Tsai, M. Stephenson, S. Keckler, J. Emer  <br />
	<i> <b>ISPASS'17</b>: IEEE International Symposium on Performance Analysis of Systems and Software</i>, 2017 (acceptance rate: ~30%)
                  <br />
                  <br />
</li>

<li>
	<a href="http://ieeexplore.ieee.org/document/7783745/">Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Application to Hardware Resiliency</a> <br>
	R. Venkatagiri, A. Mahmoud, S. K. S. Hari, S. Adve <br>
	<i> <b>MICRO'16</b>: IEEE/ACM International Symposium on Microarchitecture</i>, 2016 (acceptance rate: ~21%)
                  <br />
                  <br />
</li>

	<li>
		<a href="http://ieeexplore.ieee.org/document/7284065/">Flexible Software Profiling of GPU Architectures</a>
        <br> 
	M. Stephenson, S. K. S. Hari, Y. Lee, E. Ebrahimi, D. Johnson, D.Nellans, M. O’Connor, S. W. Keckler <br>
	<i> <b>ISCA'15</b>: International Symposium on Computer Architecture</i>, 2015 (acceptance rate: ~19%)
                  <br />
                  <br />
                </li>

	<li>
	<a href="https://dl.acm.org/citation.cfm?id=2751237">Locality-Driven Dynamic GPU Cache Bypassing</a> <br>
	C. Li, S. L. Song, H. Dai, A. Sidelnik, S. K. S. Hari, and H.  Zhou <br>
<i> <b>ICS'15</b>: International Conference on Supercomputing</i>, 2015 (acceptance rate: ~25%)
<br />
<br />
</li>
	

	<li>
        <a href="http://dl.acm.org/citation.cfm?id=2656342"> Hardware Fault Recovery for I/O Intensive Applications</a><br> 
	P. Ramachandran, S. K. S. Hari, M. Li, and S. V. Adve<br> 
	<i> <b>TACO'14</b>:Transactions on Architecture and Code Optimization</i>, 2014
                  <br />
                  <br />
                </li>

	<li>
	<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6853212&isnumber=6853187">
        GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a><br> 
	S. K. S. Hari, R. Venkatagiri, S. V. Adve, and H. Naeimi <br> 
	<i><b>ISCA'14</b>: International Symposium on Computer Architecture</i>, 2014 
                  <br />
                  <br />
                </li>

	<li>
	<a href="http://dx.doi.org/10.1109/MM.2013.30">
        Relyzer: Application Resiliency Analyzer for Transient Faults</a> <br> 
	S. K. S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran <br> 
	<i><b><span style="color:red;">TopPicks'13</span></b>: IEEE  Micro, Special Issue on Top Picks from the 2012 Computer Architecture Conferences</i>, 2013 
                  <br />
                  <br />
                </li>

	<li>
	<a href="http://rsim.cs.illinois.edu/Pubs/12-DSN-Hari.pdf"> Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a> <br>
	S. K. S. Hari, S. V. Adve, and H. Naeimi <br>
	<i> <b>DSN'12</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2012 (acceptance rate: ~17%)
                <br />
		<br />
	</li>

	<li>
	<a href="http://dl.acm.org/authorize?6607790" title="Relyzer: exploiting application-level fault equivalence to analyze application resiliency to transient faults">Relyzer: Exploiting Application-level Fault Equivalence to Analyze Application Resiliency to Transient Faults</a>
	<br>
	S. K. S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran <br>
	<i> <b>ASPLOS '12</b>: International Conference on Architectural Support for Programming Languages and Operating Systems</i>, 2012 (acceptance rate: ~21%)

<!--
<div class="acmdlstat" id ="stats2150990"><iframe src="http://dl.acm.org/authorizestats?6607790" width="100%" height="30" scrolling="no" frameborder="0">frames are not supported</iframe></div>
-->
		<br />
		<br />
	</li>
	<li>
	<a href="pubs/12-DATE-Pellegrini.pdf">CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a> <br>
	A. Pellegrini, R. Smolinski, L. Chen, X. Fu, S. K. S. Hari, J. Jiang, S. V. Adve, T. Austin, V. Bertacco <br>
	<i> <b>DATE'12</b>: Design, Automation and Test in Europe</i>, 2012
		<br />
		<br />
	</li>

	<li>
	<a href="http://rsim.cs.uiuc.edu/Pubs/11DATE.pdf"> Architectures for Online Error Detection and Recovery in Multicore Processors</a>
	D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, S. K. S.  Hari, D. Sorin, A. Meixner, A. Biswas, X. Vera <br>
	<i> <b>DATE'11</b>: Design, Automation and Test in Europe</i>, 2011 (acceptance rate: ~25%)
		<br />
		<br />
	</li>

	<li>

	<a href="http://dl.acm.org/authorize?100183" title="mSWAT: low-cost hardware fault detection and diagnosis for multicore systems">mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems</a>
	<br> S. K. S. Hari, M. Li, P. Ramachandran, B. Choi, S. V. Adve <br>
	<i><b>MICRO'09</b>: IEEE/ACM International Symposium on Microarchitecture, 2009 </i> (acceptance rate: ~24%)

<!--
<div class="acmdlstat" id ="stats1669129"><iframe src="http://dl.acm.org/authorizestats?100183" width="100%" height="30" scrolling="no" frameborder="0">frames are not supported</iframe></div>
-->
		<br />
		<br />
	</li>
	<li>
	<a href="http://rsim.cs.illinois.edu/Pubs/09HPCA-Li.pdf"> Accurate Microarchitecture-level Fault modeling for Studing Wear-out Faults</a> <br>
	M. Li, P. Ramachandran, U. Karpuzcu, S. K. S. Hari, S. V. Adve <br>
	<i> <b>HPCA'09</b>: Proceeding of the International Conference on High-Performance Computer Architecture</i>, 2009 (acceptance rate: ~19%)
		<br />
		<br />
	</li>

	<li>
	<a href="pubs/08TVLSI-Hari.pdf"> Automatic Constraint Based Test Generation for Behavioral HDL Models</a> <br>
	S. K. S. Hari, V. V. Konda, V. Kamakoti, V. Vedula, K. S. Maneperambil <br>
	<i><b>TVLSI'08</b>: IEEE Transactions on VLSI Systems in the special section on Design Verification and Validation: Theory and Techniques</i>, 2008
		<br />
		<br />
	</li>
	<li>
	<a href="pubs/07VTS-Najeeb.pdf"> Power Virus Generation Using Behavioural Models of Circuits</a> <br>
	 K. Najeeb, V. V. Konda, S. K. S. Hari, V. Kamakoti, V. Vedula<br>
	<i> <b>VTS'07</b>: IEEE VLSI Test Symposium </i>, 2007 (acceptance rate: ~35%)
		<br />
		<br />
	</li>
	<li>
	<a href="pubs/06VDAT-Noor.pdf"> Constructing Online Testable Circuits using Reversible Logic</a> <br>
	N. Mahammad, S. K. S. Hari, S. Shroff, V. Kamakoti <br>
	<i> <b>VDAT'06</b>: IEEE VLSI Design and Test Symposium</i>, 2006
		<br />
		<br />
	</li>
	<li>
	<a href="pubs/06-MWSCAS-Hari.pdf"> Efficient Building Blocks for Reversible Sequential Circuit Design</a>  <br>
	S. K. S. Hari, S. Shroff, N. Mahammad, V. Kamakoti <br>
	<i><b>MWSCAS'06</b>:  IEEE International Midwest Symposium on Circuits and Systems </i>, 2006 
		<br />
		<br />
	</li>


<hr>
<a name="arxiv" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> arXiv and Workshop Publications</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<li>
	<a href="https://arxiv.org/abs/2306.14131">Safety-Critical Scenario Generation Via Reinforcement Learning Based Editing</a> <br>
	H. Liu, L. Zhang, S. K. S. Hari, and J. Zhao <br> 
	<i> <b>arXiv'23</b> </i>
                  <br />
                  <br />
</li>
<li>
	<a href="https://ieeexplore.ieee.org/document/10024043">Towards Precision-Aware Fault Tolerance Approaches for Mixed-Precision Applications</a> <br>
	B. Fang, S. K. S. Hari, T. Tsai, X. Li, G. Gopalakrishnan, I. Laguna, K. Barker, and A. Li <br> 
	<i> <b>FTXS'22</b>: Workshop on Fault-Tolerance for HPC at Extreme Scale, 2022  </i>
                  <br />
                  <br />
</li>
<li>
	<a href="https://ieeexplore.ieee.org/document/9502467"> Suraksha: A Quantitative AV Safety Evaluation Framework to Analyze Safety Implications of Perception Design Choices </a> <br>
	H. Zhao, S. K. S. Hari, T. Tsai, M. B. Sullivan, S. W. Keckler, and J. Zhao<br>
	<i> <b>SSIV'21</b>: Workshop on Safety and Security of Intelligent Vehicles, 2021 </i>
                  <br />
                  <br />
</li>
<li>
	<a href="https://openaccess.thecvf.com/content/CVPR2021W/SAIAD/papers/Singh_Simulation_Driven_Design_and_Test_for_Safety_of_AI_Based_CVPRW_2021_paper.pdf"> Simulation Driven Design and Test for Safety of AI Based Autonomous Vehicles </a><br>
	V. Singh, S. K. S. Hari, T. Tsai, M. Pitale<br>
	<i> <b>SAIAD'21</b>: Workshop on Safe Artificial Intelligence for Automated Driving, 2021 </i>
                  <br />
                  <br />
</li>
<li>
	<a href=https://arxiv.org/abs/2103.07403>Generating and Characterizing Scenarios for Safety Testing of Autonomous Vehicles</a> <br>
	Z. Ghodsi, S. K. S. Hari, I. Frosio, T. Tsai, A. Troccoli, S. W. Keckler, S. Garg, and A. Anandkumar<br>
	<i> <b>arXiv'21</b> </i> <br />
        <i> <b>ART'20</b>: <a href="https://research.nvidia.com/sites/default/files/pubs/2020-11_Generating-and-Characterizing//scenario_generation_characterization.pdf">Shorter version</a> accepted at the IEEE International Workshop on Automotive Reliability and Test</i>, 2020	 
                  <br />
                  <br />
</li>
<li>
	<a href=https://arxiv.org/abs/2006.04984>Making Convolutions Resilient via Algorithm-Based Error Detection Techniques</a> <br>
	S. K. S. Hari, M. B. Sullivan, T. Tsai, S. W. Keckler<br>
	<i> <b>arXiv'20</b> </i>
                  <br />
                  <br />
</li>
<li>
	<a href="http://rsim.cs.illinois.edu/Pubs/20-DSML-PyTorchFI.pdf"> PyTorchFI: A Runtime Perturbation Tool for DNNs</a> <br>
	A. Mahmoud, N. Aggarwal, A. Nobbe, J. R. S. Vicarte, S. V. Adve, C.W. Fletcher, I. Frosio, and S. K. S. Hari<br>
	<i> <b>DSN-S'20</b>: IEEE/IFIP International Conference on Dependable Systems and Networks – Supplemental Volume</i>, 2020, 
	presented at the <i> Workshop on Dependable and Secure Machine Learning (DSML)</i>, 2020
                  <br />
                  <br />
</li>
<li>
	<a href=https://arxiv.org/abs/2005.01445>Estimating Silent Data Corruption Rates Using a Two-Level Model</a> <br>
	S. K. S. Hari, P. Rech, T. Tsai, M. Stephenson, A. Zulfiqar, M. B. Sullivan, P. Shirvani, P. Racunas, J. Emer, and S. W. Keckler<br>
	<i> <b>arXiv'20</b> </i>
                  <br />
                  <br />
</li>
<li>
	<a href="http://amahmou2.web.engr.illinois.edu/files/20-SARA-hardnn.pdf"> Feature Map Vulnerability Evaluation in CNNs </a> <br>
	A. Mahmoud, S. K. S. Hari, C. Fletcher, S. Adve, C. Sakr, N. Shanbag, P. Molchanov, M. B. Sullivan, T. Tsai, and S. W. Keckler<br>
	<i> <b>SARA'20</b>: Workshop on Secure and Resilient Autonomy (SARA)</i>, 2020 <br>
	          <br />
</li>
<li>
	<a href="https://arxiv.org/abs/2002.09786"> HarDNN: Feature Map Vulnerability Evaluation in CNNs</a> <br>
	A. Mahmoud, S. K. S. Hari, C. Fletcher, S. Adve, C. Sakr, N. Shanbag, P. Molchanov, M. B. Sullivan, T. Tsai, and S. W. Keckler<br>
	<i> <b>arXiv'20</b> </i><br>
	An updated version appeared in in SRC TECHCON'20 with title "HarDNN: Fine-Grained Vulnerability Evaluation and Protection for Convolutional Neural Networks" <br>
	          <br />
</li>

<li>
	Towards analytically evaluating the error resilience of GPU Programs <br>
	A. R. Anwer, G. Li, K. Pattabiraman, S. K. S. Hari, M. B. Sullivan, T. Tsai <br>
	<i> <b>SELSE'19</b>: IEEE Workshop on Silicon Errors in Logic - System Effects</i>, 2019
                  <br />
                  <br />
</li>

<li>
	<a href="https://ieeexplore.ieee.org/document/8805794"> 
	On the Trend of Resilience for GPU-Dense Systems </a> <br>
	K. Lee, M. B. Sullivan, S. K. S. Hari, T. Tsai, S. W. Keckler, M. Erez<br>
	<i> <b>DSN-S'19</b>: IEEE/IFIP International Conference on Dependable Systems and Networks – Supplemental Volume</i>, 2019, also presented at
	the <i> IEEE Workshop on Silicon Errors in Logic - System Effects</i>, 2019 and received <span style="color:red;"> <b>Best of SELSE Award</b> </span>
                  <br />
                  <br />
</li>
	
	
<li>
	<a href="https://research.nvidia.com/sites/default/files/pubs/2018-11_Kayotee%3A-A-Fault/kayotee_art_2018.pdf">
	Kayotee: A Fault Injection-based System to Assess  the Safety and Reliability of Autonomous Vehicles to  Faults and Errors</a> <br>
	S. Jha, T. Tsai, S. K. S. Hari, M. Sullivan, Z. Kalbarczyk, S. W. Keckler, and R. Iyer<br>
	<i> <b>ART'18</b>: IEEE International Workshop on Automotive Reliability & Test</i>, 2018
                  <br />
                  <br />
</li>
	
<li>
	<a href="http://research.nvidia.com/sites/default/files/pubs/2016-03_An-Analytical-Model/sullivan2016hardening.pdf"> An Analytical Model for Hardened Latch Selection and Exploration</a> <br>
	M. Sullivan, B. Zimmer, S. K. S. Hari, T. Tsai, S. Keckler <br>
	<i><b>SELSE'16</b>: IEEE Workshop on Silicon Errors in Logic - System Effects</i>, 2016
                  <br />
                  <br />
</li>
	
		<li>
        <a href="https://www.cs.utexas.edu/~skeckler/pubs/SELSE_2015_SASSIFI.pdf"> SASSIFI:Evaluating Resilience of GPU Applications</a><br> 
	S. K. S. Hari, T. Tsai, M. Stephenson, S. W. Keckler, and J. Emer. <br> 
	<i> <b>SELSE'15</b>: IEEE Workshop of Silicon Errors in Logic - System Effects (SELSE)</i>, 2015
                  <br />
                  <br />
                </li>
	
	<li>
	<a href="https://www.cs.utexas.edu/~skeckler/pubs/SELSE_2014_Reliability.pdf"> Measuring the Radiation Reliability of SRAM Structures in GPUs Designed for HPC</a><br> 
	P. Rech, L. Carro, N. Wang, T. Tsai, S. K. S. Hari, and S. W. Keckler <br> 
	<i><b>SELSE'14</b>: IEEE Workshop on Silicon Errors in Logic - System Effects </i>, 2014 
                  <br />
                  <br />
                </li>
	
	<li>
	<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Hari.pdf">Relyzer: Application Resiliency Analyzer for Transient Faults</a> <br>
	S. K. S. Hari, H. Naeimi, P. Ramachandran, S. V. Adve <br>
	<i><b>SELSE'11</b>:  IEEE Workshop of Silicon Errors in Logic - System Effects </i>, 2011
		<br />
		<br />
	</li>
	
	<li>
	<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Ramachandran.pdf">Understanding When Symptom Detectors Work by Studying Data-Only Application Values</a> <br> 
	P. Ramachandran, S. K. S. Hari, S. V. Adve, H. Naeimi <br>
	<i><b>SELSE'11</b>: IEEE Workshop of Silicon Errors in Logic - System Effects</i>, 2011.
		<br />
		<br />
	</li>
	
	<li>
	<a href="pubs/11-SELSE-Pellegrini.pdf">CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a> <br>
	A. Pellegrini, R. Smolinski, X. Fu, L. Chen, S. K. S. Hari, J. Jiang, S. V. Adve, T. Austin, V. Bertacco <br>
	<i><b>SELSE'11</b>: IEEE Workshop of Silicon Errors in Logic - System Effects</i>, 2011
		<br />
		<br />
	</li>
	
</ol>


<!--

<hr>
<a name="talks" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Conference/Workshop Talks/Posters:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ol>
	<li> <a href="http://www.ispass.org/ispass2017/slides/hari_sassifi.pdf">
	SASSIFI: An Architecture-level Fault Injection Tool for GPU Application Resilience Evaluation</a>, 
at the International Symposium on Performance Analysis of Systems and Software
(ISPASS), 2017. I also presented an <a
href="http://old.selse.org/images/selse_2015/presentations/Hari.pdf">older
different version of this talk</a> at SELSE 2015 <br> <br> </li> 

<li> <a href="talks/siva-resiliency-nvidia.pptx">Preserving Application Reliability on Unreliable Hardware</a>, at
the NVIDIA Research, April 2013, Santa Clara, CA<br /> <br /> </li>


<li> <a href="talks/12-sc.pptx">Analyzing and Reducing Silent Data Corruptions caused by Soft-Errors</a>, at
the Doctoral Showcase program at the International Conference for High Performance
Computing, Networking, Storage, and Analysis (SC), Nov 2012, Salt Lake City, UT
(Acceptance rate: 25.5%) <br /> <br /> </li>

	<li>
<a href="pubs/12-GSRC-SDC-analysis.pdf">Look Ma, No SDCs!</a> <br>
		S. K. S. Hari, R. Venkatagiri, S. Adve, and H. Naeimi <br>
Poster at the <i> Giga-Scale Research Center (GSRC) Annual Symposium</i>,  2012 <br>
[<b>Margarida Jacome GSRC Best Poster Award</b>, awarded to two posters among
50+ showcased projects from 10+ Universities] <br />
		<br />
	</ li>


<li> <a href="talks/12-dsn.pptx">Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>
at the <i>IEEE/IFIP International
Conference on Dependable Systems and Networks (DSN)</i>, June 2012, Boston, MA (<a href="talks/12-dsn.pdf">pdf</a>)<br /> <br /> </li>


<li> <a href="talks/12-asplos-relyzer.pptx">Relyzer: Exploiting Application-Level Fault Equivalence to
Analyze Application Resiliency to Transient Faults</a> at the <i>ACM International
Conference on Architectureal Support for Programming Languages and Operating
Systems (ASPLOS)</i>, March 2012, London, UK (<a href="talks/12-asplos-relyzer.pdf">pdf</a>)<br /> <br /> </li>


	<li>
<a href="pubs/11-GSRC-Relyzer-poster.pdf">Relyzer: Application Resiliency Analyzer for Transients Faults</a> <br>
		S. K. S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran <br>
Poster at the <i> Giga-Scale Research Center (GSRC) Annual Symposium</i>,  2011 
		<br />
		<br />
	</li>

<li><a href="talks/Relyzer-SELSE11.pdf">Relyzer: Application Resiliency
Analyzer for Transient Faults</a> at the <i>IEEE Workshop on Silicon Errors in
Logic - System Effects (SELSE)</i>, March 2011, Champaign, IL <br /> <br /> </li>

<li> Relyzer: Application Resiliency Analyzer for Transient Faults at the
<i>MDG ArchFest at Intel Corporation</i>, Jan 2011, Portland, OR  <br />  <br /> </li>


	<li>
<a href="pubs/10-GSRC-SWAT-poster.pdf"> SWAT: The Whole Enchilada for In-Core Fault Resiliency</a> <br> 
		P. Ramachandran, S. K. S. Hari, M. Li, S. K. Sahoo, R.
Smolinski, X. Fu, L. Chen, S. V. Adve <br>
<i>Giga-Scale Research Center (GSRC) Annual Symposium</i>,  2010
		<br />
		<br />
	</li>

<li><a href="talks/mSWAT.pdf">mSWAT: Low-Cost Hardware Fault Detection and
Diagnosis for Multicore Systems </a> at the <i>42<sup>nd</sup> International
Symposium of Microarchitecture (MICRO)</i>, Dec 2009, New York, NY <br />  <br /> </li>

	<li>
 <a href="pubs/mSWAT-poster-GradExpo-2010.pdf">
mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicores</a> <br> 
		S. K. S. Hari, M. Li, P. Ramachandran, B. Choi, S. V.  Adve <br> 
Poster at the <i>Spring CS Grad Expo</i>, UIUC, 2010 
<br> I also presented a slightly different version of
this poster at the <i>Gigascale Research Center (GSRC)
Annual Symposium</i>, 2009 (<a href="pubs/09-GSRC-MSWAT-poster.pdf">pdf</a>)
		<br />
		<br />
	</li>
	<li>
<a href="pubs/09-GSRC-SWAT-poster.pdf"> Application Aware SoftWare Anomaly Treatment</a> <br>
		P. Ramachandran, S. K. S. Hari, M. Li, S. V. Adve, S. Vasudevan <br>
Poster at the <i>Giga-Scale Research Center (GSRC) Annual Symposium </i>, 2009
		<br />
		<br />
	</li>

<li> <a href="talks/gsrc-nov-09.pdf">Software Managed Resiliency</a> 
at the <i>Gigascale Systems Research Center (GSRC) Kickoff
meeting</i>, Nov 2009, Princeton, NJ <br /> <br />  </li>

<li><a href="talks/MSWAT-e-seminar-09.pdf">MSWAT: Hardware Fault Detection and
Diagnosis for Multicore Systems</a> at the <i>Resilient Theme Summer Workshop
of Gigascale Systems Research Center (GSRC)</i>, July 2009, Urbana, IL <br /> <br /> </li>


	<li>
<a href="pubs/08-GSRC-SWAT-poster.pdf"> SWAT:
Hardware Reliability through Software Anomaly Treatment</a> <br>
		M. Li, P. Ramachandran, S. K. Sahoo, S. K. S. Hari, S.
V.  Adve, V. Adve, Y. Y. Zhou <br>
Poster at the <i>Giga-Scale Research Center (GSRC) Annual Symposium</i>, 2008
		<br />
		<br />
	</li>
	<li>
<a
href="pubs/08-GSRC-SWATSim-poster.pdf">
SWAT-Sim: Accurate Microarchitecture-level Fault Models</a> <br>
		M. Li, P. Ramachandran, U. Karpuzcu, S. K. S. Hari, S.
V. Adve <br>
Poster at the <i>Giga-Scale Research Center (GSRC) Annual Symposium</i>, 2008
		<br />
		<br />
	</li>
	<li>
<a href="pubs/07DATE-Hari-poster.jpg">
Automatic Constraint Based Test Generation for Behavioral HDL Models</a> <br> 
		S. K. S. Hari, V. V. Konda, V. Kamakoti, V. Vedula, K.
S. Maneperambil <br>
University Booth at <i>Design, Automation and Test in Europe (DATE)</i>, 2007
		<br />
		<br />
	</li>

</ol>

-->

<hr>
<a name="patents" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Patents:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ul>

<li>Method to estimate processing rate requirement for safe AV driving to prioritize resource usage<br />
S. K. S Hari, Y. Hsiao, T. Tsai, V. Singh - US Patent App. 17/963,531, 2023
		<br />
		<br />
</li>

<li>Adversarial scenarios for safety testing of autonomous vehicles <br />
S. K. S. Hari, I. Frosio, Z. Ghodsi, A. Anandkumar, T. Tsai, S. W. Keckler, A. Troccoli - US Patent 11,550,325, 2023
		<br />
		<br />
</li>
	
<li>Hardware fault detection for feedback control systems in autonomous machine applications<br />
T. Tsai, S. Jha, S. K. S. Hari, M. B. Sullivan - US Patent App. 16/994,382, 2022
		<br />
		<br />
</li>

<li>Packed error correction code (ECC) for compressed data protection <br />
M. B. Sullivan, J. M. Pool, Y. Huang, T. K. Tsai, S. K. S. Hari, S. W. Keckler - US Patent 11,522,565, 2022
		<br />
		<br />
</li>

<li>Tensor-based driving scenario characterization <br />
S. K. S. Hari, I. Frosio, Z. Ghodsi, A. Anandkumar, T. Tsai, S. W. Keckler - US Patent 11,390,301, 2022
		<br />
		<br />
</li>

<li>System and Methods for Hardware-Software Cooperative Pipeline Error Detection <br />
M. B. Sullivan, S. K. S. Hari, B. Zimmer, T. Tsai, S. W. Keckler - US Patent 11,409,597, 2022
		<br />
		<br />
</li>

<li>Optimizing Software-Directed Instruction Replication for GPU Error Detection <br />
S. K. S. Hari, M. B. Sullivan, T. Tsai, S. W. Keckler, A. Mahmoud - US Patent 10,817,289, 2020
		<br />
		<br />
</li>
</ul>


<hr>
<a name="theses" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Theses:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ul>
<li><B>Ph.D. Dissertation: </B><a href="http://hdl.handle.net/2142/46577"> Preserving Application Reliability on Unreliable Hardware</a>,  2013
		<br />
		<br />
</li>


<li><B>M.S. Thesis: </B><a href="pubs/hari.ms.thesis.pdf"> Low-Cost
Hardware Fault Detection and Diagnosis for Multicore Systems running
Multithreaded Workloads</a>,  2009
		<br />
		<br />
</li>

<li><B>B.Tech. Thesis: </B> <a href="pubs/hari.btech.thesis.pdf">Automatic
Constraint Based Test Generation for Behavioral HDL Models</a>,  2007
		<br />
		<br />
</li>
</ul>


<hr>
<a name="software" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Software:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ul>
	<li><B><a href="https://github.com/NVlabs/nvbitfi">NVBitFI</a></B>:
		This open-source tool provides an automated framework to
		perform error injection campaigns for GPU application
		resilience evaluation.  NVBitFI builds on top of NVBit, which
		is a low-level assembly-language instrumentation tool for GPUs. 
		NVBitFI is a much improved version of SASSIFI. It runs on newer 
		GPUs (including Turing and Volta GPUs), works with pre-compiled libraries, 
		and is expected to be signficanlty faster than SASSIFI.
		<br />
		<br />
</li>
		
	<li><B><a href="https://github.com/pytorchfi/pytorchfi/">PyTorchFI</a></B> 
		<img src="https://static.pepy.tech/personalized-badge/pytorchfi?period=total&units=international_system&left_color=black&right_color=green&left_text=Downloads", width=80>:
		PyTorchFI is a runtime fault injection tool for PyTorch, an 
		open-source deep learning platform developed by Facebook.
		It allows users to simulate errors within a Convolutional Neural Network (CNN)
		during inference and develop insights into the robustness of 
		different models and understand why some models are more resilient.
		<br />
		<br />
</li>

	<li><B><a href="https://github.com/NVlabs/sassifi">SASSIFI</a></B>:
		This open-source tool provides an automated framework to
		perform error injection campaigns for GPU application
		resilience evaluation.  SASSIFI builds on top of SASSI, which
		is a low-level assembly-language instrumentation tool that
		provides the ability to instrument instructions in the
		low-level GPU assembly language (SASS). SASSIFI can be used to
		perform many types of resilience evaluation studies. Our ISPASS
		2017 paper explains the tool in detail and presents a few case
		studies.
		<br />
		<br />
</li>

<li><B><a href="https://github.com/ma3mool/Approxilyzer">Approxilyzer</a></B>:
	This is an open-source framework for instruction level
	approximation and resiliency software. Approxilyzer provides a
	systematic way to identify instructions that exhibit first-order
	approximation potential. It can also identify silent data corruption
	(SDC) causing instructions in the presence of single-bit errors.
	Approxilyzer employs static and dynamic analysis, in addition to
	heuristics, to reduce the run-time of finding Approximate instructions
	and SDC-causing instructions by 3-6x orders of magnitude compared to a
	naive error injection approach.  <br />
		<br />
</li>
</ul>


</div> 
</body>
</html>
