#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd7736080 .scope module, "CPU" "CPU" 2 2;
 .timescale -9 -12;
v0x7fffd77af130_0 .var "A", 15 0;
v0x7fffd77af1f0_0 .var "B", 15 0;
v0x7fffd77af2c0_0 .net "Rd", 3 0, L_0x7fffd77b05e0;  1 drivers
v0x7fffd77af390_0 .net "Rm", 3 0, L_0x7fffd77b07a0;  1 drivers
v0x7fffd77af470_0 .net "Rn", 3 0, L_0x7fffd77b0700;  1 drivers
v0x7fffd77af5a0 .array "Rx", 0 15, 15 0;
v0x7fffd77af660_0 .var "a", 3 0;
v0x7fffd77af740_0 .var "addr", 3 0;
v0x7fffd77af800_0 .var "alu_sel", 2 0;
RS_0x7f3168e700a8 .resolv tri, v0x7fffd77acf70_0, L_0x7fffd77b1080;
v0x7fffd77af960_0 .net8 "bus", 15 0, RS_0x7f3168e700a8;  2 drivers
v0x7fffd77afa00_0 .net "carryFlag", 0 0, L_0x7fffd77b0d80;  1 drivers
v0x7fffd77afaa0_0 .var "clk", 0 0;
v0x7fffd77afb90_0 .var "en_alu", 0 0;
v0x7fffd77afc30_0 .var "en_imem", 0 0;
v0x7fffd77afcd0_0 .var/i "i", 31 0;
v0x7fffd77afd90_0 .net "ins_bus", 15 0, L_0x7fffd77b13a0;  1 drivers
v0x7fffd77afe80_0 .var "instruction", 15 0;
v0x7fffd77aff40_0 .var "oe", 0 0;
v0x7fffd77b0010_0 .net "opcode", 3 0, L_0x7fffd77b04e0;  1 drivers
v0x7fffd77b00d0_0 .var "pc", 3 0;
v0x7fffd77b01c0_0 .var "shamt", 3 0;
v0x7fffd77b0290_0 .net "tmp_alu", 15 0, L_0x7fffd77b08a0;  1 drivers
v0x7fffd77b0380_0 .var "we", 0 0;
v0x7fffd77b0420_0 .var "zero", 15 0;
E_0x7fffd77779c0 .event negedge, v0x7fffd778c920_0;
L_0x7fffd77b04e0 .part v0x7fffd77afe80_0, 12, 4;
L_0x7fffd77b05e0 .part v0x7fffd77afe80_0, 8, 4;
L_0x7fffd77b0700 .part v0x7fffd77afe80_0, 4, 4;
L_0x7fffd77b07a0 .part v0x7fffd77afe80_0, 0, 4;
S_0x7fffd7736200 .scope module, "aluBuff" "buffer" 2 25, 3 1 0, S_0x7fffd7736080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 16 "out"
v0x7fffd778c920_0 .net "clk", 0 0, v0x7fffd77afaa0_0;  1 drivers
v0x7fffd77628f0_0 .net "en", 0 0, v0x7fffd77afb90_0;  1 drivers
v0x7fffd77aceb0_0 .net "in", 15 0, L_0x7fffd77b08a0;  alias, 1 drivers
v0x7fffd77acf70_0 .var "out", 15 0;
E_0x7fffd77767c0 .event edge, v0x7fffd77628f0_0, v0x7fffd77aceb0_0;
S_0x7fffd77ad0d0 .scope module, "aluop" "alu" 2 24, 4 1 0, S_0x7fffd7736080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A"
    .port_info 1 /INPUT 16 "B"
    .port_info 2 /INPUT 3 "ALU_Sel"
    .port_info 3 /INPUT 4 "shamt"
    .port_info 4 /OUTPUT 16 "ALU_Out"
    .port_info 5 /OUTPUT 1 "CarryOut"
L_0x7fffd77b08a0 .functor BUFZ 16, v0x7fffd77ad500_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd77ad340_0 .net "A", 15 0, v0x7fffd77af130_0;  1 drivers
v0x7fffd77ad440_0 .net "ALU_Out", 15 0, L_0x7fffd77b08a0;  alias, 1 drivers
v0x7fffd77ad500_0 .var "ALU_Result", 15 0;
v0x7fffd77ad5a0_0 .net "ALU_Sel", 2 0, v0x7fffd77af800_0;  1 drivers
v0x7fffd77ad680_0 .net "B", 15 0, v0x7fffd77af1f0_0;  1 drivers
v0x7fffd77ad7b0_0 .net "CarryOut", 0 0, L_0x7fffd77b0d80;  alias, 1 drivers
L_0x7f3168e20018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd77ad870_0 .net/2u *"_s2", 0 0, L_0x7f3168e20018;  1 drivers
v0x7fffd77ad950_0 .net *"_s4", 16 0, L_0x7fffd77b0970;  1 drivers
L_0x7f3168e20060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd77ada30_0 .net/2u *"_s6", 0 0, L_0x7f3168e20060;  1 drivers
v0x7fffd77adb10_0 .net *"_s8", 16 0, L_0x7fffd77b0a90;  1 drivers
v0x7fffd77adbf0_0 .net "shamt", 3 0, v0x7fffd77b01c0_0;  1 drivers
v0x7fffd77adcd0_0 .net "tmp", 16 0, L_0x7fffd77b0bd0;  1 drivers
E_0x7fffd7778e50 .event edge, v0x7fffd77ad5a0_0, v0x7fffd77ad340_0, v0x7fffd77ad680_0, v0x7fffd77adbf0_0;
L_0x7fffd77b0970 .concat [ 16 1 0 0], v0x7fffd77af130_0, L_0x7f3168e20018;
L_0x7fffd77b0a90 .concat [ 16 1 0 0], v0x7fffd77af1f0_0, L_0x7f3168e20060;
L_0x7fffd77b0bd0 .arith/sum 17, L_0x7fffd77b0970, L_0x7fffd77b0a90;
L_0x7fffd77b0d80 .part L_0x7fffd77b0bd0, 16, 1;
S_0x7fffd77ade70 .scope module, "data" "RAM" 2 26, 5 1 0, S_0x7fffd7736080;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INPUT 4 "addr"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "oe"
L_0x7fffd77b0c70 .functor AND 1, v0x7fffd77aff40_0, L_0x7fffd77b0ef0, C4<1>, C4<1>;
v0x7fffd77ae010_0 .net *"_s1", 0 0, L_0x7fffd77b0ef0;  1 drivers
v0x7fffd77ae0f0_0 .net *"_s2", 0 0, L_0x7fffd77b0c70;  1 drivers
o0x7f3168e70528 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffd77ae1d0_0 name=_s4
v0x7fffd77ae2c0_0 .net "addr", 3 0, v0x7fffd77af740_0;  1 drivers
v0x7fffd77ae3a0_0 .net "clk", 0 0, v0x7fffd77afaa0_0;  alias, 1 drivers
v0x7fffd77ae490_0 .net8 "data", 15 0, RS_0x7f3168e700a8;  alias, 2 drivers
v0x7fffd77ae560_0 .net "oe", 0 0, v0x7fffd77aff40_0;  1 drivers
v0x7fffd77ae600 .array "ram", 0 15, 15 0;
v0x7fffd77ae6c0_0 .var "tmp_data", 15 0;
v0x7fffd77ae830_0 .net "we", 0 0, v0x7fffd77b0380_0;  1 drivers
E_0x7fffd7776560 .event posedge, v0x7fffd778c920_0;
L_0x7fffd77b0ef0 .reduce/nor v0x7fffd77b0380_0;
L_0x7fffd77b1080 .functor MUXZ 16, o0x7f3168e70528, v0x7fffd77ae6c0_0, L_0x7fffd77b0c70, C4<>;
S_0x7fffd77ae9c0 .scope module, "mem" "IMem" 2 27, 6 1 0, S_0x7fffd7736080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data"
    .port_info 1 /INPUT 4 "a"
L_0x7fffd77b13a0 .functor BUFZ 16, L_0x7fffd77b1170, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd77aeb60_0 .net *"_s0", 15 0, L_0x7fffd77b1170;  1 drivers
v0x7fffd77aec60_0 .net *"_s2", 6 0, L_0x7fffd77b1210;  1 drivers
L_0x7f3168e200a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffd77aed40_0 .net *"_s5", 2 0, L_0x7f3168e200a8;  1 drivers
v0x7fffd77aee00_0 .net "a", 3 0, v0x7fffd77b00d0_0;  1 drivers
v0x7fffd77aeee0_0 .net "data", 15 0, L_0x7fffd77b13a0;  alias, 1 drivers
v0x7fffd77af010 .array "ram", 31 0, 15 0;
L_0x7fffd77b1170 .array/port v0x7fffd77af010, L_0x7fffd77b1210;
L_0x7fffd77b1210 .concat [ 4 3 0 0], v0x7fffd77b00d0_0, L_0x7f3168e200a8;
    .scope S_0x7fffd77ad0d0;
T_0 ;
    %wait E_0x7fffd7778e50;
    %load/vec4 v0x7fffd77ad5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %add;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %add;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %sub;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %and;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %or;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %xor;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %or;
    %inv;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fffd77ad340_0;
    %load/vec4 v0x7fffd77ad680_0;
    %and;
    %inv;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fffd77ad340_0;
    %ix/getv 4, v0x7fffd77adbf0_0;
    %shiftl 4;
    %store/vec4 v0x7fffd77ad500_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd7736200;
T_1 ;
    %wait E_0x7fffd77767c0;
    %load/vec4 v0x7fffd77628f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd77aceb0_0;
    %assign/vec4 v0x7fffd77acf70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x7fffd77acf70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd77ade70;
T_2 ;
    %wait E_0x7fffd7776560;
    %load/vec4 v0x7fffd77ae830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffd77ae490_0;
    %load/vec4 v0x7fffd77ae2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd77ae600, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd77ae490_0;
    %assign/vec4 v0x7fffd77ae6c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd77ae9c0;
T_3 ;
    %vpi_call 6 7 "$readmemh", "fibb_iter.txt", v0x7fffd77af010 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffd7736080;
T_4 ;
    %wait E_0x7fffd7776560;
    %load/vec4 v0x7fffd77b0010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 15, 16;
    %store/vec4 v0x7fffd77af130_0, 0, 16;
    %jmp T_4.17;
T_4.0 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.1 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 16;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.2 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.3 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 16;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.4 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.5 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.6 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.7 ;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %vpi_call 2 96 "$display", "%d", S<0,vec4,u16> {1 0 0};
    %jmp T_4.17;
T_4.8 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.9 ;
    %vpi_call 2 107 "$finish" {0 0 0};
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af390_0;
    %assign/vec4 v0x7fffd77b01c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0x7fffd77b00d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %subi 1, 0, 16;
    %pad/u 4;
    %store/vec4 v0x7fffd77b00d0_0, 0, 4;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %load/vec4 v0x7fffd77af390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %cmp/e;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %subi 1, 0, 16;
    %pad/u 4;
    %store/vec4 v0x7fffd77b00d0_0, 0, 4;
T_4.18 ;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fffd77af2c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %subi 1, 0, 16;
    %pad/u 4;
    %store/vec4 v0x7fffd77b00d0_0, 0, 4;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fffd77af2c0_0;
    %store/vec4 v0x7fffd77af740_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffd77af130_0, 0;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffd77af5a0, 4;
    %assign/vec4 v0x7fffd77af1f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd77af800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77aff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77b0380_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77b0380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afb90_0, 0, 1;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fffd77af2c0_0;
    %store/vec4 v0x7fffd77af740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77b0380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77aff40_0, 0, 1;
    %load/vec4 v0x7fffd77af960_0;
    %load/vec4 v0x7fffd77af470_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77aff40_0, 0, 1;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd7736080;
T_5 ;
    %wait E_0x7fffd77779c0;
    %load/vec4 v0x7fffd77b00d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffd77b00d0_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x7fffd77afd90_0;
    %store/vec4 v0x7fffd77afe80_0, 0, 16;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd7736080;
T_6 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd77afaa0_0;
    %inv;
    %store/vec4 v0x7fffd77afaa0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffd7736080;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77afaa0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %split/vec4 16;
    %assign/vec4 v0x7fffd77b0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffd77afc30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x7fffd77af660_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x7fffd77af740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffd77afb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffd77aff40_0, 0;
    %assign/vec4 v0x7fffd77b0380_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd77afcd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffd77afcd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7fffd77afcd0_0;
    %store/vec4a v0x7fffd77af5a0, 4, 0;
    %load/vec4 v0x7fffd77afcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd77afcd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd77afcd0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffd77b00d0_0, 0, 4;
    %delay 100000, 0;
    %vpi_call 2 172 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 173 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fffd77afaa0_0, v0x7fffd77afe80_0, v0x7fffd77af960_0, v0x7fffd77b0290_0, &A<v0x7fffd77af5a0, 0>, &A<v0x7fffd77af5a0, 1>, &A<v0x7fffd77af5a0, 2>, &A<v0x7fffd77af5a0, 3> {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "CPu.v";
    "buffer.v";
    "alu.v";
    "RAM.v";
    "imem.v";
