
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v
# synth_design -part xc7z020clg484-3 -top except -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top except -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 283151 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 249771 ; free virtual = 312419
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v:4]
INFO: [Synth 8-4471] merging register 'fracta_00_reg' into 'infa_f_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v:100]
INFO: [Synth 8-4471] merging register 'fractb_00_reg' into 'infb_f_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v:103]
WARNING: [Synth 8-6014] Unused sequential element fracta_00_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v:100]
WARNING: [Synth 8-6014] Unused sequential element fractb_00_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v:103]
INFO: [Synth 8-6155] done synthesizing module 'except' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 249644 ; free virtual = 312292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 249618 ; free virtual = 312266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 249618 ; free virtual = 312266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 249581 ; free virtual = 312229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module except 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249071 ; free virtual = 311685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249059 ; free virtual = 311673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249052 ; free virtual = 311666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249009 ; free virtual = 311622
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249009 ; free virtual = 311623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249007 ; free virtual = 311620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249007 ; free virtual = 311621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249007 ; free virtual = 311620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249006 ; free virtual = 311620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     2|
|4     |LUT4 |    14|
|5     |LUT5 |     2|
|6     |LUT6 |    10|
|7     |FDRE |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    56|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249005 ; free virtual = 311618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249008 ; free virtual = 311621
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.930 ; gain = 218.289 ; free physical = 249018 ; free virtual = 311631
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.086 ; gain = 0.000 ; free physical = 247893 ; free virtual = 310506
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1836.086 ; gain = 362.543 ; free physical = 247868 ; free virtual = 310482
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.750 ; gain = 565.664 ; free physical = 247391 ; free virtual = 310069
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.750 ; gain = 0.000 ; free physical = 247390 ; free virtual = 310067
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.762 ; gain = 0.000 ; free physical = 247409 ; free virtual = 310086
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247748 ; free virtual = 310428

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101615124

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247747 ; free virtual = 310426

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247699 ; free virtual = 310385
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247699 ; free virtual = 310385
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247699 ; free virtual = 310384
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247699 ; free virtual = 310384
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a57b3a88

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247698 ; free virtual = 310384
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a57b3a88

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247698 ; free virtual = 310385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247698 ; free virtual = 310385
Ending Logic Optimization Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247699 ; free virtual = 310386

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247712 ; free virtual = 310386

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247712 ; free virtual = 310386

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247712 ; free virtual = 310386
Ending Netlist Obfuscation Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247712 ; free virtual = 310386
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 247712 ; free virtual = 310386
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a57b3a88
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module except ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.777 ; gain = 0.000 ; free physical = 247692 ; free virtual = 310368
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.777 ; gain = 0.000 ; free physical = 247685 ; free virtual = 310361
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.843 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2505.777 ; gain = 0.000 ; free physical = 247668 ; free virtual = 310349
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2685.914 ; gain = 180.137 ; free physical = 247666 ; free virtual = 310348
Power optimization passes: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2685.914 ; gain = 180.137 ; free physical = 247666 ; free virtual = 310348

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247676 ; free virtual = 310359


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design except ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 22
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247676 ; free virtual = 310359
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a57b3a88
Power optimization: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2685.914 ; gain = 196.117 ; free physical = 247681 ; free virtual = 310364
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 23657736 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247708 ; free virtual = 310392
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247708 ; free virtual = 310392
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a57b3a88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247708 ; free virtual = 310392
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a57b3a88

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247708 ; free virtual = 310392
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247707 ; free virtual = 310391

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247707 ; free virtual = 310391
Ending Netlist Obfuscation Task | Checksum: a57b3a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247707 ; free virtual = 310391
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247763 ; free virtual = 310391
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 247e1433

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247763 ; free virtual = 310391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247762 ; free virtual = 310391

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc9eee81

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247708 ; free virtual = 310337

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18522c786

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247711 ; free virtual = 310340

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18522c786

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247711 ; free virtual = 310340
Phase 1 Placer Initialization | Checksum: 18522c786

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247711 ; free virtual = 310340

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d4d3460

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247698 ; free virtual = 310327

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247645 ; free virtual = 310274

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 181205ca9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247644 ; free virtual = 310273
Phase 2 Global Placement | Checksum: 10645718e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247641 ; free virtual = 310270

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10645718e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247641 ; free virtual = 310270

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143d6e8c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247640 ; free virtual = 310269

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12a188920

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247640 ; free virtual = 310269

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f49f8083

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247640 ; free virtual = 310270

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2214228fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247621 ; free virtual = 310250

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2214228fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247621 ; free virtual = 310250

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2548b3087

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247621 ; free virtual = 310250
Phase 3 Detail Placement | Checksum: 2548b3087

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247621 ; free virtual = 310250

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1acc76f0c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1acc76f0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247628 ; free virtual = 310257
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.715. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21e9e2d8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247628 ; free virtual = 310257
Phase 4.1 Post Commit Optimization | Checksum: 21e9e2d8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247627 ; free virtual = 310256

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21e9e2d8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247626 ; free virtual = 310255

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21e9e2d8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247625 ; free virtual = 310254

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247625 ; free virtual = 310254
Phase 4.4 Final Placement Cleanup | Checksum: 1dfc62446

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247625 ; free virtual = 310254
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dfc62446

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247625 ; free virtual = 310254
Ending Placer Task | Checksum: 1274b6a0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247638 ; free virtual = 310267
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247607 ; free virtual = 310236
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247598 ; free virtual = 310227
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 247525 ; free virtual = 310156
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a98484d1 ConstDB: 0 ShapeSum: 7dc6e53a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "opa[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "opb[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: c83092ec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 248042 ; free virtual = 310684
Post Restoration Checksum: NetGraph: 42d5e493 NumContArr: 855aae59 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c83092ec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 248066 ; free virtual = 310707

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c83092ec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 248047 ; free virtual = 310688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c83092ec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 248047 ; free virtual = 310688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21609e2ce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 248561 ; free virtual = 311203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.715  | TNS=0.000  | WHS=0.127  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f7f71faa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 248625 ; free virtual = 311268

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b9cb1ba8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249084 ; free virtual = 311727

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.727  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15b974f62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249082 ; free virtual = 311724
Phase 4 Rip-up And Reroute | Checksum: 15b974f62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249082 ; free virtual = 311724

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15b974f62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249082 ; free virtual = 311724

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b974f62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249081 ; free virtual = 311724
Phase 5 Delay and Skew Optimization | Checksum: 15b974f62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249081 ; free virtual = 311724

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e98939d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249081 ; free virtual = 311724
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.727  | TNS=0.000  | WHS=0.136  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e98939d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249081 ; free virtual = 311724
Phase 6 Post Hold Fix | Checksum: 1e98939d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249081 ; free virtual = 311724

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000673087 %
  Global Horizontal Routing Utilization  = 0.0010142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e98939d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249075 ; free virtual = 311718

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e98939d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249074 ; free virtual = 311717

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aa2d5b92

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249074 ; free virtual = 311717

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.727  | TNS=0.000  | WHS=0.136  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aa2d5b92

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249073 ; free virtual = 311715
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249105 ; free virtual = 311748

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249105 ; free virtual = 311747
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249104 ; free virtual = 311747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249099 ; free virtual = 311743
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000 ; free physical = 249096 ; free virtual = 311739
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.391 ; gain = 0.000 ; free physical = 252249 ; free virtual = 314831
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:48:55 2022...
