#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan  4 20:18:06 2019
# Process ID: 9856
# Current directory: C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/vivado.log
# Journal file: C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Jan  4 20:18:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 240.988 ; gain = 11.883
[Fri Jan  4 20:18:22 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log solveCube.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source solveCube.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source solveCube.tcl -notrace
Command: synth_design -top solveCube -part xc7z020clg400-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 352.105 ; gain = 111.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'solveCube' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:12]
	Parameter ap_ST_fsm_state1 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 143'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 143'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 143'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 143'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 143'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 143'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 143'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 143'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 143'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 143'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 143'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 143'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 143'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 143'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 143'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 143'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 143'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 143'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 143'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 143'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 143'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 143'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 143'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 143'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 143'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 143'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 143'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 143'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 143'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 143'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 143'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 143'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 143'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 143'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 143'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 143'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 143'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 143'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 143'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 143'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 143'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 143'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 143'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 143'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 143'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 143'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 143'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 143'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 143'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 143'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 143'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 143'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 143'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 143'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 143'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 143'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 143'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 143'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 143'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 143'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 143'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 143'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 143'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ADD_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADD_IO_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADD_IO_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:210]
INFO: [Synth 8-6157] synthesizing module 'solveCube_cubieCoeOg' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_cubieCoeOg.v:69]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solveCube_cubieCoeOg_ram' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_cubieCoeOg.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_cubieCoeOg.v:27]
INFO: [Synth 8-3876] $readmem data file './solveCube_cubieCoeOg_ram.dat' is read successfully [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_cubieCoeOg.v:30]
INFO: [Synth 8-6155] done synthesizing module 'solveCube_cubieCoeOg_ram' (1#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_cubieCoeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solveCube_cubieCoeOg' (2#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_cubieCoeOg.v:69]
INFO: [Synth 8-6157] synthesizing module 'solveCube_moves_V' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_moves_V.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solveCube_moves_V_ram' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_moves_V.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_moves_V.v:22]
INFO: [Synth 8-3876] $readmem data file './solveCube_moves_V_ram.dat' is read successfully [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_moves_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solveCube_moves_V_ram' (3#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_moves_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solveCube_moves_V' (4#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_moves_V.v:49]
INFO: [Synth 8-6157] synthesizing module 'solveCube_add_io_s_axi' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 10'b0000000000 
	Parameter ADDR_GIE bound to: 10'b0000000100 
	Parameter ADDR_IER bound to: 10'b0000001000 
	Parameter ADDR_ISR bound to: 10'b0000001100 
	Parameter ADDR_ORDER_V_DATA_0 bound to: 10'b1000000000 
	Parameter ADDR_ORDER_V_CTRL bound to: 10'b1000000100 
	Parameter ADDR_CUBIECOLOR_TB_V_BASE bound to: 10'b0001000000 
	Parameter ADDR_CUBIECOLOR_TB_V_HIGH bound to: 10'b0001111111 
	Parameter ADDR_RMOVES_V_BASE bound to: 10'b0100000000 
	Parameter ADDR_RMOVES_V_HIGH bound to: 10'b0111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solveCube_add_io_s_axi_ram' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:548]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solveCube_add_io_s_axi_ram' (5#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:548]
INFO: [Synth 8-6157] synthesizing module 'solveCube_add_io_s_axi_ram__parameterized0' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:548]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solveCube_add_io_s_axi_ram__parameterized0' (5#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:548]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:297]
WARNING: [Synth 8-6014] Unused sequential element int_rMoves_V_shift_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:538]
INFO: [Synth 8-6155] done synthesizing module 'solveCube_add_io_s_axi' (6#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'solveStage3' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage3.v:91]
INFO: [Synth 8-6157] synthesizing module 'stage3Prepare' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/stage3Prepare.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/stage3Prepare.v:127]
INFO: [Synth 8-6157] synthesizing module 'turnCube' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:90]
INFO: [Synth 8-6157] synthesizing module 'turnCube_cubieTembkb' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube_cubieTembkb.v:58]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'turnCube_cubieTembkb_ram' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube_cubieTembkb.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube_cubieTembkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'turnCube_cubieTembkb_ram' (7#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube_cubieTembkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'turnCube_cubieTembkb' (8#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube_cubieTembkb.v:58]
INFO: [Synth 8-6155] done synthesizing module 'turnCube' (9#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:10]
INFO: [Synth 8-6157] synthesizing module 'rotateCubeHorizontal' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:104]
INFO: [Synth 8-6155] done synthesizing module 'rotateCubeHorizontal' (10#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:10]
INFO: [Synth 8-6157] synthesizing module 'findEdge' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:506]
INFO: [Synth 8-6155] done synthesizing module 'findEdge' (11#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stage3Prepare' (12#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/stage3Prepare.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage3a' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage3a.v:10]
	Parameter ap_ST_fsm_state1 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 176'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 176'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 176'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 176'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 176'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 176'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 176'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 176'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 176'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 176'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 176'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 176'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 176'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 176'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 176'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 176'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 176'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 176'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 176'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 176'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 176'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 176'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 176'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 176'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 176'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 176'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 176'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 176'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 176'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 176'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 176'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 176'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 176'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 176'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 176'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 176'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 176'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 176'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 176'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 176'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 176'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 176'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 176'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 176'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 176'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 176'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 176'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 176'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 176'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 176'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 176'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 176'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 176'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 176'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 176'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 176'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 176'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 176'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 176'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 176'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 176'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 176'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage3a.v:251]
INFO: [Synth 8-6155] done synthesizing module 'solveStage3a' (13#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage3a.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solveStage3' (14#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage3.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage2' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage2.v:127]
INFO: [Synth 8-6157] synthesizing module 'findCorner' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:565]
INFO: [Synth 8-6155] done synthesizing module 'findCorner' (15#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solveStage2' (16#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage2.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage5b' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage5b.v:10]
	Parameter ap_ST_fsm_state1 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 97'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 97'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 97'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 97'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 97'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 97'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 97'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 97'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 97'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 97'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 97'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 97'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 97'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 97'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 97'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 97'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 97'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 97'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 97'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 97'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 97'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 97'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 97'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 97'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 97'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 97'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 97'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 97'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 97'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 97'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 97'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 97'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 97'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 97'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 97'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 97'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 97'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 97'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 97'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 97'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 97'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 97'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 97'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 97'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 97'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 97'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 97'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 97'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 97'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 97'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 97'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 97'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 97'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 97'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 97'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 97'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 97'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 97'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 97'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 97'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 97'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 97'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage5b.v:176]
INFO: [Synth 8-6157] synthesizing module 'edgeCorrect' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/edgeCorrect.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/edgeCorrect.v:64]
INFO: [Synth 8-6155] done synthesizing module 'edgeCorrect' (17#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/edgeCorrect.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solveStage5b' (18#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage5b.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage5a' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage5a.v:10]
	Parameter ap_ST_fsm_state1 bound to: 52'b0000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 52'b0000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 52'b0000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 52'b0000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 52'b0000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 52'b0000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 52'b0000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 52'b0000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 52'b0000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 52'b0000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 52'b0000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 52'b0000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 52'b0000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 52'b0000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 52'b0000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 52'b0000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 52'b0000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 52'b0000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 52'b0000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 52'b0000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 52'b0000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 52'b0000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 52'b0000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 52'b0000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 52'b0000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 52'b0000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 52'b0000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 52'b0000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 52'b0000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 52'b0000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 52'b0000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 52'b0000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 52'b0000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 52'b0000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 52'b0000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 52'b0000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 52'b0000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 52'b0000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 52'b0000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 52'b0000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 52'b0000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 52'b0000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 52'b0000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 52'b0000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 52'b0000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 52'b0000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 52'b0000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 52'b0001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 52'b0010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 52'b0100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 52'b1000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage5a.v:131]
INFO: [Synth 8-6157] synthesizing module 'cornerCorrect' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/cornerCorrect.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/cornerCorrect.v:61]
INFO: [Synth 8-6155] done synthesizing module 'cornerCorrect' (19#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/cornerCorrect.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solveStage5a' (20#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage5a.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage4a' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage4a.v:10]
	Parameter ap_ST_fsm_state1 bound to: 63'b000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 63'b000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 63'b000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 63'b000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 63'b000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 63'b000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 63'b000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 63'b000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 63'b000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 63'b000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 63'b000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 63'b000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 63'b000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 63'b000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 63'b000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 63'b000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 63'b000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 63'b000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 63'b000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 63'b000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 63'b000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 63'b000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 63'b000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 63'b000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 63'b000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 63'b000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 63'b000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 63'b000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 63'b000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 63'b000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 63'b000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 63'b000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 63'b000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 63'b000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 63'b000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 63'b000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 63'b000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 63'b000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 63'b000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 63'b000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 63'b000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 63'b000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 63'b000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 63'b000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 63'b000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 63'b000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 63'b000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 63'b000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 63'b000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 63'b000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 63'b000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 63'b000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 63'b000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 63'b000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 63'b000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 63'b000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 63'b000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 63'b000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 63'b000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 63'b000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 63'b001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 63'b010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 63'b100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage4a.v:142]
INFO: [Synth 8-6155] done synthesizing module 'solveStage4a' (21#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage4a.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage4b' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage4b.v:10]
	Parameter ap_ST_fsm_state1 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 69'b000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 69'b000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 69'b000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 69'b000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 69'b000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 69'b000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 69'b000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 69'b000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 69'b000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 69'b000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 69'b000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 69'b000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 69'b000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 69'b000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 69'b000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 69'b000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 69'b000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 69'b000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 69'b000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 69'b000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 69'b000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 69'b000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 69'b000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 69'b000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 69'b000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 69'b000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 69'b000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 69'b000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 69'b000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 69'b000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 69'b000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 69'b000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 69'b000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 69'b000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 69'b000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 69'b000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 69'b000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 69'b000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 69'b000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 69'b000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 69'b000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 69'b000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 69'b000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 69'b000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 69'b000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 69'b000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 69'b000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 69'b000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 69'b000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 69'b000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 69'b000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 69'b000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 69'b000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 69'b000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 69'b000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 69'b000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 69'b000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 69'b000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 69'b000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 69'b000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 69'b001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 69'b010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 69'b100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage4b.v:148]
INFO: [Synth 8-6155] done synthesizing module 'solveStage4b' (22#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage4b.v:10]
INFO: [Synth 8-6157] synthesizing module 'solveStage1' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage1.v:159]
INFO: [Synth 8-6155] done synthesizing module 'solveStage1' (23#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveStage1.v:10]
INFO: [Synth 8-6157] synthesizing module 'rotateCubeVertical' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:104]
INFO: [Synth 8-6155] done synthesizing module 'rotateCubeVertical' (24#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:10]
INFO: [Synth 8-6157] synthesizing module 'optimizeCube' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/optimizeCube.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/optimizeCube.v:59]
INFO: [Synth 8-6155] done synthesizing module 'optimizeCube' (25#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/optimizeCube.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solveCube' (26#1) [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:12]
WARNING: [Synth 8-3331] design turnCube_cubieTembkb has unconnected port reset
WARNING: [Synth 8-3331] design solveCube_moves_V has unconnected port reset
WARNING: [Synth 8-3331] design solveCube_cubieCoeOg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 510.508 ; gain = 269.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 510.508 ; gain = 269.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 510.508 ; gain = 269.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.xdc]
Finished Parsing XDC File [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1018.820 ; gain = 1.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1018.820 ; gain = 777.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1018.820 ; gain = 777.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1018.820 ; gain = 777.934
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_cubieColor_tb_V_shift_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:461]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_cast_reg_1314_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_1301_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_4_fu_911_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_7_fu_945_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_fu_911_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_7_fu_945_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_cast_reg_1196_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_1183_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:226]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_64_fu_845_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_65_fu_879_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_64_fu_845_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_65_fu_879_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel4_reg_526" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel7_fu_264_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel_fu_417_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel_fu_417_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel1_fu_431_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel1_fu_431_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel2_fu_443_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel2_fu_443_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel28_cast_cast_fu_450_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel28_cast_cast_fu_450_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_cast_reg_1188_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:226]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_1175_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:232]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'order_V_1_fu_32_reg[7:0]' into 't_V_fu_28_reg[7:0]' [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/optimizeCube.v:151]
WARNING: [Synth 8-6014] Unused sequential element order_V_1_fu_32_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/optimizeCube.v:151]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_cast_reg_580_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:1443]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_567_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:1437]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1018.820 ; gain = 777.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |solveCube__GB0 |           1|     44986|
|2     |solveCube__GB1 |           1|     13110|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 26    
	   2 Input      6 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               97 Bit    Registers := 1     
	               85 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 8     
	               15 Bit    Registers := 9     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 36    
	                4 Bit    Registers := 45    
	                3 Bit    Registers := 110   
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 260   
+---RAMs : 
	               1K Bit         RAMs := 1     
	              448 Bit         RAMs := 1     
	              162 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    176 Bit        Muxes := 3     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    169 Bit        Muxes := 1     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 2     
	 144 Input    143 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 2     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 4     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 3     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 4     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    127 Bit        Muxes := 4     
	   2 Input    126 Bit        Muxes := 2     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 2     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 2     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 2     
	   2 Input    114 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 2     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 2     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 2     
	  98 Input     97 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     94 Bit        Muxes := 2     
	   2 Input     93 Bit        Muxes := 3     
	   2 Input     91 Bit        Muxes := 3     
	   2 Input     89 Bit        Muxes := 3     
	   2 Input     87 Bit        Muxes := 3     
	   2 Input     85 Bit        Muxes := 5     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 6     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 4     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 3     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 3     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 4     
	  70 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 4     
	   2 Input     67 Bit        Muxes := 5     
	   2 Input     66 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 6     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     61 Bit        Muxes := 4     
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     59 Bit        Muxes := 3     
	   2 Input     58 Bit        Muxes := 3     
	   3 Input     57 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 4     
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 7     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 3     
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     46 Bit        Muxes := 4     
	   2 Input     45 Bit        Muxes := 8     
	   2 Input     44 Bit        Muxes := 9     
	   2 Input     43 Bit        Muxes := 6     
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 5     
	   2 Input     38 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 7     
	   2 Input     36 Bit        Muxes := 5     
	   2 Input     35 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 36    
	   7 Input     32 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 9     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 6     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 8     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	  16 Input     15 Bit        Muxes := 9     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	  14 Input     13 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      7 Bit        Muxes := 9     
	  48 Input      6 Bit        Muxes := 9     
	  54 Input      6 Bit        Muxes := 9     
	  27 Input      6 Bit        Muxes := 16    
	  12 Input      6 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 24    
	  11 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 25    
	   2 Input      4 Bit        Muxes := 46    
	   5 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 68    
	   3 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 39    
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 199   
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module solveCube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input    143 Bit        Muxes := 1     
	 144 Input    143 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 4     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 4     
	   2 Input    126 Bit        Muxes := 1     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 2     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 4     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 2     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 4     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 1     
Module solveCube_cubieCoeOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---RAMs : 
	              162 Bit         RAMs := 1     
Module solveCube_moves_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module turnCube_cubieTembkb_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module findEdge__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	  14 Input     13 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module stage3Prepare 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module turnCube_cubieTembkb_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module solveStage3a 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input    176 Bit        Muxes := 3     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    169 Bit        Muxes := 1     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 2     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    114 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 2     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   3 Input     57 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module findEdge__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	  14 Input     13 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module solveStage3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module turnCube_cubieTembkb_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module findCorner 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input     13 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module solveStage2 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module turnCube_cubieTembkb_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module solveStage4a 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module turnCube_cubieTembkb_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module solveStage4b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	  70 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module turnCube_cubieTembkb_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module solveStage1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module turnCube_cubieTembkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeVertical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module optimizeCube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module findEdge 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	  14 Input     13 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module edgeCorrect__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module cornerCorrect__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module turnCube_cubieTembkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cornerCorrect 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module solveStage5a 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module turnCube_cubieTembkb_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module turnCube__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module turnCube_cubieTembkb_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rotateCubeHorizontal__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module edgeCorrect 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module solveStage5b 
Detailed RTL Component Info : 
+---Registers : 
	               97 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     97 Bit        Muxes := 1     
	  98 Input     97 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module solveCube_add_io_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              448 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module solveCube_add_io_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module solveCube_add_io_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_cubieColor_tb_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_rMoves_V/q0_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:588]
INFO: [Synth 8-3971] The signal int_rMoves_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_0/grp_optimizeCube_fu_363/moves_V_load_reg_417_reg[0]' (FDE) to 'i_0/grp_optimizeCube_fu_363/r_V_reg_427_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[4]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[0]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[2]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage2_fu_262/grp_turnCube_fu_75/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_solveStage2_fu_262/grp_turnCube_fu_75/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage2_fu_262/grp_turnCube_fu_75/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_solveStage2_fu_262/grp_turnCube_fu_75/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage2_fu_262/grp_turnCube_fu_75/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_solveStage2_fu_262/grp_turnCube_fu_75/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/tmp_12_reg_1183_reg[4]' (FDE) to 'i_0/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/tmp_12_reg_1183_reg[0]' (FDE) to 'i_0/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/tmp_12_reg_1183_reg[2]' (FDE) to 'i_0/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4a_fu_300/grp_turnCube_fu_61/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_solveStage4a_fu_300/grp_turnCube_fu_61/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4a_fu_300/grp_turnCube_fu_61/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_solveStage4a_fu_300/grp_turnCube_fu_61/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4a_fu_300/grp_turnCube_fu_61/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_solveStage4a_fu_300/grp_turnCube_fu_61/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[4]' (FDE) to 'i_0/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[0]' (FDE) to 'i_0/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[2]' (FDE) to 'i_0/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4b_fu_310/grp_turnCube_fu_71/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_solveStage4b_fu_310/grp_turnCube_fu_71/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4b_fu_310/grp_turnCube_fu_71/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_solveStage4b_fu_310/grp_turnCube_fu_71/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4b_fu_310/grp_turnCube_fu_71/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_solveStage4b_fu_310/grp_turnCube_fu_71/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/tmp_12_reg_1183_reg[4]' (FDE) to 'i_0/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/tmp_12_reg_1183_reg[0]' (FDE) to 'i_0/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/tmp_12_reg_1183_reg[2]' (FDE) to 'i_0/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_turnCube_fu_320/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_turnCube_fu_320/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_turnCube_fu_320/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_turnCube_fu_320/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_turnCube_fu_320/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_turnCube_fu_320/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_2_reg_1301_reg[4]' (FDE) to 'i_0/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_2_reg_1301_reg[0]' (FDE) to 'i_0/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_2_reg_1301_reg[2]' (FDE) to 'i_0/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_rotateCubeHorizontal_fu_343/tmp_12_reg_1183_reg[4]' (FDE) to 'i_0/grp_rotateCubeHorizontal_fu_343/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_rotateCubeHorizontal_fu_343/tmp_12_reg_1183_reg[0]' (FDE) to 'i_0/grp_rotateCubeHorizontal_fu_343/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_rotateCubeHorizontal_fu_343/tmp_12_reg_1183_reg[2]' (FDE) to 'i_0/grp_rotateCubeHorizontal_fu_343/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_rotateCubeVertical_fu_353/tmp_9_reg_1175_reg[4]' (FDE) to 'i_0/grp_rotateCubeVertical_fu_353/tmp_9_reg_1175_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_rotateCubeVertical_fu_353/tmp_9_reg_1175_reg[0]' (FDE) to 'i_0/grp_rotateCubeVertical_fu_353/tmp_9_reg_1175_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/grp_rotateCubeVertical_fu_353/tmp_9_reg_1175_reg[2]' (FDE) to 'i_0/grp_rotateCubeVertical_fu_353/tmp_9_reg_1175_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_7_reg_567_reg[4]' (FDE) to 'i_0/tmp_7_reg_567_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_7_reg_567_reg[0]' (FDE) to 'i_0/tmp_7_reg_567_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_7_reg_567_reg[2]' (FDE) to 'i_0/tmp_7_reg_567_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/grp_solveStage5b_fu_280/\grp_edgeCorrect_fu_75/sel_tmp22_reg_402_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/tmp_12_reg_1183_reg[4]' (FDE) to 'i_1/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/tmp_12_reg_1183_reg[0]' (FDE) to 'i_1/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/tmp_12_reg_1183_reg[2]' (FDE) to 'i_1/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5b_fu_280/grp_turnCube_fu_47/tmp_2_reg_1301_reg[4]' (FDE) to 'i_1/grp_solveStage5b_fu_280/grp_turnCube_fu_47/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5b_fu_280/grp_turnCube_fu_47/tmp_2_reg_1301_reg[0]' (FDE) to 'i_1/grp_solveStage5b_fu_280/grp_turnCube_fu_47/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5b_fu_280/grp_turnCube_fu_47/tmp_2_reg_1301_reg[2]' (FDE) to 'i_1/grp_solveStage5b_fu_280/grp_turnCube_fu_47/tmp_2_reg_1301_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/tmp_12_reg_1183_reg[4]' (FDE) to 'i_1/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/tmp_12_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/tmp_12_reg_1183_reg[0]' (FDE) to 'i_1/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/tmp_12_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/tmp_12_reg_1183_reg[2]' (FDE) to 'i_1/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/tmp_12_reg_1183_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5a_fu_290/grp_turnCube_fu_32/tmp_2_reg_1301_reg[4]' (FDE) to 'i_1/grp_solveStage5a_fu_290/grp_turnCube_fu_32/tmp_2_reg_1301_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5a_fu_290/grp_turnCube_fu_32/tmp_2_reg_1301_reg[0]' (FDE) to 'i_1/grp_solveStage5a_fu_290/grp_turnCube_fu_32/tmp_2_reg_1301_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/grp_solveStage5a_fu_290/grp_turnCube_fu_32/tmp_2_reg_1301_reg[2]' (FDE) to 'i_1/grp_solveStage5a_fu_290/grp_turnCube_fu_32/tmp_2_reg_1301_reg[5]'
WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/sel_tmp22_reg_402_reg[0]) is unused and will be removed from module solveStage5b.
WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp_207_reg_364_reg[0]) is unused and will be removed from module solveStage5b.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module solveCube_add_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp_204_reg_339_reg[0]) is unused and will be removed from module solveStage5b.
WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp_205_reg_349_reg[0]) is unused and will be removed from module solveStage5b.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/grp_solveStage5b_fu_280/\grp_edgeCorrect_fu_75/tmp35_reg_407_reg[0] )
WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp35_reg_407_reg[0]) is unused and will be removed from module solveStage5b.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:07 ; elapsed = 00:06:38 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|solveCube_cubieCoeOg_ram:                   | ram_reg              | 64 x 3(WRITE_FIRST)    | W | R | 64 x 3(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|solveCube_add_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|solveCube_add_io_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+
|Module Name                                        | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives                                  | 
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+
|i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32 | grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32 | grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44  | grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage2_fu_262                         | grp_turnCube_fu_75/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage2_fu_262                         | grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4a_fu_300                        | grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4a_fu_300                        | grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4b_fu_310                        | grp_turnCube_fu_71/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4b_fu_310                        | grp_rotateCubeHorizontal_fu_85/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_turnCube_fu_320                            | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage1_fu_332                         | grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_rotateCubeHorizontal_fu_343                | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_rotateCubeVertical_fu_353                  | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|solveCube                                          | moves_V_U/solveCube_moves_V_ram_U/ram_reg                                       | User Attribute | 256 x 4              | RAM16X1S x 4  RAM64X1S x 4  RAM128X1S x 4   | 
|i_1/grp_solveStage5a_fu_290                        | grp_turnCube_fu_32/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_1/grp_solveStage5a_fu_290                        | grp_rotateCubeHorizontal_fu_49/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_1/grp_solveStage5b_fu_280                        | grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_1/grp_solveStage5b_fu_280                        | grp_rotateCubeHorizontal_fu_65/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/solveCube_add_io_s_axi_U/i_1/int_cubieColor_tb_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/solveCube_add_io_s_axi_U/i_1/int_cubieColor_tb_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/solveCube_add_io_s_axi_U/i_2/int_rMoves_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |solveCube__GB0 |           1|     17812|
|2     |solveCube__GB1 |           1|      4728|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:22 ; elapsed = 00:07:08 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:27 ; elapsed = 00:07:13 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|solveCube_cubieCoeOg_ram:                   | ram_reg              | 64 x 3(WRITE_FIRST)    | W | R | 64 x 3(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|solveCube_add_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|solveCube_add_io_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+
|Module Name                                        | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives                                  | 
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+
|i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32 | grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32 | grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44  | grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage2_fu_262                         | grp_turnCube_fu_75/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage2_fu_262                         | grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4a_fu_300                        | grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4a_fu_300                        | grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4b_fu_310                        | grp_turnCube_fu_71/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage4b_fu_310                        | grp_rotateCubeHorizontal_fu_85/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_turnCube_fu_320                            | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_solveStage1_fu_332                         | grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_rotateCubeHorizontal_fu_343                | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_0/grp_rotateCubeVertical_fu_353                  | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|solveCube                                          | moves_V_U/solveCube_moves_V_ram_U/ram_reg                                       | User Attribute | 256 x 4              | RAM16X1S x 4  RAM64X1S x 4  RAM128X1S x 4   | 
|i_1/grp_solveStage5a_fu_290                        | grp_turnCube_fu_32/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_1/grp_solveStage5a_fu_290                        | grp_rotateCubeHorizontal_fu_49/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_1/grp_solveStage5b_fu_280                        | grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
|i_1/grp_solveStage5b_fu_280                        | grp_rotateCubeHorizontal_fu_65/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | 
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |solveCube__GB0 |           1|     17812|
|2     |solveCube__GB1 |           1|      4728|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance solveCube_add_io_s_axi_U/int_cubieColor_tb_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance solveCube_add_io_s_axi_U/int_cubieColor_tb_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:38 ; elapsed = 00:07:26 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:41 ; elapsed = 00:07:29 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:41 ; elapsed = 00:07:30 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:42 ; elapsed = 00:07:31 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:42 ; elapsed = 00:07:31 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:43 ; elapsed = 00:07:32 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:43 ; elapsed = 00:07:32 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     1|
|2     |LUT1      |    22|
|3     |LUT2      |   753|
|4     |LUT3      |   847|
|5     |LUT4      |  1111|
|6     |LUT5      |  1478|
|7     |LUT6      |  2777|
|8     |MUXF7     |     6|
|9     |RAM128X1S |     4|
|10    |RAM16X1D  |   102|
|11    |RAM16X1S  |     4|
|12    |RAM32X1D  |    51|
|13    |RAM64X1S  |     4|
|14    |RAMB18E1  |     1|
|15    |RAMB36E1  |     2|
|16    |FDRE      |  2377|
|17    |FDSE      |    39|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------------------+------+
|      |Instance                             |Module                                     |Cells |
+------+-------------------------------------+-------------------------------------------+------+
|1     |top                                  |                                           |  9579|
|2     |  cubieColor_V_U                     |solveCube_cubieCoeOg                       |   117|
|3     |    solveCube_cubieCoeOg_ram_U       |solveCube_cubieCoeOg_ram                   |   117|
|4     |  grp_cornerCorrect_fu_400           |cornerCorrect                              |   142|
|5     |  grp_edgeCorrect_fu_385             |edgeCorrect                                |   145|
|6     |  grp_findEdge_fu_372                |findEdge                                   |   127|
|7     |  grp_optimizeCube_fu_363            |optimizeCube                               |   243|
|8     |  grp_rotateCubeHorizontal_fu_343    |rotateCubeHorizontal                       |   268|
|9     |    cubieTemp_V_U                    |turnCube_cubieTembkb_48                    |    95|
|10    |      turnCube_cubieTembkb_ram_U     |turnCube_cubieTembkb_ram_49                |    95|
|11    |  grp_rotateCubeVertical_fu_353      |rotateCubeVertical                         |   240|
|12    |    cubieTemp_V_U                    |turnCube_cubieTembkb_46                    |    88|
|13    |      turnCube_cubieTembkb_ram_U     |turnCube_cubieTembkb_ram_47                |    88|
|14    |  grp_solveStage1_fu_332             |solveStage1                                |   892|
|15    |    grp_turnCube_fu_60               |turnCube_43                                |   753|
|16    |      cubieTemp_V_U                  |turnCube_cubieTembkb_44                    |   331|
|17    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_45                |   331|
|18    |  grp_solveStage2_fu_262             |solveStage2                                |   809|
|19    |    grp_findCorner_fu_100            |findCorner                                 |   138|
|20    |    grp_rotateCubeHorizontal_fu_90   |rotateCubeHorizontal_37                    |   245|
|21    |      cubieTemp_V_U                  |turnCube_cubieTembkb_41                    |    92|
|22    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_42                |    92|
|23    |    grp_turnCube_fu_75               |turnCube_38                                |   335|
|24    |      cubieTemp_V_U                  |turnCube_cubieTembkb_39                    |   148|
|25    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_40                |   148|
|26    |  grp_solveStage3_fu_242             |solveStage3                                |  2109|
|27    |    grp_findEdge_fu_54               |findEdge_26                                |   123|
|28    |    grp_solveStage3a_fu_44           |solveStage3a                               |  1035|
|29    |      grp_turnCube_fu_72             |turnCube_34                                |   685|
|30    |        cubieTemp_V_U                |turnCube_cubieTembkb_35                    |   264|
|31    |          turnCube_cubieTembkb_ram_U |turnCube_cubieTembkb_ram_36                |   264|
|32    |    grp_stage3Prepare_fu_32          |stage3Prepare                              |   937|
|33    |      grp_findEdge_fu_88             |findEdge_27                                |   131|
|34    |      grp_rotateCubeHorizontal_fu_78 |rotateCubeHorizontal_28                    |   244|
|35    |        cubieTemp_V_U                |turnCube_cubieTembkb_32                    |    89|
|36    |          turnCube_cubieTembkb_ram_U |turnCube_cubieTembkb_ram_33                |    89|
|37    |      grp_turnCube_fu_61             |turnCube_29                                |   458|
|38    |        cubieTemp_V_U                |turnCube_cubieTembkb_30                    |   200|
|39    |          turnCube_cubieTembkb_ram_U |turnCube_cubieTembkb_ram_31                |   200|
|40    |  grp_solveStage4a_fu_300            |solveStage4a                               |   853|
|41    |    grp_rotateCubeHorizontal_fu_78   |rotateCubeHorizontal_20                    |   248|
|42    |      cubieTemp_V_U                  |turnCube_cubieTembkb_24                    |    96|
|43    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_25                |    96|
|44    |    grp_turnCube_fu_61               |turnCube_21                                |   448|
|45    |      cubieTemp_V_U                  |turnCube_cubieTembkb_22                    |   186|
|46    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_23                |   186|
|47    |  grp_solveStage4b_fu_310            |solveStage4b                               |   753|
|48    |    grp_rotateCubeHorizontal_fu_85   |rotateCubeHorizontal_14                    |   243|
|49    |      cubieTemp_V_U                  |turnCube_cubieTembkb_18                    |    95|
|50    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_19                |    95|
|51    |    grp_turnCube_fu_71               |turnCube_15                                |   342|
|52    |      cubieTemp_V_U                  |turnCube_cubieTembkb_16                    |   116|
|53    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_17                |   116|
|54    |  grp_solveStage5a_fu_290            |solveStage5a                               |   920|
|55    |    grp_cornerCorrect_fu_59          |cornerCorrect_7                            |   103|
|56    |    grp_rotateCubeHorizontal_fu_49   |rotateCubeHorizontal_8                     |   247|
|57    |      cubieTemp_V_U                  |turnCube_cubieTembkb_12                    |    85|
|58    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_13                |    85|
|59    |    grp_turnCube_fu_32               |turnCube_9                                 |   483|
|60    |      cubieTemp_V_U                  |turnCube_cubieTembkb_10                    |   203|
|61    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_11                |   203|
|62    |  grp_solveStage5b_fu_280            |solveStage5b                               |  1086|
|63    |    grp_edgeCorrect_fu_75            |edgeCorrect_0                              |   120|
|64    |    grp_rotateCubeHorizontal_fu_65   |rotateCubeHorizontal_1                     |   231|
|65    |      cubieTemp_V_U                  |turnCube_cubieTembkb_5                     |    85|
|66    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_6                 |    85|
|67    |    grp_turnCube_fu_47               |turnCube_2                                 |   568|
|68    |      cubieTemp_V_U                  |turnCube_cubieTembkb_3                     |   211|
|69    |        turnCube_cubieTembkb_ram_U   |turnCube_cubieTembkb_ram_4                 |   211|
|70    |  grp_turnCube_fu_320                |turnCube                                   |   173|
|71    |    cubieTemp_V_U                    |turnCube_cubieTembkb                       |    61|
|72    |      turnCube_cubieTembkb_ram_U     |turnCube_cubieTembkb_ram                   |    61|
|73    |  moves_V_U                          |solveCube_moves_V                          |    39|
|74    |    solveCube_moves_V_ram_U          |solveCube_moves_V_ram                      |    39|
|75    |  solveCube_add_io_s_axi_U           |solveCube_add_io_s_axi                     |   233|
|76    |    int_cubieColor_tb_V              |solveCube_add_io_s_axi_ram                 |    45|
|77    |    int_rMoves_V                     |solveCube_add_io_s_axi_ram__parameterized0 |    52|
+------+-------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:43 ; elapsed = 00:07:32 . Memory (MB): peak = 1380.328 ; gain = 1139.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:03 ; elapsed = 00:06:31 . Memory (MB): peak = 1380.328 ; gain = 631.129
Synthesis Optimization Complete : Time (s): cpu = 00:05:43 ; elapsed = 00:07:33 . Memory (MB): peak = 1380.328 ; gain = 1139.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 102 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 51 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
284 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:50 ; elapsed = 00:07:55 . Memory (MB): peak = 1380.328 ; gain = 1152.844
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/synth_1/solveCube.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1380.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file solveCube_utilization_synth.rpt -pb solveCube_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1380.328 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1380.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 20:28:03 2019...
[Fri Jan  4 20:30:52 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:12:31 . Memory (MB): peak = 241.453 ; gain = 0.465
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.xdc]
Finished Parsing XDC File [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 102 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 51 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 607.781 ; gain = 366.328
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 607.781 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1175.660 ; gain = 567.879
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Jan  4 20:32:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1204.285 ; gain = 28.551
[Fri Jan  4 20:32:11 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log solveCube.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source solveCube.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source solveCube.tcl -notrace
Command: open_checkpoint C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 226.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 102 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 51 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1178.699 ; gain = 961.902
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.699 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cabe657b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1178.699 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ad430d74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ad430d74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fcdd6318

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fcdd6318

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.699 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ee6da199

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ee6da199

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1178.699 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ee6da199

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.699 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.039 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 39781514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1435.707 ; gain = 0.000
Ending Power Optimization Task | Checksum: 39781514

Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.707 ; gain = 257.008

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 39781514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1435.707 ; gain = 257.008
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file solveCube_drc_opted.rpt -pb solveCube_drc_opted.pb -rpx solveCube_drc_opted.rpx
Command: report_drc -file solveCube_drc_opted.rpt -pb solveCube_drc_opted.pb -rpx solveCube_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 101fcc76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 55f759f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cb7d0ee4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cb7d0ee4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cb7d0ee4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 56bb2d38

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1435.707 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19f701718

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a57ca591

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a57ca591

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1140f24f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1235b1250

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1235b1250

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1235b1250

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a451b5e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 184bfd37f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e409d457

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e409d457

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e409d457

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c7183e78

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7183e78

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.523. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ef6c53e7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ef6c53e7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef6c53e7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef6c53e7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 121191c73

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 121191c73

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000
Ending Placer Task | Checksum: b3f5cada

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file solveCube_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file solveCube_utilization_placed.rpt -pb solveCube_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file solveCube_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1435.707 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3e1baf83 ConstDB: 0 ShapeSum: 75da1b57 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_add_io_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_add_io_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1e354cd69

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1435.707 ; gain = 0.000
Post Restoration Checksum: NetGraph: e5878166 NumContArr: fdcd4c03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e354cd69

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e354cd69

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e354cd69

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1435.707 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 179a1532c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.765  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10b926d7f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1433be394

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4081
 Number of Nodes with overlaps = 1931
 Number of Nodes with overlaps = 797
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13fbe78a8

Time (s): cpu = 00:01:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.368  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14c14859d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 14c14859d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14c14859d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14c14859d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 14c14859d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d8dcfaec

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.368  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d8dcfaec

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1435.707 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1d8dcfaec

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53334 %
  Global Horizontal Routing Utilization  = 2.0104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1961c93f1

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1961c93f1

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 147348e53

Time (s): cpu = 00:02:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1435.707 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.368  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 147348e53

Time (s): cpu = 00:02:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1435.707 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file solveCube_drc_routed.rpt -pb solveCube_drc_routed.pb -rpx solveCube_drc_routed.rpx
Command: report_drc -file solveCube_drc_routed.rpt -pb solveCube_drc_routed.pb -rpx solveCube_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file solveCube_methodology_drc_routed.rpt -pb solveCube_methodology_drc_routed.pb -rpx solveCube_methodology_drc_routed.rpx
Command: report_methodology -file solveCube_methodology_drc_routed.rpt -pb solveCube_methodology_drc_routed.pb -rpx solveCube_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/project.runs/impl_1/solveCube_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file solveCube_power_routed.rpt -pb solveCube_power_summary_routed.pb -rpx solveCube_power_routed.rpx
Command: report_power -file solveCube_power_routed.rpt -pb solveCube_power_summary_routed.pb -rpx solveCube_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file solveCube_route_status.rpt -pb solveCube_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file solveCube_timing_summary_routed.rpt -pb solveCube_timing_summary_routed.pb -rpx solveCube_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file solveCube_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file solveCube_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file solveCube_bus_skew_routed.rpt -pb solveCube_bus_skew_routed.pb -rpx solveCube_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 20:40:06 2019...
[Fri Jan  4 20:40:09 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:07:58 . Memory (MB): peak = 1204.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.219 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 102 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 51 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1382.219 ; gain = 177.934
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1400.270 ; gain = 9.555


Implementation tool: Xilinx Vivado v.2018.2
Project:             Rubik_Cube_Layer_All
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Fri Jan 04 20:40:29 +0000 2019

#=== Post-Implementation Resource usage ===
SLICE:         1738
LUT:           5779
FF:            2416
DSP:              0
BRAM:             5
SRL:              0
#=== Final timing ===
CP required:    12.000
CP achieved post-synthesis:    12.013
CP achieved post-implementation:    11.623
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 20:40:30 2019...
