---
authors: [gbmhunter]
date: 2013-05-05
lastUpdated: 2013-05-05
tags: [programming, VHDL]
title: "VHDL"
type: page
---

<WarningIsNotes />

## 2-Input AND Gate

```vhdl    
entity AND2 is
        port (in1, in2: in std_logic;
            out1: out std_logic);
end AND2;
```