#include <e1000.h>
#include <io.h>
#include <kernel_heap.h>
#include <pci.h>
#include <vga_buffer.h>

// https://wiki.osdev.org/PCI

struct pci_class classes[] = {
    {0x00, 0x00, "Non-VGA-Compatible Unclassified Device"     },
    {0x00, 0x01, "VGA-Compatible Unclassified Device"         },
    {0x01, 0x00, "SCSI Bus Controller"                        },
    {0x01, 0x01, "IDE Controller"                             },
    {0x01, 0x02, "Floppy Disk Controller"                     },
    {0x01, 0x03, "IPI Bus Controller"                         },
    {0x01, 0x04, "RAID Controller"                            },
    {0x01, 0x05, "ATA Controller"                             },
    {0x01, 0x06, "Serial ATA Controller"                      },
    {0x01, 0x07, "Serial Attached SCSI Controller"            },
    {0x01, 0x08, "Non-Volatile Memory Controller"             },
    {0x01, 0x80, "Other Mass Storage Controller"              },
    {0x02, 0x00, "Ethernet Controller"                        },
    {0x02, 0x01, "Token Ring Controller"                      },
    {0x02, 0x02, "FDDI Controller"                            },
    {0x02, 0x03, "ATM Controller"                             },
    {0x02, 0x04, "ISDN Controller"                            },
    {0x02, 0x05, "WorldFip Controller"                        },
    {0x02, 0x06, "PICMG 2.14 Multi Computing Controller"      },
    {0x02, 0x07, "Infiniband Controller"                      },
    {0x02, 0x08, "Fabric Controller"                          },
    {0x02, 0x80, "Other Network Controller"                   },
    {0x03, 0x00, "VGA Compatible Controller"                  },
    {0x03, 0x01, "XGA Controller"                             },
    {0x03, 0x02, "3D Controller (Not VGA-Compatible)"         },
    {0x03, 0x80, "Other Display Controller"                   },
    {0x04, 0x00, "Multimedia Video Controller"                },
    {0x04, 0x01, "Multimedia Audio Controller"                },
    {0x04, 0x02, "Computer Telephony Device"                  },
    {0x04, 0x03, "Audio Device"                               },
    {0x04, 0x80, "Other Multimedia Controller"                },
    {0x05, 0x00, "RAM Controller"                             },
    {0x05, 0x01, "Flash Controller"                           },
    {0x05, 0x80, "Other Memory Controller"                    },
    {0x06, 0x00, "Host Bridge"                                },
    {0x06, 0x01, "ISA Bridge"                                 },
    {0x06, 0x02, "EISA Bridge"                                },
    {0x06, 0x03, "MCA Bridge"                                 },
    {0x06, 0x04, "PCI-to-PCI Brige"                           },
    {0x06, 0x05, "PCMCIA Bridge"                              },
    {0x06, 0x06, "NuBus Bridge"                               },
    {0x06, 0x07, "CardBus Bridge"                             },
    {0x06, 0x08, "RACEway Bridge"                             },
    {0x06, 0x09, "PCI-to-PCI Bridge"                          },
    {0x06, 0x0A, "Infiniband-to-PCI Host Bridge"              },
    {0x06, 0x80, "Other Bridge"                               },
    {0x07, 0x00, "Serial Controller"                          },
    {0x07, 0x01, "Parallel Controller"                        },
    {0x07, 0x02, "Multiport Serial Controller"                },
    {0x07, 0x03, "Modem"                                      },
    {0x07, 0x04, "IEEE 488.1/2 (GPIB) Controller"             },
    {0x07, 0x05, "Smart Card Controller"                      },
    {0x07, 0x80, "Other Simple Communication Controller"      },
    {0x08, 0x00, "PIC"                                        },
    {0x08, 0x01, "DMA Controller"                             },
    {0x08, 0x02, "Timer"                                      },
    {0x08, 0x03, "RTC Controller"                             },
    {0x08, 0x04, "PCI Hot-Plug Controller"                    },
    {0x08, 0x05, "SD Host Controller"                         },
    {0x08, 0x07, "IOMMU"                                      },
    {0x08, 0x80, "Other Base System Peripheral"               },
    {0x09, 0x00, "Keyboard Controller"                        },
    {0x09, 0x01, "Digitizer Pen"                              },
    {0x09, 0x02, "Mouse Controller"                           },
    {0x09, 0x03, "Scanner Controller"                         },
    {0x09, 0x04, "Gameport Controller"                        },
    {0x09, 0x80, "Other Input Device Controller"              },
    {0x0A, 0x00, "Generic Docking Station"                    },
    {0x0A, 0x80, "Other Docking Station"                      },
    {0x0B, 0x00, "386 Processor"                              },
    {0x0B, 0x01, "486 Processor"                              },
    {0x0B, 0x02, "Pentium Processor"                          },
    {0x0B, 0x03, "Pentium Pro Processor"                      },
    {0x0B, 0x10, "Alpha Processor"                            },
    {0x0B, 0x20, "PowerPC Processor"                          },
    {0x0B, 0x30, "MIPS Processor"                             },
    {0x0B, 0x40, "Co-Processor"                               },
    {0x0B, 0x80, "Other Processor"                            },
    {0x0C, 0x00, "FireWire (IEEE 1394) Controller"            },
    {0x0C, 0x01, "ACCESS Bus Controller"                      },
    {0x0C, 0x02, "SSA"                                        },
    {0x0C, 0x03, "USB Controller"                             },
    {0x0C, 0x04, "Fibre Channel"                              },
    {0x0C, 0x05, "SMBus Controller"                           },
    {0x0C, 0x06, "InfiniBand Controller"                      },
    {0x0C, 0x07, "IPMI Interface"                             },
    {0x0C, 0x08, "SERCOS Interface (IEC 61491)"               },
    {0x0C, 0x09, "CANbus Controller"                          },
    {0x0C, 0x80, "Other Serial Bus Controller"                },
    {0x0D, 0x00, "iRDA Compatible Controller"                 },
    {0x0D, 0x00, "Consumer IR Controller"                     },
    {0x0D, 0x00, "RF Controller"                              },
    {0x0D, 0x00, "Bluetooth Controller"                       },
    {0x0D, 0x00, "Broadband Controller"                       },
    {0x0D, 0x00, "Ethernet Controller (802.1a)"               },
    {0x0D, 0x00, "Ethernet Controller (802.1b)"               },
    {0x0D, 0x00, "Other Wireless Controller"                  },
    {0x0E, 0x00, "I20"                                        },
    {0x0F, 0x01, "Satellite TV Controller"                    },
    {0x0F, 0x02, "Satellite Audio Controller"                 },
    {0x0F, 0x03, "Satellite Voice Controller"                 },
    {0x0F, 0x04, "Satellite Data Controller"                  },
    {0x10, 0x00, "Network and Computing Encryption/Decryption"},
    {0x10, 0x10, "Entertainment Encryption/Decryption"        },
    {0x10, 0x80, "Other Encryption Controller"                },
    {0x11, 0x00, "DPIO Modules"                               },
    {0x11, 0x01, "Performance Counters"                       },
    {0x11, 0x10, "Communication Synchronizer"                 },
    {0x11, 0x20, "Signal Processing Management"               },
    {0x11, 0x80, "Other Signal Processing Controller"         },

    {0x12, 0x00, "Processing Accelerator"                     },
    {0x13, 0x00, "Non-Essential Instrumentation"              },
    {0x40, 0x00, "Co-Processor"                               },
    {0xFF, 0x00, "Vendor Specific"                            },
};

struct pci_vendor vendors[] = {
    {0x8086, "Intel Corporation"           },
    {0x10DE, "NVIDIA Corporation"          },
    {0x1022, "Advanced Micro Devices, Inc."},
    {0x1002, "Advanced Micro Devices, Inc."},
    {0x1234, "QEMU"                        },
    {0x1AF4, "Red Hat, Inc."               },
    {0x1D6B, "Linux Foundation"            },
    {0x80EE, "Oracle Corporation"          },
    {0x1AB8, "Innotek GmbH"                },
    {0x80EE, "Oracle Corporation"          },
    {0x1D00, "XenSource"                   },
    {0x1414, "Microsoft Corporation"       },
    {0x10EC, "Realtek Semiconductor Co."   }
};

struct pci_driver pci_drivers[] = {
    {.class = 0x02, .subclass = 0x00, .vendor_id = INTEL_VEND, .device_id = E1000_DEV,     .pci_function = &e1000_init},
    {.class = 0x02, .subclass = 0x00, .vendor_id = INTEL_VEND, .device_id = E1000_I217,    .pci_function = &e1000_init},
    {.class = 0x02, .subclass = 0x00, .vendor_id = INTEL_VEND, .device_id = E1000_82577LM, .pci_function = &e1000_init},
};

uint16_t pci_config_read_word(const uint8_t bus, const uint8_t slot, const uint8_t func, const uint8_t offset)
{
    const uint32_t lbus  = bus;
    const uint32_t lslot = slot;
    const uint32_t lfunc = func;
    uint16_t tmp         = 0;

    // Create configuration address
    // Bit 31     | Bits 30-24 | Bits 23-16 | Bits 15-11    | Bits 10-8       | Bits 7-0
    // Enable Bit | Reserved   | Bus Number | Device Number | Function Number | Register Offset1
    const uint32_t address = lbus << 16 | lslot << 11 | lfunc << 8 | (offset & 0xFC) | 0x80000000;

    // Write out the address
    outl(PCI_CONFIG_ADDRESS, address);

    // Read in the data
    // (offset & 2) * 8) = 0 will choose the first word of the 32-bit register
    tmp = (uint16_t)((inl(PCI_CONFIG_DATA) >> ((offset & 2) * 8)) & 0xFFFF);
    return tmp;
}

void pci_config_write_word(const uint8_t bus, const uint8_t slot, const uint8_t func, const uint8_t offset,
                           const uint16_t data)
{
    const uint32_t lbus  = bus;
    const uint32_t lslot = slot;
    const uint32_t lfunc = func;

    // Create configuration address
    const uint32_t address = (0x80000000 | (lbus << 16) | (lslot << 11) | (lfunc << 8) | (offset & 0xFC));

    // Write out the address
    outl(PCI_CONFIG_ADDRESS, address);

    // Read the current 32-bit register data
    uint32_t tmp = inl(PCI_CONFIG_DATA);

    // Modify only the 16 bits at the specified offset
    if (offset & 2) {
        tmp = (tmp & 0x0000FFFF) | (data << 16); // Modify the upper 16 bits
    } else {
        tmp = (tmp & 0xFFFF0000) | data; // Modify the lower 16 bits
    }

    // Write back the modified 32-bit value
    outl(PCI_CONFIG_DATA, tmp);
}


const char *pci_find_name(const uint8_t class, const uint8_t subclass)
{
    for (size_t i = 0; i < sizeof(classes) / sizeof(struct pci_class); i++) {
        if (classes[i].class == class && classes[i].subclass == subclass) {
            return classes[i].name;
        }
    }
    return "Unknown PCI Device";
}

const char *pci_find_vendor(const uint16_t vendor_id)
{
    for (size_t i = 0; i < sizeof(vendors) / sizeof(struct pci_vendor); i++) {
        if (vendors[i].id == vendor_id) {
            return vendors[i].name;
        }
    }
    return "Unknown Vendor";
}

void load_driver(const struct pci_header pci, const uint8_t bus, const uint8_t device, const uint8_t function)
{
    for (uint16_t i = 0; i < sizeof(pci_drivers) / sizeof(struct pci_driver); i++) {
        if (pci_drivers[i].class == pci.class && pci_drivers[i].subclass == pci.subclass &&
            pci_drivers[i].vendor_id == pci.vendor_id && pci_drivers[i].device_id == pci.device_id) {

            kprintf("Loading driver for %s\n", pci_find_name(pci.class, pci.subclass));

            struct pci_device *pci_device = kzalloc(sizeof(struct pci_device));
            pci_device->header            = pci;
            pci_device->bus               = bus;
            pci_device->slot              = device;
            pci_device->function          = function;

            pci_drivers[i].pci_function(pci_device);
            return;
        }
    }
}

struct pci_header get_pci_data(const uint8_t bus, const uint8_t num, const uint8_t function)
{
    struct pci_header pci_data;
    auto const p = (uint16_t *)&pci_data;
    for (uint8_t i = 0; i < 32; i++) {
        p[i] = pci_config_read_word(bus, num, function, i * 2);
    }
    return pci_data;
}

void pci_scan()
{
    kprintf("Scanning PCI devices...\n");

    struct pci_header pci_data;
    for (uint16_t i = 0; i < 256; i++) {
        pci_data = get_pci_data(i, 0, 0);
        if (pci_data.vendor_id != 0xFFFF) {
            for (uint8_t j = 0; j < 32; j++) {
                pci_data = get_pci_data(i, j, 0);
                if (pci_data.vendor_id != 0xFFFF) {
                    load_driver(pci_data, i, j, 0);

                    for (uint8_t k = 1; k < 8; k++) {
                        struct pci_header pci = get_pci_data(i, j, k);
                        if (pci.vendor_id != 0xFFFF) {
                            load_driver(pci, i, j, k);
                        }
                    }
                }
            }
        }
    }
}

void pci_enable_bus_mastering(const struct pci_device *device)
{
    constexpr uint16_t command_register_offset = 0x04;
    uint16_t dev_command_reg =
        pci_config_read_word(device->bus, device->slot, device->function, command_register_offset);
    dev_command_reg |= PCI_COMMAND_BUS_MASTER;

    pci_config_write_word(device->bus, device->slot, device->function, command_register_offset, dev_command_reg);
}

uint32_t pci_get_bar(const struct pci_device *dev, const uint8_t type)
{
    uint32_t bar = 0;
    for (int i = 0; i < 6; i++) {
        bar = dev->header.bars[i];
        if ((bar & 0x1) == type) {
            return bar;
        }
    }

    return 0xFFFFFFFF;
}
