$date
	Sun Nov 24 00:39:10 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_p_tb $end
$var wire 1 ! wP $end
$var reg 1 " wW $end
$var reg 1 # wX $end
$var reg 1 $ wY $end
$var reg 1 % wZ $end
$scope module uut $end
$var wire 1 ! P $end
$var wire 1 & W $end
$var wire 1 ' WnYZ $end
$var wire 1 ( X $end
$var wire 1 ) Y $end
$var wire 1 * YZ $end
$var wire 1 + Z $end
$var wire 1 , nX $end
$var wire 1 - nXY $end
$var wire 1 . nY $end
$var wire 1 / nZ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z/
1.
0-
1,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
1+
#2
1!
1-
0.
0%
0+
1$
1)
#3
0!
1*
1%
1+
#4
0*
0-
1.
0,
0%
0+
0$
0)
1#
1(
#5
1%
1+
#6
0.
0%
0+
1$
1)
#7
1!
1*
1%
1+
#8
x!
x'
0*
1.
1,
0%
0+
0$
0)
0#
0(
1"
1&
#9
1%
1+
#10
1!
0'
1-
0.
0%
0+
1$
1)
#11
0!
1*
1%
1+
#12
x!
x'
0*
0-
1.
0,
0%
0+
0$
0)
1#
1(
#13
1%
1+
#14
0!
0'
0.
0%
0+
1$
1)
#15
1!
1*
1%
1+
#16
