static int\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 -> V_6 , V_3 ) ;\r\nstruct V_7 * V_6 = V_2 -> V_6 ;\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_11 * V_12 = NULL ;\r\nunsigned long V_13 ;\r\nint V_14 ;\r\nV_14 = F_3 ( V_6 , NULL , V_5 -> V_15 , 16 ,\r\nV_16 , & V_12 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nF_4 ( V_6 , V_12 ) ;\r\nF_5 ( V_12 , 0 , V_12 -> V_17 ) ;\r\nF_6 ( & V_9 -> V_18 , V_13 ) ;\r\nF_5 ( V_2 -> V_19 , 0x38 , V_12 -> V_17 >> 4 ) ;\r\nF_7 ( V_6 , 0x002500 , 0x00000001 , 0x00000000 ) ;\r\nif ( ( F_8 ( V_6 , 0x003204 ) & 0x0000001f ) == V_2 -> V_20 )\r\nF_9 ( V_6 , 0x0032e0 , V_12 -> V_17 >> 4 ) ;\r\nF_7 ( V_6 , 0x002500 , 0x00000001 , 0x00000001 ) ;\r\nF_10 ( & V_9 -> V_18 , V_13 ) ;\r\nV_2 -> V_21 [ V_3 ] = V_12 ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_11 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_21 [ V_3 ] ;\r\nstruct V_7 * V_6 = V_2 -> V_6 ;\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nT_1 V_22 = 0x01000000 | ( V_12 -> V_23 >> 4 ) ;\r\nunsigned long V_13 ;\r\nF_6 ( & V_9 -> V_18 , V_13 ) ;\r\nF_7 ( V_6 , 0x400720 , 0x00000000 , 0x00000001 ) ;\r\nif ( F_8 ( V_6 , 0x40032c ) == V_22 )\r\nF_7 ( V_6 , 0x40032c , 0x01000000 , 0x00000000 ) ;\r\nif ( F_8 ( V_6 , 0x400330 ) == V_22 )\r\nF_7 ( V_6 , 0x400330 , 0x01000000 , 0x00000000 ) ;\r\nF_7 ( V_6 , 0x400720 , 0x00000001 , 0x00000001 ) ;\r\nF_10 ( & V_9 -> V_18 , V_13 ) ;\r\nF_12 ( NULL , & V_12 ) ;\r\nV_2 -> V_21 [ V_3 ] = NULL ;\r\n}\r\nint\r\nF_13 ( struct V_1 * V_2 , int V_3 ,\r\nT_1 V_24 , T_2 V_25 )\r\n{\r\nstruct V_7 * V_6 = V_2 -> V_6 ;\r\nstruct V_11 * V_26 = NULL ;\r\nint V_14 ;\r\nV_14 = F_3 ( V_6 , V_2 , 20 , 16 , V_27 , & V_26 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nV_26 -> V_3 = 1 ;\r\nV_26 -> V_25 = V_25 ;\r\nF_5 ( V_26 , 0x00 , V_25 ) ;\r\nF_5 ( V_26 , 0x04 , 0x00000000 ) ;\r\n#ifndef F_14\r\nF_5 ( V_26 , 0x08 , 0x00000000 ) ;\r\n#else\r\nF_5 ( V_26 , 0x08 , 0x01000000 ) ;\r\n#endif\r\nF_5 ( V_26 , 0x0c , 0x00000000 ) ;\r\nF_5 ( V_26 , 0x10 , 0x00000000 ) ;\r\nV_14 = F_15 ( V_2 , V_24 , V_26 ) ;\r\nF_12 ( NULL , & V_26 ) ;\r\nreturn V_14 ;\r\n}\r\nstatic void\r\nF_16 ( struct V_7 * V_6 , int V_28 )\r\n{\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_29 * V_30 = & V_9 -> V_30 . V_31 [ V_28 ] ;\r\nswitch ( V_9 -> V_32 ) {\r\ncase 0x40 :\r\ncase 0x41 :\r\ncase 0x42 :\r\ncase 0x43 :\r\ncase 0x45 :\r\ncase 0x4e :\r\nF_9 ( V_6 , F_17 ( V_28 ) , V_30 -> V_33 ) ;\r\nF_9 ( V_6 , F_18 ( V_28 ) , V_30 -> V_34 ) ;\r\nF_9 ( V_6 , F_19 ( V_28 ) , V_30 -> V_35 ) ;\r\nF_9 ( V_6 , F_20 ( V_28 ) , V_30 -> V_33 ) ;\r\nF_9 ( V_6 , F_21 ( V_28 ) , V_30 -> V_34 ) ;\r\nF_9 ( V_6 , F_22 ( V_28 ) , V_30 -> V_35 ) ;\r\nbreak;\r\ncase 0x44 :\r\ncase 0x4a :\r\nF_9 ( V_6 , F_17 ( V_28 ) , V_30 -> V_33 ) ;\r\nF_9 ( V_6 , F_18 ( V_28 ) , V_30 -> V_34 ) ;\r\nF_9 ( V_6 , F_19 ( V_28 ) , V_30 -> V_35 ) ;\r\nbreak;\r\ncase 0x46 :\r\ncase 0x47 :\r\ncase 0x49 :\r\ncase 0x4b :\r\ncase 0x4c :\r\ncase 0x67 :\r\ndefault:\r\nF_9 ( V_6 , F_23 ( V_28 ) , V_30 -> V_33 ) ;\r\nF_9 ( V_6 , F_24 ( V_28 ) , V_30 -> V_34 ) ;\r\nF_9 ( V_6 , F_25 ( V_28 ) , V_30 -> V_35 ) ;\r\nF_9 ( V_6 , F_20 ( V_28 ) , V_30 -> V_33 ) ;\r\nF_9 ( V_6 , F_21 ( V_28 ) , V_30 -> V_34 ) ;\r\nF_9 ( V_6 , F_22 ( V_28 ) , V_30 -> V_35 ) ;\r\nbreak;\r\n}\r\n}\r\nint\r\nF_26 ( struct V_7 * V_6 , int V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_6 , V_3 ) ;\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_36 * V_37 = & V_9 -> V_3 . V_38 ;\r\nT_3 V_39 ;\r\nint V_28 , V_40 ;\r\nF_9 ( V_6 , V_41 , F_8 ( V_6 , V_41 ) &\r\n~ V_42 ) ;\r\nF_9 ( V_6 , V_41 , F_8 ( V_6 , V_41 ) |\r\nV_42 ) ;\r\nF_27 ( V_6 , & V_5 -> V_15 ) ;\r\nF_9 ( V_6 , V_43 , 0x00000000 ) ;\r\nF_9 ( V_6 , V_44 , 0xFFFFFFFF ) ;\r\nF_9 ( V_6 , V_45 , 0xFFFFFFFF ) ;\r\nF_9 ( V_6 , V_46 , 0xFFFFFFFF ) ;\r\nF_9 ( V_6 , V_46 , 0x00000000 ) ;\r\nF_9 ( V_6 , V_47 , 0x401287c0 ) ;\r\nF_9 ( V_6 , V_48 , 0xe0de8055 ) ;\r\nF_9 ( V_6 , V_49 , 0x00008000 ) ;\r\nF_9 ( V_6 , V_50 , 0x00be3c5f ) ;\r\nF_9 ( V_6 , V_51 , 0x10010100 ) ;\r\nF_9 ( V_6 , V_52 , 0xFFFFFFFF ) ;\r\nV_40 = F_8 ( V_6 , 0x1540 ) & 0xff ;\r\nif ( V_40 ) {\r\nfor ( V_28 = 0 ; ! ( V_40 & 1 ) ; V_40 >>= 1 , V_28 ++ )\r\n;\r\nF_9 ( V_6 , 0x405000 , V_28 ) ;\r\n}\r\nif ( V_9 -> V_32 == 0x40 ) {\r\nF_9 ( V_6 , 0x4009b0 , 0x83280fff ) ;\r\nF_9 ( V_6 , 0x4009b4 , 0x000000a0 ) ;\r\n} else {\r\nF_9 ( V_6 , 0x400820 , 0x83280eff ) ;\r\nF_9 ( V_6 , 0x400824 , 0x000000a0 ) ;\r\n}\r\nswitch ( V_9 -> V_32 ) {\r\ncase 0x40 :\r\ncase 0x45 :\r\nF_9 ( V_6 , 0x4009b8 , 0x0078e366 ) ;\r\nF_9 ( V_6 , 0x4009bc , 0x0000014c ) ;\r\nbreak;\r\ncase 0x41 :\r\ncase 0x42 :\r\nF_9 ( V_6 , 0x400828 , 0x007596ff ) ;\r\nF_9 ( V_6 , 0x40082c , 0x00000108 ) ;\r\nbreak;\r\ncase 0x43 :\r\nF_9 ( V_6 , 0x400828 , 0x0072cb77 ) ;\r\nF_9 ( V_6 , 0x40082c , 0x00000108 ) ;\r\nbreak;\r\ncase 0x44 :\r\ncase 0x46 :\r\ncase 0x4a :\r\ncase 0x4c :\r\ncase 0x4e :\r\nF_9 ( V_6 , 0x400860 , 0 ) ;\r\nF_9 ( V_6 , 0x400864 , 0 ) ;\r\nbreak;\r\ncase 0x47 :\r\ncase 0x49 :\r\ncase 0x4b :\r\nF_9 ( V_6 , 0x400828 , 0x07830610 ) ;\r\nF_9 ( V_6 , 0x40082c , 0x0000016A ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_9 ( V_6 , 0x400b38 , 0x2ffff800 ) ;\r\nF_9 ( V_6 , 0x400b3c , 0x00006000 ) ;\r\nswitch ( V_9 -> V_32 ) {\r\ncase 0x44 :\r\ncase 0x4a :\r\nF_9 ( V_6 , 0x400bc4 , 0x1003d888 ) ;\r\nF_9 ( V_6 , 0x400bbc , 0xb7a7b500 ) ;\r\nbreak;\r\ncase 0x46 :\r\nF_9 ( V_6 , 0x400bc4 , 0x0000e024 ) ;\r\nF_9 ( V_6 , 0x400bbc , 0xb7a7b520 ) ;\r\nbreak;\r\ncase 0x4c :\r\ncase 0x4e :\r\ncase 0x67 :\r\nF_9 ( V_6 , 0x400bc4 , 0x1003d888 ) ;\r\nF_9 ( V_6 , 0x400bbc , 0xb7a7b540 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nfor ( V_28 = 0 ; V_28 < V_37 -> V_53 ; V_28 ++ )\r\nF_16 ( V_6 , V_28 ) ;\r\nV_39 = F_28 ( V_6 -> V_54 , 0 ) - 1 ;\r\nswitch ( V_9 -> V_32 ) {\r\ncase 0x40 :\r\nF_9 ( V_6 , 0x4009A4 , F_8 ( V_6 , V_55 ) ) ;\r\nF_9 ( V_6 , 0x4009A8 , F_8 ( V_6 , V_56 ) ) ;\r\nF_9 ( V_6 , 0x4069A4 , F_8 ( V_6 , V_55 ) ) ;\r\nF_9 ( V_6 , 0x4069A8 , F_8 ( V_6 , V_56 ) ) ;\r\nF_9 ( V_6 , 0x400820 , 0 ) ;\r\nF_9 ( V_6 , 0x400824 , 0 ) ;\r\nF_9 ( V_6 , 0x400864 , V_39 ) ;\r\nF_9 ( V_6 , 0x400868 , V_39 ) ;\r\nbreak;\r\ndefault:\r\nswitch ( V_9 -> V_32 ) {\r\ncase 0x41 :\r\ncase 0x42 :\r\ncase 0x43 :\r\ncase 0x45 :\r\ncase 0x4e :\r\ncase 0x44 :\r\ncase 0x4a :\r\nF_9 ( V_6 , 0x4009F0 , F_8 ( V_6 , V_55 ) ) ;\r\nF_9 ( V_6 , 0x4009F4 , F_8 ( V_6 , V_56 ) ) ;\r\nbreak;\r\ndefault:\r\nF_9 ( V_6 , 0x400DF0 , F_8 ( V_6 , V_55 ) ) ;\r\nF_9 ( V_6 , 0x400DF4 , F_8 ( V_6 , V_56 ) ) ;\r\nbreak;\r\n}\r\nF_9 ( V_6 , 0x4069F0 , F_8 ( V_6 , V_55 ) ) ;\r\nF_9 ( V_6 , 0x4069F4 , F_8 ( V_6 , V_56 ) ) ;\r\nF_9 ( V_6 , 0x400840 , 0 ) ;\r\nF_9 ( V_6 , 0x400844 , 0 ) ;\r\nF_9 ( V_6 , 0x4008A0 , V_39 ) ;\r\nF_9 ( V_6 , 0x4008A4 , V_39 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_29 ( struct V_7 * V_6 , int V_3 , bool V_57 )\r\n{\r\nT_1 V_22 = F_8 ( V_6 , 0x40032c ) ;\r\nif ( V_22 & 0x01000000 ) {\r\nF_9 ( V_6 , 0x400720 , 0x00000000 ) ;\r\nF_9 ( V_6 , 0x400784 , V_22 ) ;\r\nF_7 ( V_6 , 0x400310 , 0x00000020 , 0x00000020 ) ;\r\nF_7 ( V_6 , 0x400304 , 0x00000001 , 0x00000001 ) ;\r\nif ( ! F_30 ( V_6 , 0x400300 , 0x00000001 , 0x00000000 ) ) {\r\nT_1 V_58 = F_8 ( V_6 , 0x400308 ) ;\r\nF_31 ( V_6 , L_1 , V_58 ) ;\r\n}\r\nF_7 ( V_6 , 0x40032c , 0x01000000 , 0x00000000 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_32 ( struct V_7 * V_6 , T_1 V_22 )\r\n{\r\nstruct V_59 * V_60 = F_2 ( V_6 , V_61 ) ;\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_11 * V_12 ;\r\nunsigned long V_13 ;\r\nint V_28 ;\r\nF_6 ( & V_9 -> V_62 . V_63 , V_13 ) ;\r\nfor ( V_28 = 0 ; V_28 < V_60 -> V_62 ; V_28 ++ ) {\r\nif ( ! V_9 -> V_62 . V_64 [ V_28 ] )\r\ncontinue;\r\nV_12 = V_9 -> V_62 . V_64 [ V_28 ] -> V_21 [ V_65 ] ;\r\nif ( V_12 && V_12 -> V_23 == V_22 )\r\nbreak;\r\n}\r\nF_10 ( & V_9 -> V_62 . V_63 , V_13 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic void\r\nF_33 ( struct V_7 * V_6 )\r\n{\r\nT_1 V_66 ;\r\nwhile ( ( V_66 = F_8 ( V_6 , V_44 ) ) ) {\r\nT_1 V_67 = F_8 ( V_6 , V_68 ) ;\r\nT_1 V_69 = F_8 ( V_6 , V_70 ) ;\r\nT_1 V_22 = ( F_8 ( V_6 , 0x40032c ) & 0x000fffff ) << 4 ;\r\nT_1 V_71 = F_32 ( V_6 , V_22 ) ;\r\nT_1 V_35 = F_8 ( V_6 , V_72 ) ;\r\nT_1 V_73 = ( V_35 & 0x00070000 ) >> 16 ;\r\nT_1 V_74 = ( V_35 & 0x00001ffc ) ;\r\nT_1 V_75 = F_8 ( V_6 , V_76 ) ;\r\nT_1 V_25 = F_8 ( V_6 , 0x400160 + V_73 * 4 ) & 0xffff ;\r\nT_1 V_77 = V_66 ;\r\nif ( V_66 & V_78 ) {\r\nif ( V_67 & V_79 ) {\r\nif ( ! F_34 ( V_6 , V_71 , V_25 , V_74 , V_75 ) )\r\nV_77 &= ~ V_78 ;\r\n} else\r\nif ( V_67 & V_80 ) {\r\nF_7 ( V_6 , 0x402000 , 0 , 0 ) ;\r\n}\r\n}\r\nF_9 ( V_6 , V_44 , V_66 ) ;\r\nF_9 ( V_6 , V_81 , 0x00000001 ) ;\r\nif ( V_77 && F_35 () ) {\r\nF_36 ( V_6 , L_2 ) ;\r\nF_37 ( V_82 , V_77 ) ;\r\nF_38 ( L_3 ) ;\r\nF_37 ( V_83 , V_67 ) ;\r\nF_38 ( L_4 ) ;\r\nF_37 ( V_84 , V_69 ) ;\r\nF_38 ( L_5 ) ;\r\nF_36 ( V_6 , L_6\r\nL_7 ,\r\nV_71 , V_22 , V_73 , V_25 , V_74 , V_75 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_39 ( struct V_7 * V_6 , int V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_6 , V_3 ) ;\r\nF_40 ( V_6 , 12 ) ;\r\nF_41 ( V_6 , V_85 ) ;\r\nF_42 ( V_5 ) ;\r\n}\r\nint\r\nF_43 ( struct V_7 * V_6 )\r\n{\r\nstruct V_4 * V_5 ;\r\nV_5 = F_44 ( sizeof( * V_5 ) , V_86 ) ;\r\nif ( ! V_5 )\r\nreturn - V_87 ;\r\nV_5 -> V_88 . V_89 = F_39 ;\r\nV_5 -> V_88 . V_90 = F_26 ;\r\nV_5 -> V_88 . V_91 = F_29 ;\r\nV_5 -> V_88 . V_92 = F_1 ;\r\nV_5 -> V_88 . V_93 = F_11 ;\r\nV_5 -> V_88 . V_94 = F_13 ;\r\nV_5 -> V_88 . V_95 = F_16 ;\r\nF_45 ( V_6 , V_85 , & V_5 -> V_88 ) ;\r\nF_46 ( V_6 , 12 , F_33 ) ;\r\nF_47 ( V_6 , 0x0030 , V_85 ) ;\r\nF_47 ( V_6 , 0x0039 , V_85 ) ;\r\nF_47 ( V_6 , 0x004a , V_85 ) ;\r\nF_47 ( V_6 , 0x009f , V_85 ) ;\r\nF_47 ( V_6 , 0x008a , V_85 ) ;\r\nF_47 ( V_6 , 0x0089 , V_85 ) ;\r\nF_47 ( V_6 , 0x3089 , V_85 ) ;\r\nF_47 ( V_6 , 0x0062 , V_85 ) ;\r\nF_47 ( V_6 , 0x3062 , V_85 ) ;\r\nF_47 ( V_6 , 0x0043 , V_85 ) ;\r\nF_47 ( V_6 , 0x0012 , V_85 ) ;\r\nF_47 ( V_6 , 0x0072 , V_85 ) ;\r\nF_47 ( V_6 , 0x0019 , V_85 ) ;\r\nF_47 ( V_6 , 0x0044 , V_85 ) ;\r\nF_47 ( V_6 , 0x309e , V_85 ) ;\r\nif ( F_48 ( V_6 ) )\r\nF_47 ( V_6 , 0x4497 , V_85 ) ;\r\nelse\r\nF_47 ( V_6 , 0x4097 , V_85 ) ;\r\nreturn 0 ;\r\n}
