`timescale 1ns/100ps

module tb_four_fulladd();

reg[3:0] a,b;
reg cin;
wire cout,s0,s1,s2,s3;

four_fulladd ffad(a,b,cin,cout,s0,s1,s2,s3);

initial

begin
	a=4'd0;b=4'd0;cin=0;
#10	a=4'd5;
#10	b=4'd8;cin=1;
#10	a=4'd9;
end

endmodule