Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d3f0b865060d4620b515e6fa8331bbf3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot combinational_gates_muxed_tb_behav xil_defaultlib.combinational_gates_muxed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Student/Desktop/SanskritiAnusha/lab0/lab0.srcs/sources_1/imports/Downloads/combinational_gates_muxed.v" Line 15. Module combinational_gates_muxed doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.combinational_gates_muxed
Compiling module xil_defaultlib.combinational_gates_muxed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot combinational_gates_muxed_tb_behav
