Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_009.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3195886 heartbeat IPC: 3.12902 cumulative IPC: 3.12902 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6384471 heartbeat IPC: 3.13619 cumulative IPC: 3.1326 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9588548 heartbeat IPC: 3.12102 cumulative IPC: 3.12873 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12788983 heartbeat IPC: 3.12458 cumulative IPC: 3.12769 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16046318 heartbeat IPC: 3.06999 cumulative IPC: 3.11598 (Simulation time: 0 hr 2 min 35 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16046319 (Simulation time: 0 hr 2 min 35 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 31691063 heartbeat IPC: 0.639192 cumulative IPC: 0.639192 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 52732515 heartbeat IPC: 0.475252 cumulative IPC: 0.545164 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 59840785 heartbeat IPC: 1.40681 cumulative IPC: 0.685018 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 67092439 heartbeat IPC: 1.379 cumulative IPC: 0.783605 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 74223304 heartbeat IPC: 1.40235 cumulative IPC: 0.859446 (Simulation time: 0 hr 5 min 41 sec) 
Finished CPU 0 instructions: 50000003 cycles: 58176986 cumulative IPC: 0.859446 (Simulation time: 0 hr 5 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.859446 instructions: 50000003 cycles: 58176986
L1D TOTAL     ACCESS:   21608839  HIT:   17029331  MISS:    4579508
L1D LOAD      ACCESS:    8620215  HIT:    6339998  MISS:    2280217
L1D RFO       ACCESS:    4581206  HIT:    4476835  MISS:     104371
L1D PREFETCH  ACCESS:    8407418  HIT:    6212498  MISS:    2194920
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8652549  ISSUED:    8555552  USEFUL:     106449  USELESS:    2088470
L1D AVERAGE MISS LATENCY: 20.3352 cycles
L1I TOTAL     ACCESS:   16960350  HIT:   15461410  MISS:    1498940
L1I LOAD      ACCESS:   10776358  HIT:   10708719  MISS:      67639
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6183992  HIT:    4752691  MISS:    1431301
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6821226  ISSUED:    6475025  USEFUL:    1078769  USELESS:     352542
L1I AVERAGE MISS LATENCY: 31.3766 cycles
L2C TOTAL     ACCESS:    7799374  HIT:    6748351  MISS:    1051023
L2C LOAD      ACCESS:    2295490  HIT:    2074740  MISS:     220750
L2C RFO       ACCESS:     103474  HIT:      63978  MISS:      39496
L2C PREFETCH  ACCESS:    5143560  HIT:    4354221  MISS:     789339
L2C WRITEBACK ACCESS:     256850  HIT:     255412  MISS:       1438
L2C PREFETCH  REQUESTED:    6436617  ISSUED:    6434291  USEFUL:      21275  USELESS:     766922
L2C AVERAGE MISS LATENCY: 46.4882 cycles
LLC TOTAL     ACCESS:    2314270  HIT:    2182619  MISS:     131651
LLC LOAD      ACCESS:     220529  HIT:     200815  MISS:      19714
LLC RFO       ACCESS:      39491  HIT:      30728  MISS:       8763
LLC PREFETCH  ACCESS:    1917899  HIT:    1814898  MISS:     103001
LLC WRITEBACK ACCESS:     136351  HIT:     136178  MISS:        173
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      11530  USELESS:      89972
LLC AVERAGE MISS LATENCY: 172.58 cycles
Major fault: 0 Minor fault: 6365
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24770  ROW_BUFFER_MISS:     106696
 DBUS_CONGESTED:      56359
 WQ ROW_BUFFER_HIT:       8743  ROW_BUFFER_MISS:      37563  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4713% MPKI: 1.11484 Average ROB Occupancy at Mispredict: 119.558

Branch types
NOT_BRANCH: 39456615 78.9132%
BRANCH_DIRECT_JUMP: 445350 0.8907%
BRANCH_INDIRECT: 131149 0.262298%
BRANCH_CONDITIONAL: 8130196 16.2604%
BRANCH_DIRECT_CALL: 732485 1.46497%
BRANCH_INDIRECT_CALL: 172369 0.344738%
BRANCH_RETURN: 931558 1.86312%
BRANCH_OTHER: 0 0%

