
*** Running vivado
    with args -log Display_gen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Display_gen.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Display_gen.tcl -notrace
Command: synth_design -top Display_gen -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16344
ERROR: [Synth 8-2543] port connections cannot be mixed ordered and named [H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.srcs/sources_1/new/Display_gen.v:94]
INFO: [Synth 8-2350] module Display_gen ignored due to previous errors [H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.srcs/sources_1/new/Display_gen.v:3]
Failed to read verilog 'H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.srcs/sources_1/new/Display_gen.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 19:37:16 2023...
