Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Aug 26 09:50:23 2020
| Host         : th-wvd-7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5top_control_sets_placed.rpt
| Design       : lab5top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      7 |            1 |
|      8 |            2 |
|      9 |            1 |
|     11 |            3 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |              27 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+--------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG |                                                |                                |                1 |              2 |
|  clk10         | Receiver/E[0]                                  |                                |                1 |              4 |
|  clk10         | Transmitter/tx_ctr                             | Transmitter/tx_load            |                1 |              4 |
|  clk10         | Transmitter/FSM_onehot_curr_state[6]_i_1_n_0   |                                |                2 |              7 |
|  clk10         | Receiver/FSM_sequential_curr_state_reg[2]_0[0] |                                |                2 |              8 |
|  clk10         | Transmitter/tx_reg[7]_i_1_n_0                  |                                |                1 |              8 |
|  clk10         | Receiver/E[0]                                  | Receiver/clear                 |                2 |              9 |
|  clk10         |                                                | Receiver/b_count[10]_i_1_n_0   |                4 |             11 |
|  clk10         |                                                | Transmitter/br_cnt[11]_i_1_n_0 |                3 |             11 |
|  clk10         |                                                | display/cdcount[10]_i_1_n_0    |                3 |             11 |
|  clk10         |                                                |                                |                6 |             14 |
|  Clk_IBUF_BUFG |                                                | clk_en                         |                8 |             31 |
+----------------+------------------------------------------------+--------------------------------+------------------+----------------+


