;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 121, -320
	ADD 271, 60
	SUB @-127, 100
	SLT 12, @10
	SUB -7, <-120
	ADD 271, 60
	SLT 271, 60
	SLT 271, 60
	SLT 12, @10
	SPL -0, <402
	JMN -0, <402
	CMP @121, 103
	SUB @121, 103
	SLT 121, 220
	DAT #-861, #-20
	DAT #-0, <123
	SUB @1, @2
	SUB -207, <-120
	SUB @-127, 100
	SUB #12, @1
	SLT #10, 6
	ADD 30, 9
	ADD 271, 60
	ADD 30, 9
	DJN -1, @-20
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	SUB #12, @-227
	SUB <62, @22
	SUB -7, <-120
	DAT #-127, #100
	SUB -7, <-120
	DAT #-127, #100
	SPL 0, <402
	SPL -0, <402
	DAT #0, #-1
	SPL <12, @30
	DJN -1, @-20
	SPL 0, <402
	SPL <12, @30
	MOV -7, <-20
	ADD 30, 9
	SUB @1, @2
	ADD 30, 9
	DJN -1, @-20
	SUB @-127, 100
