---
title: Sourya Dey | Research
---
<div class="w3-container">
	<h3>Publications</h3>
	<ul>
		<li><p>
			<a class="inlink" href="https://ieeexplore.ieee.org/document/8689061" target="_blank">Pre-Defined Sparse Neural Networks with Hardware Acceleration</a>
			<a class="pub" href="/research/bibs/JETCAS2019.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1812.01164" target="_blank">arXiv</a><br>
			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
			<i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)</i>, 2019<br>
			Github: <a class="inlink" href="https://github.com/souryadey/predefinedsparse-nnets" target="_blank">predefinedsparse-nnets</a>
		</p></li>
		<li><p>
			<a class="inlink" href="https://ieeexplore.ieee.org/document/8494011" target="_blank">Morse Code Datasets for Machine Learning</a>
			<a class="pub" href="/research/bibs/ICCCNT2018.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1807.04239" target="_blank">arXiv</a><br>
			Sourya Dey, Keith M. Chugg, Peter A. Beerel<br>
			Won <b>Best Paper Award</b> at <i>International Conference on Computing, Communication and Networking Technologies (ICCCNT)</i>, 2018<br>
			Github: <a class="inlink" href="https://github.com/souryadey/morse-dataset" target="_blank">morse-dataset</a><br>
			Dataset available on <a class="inlink" href="https://ieee-dataport.org/open-access/morse-code-symbol-classification" target="_blank">IEEEDataPort</a>
		</p></li>
		<li><p>
			<a class="inlink" href="https://ieeexplore.ieee.org/document/8502950" target="_blank">Characterizing Sparse Connectivity Patterns in Neural Networks</a>
			<a class="pub" href="/research/bibs/ITA2018.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1711.02131" target="_blank">arXiv</a><br>
			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
			<i>Information Theory and Applications (ITA) Workshop</i>, 2018
		</p></li>
		<li><p>
			<a class="inlink" href="https://ieeexplore.ieee.org/document/8641739" target="_blank">A Highly Parallel FPGA Implementation of Sparse Neural Network Training</a>
			<a class="pub" href="/research/bibs/Reconfig2018.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1806.01087" target="_blank">arXiv</a><br>
			Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel<br>
			<i>International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i>, 2018<br>
			See arXiv for expanded pre-print version
		</p></li>
		<li><p>
			<a class="inlink" href="https://ieeexplore.ieee.org/document/8335713" target="_blank">Interleaver Design for Deep Neural Networks</a>
			<a class="pub" href="/research/bibs/Asilomar2017.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1711.06935" target="_blank">arXiv</a><br>
			Sourya Dey, Peter A. Beerel, Keith M. Chugg<br>
			<i>Asilomar Conference on Signals, Systems and Computers</i>, 2017
		</p></li>
		<li><p>
			<a class="inlink" href="https://link.springer.com/chapter/10.1007%2F978-3-319-68600-4_32" target="_blank">Accelerating Training of Deep Neural Networks via Sparse Edge Processing</a>
			<a class="pub" href="/research/bibs/ICANN2017.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1711.01343" target="_blank">arXiv</a><br>
			Sourya Dey, Yinan Shao, Keith M. Chugg, Peter A. Beerel<br>
			<i>International Conference on Artificial Neural Networks (ICANN)</i>, 2017<br>
			<b>First paper on the concept of pre-defined sparsity</b>
		</p></li>
		<li><p>
			<a class="inlink" href="https://ieeexplore.ieee.org/document/8689061" target="_blank">Pre-Defined Sparse Neural Networks with Hardware Acceleration</a>
			<a class="pub" href="/research/bibs/JETCAS2019.bib">BIB</a>
			<a class="pub" href="http://arxiv.org/abs/1812.01164" target="_blank">arXiv</a><br>
			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
			<i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i>, 2019
		</p></li>
	</ul>
</div>
