===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 21.3528 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9709 ( 12.1%)    3.9709 ( 18.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.2623 ( 10.0%)    3.2623 ( 15.3%)    Parse modules
    0.5826 (  1.8%)    0.5826 (  2.7%)    Verify circuit
   16.5152 ( 50.4%)   10.3761 ( 48.6%)  'firrtl.circuit' Pipeline
    0.5570 (  1.7%)    0.5570 (  2.6%)    LowerFIRRTLAnnotations
    2.5617 (  7.8%)    1.2812 (  6.0%)    'firrtl.module' Pipeline
    1.2216 (  3.7%)    0.6130 (  2.9%)      DropName
    1.3362 (  4.1%)    0.6697 (  3.1%)      CSE
    0.0008 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1141 (  0.3%)    0.0572 (  0.3%)    'firrtl.module' Pipeline
    0.1115 (  0.3%)    0.0560 (  0.3%)      LowerCHIRRTLPass
    0.1641 (  0.5%)    0.1641 (  0.8%)    InferWidths
    0.3565 (  1.1%)    0.3565 (  1.7%)    MemToRegOfVec
    0.6306 (  1.9%)    0.6306 (  3.0%)    InferResets
    0.0804 (  0.2%)    0.0804 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.1205 (  0.4%)    0.1205 (  0.6%)    WireDFT
    0.4560 (  1.4%)    0.4560 (  2.1%)    LowerFIRRTLTypes
    0.5882 (  1.8%)    0.2942 (  1.4%)    'firrtl.module' Pipeline
    0.5661 (  1.7%)    0.2837 (  1.3%)      ExpandWhens
    0.0180 (  0.1%)    0.0100 (  0.0%)      SFCCompat
    0.9773 (  3.0%)    0.9773 (  4.6%)    CheckCombCycles
    0.0803 (  0.2%)    0.0803 (  0.4%)      (A) circt::firrtl::InstanceGraph
    2.0280 (  6.2%)    1.0141 (  4.7%)    'firrtl.module' Pipeline
    1.7940 (  5.5%)    0.8975 (  4.2%)      Canonicalizer
    0.2299 (  0.7%)    0.1155 (  0.5%)      InferReadWrite
    0.1902 (  0.6%)    0.1902 (  0.9%)    PrefixModules
    0.0677 (  0.2%)    0.0677 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4465 (  1.4%)    0.4465 (  2.1%)    Inliner
    1.6018 (  4.9%)    1.6018 (  7.5%)    IMConstProp
    0.0703 (  0.2%)    0.0703 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0694 (  0.2%)    0.0694 (  0.3%)    AddSeqMemPorts
    0.0691 (  0.2%)    0.0691 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2549 (  0.8%)    0.2549 (  1.2%)    CreateSiFiveMetadata
    0.0490 (  0.1%)    0.0490 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.8471 (  2.6%)    0.4236 (  2.0%)    'firrtl.module' Pipeline
    0.2932 (  0.9%)    0.1498 (  0.7%)      DropName
    0.5501 (  1.7%)    0.2786 (  1.3%)      Canonicalizer
    0.7283 (  2.2%)    0.7283 (  3.4%)    IMDeadCodeElim
    0.0678 (  0.2%)    0.0678 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.2603 (  3.8%)    1.2603 (  5.9%)  LowerFIRRTLToHW
    0.0666 (  0.2%)    0.0666 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    0.8819 (  2.7%)    0.8819 (  4.1%)  LowerSeqToSV
    0.2379 (  0.7%)    0.2379 (  1.1%)  HWMemSimImpl
    4.8140 ( 14.7%)    2.4265 ( 11.4%)  'hw.module' Pipeline
    0.8478 (  2.6%)    0.4378 (  2.1%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    3.2088 (  9.8%)    1.6123 (  7.6%)    Canonicalizer
    0.6022 (  1.8%)    0.3140 (  1.5%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1466 (  0.4%)    0.0740 (  0.3%)    HWCleanup
    0.4365 (  1.3%)    0.2184 (  1.0%)  'hw.module' Pipeline
    0.0481 (  0.1%)    0.0253 (  0.1%)    HWLegalizeModules
    0.3830 (  1.2%)    0.1931 (  0.9%)    PrettifyVerilog
    0.2821 (  0.9%)    0.2821 (  1.3%)  StripDebugInfoWithPred
    1.5219 (  4.6%)    1.5219 (  7.1%)  ExportVerilog
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   32.7424 (100.0%)   21.3528 (100.0%)  Total

{
  totalTime: 21.399,
  maxMemory: 883957760
}
