Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Mar 26 16:42:39 2025
| Host              : playmaker-MZ32-AR0-00 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_clock_utilization -file Monkey_X_NIC_clock_utilization_routed.rpt
| Design            : Monkey_X_NIC
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
| Design State      : Routed
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Device Cell Placement Summary for Global Clock g33
43. Clock Region Cell Placement per Global Clock: Region X2Y5
44. Clock Region Cell Placement per Global Clock: Region X3Y5
45. Clock Region Cell Placement per Global Clock: Region X4Y5
46. Clock Region Cell Placement per Global Clock: Region X5Y5
47. Clock Region Cell Placement per Global Clock: Region X2Y6
48. Clock Region Cell Placement per Global Clock: Region X3Y6
49. Clock Region Cell Placement per Global Clock: Region X4Y6
50. Clock Region Cell Placement per Global Clock: Region X5Y6
51. Clock Region Cell Placement per Global Clock: Region X2Y7
52. Clock Region Cell Placement per Global Clock: Region X3Y7
53. Clock Region Cell Placement per Global Clock: Region X4Y7
54. Clock Region Cell Placement per Global Clock: Region X5Y7
55. Clock Region Cell Placement per Global Clock: Region X1Y8
56. Clock Region Cell Placement per Global Clock: Region X2Y8
57. Clock Region Cell Placement per Global Clock: Region X3Y8
58. Clock Region Cell Placement per Global Clock: Region X4Y8
59. Clock Region Cell Placement per Global Clock: Region X5Y8
60. Clock Region Cell Placement per Global Clock: Region X1Y9
61. Clock Region Cell Placement per Global Clock: Region X2Y9
62. Clock Region Cell Placement per Global Clock: Region X3Y9
63. Clock Region Cell Placement per Global Clock: Region X4Y9
64. Clock Region Cell Placement per Global Clock: Region X5Y9
65. Clock Region Cell Placement per Global Clock: Region X0Y10
66. Clock Region Cell Placement per Global Clock: Region X1Y10
67. Clock Region Cell Placement per Global Clock: Region X2Y10
68. Clock Region Cell Placement per Global Clock: Region X3Y10
69. Clock Region Cell Placement per Global Clock: Region X4Y10
70. Clock Region Cell Placement per Global Clock: Region X5Y10
71. Clock Region Cell Placement per Global Clock: Region X0Y11
72. Clock Region Cell Placement per Global Clock: Region X1Y11
73. Clock Region Cell Placement per Global Clock: Region X2Y11
74. Clock Region Cell Placement per Global Clock: Region X3Y11
75. Clock Region Cell Placement per Global Clock: Region X4Y11
76. Clock Region Cell Placement per Global Clock: Region X5Y11
77. Clock Region Cell Placement per Global Clock: Region X0Y12
78. Clock Region Cell Placement per Global Clock: Region X1Y12
79. Clock Region Cell Placement per Global Clock: Region X2Y12
80. Clock Region Cell Placement per Global Clock: Region X3Y12
81. Clock Region Cell Placement per Global Clock: Region X4Y12
82. Clock Region Cell Placement per Global Clock: Region X5Y12
83. Clock Region Cell Placement per Global Clock: Region X0Y13
84. Clock Region Cell Placement per Global Clock: Region X1Y13
85. Clock Region Cell Placement per Global Clock: Region X2Y13
86. Clock Region Cell Placement per Global Clock: Region X3Y13
87. Clock Region Cell Placement per Global Clock: Region X4Y13
88. Clock Region Cell Placement per Global Clock: Region X5Y13
89. Clock Region Cell Placement per Global Clock: Region X0Y14
90. Clock Region Cell Placement per Global Clock: Region X1Y14
91. Clock Region Cell Placement per Global Clock: Region X2Y14

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    9 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |   25 |       720 |   0 |            0 |     22 |
| MMCM       |    1 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y208 | X5Y8         | X5Y8  | group_i0          |                28 |       65070 |               0 |        4.000 | pcie_user_clk                                                                                                                                                                                                                                                                                                                                                                                                            | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                                     | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                            |
| g1        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y212 | X5Y8         | X5Y8  | group_i0          |                 4 |        5785 |               0 |        2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                     | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                            |
| g2        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y213 | X5Y8         | X5Y8  |                   |                 4 |        4480 |               0 |        4.000 | pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                        | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                           |
| g3        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y201 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y204 | X5Y8         | X5Y6  |                   |                 2 |          13 |               0 |     1000.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                      | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                      | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                             |
| g5        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y214 | X5Y8         | X5Y5  |                   |                 1 |           1 |               0 |        8.000 | pcie4_uscale_plus_0_gt_top_i_n_116                                                                                                                                                                                                                                                                                                                                                                                       | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                     | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                            |
| g6        | src1      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y181 | X5Y7         | X5Y6  |                   |                 4 |        6976 |               0 |       10.000 | pcie_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                            |
| g7        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y124  | X2Y5         | X2Y7  |                   |                 8 |        4206 |               0 |       19.998 | clk_50mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                                                                                       | clk_50mhz_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                    | clk_50mhz_int                                                                                                                                                                                                                                                                                                                                                                                             |
| g8        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y305 | X5Y12        | X2Y11 |                   |                15 |        3505 |               0 |        3.103 | rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                          | qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O                                                                                                                                                                                                                                                                                                                                                                                  | qsfp0_cmac_inst/qsfp_rx_clk                                                                                                                                                                                                                                                                                                                                                                               |
| g9        | src4      | BUFG_GT/O       | None       | BUFG_GT_X1Y295 | X5Y12        | X2Y11 |                   |                16 |        3316 |               0 |        3.103 | txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                          | qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O                                                                                                                                                                                                                                                                                                                                                                                  | qsfp0_cmac_inst/qsfp_tx_clk                                                                                                                                                                                                                                                                                                                                                                               |
| g10       | src5      | BUFGCE/O        | None       | BUFGCE_X0Y134  | X2Y5         | X2Y10 |                   |                18 |        2229 |               0 |        7.999 | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                                                                                      | clk_125mhz_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                   | clk_125mhz_int                                                                                                                                                                                                                                                                                                                                                                                            |
| g11       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y294 | X5Y12        | X1Y11 |                   |                 8 |        1341 |               0 |        6.206 | qsfp0_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                                       | bufg_gt_qsfp0_mgt_refclk_1_inst/O                                                                                                                                                                                                                                                                                                                                                                                        | qsfp0_mgt_refclk_1_bufg                                                                                                                                                                                                                                                                                                                                                                                   |
| g12       | src7      | BUFGCE/O        | None       | BUFGCE_X0Y169  | X2Y7         | X2Y6  |                   |                 1 |          56 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                          | wdata_reg[55]_i_2__0/O                                                                                                                                                                                                                                                                                                                                                                                                   | wdata_reg[55]_i_2__0_n_0                                                                                                                                                                                                                                                                                                                                                                                  |
| g13       | src8      | BUFGCE/O        | None       | BUFGCE_X0Y171  | X2Y7         | X2Y7  |                   |                 2 |          56 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                          | wdata_reg[55]_i_2__1/O                                                                                                                                                                                                                                                                                                                                                                                                   | wdata_reg[55]_i_2__1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |
| g14       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y170  | X2Y7         | X2Y6  |                   |                 1 |          56 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                          | wdata_reg[55]_i_2/O                                                                                                                                                                                                                                                                                                                                                                                                      | wdata_reg[55]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                     |
| g15       | src10     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y126 | X5Y5         | X5Y5  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g16       | src11     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y174 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | src12     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y191 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | src13     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y203 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | src14     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y215 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20       | src15     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y202 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g21       | src16     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y143 | X5Y5         | X5Y5  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g22       | src17     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y137 | X5Y5         | X5Y5  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g23       | src18     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y128 | X5Y5         | X5Y5  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g24       | src19     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y163 | X5Y6         | X5Y6  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g25       | src20     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y149 | X5Y6         | X5Y6  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g26       | src21     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y161 | X5Y6         | X5Y6  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g27       | src22     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y159 | X5Y6         | X5Y6  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g28       | src23     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y183 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g29       | src24     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y168 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g30       | src25     | BUFGCE/O        | None       | BUFGCE_X1Y120  | X4Y5         | X3Y5  |                   |                 1 |          12 |               0 |       15.000 | cfgmclk                                                                                                                                                                                                                                                                                                                                                                                                                  | cfgmclk_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                      | cfgmclk_int                                                                                                                                                                                                                                                                                                                                                                                               |
| g31       | src26     | BUFGCE/O        | None       | BUFGCE_X0Y72   | X2Y3         | X2Y5  | n/a               |                 1 |           0 |               1 |        3.333 | clk_300mhz_0                                                                                                                                                                                                                                                                                                                                                                                                             | clk_300mhz_0_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                 | clk_300mhz_0_int                                                                                                                                                                                                                                                                                                                                                                                          |
| g32       | src27     | BUFGCE/O        | None       | BUFGCE_X0Y186  | X2Y7         | X2Y7  | n/a               |                18 |           0 |            6002 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                      | pcie_user_reset_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                              | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                           |
| g33       | src28     | BUFGCE/O        | None       | BUFGCE_X0Y258  | X2Y10        | X2Y10 | n/a               |                 6 |           0 |              79 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                      | pcie_user_reset_bufg_inst_replica/O                                                                                                                                                                                                                                                                                                                                                                                      | pcie_user_reset_repN                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src1      | g6        | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y7    | GTYE4_COMMON_X1Y7   | X5Y7         |           2 |               0 |              10.000 | pcie_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                       | ibufds_gte4_pcie_mgt_refclk_inst/ODIV2                                                                                                                                                                                                                                                                                                                                                                  | pcie_sys_clk                                                                                                                                                                                                                                                                                                                                         |
| src2      | g7        | MMCME4_ADV/CLKOUT1     | None                 | MMCM_X0Y5           | X2Y5         |           1 |               0 |              19.998 | clk_50mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                                                                      | clk_mmcm_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                   | clk_50mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                   |
| src3      | g8        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y48  | GTYE4_CHANNEL_X1Y48 | X5Y12        |           2 |               0 |               3.103 | rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                         | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                            | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                      |
| src4      | g9        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y48  | GTYE4_CHANNEL_X1Y48 | X5Y12        |           2 |               0 |               3.103 | txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                         | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                            | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                      |
| src5      | g10       | MMCME4_ADV/CLKOUT0     | None                 | MMCM_X0Y5           | X2Y5         |           1 |               0 |               7.999 | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                                                                     | clk_mmcm_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                   | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                  |
| src6      | g11       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y12   | GTYE4_COMMON_X1Y12  | X5Y12        |           2 |               0 |               6.206 | qsfp0_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                      | ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2                                                                                                                                                                                                                                                                                                                                                               | qsfp0_mgt_refclk_1_int                                                                                                                                                                                                                                                                                                                               |
| src7      | g12       | LUT4/O                 | None                 | SLICE_X76Y413       | X2Y6         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                                         | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/i___238/O                                                                                                                                                                                                                                                                                                 | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/FSM_onehot_fsm_reg[4]_0                                                                                                                                                                                                                                |
| src8      | g13       | LUT4/O                 | None                 | SLICE_X112Y451      | X4Y7         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                         | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/i___155/O                                                                                                                                                                                                                                                                                                 | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/FSM_onehot_fsm_reg[1]                                                                                                                                                                                                                                  |
| src9      | g14       | LUT4/O                 | None                 | SLICE_X80Y417       | X2Y6         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                                         | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/i___199/O                                                                                                                                                                                                                                                                                                 | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/FSM_onehot_fsm_reg[4]                                                                                                                                                                                                                                  |
| src10     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y20* | GTYE4_CHANNEL_X1Y20 | X5Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                               | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src11     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y30* | GTYE4_CHANNEL_X1Y30 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_2                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src12     | g17       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_2                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src13     | g18       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y32* | GTYE4_CHANNEL_X1Y32 | X5Y8         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_3                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src14     | g19       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y33* | GTYE4_CHANNEL_X1Y33 | X5Y8         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_3                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src15     | g20       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y34* | GTYE4_CHANNEL_X1Y34 | X5Y8         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_3                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src16     | g21       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y21* | GTYE4_CHANNEL_X1Y21 | X5Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                               | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src17     | g22       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y22* | GTYE4_CHANNEL_X1Y22 | X5Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                               | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src18     | g23       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y23* | GTYE4_CHANNEL_X1Y23 | X5Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                               | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src19     | g24       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y24* | GTYE4_CHANNEL_X1Y24 | X5Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src20     | g25       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y25* | GTYE4_CHANNEL_X1Y25 | X5Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src21     | g26       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y26* | GTYE4_CHANNEL_X1Y26 | X5Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src22     | g27       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y27* | GTYE4_CHANNEL_X1Y27 | X5Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_1                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src23     | g28       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y28* | GTYE4_CHANNEL_X1Y28 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src24     | g29       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y29* | GTYE4_CHANNEL_X1Y29 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_2                                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src25     | g30       | STARTUPE3/CFGMCLK      | None                 | CONFIG_SITE_X0Y1    | X5Y6         |           1 |               0 |              15.000 | cfgmclk                                                                                                                                                                                                                                                                                                                                                                                                 | startupe3_inst/CFGMCLK                                                                                                                                                                                                                                                                                                                                                                                  | cfgmclk                                                                                                                                                                                                                                                                                                                                              |
| src26     | g31       | IBUFCTRL/O             | IOB_X0Y182           | IOB_X0Y182          | X2Y3         |           1 |               0 |               3.333 | clk_300mhz_0                                                                                                                                                                                                                                                                                                                                                                                            | clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                 | clk_300mhz_0_ibufg_inst/O                                                                                                                                                                                                                                                                                                                            |
| src27     | g32       | FDRE/Q                 | None                 | SLICE_X55Y451       | X2Y7         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                         | pcie_user_reset_reg_2_reg_lopt_replica/Q                                                                                                                                                                                                                                                                                                                                                                | Q_replN                                                                                                                                                                                                                                                                                                                                              |
| src28     | g33       | FDRE/Q                 | None                 | SLICE_X55Y600       | X2Y10        |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                         | pcie_user_reset_reg_2_reg_lopt_replica_1/Q                                                                                                                                                                                                                                                                                                                                                              | Q_replN_repN                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                | Driver Pin                                                                                                                                                                                                                                                                                                        | Net                                                                                                                                                                                                                                                  |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        3.103 | txoutclkpcs_out[0]   | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS   | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]   - Static -
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_1 | qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] - Static -
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_2 | qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] - Static -
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_3 | qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     3 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y5              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     4 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     4 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     7 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y8              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     5 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y9              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     3 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     5 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y11             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y12             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     5 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y12             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y12             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     3 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y13             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y13             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y14             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      3 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      4 |      24 |     17 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      4 |      24 |   5766 |   26880 |    369 |    6240 |     10 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |     10 |      24 |   9974 |   24000 |    658 |    5760 |     34 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      1 |       1 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      6 |      24 |    260 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      3 |      24 |   3782 |   23040 |      0 |    6240 |     12 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      3 |      24 |   6260 |   28800 |     57 |    7200 |     24 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |     11 |      24 |   8283 |   25920 |    555 |    6720 |      2 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      4 |      24 |   1027 |   31680 |     16 |    7680 |      6 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      3 |      24 |   7226 |   23040 |     54 |    6240 |     24 |      24 |      1 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      3 |      24 |   3712 |   28800 |      0 |    7200 |     36 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |     10 |      24 |   4789 |   25920 |      5 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      4 |      24 |      6 |   23040 |      0 |    6240 |      2 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      7 |      24 |   3685 |   31680 |      9 |    7680 |     28 |      72 |      9 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      7 |      24 |   7692 |   23040 |      2 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      3 |      24 |   4412 |   28800 |      0 |    7200 |     32 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      8 |      24 |   3864 |   25920 |      3 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      4 |      24 |    715 |   21120 |      0 |    5280 |      8 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      5 |      24 |   4351 |   29760 |     33 |    6720 |     42 |      72 |      1 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      4 |      24 |   3288 |   21120 |     75 |    5280 |     22 |      24 |      0 |      16 |      4 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      2 |      24 |      0 |   26880 |      0 |    6240 |     34 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      1 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      2 |      24 |     79 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      2 |      24 |   1920 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      3 |      24 |    391 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      2 |      24 |     32 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      1 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      4 |      24 |    320 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      5 |      24 |   1993 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      5 |      24 |      1 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      2 |      24 |     23 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      1 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      5 |      24 |    727 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      5 |      24 |     96 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      5 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      4 |      24 |    306 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      4 |      24 |   1112 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      4 |      24 |    226 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y13             |      4 |      24 |   2080 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      5 |      24 |    354 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      4 |      24 |    524 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      4 |      24 |    718 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      4 |      24 |    788 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      1 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      4 |      24 |   1260 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      1 |       1 |
| X1Y14             |      4 |      24 |   1171 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      3 |      24 |    220 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  4 |  4 |  3 |  0 |  0 |  0 |
| Y13 |  4 |  5 |  4 |  4 |  4 |  1 |
| Y12 |  5 |  5 |  6 |  5 |  5 |  5 |
| Y11 |  4 |  5 |  5 |  2 |  1 |  1 |
| Y10 |  2 |  3 |  5 |  2 |  1 |  1 |
| Y9  |  0 |  4 |  7 |  4 |  2 |  1 |
| Y8  |  0 |  4 |  7 |  7 |  3 | 11 |
| Y7  |  0 |  0 |  7 |  3 |  3 | 11 |
| Y6  |  0 |  0 |  7 |  3 |  3 | 12 |
| Y5  |  0 |  0 |  4 |  4 |  5 | 10 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X3Y5              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y5              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    6 |    24 | 25.00 |
| X3Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    3 |    24 | 12.50 |    5 |    24 | 20.83 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |
| X3Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    1 |    24 |  4.17 |   10 |    24 | 41.67 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y8              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X3Y8              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    5 |    24 | 20.83 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y9              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X3Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X3Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y11             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y11             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X3Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y12             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y12             |    6 |    24 | 25.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X3Y12             |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    9 |    24 | 37.50 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y13             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y13             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y13             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X5Y8              | pcie_user_clk |       4.000 | {0.000 2.000} | X5Y8     |       63388 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+-------+-------+-------+--------------+-----------------------+
|     | X0   | X1    | X2    | X3    | X4    | X5           | HORIZONTAL PROG DELAY |
+-----+------+-------+-------+-------+-------+--------------+-----------------------+
| Y14 |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
| Y13 |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
| Y12 |  405 |    86 |     0 |     0 |     0 |            0 |                     0 |
| Y11 |  294 |  1988 |     1 |     0 |     0 |            0 |                     1 |
| Y10 |   79 |  1920 |   387 |     0 |     0 |            0 |                     2 |
| Y9  |    0 |   715 |  4194 |    47 |     5 |            0 |                     3 |
| Y8  |    0 |     6 |  3607 |  6147 |  4426 | (R) (D) 2135 |                     3 |
| Y7  |    0 |     0 |  1047 |  7293 |  3729 |         2203 |                     2 |
| Y6  |    0 |     0 |   260 |  3789 |  6329 |         2187 |                     1 |
| Y5  |    0 |     0 |     0 |     5 |  6025 |         4079 |                     0 |
| Y4  |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
| Y3  |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
| Y2  |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
| Y1  |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
| Y0  |    0 |     0 |     0 |     0 |     0 |            0 |                     0 |
+-----+------+-------+-------+-------+-------+--------------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X5Y8     |        5757 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4   | X5        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------+-----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |    0 | (R) (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |    0 |        90 |                     2 |
| Y6  |  0 |  0 |  0 |  0 |    0 |      2429 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |  114 |      3124 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |    0 |         0 |                     0 |
+-----+----+----+----+----+------+-----------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X5Y8              | pipe_clk |       4.000 | {0.000 2.000} | X5Y8     |        4416 |        0 |              0 |       16 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 39 |                     3 |
| Y7  |  0 |  0 |  0 |  0 |  0 |        554 |                     2 |
| Y6  |  0 |  0 |  0 |  0 |  0 |       2034 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |  0 |       1805 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                               | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                           |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X5Y6     |          13 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |      5 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  (R) 8 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_0_gt_top_i_n_116 |       8.000 | {0.000 4.000} | X5Y5     |           1 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+--------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g6        | BUFG_GT/O       | X5Y7              | pcie_mgt_refclk_1 |      10.000 | {0.000 5.000} | X5Y6     |        6940 |        0 |              0 |       20 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0 |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |      1578 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  (D) 1827 |                     1 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  (R) 2027 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      1528 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+-----------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g7        | BUFGCE/O        | X2Y5              | clk_50mhz_mmcm_out |      19.998 | {0.000 9.999} | X2Y7     |        4124 |        0 |              0 |        0 | clk_50mhz_int |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+-------+-----+----+-----------------------+
|     | X0 | X1 | X2     | X3    | X4  | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+-------+-----+----+-----------------------+
| Y14 |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y13 |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y12 |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y11 |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y9  |  0 |  4 |    212 |  3314 |  12 |  0 |                     1 |
| Y8  |  0 |  1 |      4 |   576 |   0 |  0 |                     2 |
| Y7  |  0 |  0 |  (R) 0 |     0 |   0 |  0 |                     0 |
| Y6  |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y5  |  0 |  0 |  (D) 0 |     0 |   1 |  0 |                     0 |
| Y4  |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y3  |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y2  |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y1  |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
| Y0  |  0 |  0 |      0 |     0 |   0 |  0 |                     0 |
+-----+----+----+--------+-------+-----+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
| g8        | BUFG_GT/O       | X5Y12             | rxoutclk_out[0] |       3.103 | {0.000 1.551} | X2Y11    |        3397 |        0 |              0 |        4 | qsfp0_cmac_inst/qsfp_rx_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+-------+------+------+---------+-----------------------+
|     | X0   | X1   | X2    | X3   | X4   | X5      | HORIZONTAL PROG DELAY |
+-----+------+------+-------+------+------+---------+-----------------------+
| Y14 |  470 |  233 |    80 |    0 |    0 |       0 |                     1 |
| Y13 |  940 |  103 |   241 |  320 |  324 |       0 |                     2 |
| Y12 |  283 |    0 |     0 |    2 |  350 |  (D) 28 |                     3 |
| Y11 |   22 |    1 | (R) 0 |    0 |    0 |       0 |                     3 |
| Y10 |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y9  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y8  |    0 |    0 |     0 |    4 |    0 |       0 |                     0 |
| Y7  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y6  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y5  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y4  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y3  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y2  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y1  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y0  |    0 |    0 |     0 |    0 |    0 |       0 |                     0 |
+-----+------+------+-------+------+------+---------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
| g9        | BUFG_GT/O       | X5Y12             | txoutclk_out[0] |       3.103 | {0.000 1.551} | X2Y11    |        3302 |        0 |              0 |        4 | qsfp0_cmac_inst/qsfp_tx_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+------+-------+------+------+---------+-----------------------+
|     | X0    | X1   | X2    | X3   | X4   | X5      | HORIZONTAL PROG DELAY |
+-----+-------+------+-------+------+------+---------+-----------------------+
| Y14 |   458 |  235 |    80 |    0 |    0 |       0 |                     1 |
| Y13 |  1137 |   97 |   245 |  320 |  318 |       0 |                     2 |
| Y12 |    34 |    2 |     0 |    3 |  353 |  (D) 14 |                     3 |
| Y11 |     4 |    2 | (R) 0 |    0 |    0 |       0 |                     3 |
| Y10 |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y9  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y8  |     0 |    0 |     0 |    4 |    0 |       0 |                     0 |
| Y7  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y6  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y5  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y4  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y3  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y2  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y1  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
| Y0  |     0 |    0 |     0 |    0 |    0 |       0 |                     0 |
+-----+-------+------+-------+------+------+---------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| g10       | BUFGCE/O        | X2Y5              | clk_125mhz_mmcm_out |       7.999 | {0.000 4.000} | X2Y10    |        2224 |        0 |              0 |        5 | clk_125mhz_int |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+------+--------+------+------+------+-----------------------+
|     | X0  | X1   | X2     | X3   | X4   | X5   | HORIZONTAL PROG DELAY |
+-----+-----+------+--------+------+------+------+-----------------------+
| Y14 |  59 |  703 |     60 |    0 |    0 |    0 |                     1 |
| Y13 |   0 |  154 |     38 |   78 |  146 |    0 |                     2 |
| Y12 |   0 |    0 |      0 |  301 |  364 |  182 |                     3 |
| Y11 |   0 |    0 |      0 |   23 |    0 |    0 |                     4 |
| Y10 |   0 |    0 |  (R) 4 |   32 |    0 |    0 |                     4 |
| Y9  |   0 |    0 |      0 |   13 |    0 |    0 |                     3 |
| Y8  |   0 |    0 |      0 |   29 |    2 |    0 |                     2 |
| Y7  |   0 |    0 |      0 |    0 |    1 |    0 |                     1 |
| Y6  |   0 |    0 |      0 |    0 |    0 |   40 |                     0 |
| Y5  |   0 |    0 |  (D) 0 |    0 |    0 |    0 |                     0 |
| Y4  |   0 |    0 |      0 |    0 |    0 |    0 |                     0 |
| Y3  |   0 |    0 |      0 |    0 |    0 |    0 |                     0 |
| Y2  |   0 |    0 |      0 |    0 |    0 |    0 |                     0 |
| Y1  |   0 |    0 |      0 |    0 |    0 |    0 |                     0 |
| Y0  |   0 |    0 |      0 |    0 |    0 |    0 |                     0 |
+-----+-----+------+--------+------+------+------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| g11       | BUFG_GT/O       | X5Y12             | qsfp0_mgt_refclk_1 |       6.206 | {0.000 3.103} | X1Y11    |        1341 |        0 |              0 |        0 | qsfp0_mgt_refclk_1_bufg |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+-----+------+----+--------+-----------------------+
|     | X0   | X1    | X2  | X3   | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+------+-------+-----+------+----+--------+-----------------------+
| Y14 |  276 |     0 |   0 |    0 |  0 |      0 |                     1 |
| Y13 |    3 |     0 |   0 |    0 |  0 |      0 |                     2 |
| Y12 |    5 |     8 |   0 |    0 |  0 |  (D) 0 |                     3 |
| Y11 |    0 | (R) 2 |   0 |    0 |  0 |      0 |                     3 |
| Y10 |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y9  |    0 |     0 |   0 |    4 |  0 |      0 |                     1 |
| Y8  |    0 |     0 |  97 |  946 |  0 |      0 |                     0 |
| Y7  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y6  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y5  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y4  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y3  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y2  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y1  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
| Y0  |    0 |     0 |   0 |    0 |  0 |      0 |                     0 |
+-----+------+-------+-----+------+----+--------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------+
| g12       | BUFGCE/O        | X2Y7              |       |             |               | X2Y6     |          56 |        0 |              0 |        0 | wdata_reg[55]_i_2__0_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+----+----+----+-----------------------+
|     | X0 | X1 | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+----+----+----+-----------------------+
| Y14 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y13 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y12 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y11 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 | (R) 56 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
+-----+----+----+--------+----+----+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------+
| g13       | BUFGCE/O        | X2Y7              |       |             |               | X2Y7     |          56 |        0 |              0 |        0 | wdata_reg[55]_i_2__1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+----+----+-----------------------+
|     | X0 | X1 | X2         | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+------------+----+----+----+-----------------------+
| Y14 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y13 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y12 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y11 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 | (R) (D) 15 |  0 |  0 |  0 |                     1 |
| Y6  |  0 |  0 |         41 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
+-----+----+----+------------+----+----+----+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------+
| g14       | BUFGCE/O        | X2Y7              |       |             |               | X2Y6     |          56 |        0 |              0 |        0 | wdata_reg[55]_i_2_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+----+----+----+-----------------------+
|     | X0 | X1 | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+----+----+----+-----------------------+
| Y14 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y13 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y12 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y11 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 | (R) 56 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
+-----+----+----+--------+----+----+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X5Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X5Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X5Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X5Y8              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X5Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X5Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g23       | BUFG_GT/O       | X5Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g24       | BUFG_GT/O       | X5Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g25       | BUFG_GT/O       | X5Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g26       | BUFG_GT/O       | X5Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g27       | BUFG_GT/O       | X5Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g28       | BUFG_GT/O       | X5Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g29       | BUFG_GT/O       | X5Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net         |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| g30       | BUFGCE/O        | X4Y5              | cfgmclk |      15.000 | {0.000 7.500} | X3Y5     |          12 |        0 |              0 |        0 | cfgmclk_int |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3     | X4     | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+--------+--------+----+-----------------------+
| Y14 |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 | (R) 12 |  (D) 0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |      0 |      0 |  0 |                     0 |
+-----+----+----+----+--------+--------+----+-----------------------+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------+
| g31       | BUFGCE/O        | X2Y3              | clk_300mhz_0 |       3.333 | {0.000 1.666} | X2Y5     |           0 |        0 |              1 |        0 | clk_300mhz_0_int |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+----+----+----+-----------------------+
|     | X0 | X1 | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+----+----+----+-----------------------+
| Y14 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y13 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y12 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y11 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  (R) 1 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
+-----+----+----+--------+----+----+----+-----------------------+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------+
| g32       | BUFGCE/O        | X2Y7              |       |             |               | X2Y7     |        6002 |        0 |              0 |        0 | pcie_user_reset |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------------+-------+------+-----+-----------------------+
|     | X0 | X1 | X2          | X3    | X4   | X5  | HORIZONTAL PROG DELAY |
+-----+----+----+-------------+-------+------+-----+-----------------------+
| Y14 |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y13 |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y12 |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y11 |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y10 |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y9  |  0 |  4 |          86 |     0 |    0 |   0 |                     0 |
| Y8  |  0 |  2 |          94 |   761 |  118 |  74 |                     0 |
| Y7  |  0 |  0 | (R) (D) 485 |  1472 |  156 |  36 |                     0 |
| Y6  |  0 |  0 |         110 |  1902 |  495 |  62 |                     0 |
| Y5  |  0 |  0 |           0 |     5 |  131 |   9 |                     0 |
| Y4  |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y3  |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y2  |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y1  |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
| Y0  |  0 |  0 |           0 |     0 |    0 |   0 |                     0 |
+-----+----+----+-------------+-------+------+-----+-----------------------+


42. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
| g33       | BUFGCE/O        | X2Y10             |       |             |               | X2Y10    |          79 |        0 |              0 |        0 | pcie_user_reset_repN |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+-----+-----------+----+----+----+-----------------------+
|     | X0  | X1  | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+-----+-----+-----------+----+----+----+-----------------------+
| Y14 |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y13 |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y12 |  13 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y11 |  31 |   4 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |  19 |  11 | (R) (D) 1 |  0 |  0 |  0 |                     0 |
| Y9  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
| Y0  |   0 |   0 |         0 |  0 |  0 |  0 |                     0 |
+-----+-----+-----+-----------+----+----+----+-----------------------+


43. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------+
| g7+       | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int    |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int   |
| g31       | 0     | BUFGCE/O        | None       |           0 |               1 |  0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_300mhz_0_int |
| g32+      | 18    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g30       | 0     | BUFGCE/O        | None       |          12 |               0 | 12 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cfgmclk_int                                                                                                    |
| g32       | 18    | BUFGCE/O        | None       |           0 |               5 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        6025 |               0 | 5656 |    369 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1        | 20    | BUFG_GT/O       | PBlock     |         114 |               0 |  110 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g7        | 4     | BUFGCE/O        | None       |           1 |               0 |    0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g30+      | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cfgmclk_int                                                                                                    |
| g32       | 18    | BUFGCE/O        | None       |           0 |             131 |  125 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        4079 |               0 | 3425 |    654 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                           |
| g6        | 13    | BUFG_GT/O       | PBlock     |        1528 |               0 | 1519 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                           |
| g1        | 20    | BUFG_GT/O       | PBlock     |        3124 |               0 | 3106 |      0 |   17 |    0 |   0 |  0 |    0 |   0 |       1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                           |
| g2        | 21    | BUFG_GT/O       | PBlock     |        1805 |               0 | 1800 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                          |
| g15       | 6     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g21       | 23    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g22       | 17    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g23       | 8     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 22    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                           |
| g32       | 18    | BUFGCE/O        | None       |           0 |               9 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |         260 |               0 | 260 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 1     | BUFGCE/O        | None       |          56 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | wdata_reg[55]_i_2__0_n_0                                                                                       |
| g13       | 3     | BUFGCE/O        | None       |          41 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | wdata_reg[55]_i_2__1_n_0                                                                                       |
| g14       | 2     | BUFGCE/O        | None       |          56 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | wdata_reg[55]_i_2_n_0                                                                                          |
| g32       | 18    | BUFGCE/O        | None       |           0 |             110 | 110 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        3789 |               0 | 3782 |      0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32       | 18    | BUFGCE/O        | None       |           0 |            1902 | 1878 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        6329 |               0 | 6260 |     57 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32       | 18    | BUFGCE/O        | None       |           0 |             495 |  481 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        2187 |               0 | 2187 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                           |
| g6        | 13    | BUFG_GT/O       | PBlock     |        2027 |               0 | 2011 |     11 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                           |
| g1        | 20    | BUFG_GT/O       | PBlock     |        2429 |               0 | 1884 |    544 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                           |
| g2        | 21    | BUFG_GT/O       | PBlock     |        2034 |               0 | 2030 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                          |
| g10       | 14    | BUFGCE/O        | None       |          40 |               0 |   39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                                                                                                                                                                           |
| g24       | 19    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g25       | 5     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g26       | 17    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27       | 15    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 12    | BUFG_GT/O       | PBlock     |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                            |
| g5+       | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                           |
| g32       | 18    | BUFGCE/O        | None       |           0 |              62 |   62 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        1047 |               0 | 1027 |     16 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | wdata_reg[55]_i_2__0_n_0                                                                                       |
| g13       | 3     | BUFGCE/O        | None       |          15 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | wdata_reg[55]_i_2__1_n_0                                                                                       |
| g14+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | wdata_reg[55]_i_2_n_0                                                                                          |
| g32       | 18    | BUFGCE/O        | None       |           0 |             485 |  419 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        7293 |               0 | 7226 |     54 |   13 |    1 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32       | 18    | BUFGCE/O        | None       |           0 |            1472 | 1446 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        3729 |               0 | 3711 |      0 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10       | 14    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32       | 18    | BUFGCE/O        | None       |           0 |             156 |  154 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        2203 |               0 | 2203 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                            |
| g6        | 13    | BUFG_GT/O       | PBlock     |        1827 |               0 | 1817 |      5 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                            |
| g1        | 20    | BUFG_GT/O       | PBlock     |          90 |               0 |   90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                            |
| g2        | 21    | BUFG_GT/O       | PBlock     |         554 |               0 |  550 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                           |
| g16       | 6     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | 23    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g28       | 15    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g29       | 0     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g4        | 12    | BUFG_GT/O       | PBlock     |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                             |
| g5+       | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                            |
| g32       | 18    | BUFGCE/O        | None       |           0 |              36 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |           6 |               0 |  6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |           1 |               0 |  0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g32       | 18    | BUFGCE/O        | None       |           0 |               2 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        3607 |               0 | 3588 |      9 |   10 |    9 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |           4 |               0 |    0 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11       | 6     | BUFG_GT/O       | None       |          97 |               0 |   97 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g32       | 18    | BUFGCE/O        | None       |           0 |              94 |   85 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        6147 |               0 | 6134 |      1 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |         576 |               0 |  575 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g8        | 17    | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |          29 |               0 |   29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11       | 6     | BUFG_GT/O       | None       |         946 |               0 |  946 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g32       | 18    | BUFGCE/O        | None       |           0 |             761 |  740 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        4426 |               0 | 4410 |      0 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10       | 14    | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32       | 18    | BUFGCE/O        | None       |           0 |             118 |  117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        2135 |               0 | 2135 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                            |
| g6        | 13    | BUFG_GT/O       | PBlock     |        1578 |               0 | 1570 |      3 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                            |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                            |
| g2        | 21    | BUFG_GT/O       | PBlock     |          39 |               0 |   35 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                           |
| g18       | 11    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | 23    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20       | 10    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 9     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 12    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                             |
| g5+       | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                            |
| g32       | 18    | BUFGCE/O        | None       |           0 |              74 |   74 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |         715 |               0 | 715 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |           4 |               0 |   0 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g32       | 18    | BUFGCE/O        | None       |           0 |               4 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        4194 |               0 | 4177 |      1 |   16 |    1 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |         212 |               0 |  174 |     32 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g32       | 18    | BUFGCE/O        | None       |           0 |              86 |   84 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |          47 |               0 |   42 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |        3314 |               0 | 3229 |     75 |    6 |    0 |   4 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g10       | 14    | BUFGCE/O        | None       |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11       | 6     | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |           5 |               0 |  0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFGCE/O        | None       |          12 |               0 |  0 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X0Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |          79 |               0 | 79 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g33       | 18    | BUFGCE/O        | None       |           0 |              19 | 19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        1920 |               0 | 1920 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g33       | 18    | BUFGCE/O        | None       |           0 |              11 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |         387 |               0 | 387 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9+       | 7     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g33       | 18    | BUFGCE/O        | None       |           0 |               1 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10       | 14    | BUFGCE/O        | None       |          32 |               0 | 32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X0Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |         294 |               0 | 294 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |          22 |               0 |  22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g33       | 18    | BUFGCE/O        | None       |           0 |              31 |  31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X1Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |        1988 |               0 | 1988 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g11       | 6     | BUFG_GT/O       | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g33       | 18    | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9+       | 7     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g33+      | 18    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


74. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g10       | 14    | BUFGCE/O        | None       |          23 |               0 | 23 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X0Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |         405 |               0 | 405 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         283 |               0 | 283 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |          34 |               0 |  34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g11       | 6     | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g33       | 18    | BUFGCE/O        | None       |           0 |              13 |  13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


78. Clock Region Cell Placement per Global Clock: Region X1Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 16    | BUFG_GT/O       | PBlock     |          86 |               0 | 86 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g11       | 6     | BUFG_GT/O       | None       |           8 |               0 |  8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g33+      | 18    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9+       | 7     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10+      | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
| g33+      | 18    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |           2 |               0 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |           3 |               0 |   3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |         301 |               0 | 301 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         350 |               0 | 350 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |         353 |               0 | 353 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |         364 |               0 | 364 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |          28 |               0 |  24 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |          14 |               0 |  10 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |         182 |               0 | 177 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X0Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         940 |               0 |  940 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |        1137 |               0 | 1137 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g11       | 6     | BUFG_GT/O       | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X1Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         103 |               0 | 103 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |          97 |               0 |  97 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |         154 |               0 | 154 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X2Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         241 |               0 | 241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |         245 |               0 | 245 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |          38 |               0 |  38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X3Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         320 |               0 | 320 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |         320 |               0 | 320 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |          78 |               0 |  78 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X4Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 17    | BUFG_GT/O       | None       |         324 |               0 | 324 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk                                                                                    |
| g9        | 7     | BUFG_GT/O       | None       |         318 |               0 | 318 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk                                                                                    |
| g10       | 14    | BUFGCE/O        | None       |         146 |               0 | 146 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X5Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X0Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| g8        | 17    | BUFG_GT/O       | None       |         470 |               0 | 469 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | qsfp0_cmac_inst/qsfp_rx_clk |
| g9        | 7     | BUFG_GT/O       | None       |         458 |               0 | 457 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | qsfp0_cmac_inst/qsfp_tx_clk |
| g10       | 14    | BUFGCE/O        | None       |          59 |               0 |  58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | clk_125mhz_int              |
| g11       | 6     | BUFG_GT/O       | None       |         276 |               0 | 276 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X1Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| g8        | 17    | BUFG_GT/O       | None       |         233 |               0 | 233 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk |
| g9        | 7     | BUFG_GT/O       | None       |         235 |               0 | 235 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk |
| g10       | 14    | BUFGCE/O        | None       |         703 |               0 | 703 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int              |
| g11+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_mgt_refclk_1_bufg     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X2Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| g8        | 17    | BUFG_GT/O       | None       |          80 |               0 | 80 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_rx_clk |
| g9        | 7     | BUFG_GT/O       | None       |          80 |               0 | 80 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/qsfp_tx_clk |
| g10       | 14    | BUFGCE/O        | None       |          60 |               0 | 60 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


