# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/ad4134_clock_generator.vhd" \
"../../../../../src/ad4134_control.vhd" \
"../../../../../src/ad4134_tester.vhd" \
"../../../../../src/spi_controller.vhd" \
"../../../../../src/ad4134_tb.vhd" \

# Do not sort compile order
nosort
