Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'hdmi2usb'

Design Information
------------------
Command Line   : map -filter
/home/ajit/Documents/main/HDMI2USB-master/ise/iseconfig/filter.filter -intstyle
ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -xe n -t 1 -xt 0
-register_duplication on -r 4 -global_opt off -mt off -ir off -pr off -lc off
-power off -o hdmi2usb_map.ncd hdmi2usb.ngd hdmi2usb.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri May 30 05:10:54 2014

Mapping design into LUTs...
WARNING:MapLib:163 - Bus sda driven by tbufs will be transformed to use
   combinational drivers.
Running directed packing...
WARNING:Pack:2549 - The register "edid_hack0/edid_master/sdaout" has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol edid_hack0/edid_master/sdaout requires general
   routing to fabric, but the register can only be routed to ILOGIC, IODELAY,
   and IOB.
WARNING:Pack:2549 - The register "edid_hack0/edid_slave/sdaout" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol edid_hack0/edid_slave/sdaout requires general routing to
   fabric, but the register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "edid_hack1/edid_slave/sdaout" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol edid_hack1/edid_slave/sdaout requires general routing to
   fabric, but the register can only be routed to ILOGIC, IODELAY, and IOB.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, testpattern_comp/patternClk_com/dcm_clkgen_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 12

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_ | SETUP       |    -1.124ns|    43.500ns|      22|       17420
  clk / 0.65 HIGH 50%                       | HOLD        |    -0.242ns|            |      26|        5980
----------------------------------------------------------------------------------------------------------
* TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD T | SETUP       |     3.737ns|     1.263ns|       0|           0
  IMEGRP "hdmiMatri_Comp_tx_pllclk2_1" TS_h | HOLD        |    -0.954ns|            |      40|       37020
  dmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50 | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIO | SETUP       |     3.711ns|     6.289ns|       0|           0
  D TIMEGRP "hdmiMatri_Comp_dvi_rx1_pllclk1 | HOLD        |    -0.395ns|            |     272|       34643
  " TS_DVI_CLOCK1 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIO | SETUP       |     3.747ns|     2.506ns|       0|           0
  D TIMEGRP "hdmiMatri_Comp_dvi_rx0_pllclk1 | HOLD        |    -0.168ns|            |     126|       13197
  " TS_DVI_CLOCK0 HIGH 50%                  | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_ddr2_comp_ramComp_memc3_infrastructure | SETUP       |     5.220ns|     5.746ns|       0|           0
  _inst_clk0_bufg_in = PERIOD TIMEGRP "ddr2 | HOLD        |    -0.097ns|            |     672|       64128
  _comp_ramComp_memc3_infrastructure_inst_c |             |            |            |        |            
  lk0_bufg_in" TS_clk / 0.625 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0" 10 ns HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  1" 10 ns HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr2_comp_ramComp_memc3_infrastructure | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  _inst_clk_2x_180 = PERIOD TIMEGRP "ddr2_c |             |            |            |        |            
  omp_ramComp_memc3_infrastructure_inst_clk |             |            |            |        |            
  _2x_180" TS_clk / 6.25 PHASE 0.8 ns HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr2_comp_ramComp_memc3_infrastructure | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  _inst_clk_2x_0 = PERIOD TIMEGRP "ddr2_com |             |            |            |        |            
  p_ramComp_memc3_infrastructure_inst_clk_2 |             |            |            |        |            
  x_0" TS_clk / 6.25 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD T | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  IMEGRP "hdmiMatri_Comp_tx_pllclk2_0" TS_h |             |            |            |        |            
  dmiMatri_Comp_dvi_rx0_pllclk1 / 2 HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIO | SETUP       |     3.283ns|     1.717ns|       0|           0
  D TIMEGRP "hdmiMatri_Comp_dvi_rx1_pllclk2 | HOLD        |     0.038ns|            |       0|           0
  " TS_DVI_CLOCK1 / 2 HIGH 50%              | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIO | SETUP       |     3.283ns|     1.717ns|       0|           0
  D TIMEGRP "hdmiMatri_Comp_dvi_rx0_pllclk2 | HOLD        |     0.038ns|            |       0|           0
  " TS_DVI_CLOCK0 / 2 HIGH 50%              | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIM | MINPERIOD   |     5.962ns|     1.730ns|       0|           0
  EGRP "hdmiMatri_Comp_tx_pllclk2" TS_pclk_ |             |            |            |        |            
  tp / 2 HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr2_comp_ramComp_memc3_infrastructure | SETUP       |     7.467ns|     2.132ns|       0|           0
  _inst_mcb_drp_clk_bufg_in = PERIOD TIMEGR | HOLD        |     0.106ns|            |       0|           0
  P "ddr2_comp_ramComp_memc3_infrastructure |             |            |            |        |            
  _inst_mcb_drp_clk_bufg_in" TS_clk / 1.041 |             |            |            |        |            
  66667 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.603ns|     1.397ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0" TS_DVI_CLOCK | HOLD        |     0.086ns|            |       0|           0
  0                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_1 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.603ns|     1.397ns|       0|           0
  rp_1" TO TIMEGRP "fddbgrp_1" TS_DVI_CLOCK | HOLD        |     0.086ns|            |       0|           0
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz  | SETUP       |     8.632ns|     3.568ns|       0|           0
  HIGH 50%                                  | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     9.048ns|     0.952ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0" TS_DVI_CLOCK0 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ramra_1 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     9.048ns|     0.952ns|       0|           0
  a_1" TO TIMEGRP "fddbgrp_1" TS_DVI_CLOCK1 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_dvi_rx0_pllclk0 = PERIO | N/A         |         N/A|         N/A|     N/A|         N/A
  D TIMEGRP "hdmiMatri_Comp_dvi_rx0_pllclk0 |             |            |            |        |            
  " TS_DVI_CLOCK0 / 10 HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_dvi_rx1_pllclk0 = PERIO | N/A         |         N/A|         N/A|     N/A|         N/A
  D TIMEGRP "hdmiMatri_Comp_dvi_rx1_pllclk0 |             |            |            |        |            
  " TS_DVI_CLOCK1 / 10 HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_tx_pllclk0 = PERIOD TIM | N/A         |         N/A|         N/A|     N/A|         N/A
  EGRP "hdmiMatri_Comp_tx_pllclk0" TS_pclk_ |             |            |            |        |            
  tp / 10 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_tx_pllclk0_0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmiMatri_Comp_tx_pllclk0_0" TS_h |             |            |            |        |            
  dmiMatri_Comp_dvi_rx0_pllclk1 / 10 HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmiMatri_Comp_tx_pllclk0_1 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmiMatri_Comp_tx_pllclk0_1" TS_h |             |            |            |        |            
  dmiMatri_Comp_dvi_rx1_pllclk1 / 10 HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_clk                         |     10.000ns|      5.340ns|     28.275ns|            0|          720|            0|   
   264326|
| TS_pclk_tp                    |     15.385ns|     43.500ns|      3.460ns|           48|            0|         2868|   
        0|
|  TS_hdmiMatri_Comp_tx_pllclk0 |      1.538ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  TS_hdmiMatri_Comp_tx_pllclk2 |      7.692ns|      1.730ns|          N/A|            0|            0|            0|   
        0|
| TS_ddr2_comp_ramComp_memc3_inf|      9.600ns|      2.132ns|          N/A|            0|            0|        21251|   
        0|
| rastructure_inst_mcb_drp_clk_b|             |             |             |             |             |             |   
         |
| ufg_in                        |             |             |             |             |             |             |   
         |
| TS_ddr2_comp_ramComp_memc3_inf|      1.600ns|      1.499ns|          N/A|            0|            0|            0|   
        0|
| rastructure_inst_clk_2x_180   |             |             |             |             |             |             |   
         |
| TS_ddr2_comp_ramComp_memc3_inf|      1.600ns|      1.499ns|          N/A|            0|            0|            0|   
        0|
| rastructure_inst_clk_2x_0     |             |             |             |             |             |             |   
         |
| TS_ddr2_comp_ramComp_memc3_inf|     16.000ns|      5.746ns|          N/A|          672|            0|       240207|   
        0|
| rastructure_inst_clk0_bufg_in |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|      3.460ns|            0|          126|            0|   
     5457|
| TS_ramdo_0                    |     10.000ns|      1.397ns|          N/A|            0|            0|           30|   
        0|
| TS_ramra_0                    |     10.000ns|      0.952ns|          N/A|            0|            0|          120|   
        0|
| TS_hdmiMatri_Comp_dvi_rx0_pllc|     10.000ns|      3.334ns|      3.460ns|          126|            0|         3759|   
        0|
| lk1                           |             |             |             |             |             |             |   
         |
|  TS_hdmiMatri_Comp_tx_pllclk0_|      1.000ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  0                            |             |             |             |             |             |             |   
         |
|  TS_hdmiMatri_Comp_tx_pllclk2_|      5.000ns|      1.730ns|          N/A|            0|            0|            0|   
        0|
|  0                            |             |             |             |             |             |             |   
         |
| TS_hdmiMatri_Comp_dvi_rx0_pllc|      1.000ns|          N/A|          N/A|            0|            0|            0|   
        0|
| lk0                           |             |             |             |             |             |             |   
         |
| TS_hdmiMatri_Comp_dvi_rx0_pllc|      5.000ns|      1.730ns|          N/A|            0|            0|         1548|   
        0|
| lk2                           |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      6.289ns|            0|          312|            0|   
    32421|
| TS_ramdo_1                    |     10.000ns|      1.397ns|          N/A|            0|            0|           30|   
        0|
| TS_ramra_1                    |     10.000ns|      0.952ns|          N/A|            0|            0|          120|   
        0|
| TS_hdmiMatri_Comp_dvi_rx1_pllc|     10.000ns|      6.289ns|      3.460ns|          272|           40|        30485|   
      238|
| lk1                           |             |             |             |             |             |             |   
         |
|  TS_hdmiMatri_Comp_tx_pllclk0_|      1.000ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  1                            |             |             |             |             |             |             |   
         |
|  TS_hdmiMatri_Comp_tx_pllclk2_|      5.000ns|      1.730ns|          N/A|           40|            0|          238|   
        0|
|  1                            |             |             |             |             |             |             |   
         |
| TS_hdmiMatri_Comp_dvi_rx1_pllc|      1.000ns|          N/A|          N/A|            0|            0|            0|   
        0|
| lk0                           |             |             |             |             |             |             |   
         |
| TS_hdmiMatri_Comp_dvi_rx1_pllc|      5.000ns|      1.730ns|          N/A|            0|            0|         1548|   
        0|
| lk2                           |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 23 secs 
Total CPU  time at the beginning of Placer: 1 mins 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:423bb6b3) REAL time: 1 mins 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:423bb6b3) REAL time: 1 mins 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:423bb6b3) REAL time: 1 mins 35 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:88c2dd46) REAL time: 2 mins 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:88c2dd46) REAL time: 2 mins 24 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:88c2dd46) REAL time: 2 mins 24 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:88c2dd46) REAL time: 2 mins 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:88c2dd46) REAL time: 2 mins 25 secs 

Phase 9.8  Global Placement
.............................
...........................................................................
..............................................................................................
...............................................................................................
.............................
Phase 9.8  Global Placement (Checksum:66c5019) REAL time: 6 mins 3 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:66c5019) REAL time: 6 mins 3 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b539f34c) REAL time: 6 mins 33 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b539f34c) REAL time: 6 mins 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:74215dac) REAL time: 6 mins 34 secs 

Total REAL time to Placer completion: 6 mins 52 secs 
Total CPU  time to Placer completion: 6 mins 52 secs 
Running physical synthesis...
...
Physical synthesis completed.
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net uvc_rst is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jpeg_encoder/jpegencoder/U_Huffman/VLC_AC<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jpeg_encoder/jpegencoder/U_Huffman/VLC_AC<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jpeg_encoder/jpegencoder/U_Huffman/VLC_CR_AC<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   76
Slice Logic Utilization:
  Number of Slice Registers:                 8,299 out of  54,576   15%
    Number used as Flip Flops:               8,293
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,381 out of  27,288   38%
    Number used as logic:                    8,869 out of  27,288   32%
      Number using O6 output only:           6,288
      Number using O5 output only:             405
      Number using O5 and O6:                2,176
      Number used as ROM:                        0
    Number used as Memory:                     728 out of   6,408   11%
      Number used as Dual Port RAM:            664
        Number using O6 output only:           560
        Number using O5 output only:             0
        Number using O5 and O6:                104
      Number used as Single Port RAM:            0
      Number used as Shift Register:            64
        Number using O6 output only:            25
        Number using O5 output only:             0
        Number using O5 and O6:                 39
    Number used exclusively as route-thrus:    784
      Number with same-slice register load:    752
      Number with same-slice carry load:        32
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 4,201 out of   6,822   61%
  Number of MUXCYs used:                     1,888 out of  13,644   13%
  Number of LUT Flip Flop pairs used:       12,359
    Number with an unused Flip Flop:         5,461 out of  12,359   44%
    Number with an unused LUT:               1,978 out of  12,359   16%
    Number of fully used LUT-FF pairs:       4,920 out of  12,359   39%
    Number of unique control sets:             420
    Number of slice register sites lost
      to control set restrictions:           1,430 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       127 out of     218   58%
    Number of LOCed IOBs:                      127 out of     127  100%
    IOB Flip Flops:                              8
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        67 out of     116   57%
  Number of RAMB8BWERs:                         19 out of     232    8%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      10 out of      16   62%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      2
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  12 out of     376    3%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   12
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        36 out of     376    9%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  69 out of     376   18%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   61
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             4 out of       8   50%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           21 out of      58   36%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  1093 MB
Total REAL time to MAP completion:  7 mins 9 secs 
Total CPU time to MAP completion:   7 mins 9 secs 

Mapping completed.
See MAP report file "hdmi2usb_map.mrp" for details.
