

================================================================
== Vitis HLS Report for 'Pool5'
================================================================
* Date:           Thu May  9 17:22:15 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Conv_Tile129
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.80 ns|  3.203 ns|     1.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      787|      788|  3.778 us|  3.782 us|  784|  784|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHout_Hout_Wout  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     840|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     263|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     569|    -|
|Register         |        -|     -|     550|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     550|    1832|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_14s_14_1_1_U743  |mul_4ns_14s_14_1_1  |        0|   0|  0|   5|    0|
    |mul_4ns_5s_5_1_1_U742    |mul_4ns_5s_5_1_1    |        0|   0|  0|  17|    0|
    |mul_4ns_5s_5_1_1_U744    |mul_4ns_5s_5_1_1    |        0|   0|  0|  17|    0|
    |mux_21_16_1_1_U745       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U746       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U747       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U748       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U750       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U751       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U752       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U753       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U755       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U756       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U757       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U758       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U760       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U761       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U762       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U763       |mux_21_16_1_1       |        0|   0|  0|   9|    0|
    |mux_43_16_1_1_U749       |mux_43_16_1_1       |        0|   0|  0|  20|    0|
    |mux_43_16_1_1_U754       |mux_43_16_1_1       |        0|   0|  0|  20|    0|
    |mux_43_16_1_1_U759       |mux_43_16_1_1       |        0|   0|  0|  20|    0|
    |mux_43_16_1_1_U764       |mux_43_16_1_1       |        0|   0|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0| 263|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_879_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln107_fu_739_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln109_1_fu_891_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln109_fu_785_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln112_fu_981_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln113_1_fu_1030_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln113_fu_1015_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln114_fu_998_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln115_fu_1048_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln121_fu_1339_p2       |         +|   0|  0|  18|           9|           9|
    |empty_389_fu_1066_p2       |         +|   0|  0|  12|           5|           1|
    |j_fu_885_p2                |         +|   0|  0|  12|           4|           1|
    |p_mid13_fu_831_p2          |         +|   0|  0|  12|           5|           1|
    |sub_ln112_fu_951_p2        |         -|   0|  0|  16|           9|           9|
    |sub_ln114_fu_975_p2        |         -|   0|  0|  16|           9|           9|
    |sub_ln121_fu_1323_p2       |         -|   0|  0|  18|           9|           9|
    |and_ln107_fu_779_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_341           |       and|   0|  0|   2|           1|           1|
    |ap_condition_42            |       and|   0|  0|   2|           1|           1|
    |ap_condition_932           |       and|   0|  0|   2|           1|           1|
    |ap_condition_936           |       and|   0|  0|   2|           1|           1|
    |ap_condition_940           |       and|   0|  0|   2|           1|           1|
    |ap_condition_944           |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_fu_927_p2       |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln109_fu_921_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln111_fu_915_p2       |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1695_32_fu_1277_p2  |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1695_33_fu_1287_p2  |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1695_fu_1267_p2     |      icmp|   0|  0|  13|          16|          16|
    |or_ln109_fu_791_p2         |        or|   0|  0|   2|           1|           1|
    |cout_fu_753_p3             |    select|   0|  0|   3|           1|           3|
    |i_fu_805_p3                |    select|   0|  0|   4|           1|           4|
    |max1_fu_1271_p3            |    select|   0|  0|  16|           1|          16|
    |max2_fu_1281_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln107_2_fu_765_p3   |    select|   0|  0|   5|           1|           1|
    |select_ln107_3_fu_933_p3   |    select|   0|  0|   5|           1|           1|
    |select_ln107_fu_745_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln109_2_fu_823_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln109_3_fu_957_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln109_4_fu_897_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln109_fu_797_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln121_fu_1293_p3    |    select|   0|  0|  16|           1|          16|
    |output_buffer_0_d1         |       shl|   0|  0|  96|          32|          32|
    |output_buffer_1_d1         |       shl|   0|  0|  96|          32|          32|
    |output_buffer_2_d1         |       shl|   0|  0|  96|          32|          32|
    |output_buffer_3_d1         |       shl|   0|  0|  96|          32|          32|
    |shl_ln121_1_fu_1474_p2     |       shl|   0|  0|   9|           2|           4|
    |shl_ln121_3_fu_1442_p2     |       shl|   0|  0|   9|           2|           4|
    |shl_ln121_5_fu_1410_p2     |       shl|   0|  0|   9|           2|           4|
    |shl_ln121_7_fu_1378_p2     |       shl|   0|  0|   9|           2|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_773_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 840|         349|         373|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Kx249_phi_reg_707                             |  14|          3|    5|         15|
    |ap_NS_fsm                                     |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                       |   9|          2|    1|          2|
    |ap_phi_mux_Kx249_phi_phi_fu_711_p4            |  14|          3|    5|         15|
    |ap_phi_mux_cout217_phi_fu_671_p6              |  14|          3|    3|          9|
    |ap_phi_mux_do_init_phi_fu_542_p6              |  14|          3|    1|          3|
    |ap_phi_mux_icmp_ln109225_phi_fu_586_p6        |  14|          3|    1|          3|
    |ap_phi_mux_icmp_ln111224_phi_fu_601_p6        |  14|          3|    1|          3|
    |ap_phi_mux_indvar_flatten218_phi_fu_657_p6    |  14|          3|    8|         24|
    |ap_phi_mux_indvar_flatten26216_phi_fu_685_p6  |  14|          3|   10|         30|
    |ap_phi_mux_j220_phi_fu_643_p6                 |  14|          3|    4|         12|
    |ap_phi_mux_p_cast_cast222_phi_fu_615_p6       |  14|          3|    5|         15|
    |ap_phi_mux_zext_ln107_phi_phi_fu_699_p4       |  14|          3|   14|         42|
    |ap_phi_mux_zext_ln109221_phi_fu_629_p6        |  14|          3|    4|         12|
    |ap_phi_mux_zext_ln111223_phi_fu_724_p6        |  14|          3|    5|         15|
    |cout217_reg_667                               |   9|          2|    3|          6|
    |icmp_ln109225_reg_582                         |   9|          2|    1|          2|
    |icmp_ln111224_reg_597                         |   9|          2|    1|          2|
    |indvar_flatten218_reg_653                     |   9|          2|    8|         16|
    |indvar_flatten26216_reg_681                   |   9|          2|   10|         20|
    |input_buffer_0_0_address0                     |  14|          3|    9|         27|
    |input_buffer_0_0_address1                     |  14|          3|    9|         27|
    |input_buffer_0_1_address0                     |  14|          3|    9|         27|
    |input_buffer_0_1_address1                     |  14|          3|    9|         27|
    |input_buffer_1_0_address0                     |  14|          3|    9|         27|
    |input_buffer_1_0_address1                     |  14|          3|    9|         27|
    |input_buffer_1_1_address0                     |  14|          3|    9|         27|
    |input_buffer_1_1_address1                     |  14|          3|    9|         27|
    |input_buffer_2_0_address0                     |  14|          3|    9|         27|
    |input_buffer_2_0_address1                     |  14|          3|    9|         27|
    |input_buffer_2_1_address0                     |  14|          3|    9|         27|
    |input_buffer_2_1_address1                     |  14|          3|    9|         27|
    |input_buffer_3_0_address0                     |  14|          3|    9|         27|
    |input_buffer_3_0_address1                     |  14|          3|    9|         27|
    |input_buffer_3_1_address0                     |  14|          3|    9|         27|
    |input_buffer_3_1_address1                     |  14|          3|    9|         27|
    |j220_reg_639                                  |   9|          2|    4|          8|
    |output_buffer_0_we1                           |   9|          2|    4|          8|
    |output_buffer_1_we1                           |   9|          2|    4|          8|
    |output_buffer_2_we1                           |   9|          2|    4|          8|
    |output_buffer_3_we1                           |   9|          2|    4|          8|
    |p_cast_cast222_reg_611                        |   9|          2|    5|         10|
    |zext_ln107_phi_reg_695                        |  14|          3|   14|         42|
    |zext_ln109221_reg_625                         |   9|          2|    4|          8|
    |zext_ln111223_reg_720                         |   9|          2|    5|         10|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 569|        123|  284|        793|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |Kx249_phi_reg_707                     |   5|   0|    5|          0|
    |add_ln107_1_reg_1564                  |  10|   0|   10|          0|
    |and_ln107_reg_1496                    |   1|   0|    1|          0|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |cout217_reg_667                       |   3|   0|    3|          0|
    |cout_reg_1483                         |   3|   0|    3|          0|
    |cout_reg_1483_pp0_iter1_reg           |   3|   0|    3|          0|
    |do_init_reg_538                       |   1|   0|    1|          0|
    |empty_389_reg_1759                    |   5|   0|    5|          0|
    |empty_reg_1579                        |   5|   0|    5|          0|
    |i_reg_1501                            |   4|   0|    4|          0|
    |icmp_ln107_reg_1595                   |   1|   0|    1|          0|
    |icmp_ln109225_reg_582                 |   1|   0|    1|          0|
    |icmp_ln109_reg_1590                   |   1|   0|    1|          0|
    |icmp_ln111224_reg_597                 |   1|   0|    1|          0|
    |icmp_ln111_reg_1585                   |   1|   0|    1|          0|
    |indvar_flatten218_reg_653             |   8|   0|    8|          0|
    |indvar_flatten26216_reg_681           |  10|   0|   10|          0|
    |j220_reg_639                          |   4|   0|    4|          0|
    |j_reg_1569                            |   4|   0|    4|          0|
    |lshr_ln2_reg_1559                     |   3|   0|    3|          0|
    |lshr_ln_reg_1544                      |   9|   0|    9|          0|
    |p_cast_cast222_reg_611                |   5|   0|    5|          0|
    |p_mid13_reg_1514                      |   5|   0|    5|          0|
    |select_ln109_2_reg_1508               |   5|   0|    5|          0|
    |select_ln109_4_reg_1574               |   8|   0|    8|          0|
    |select_ln121_reg_1788                 |  16|   0|   16|          0|
    |tmp1_reg_1764                         |  16|   0|   16|          0|
    |tmp2_reg_1770                         |  16|   0|   16|          0|
    |tmp3_reg_1776                         |  16|   0|   16|          0|
    |tmp4_reg_1782                         |  16|   0|   16|          0|
    |trunc_ln107_reg_1492                  |   2|   0|    2|          0|
    |trunc_ln112_1_reg_1524                |   1|   0|    1|          0|
    |trunc_ln112_1_reg_1524_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln112_reg_1519                  |  10|   0|   10|          0|
    |trunc_ln121_reg_1550                  |   1|   0|    1|          0|
    |zext_ln107_phi_reg_695                |  14|   0|   14|          0|
    |zext_ln109221_reg_625                 |   4|   0|    4|          0|
    |zext_ln111223_reg_720                 |   5|   0|    5|          0|
    |i_reg_1501                            |  64|  32|    4|          0|
    |icmp_ln107_reg_1595                   |  64|  32|    1|          0|
    |lshr_ln2_reg_1559                     |  64|  32|    3|          0|
    |trunc_ln107_reg_1492                  |  64|  32|    2|          0|
    |trunc_ln121_reg_1550                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 550| 160|  241|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|             Pool5|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|             Pool5|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|             Pool5|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|             Pool5|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|             Pool5|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|             Pool5|  return value|
|input_buffer_0_0_address0  |  out|    9|   ap_memory|  input_buffer_0_0|         array|
|input_buffer_0_0_ce0       |  out|    1|   ap_memory|  input_buffer_0_0|         array|
|input_buffer_0_0_q0        |   in|   16|   ap_memory|  input_buffer_0_0|         array|
|input_buffer_0_0_address1  |  out|    9|   ap_memory|  input_buffer_0_0|         array|
|input_buffer_0_0_ce1       |  out|    1|   ap_memory|  input_buffer_0_0|         array|
|input_buffer_0_0_q1        |   in|   16|   ap_memory|  input_buffer_0_0|         array|
|input_buffer_0_1_address0  |  out|    9|   ap_memory|  input_buffer_0_1|         array|
|input_buffer_0_1_ce0       |  out|    1|   ap_memory|  input_buffer_0_1|         array|
|input_buffer_0_1_q0        |   in|   16|   ap_memory|  input_buffer_0_1|         array|
|input_buffer_0_1_address1  |  out|    9|   ap_memory|  input_buffer_0_1|         array|
|input_buffer_0_1_ce1       |  out|    1|   ap_memory|  input_buffer_0_1|         array|
|input_buffer_0_1_q1        |   in|   16|   ap_memory|  input_buffer_0_1|         array|
|input_buffer_1_0_address0  |  out|    9|   ap_memory|  input_buffer_1_0|         array|
|input_buffer_1_0_ce0       |  out|    1|   ap_memory|  input_buffer_1_0|         array|
|input_buffer_1_0_q0        |   in|   16|   ap_memory|  input_buffer_1_0|         array|
|input_buffer_1_0_address1  |  out|    9|   ap_memory|  input_buffer_1_0|         array|
|input_buffer_1_0_ce1       |  out|    1|   ap_memory|  input_buffer_1_0|         array|
|input_buffer_1_0_q1        |   in|   16|   ap_memory|  input_buffer_1_0|         array|
|input_buffer_1_1_address0  |  out|    9|   ap_memory|  input_buffer_1_1|         array|
|input_buffer_1_1_ce0       |  out|    1|   ap_memory|  input_buffer_1_1|         array|
|input_buffer_1_1_q0        |   in|   16|   ap_memory|  input_buffer_1_1|         array|
|input_buffer_1_1_address1  |  out|    9|   ap_memory|  input_buffer_1_1|         array|
|input_buffer_1_1_ce1       |  out|    1|   ap_memory|  input_buffer_1_1|         array|
|input_buffer_1_1_q1        |   in|   16|   ap_memory|  input_buffer_1_1|         array|
|input_buffer_2_0_address0  |  out|    9|   ap_memory|  input_buffer_2_0|         array|
|input_buffer_2_0_ce0       |  out|    1|   ap_memory|  input_buffer_2_0|         array|
|input_buffer_2_0_q0        |   in|   16|   ap_memory|  input_buffer_2_0|         array|
|input_buffer_2_0_address1  |  out|    9|   ap_memory|  input_buffer_2_0|         array|
|input_buffer_2_0_ce1       |  out|    1|   ap_memory|  input_buffer_2_0|         array|
|input_buffer_2_0_q1        |   in|   16|   ap_memory|  input_buffer_2_0|         array|
|input_buffer_2_1_address0  |  out|    9|   ap_memory|  input_buffer_2_1|         array|
|input_buffer_2_1_ce0       |  out|    1|   ap_memory|  input_buffer_2_1|         array|
|input_buffer_2_1_q0        |   in|   16|   ap_memory|  input_buffer_2_1|         array|
|input_buffer_2_1_address1  |  out|    9|   ap_memory|  input_buffer_2_1|         array|
|input_buffer_2_1_ce1       |  out|    1|   ap_memory|  input_buffer_2_1|         array|
|input_buffer_2_1_q1        |   in|   16|   ap_memory|  input_buffer_2_1|         array|
|input_buffer_3_0_address0  |  out|    9|   ap_memory|  input_buffer_3_0|         array|
|input_buffer_3_0_ce0       |  out|    1|   ap_memory|  input_buffer_3_0|         array|
|input_buffer_3_0_q0        |   in|   16|   ap_memory|  input_buffer_3_0|         array|
|input_buffer_3_0_address1  |  out|    9|   ap_memory|  input_buffer_3_0|         array|
|input_buffer_3_0_ce1       |  out|    1|   ap_memory|  input_buffer_3_0|         array|
|input_buffer_3_0_q1        |   in|   16|   ap_memory|  input_buffer_3_0|         array|
|input_buffer_3_1_address0  |  out|    9|   ap_memory|  input_buffer_3_1|         array|
|input_buffer_3_1_ce0       |  out|    1|   ap_memory|  input_buffer_3_1|         array|
|input_buffer_3_1_q0        |   in|   16|   ap_memory|  input_buffer_3_1|         array|
|input_buffer_3_1_address1  |  out|    9|   ap_memory|  input_buffer_3_1|         array|
|input_buffer_3_1_ce1       |  out|    1|   ap_memory|  input_buffer_3_1|         array|
|input_buffer_3_1_q1        |   in|   16|   ap_memory|  input_buffer_3_1|         array|
|output_buffer_0_address1   |  out|    9|   ap_memory|   output_buffer_0|         array|
|output_buffer_0_ce1        |  out|    1|   ap_memory|   output_buffer_0|         array|
|output_buffer_0_we1        |  out|    4|   ap_memory|   output_buffer_0|         array|
|output_buffer_0_d1         |  out|   32|   ap_memory|   output_buffer_0|         array|
|output_buffer_1_address1   |  out|    9|   ap_memory|   output_buffer_1|         array|
|output_buffer_1_ce1        |  out|    1|   ap_memory|   output_buffer_1|         array|
|output_buffer_1_we1        |  out|    4|   ap_memory|   output_buffer_1|         array|
|output_buffer_1_d1         |  out|   32|   ap_memory|   output_buffer_1|         array|
|output_buffer_2_address1   |  out|    9|   ap_memory|   output_buffer_2|         array|
|output_buffer_2_ce1        |  out|    1|   ap_memory|   output_buffer_2|         array|
|output_buffer_2_we1        |  out|    4|   ap_memory|   output_buffer_2|         array|
|output_buffer_2_d1         |  out|   32|   ap_memory|   output_buffer_2|         array|
|output_buffer_3_address1   |  out|    9|   ap_memory|   output_buffer_3|         array|
|output_buffer_3_ce1        |  out|    1|   ap_memory|   output_buffer_3|         array|
|output_buffer_3_we1        |  out|    4|   ap_memory|   output_buffer_3|         array|
|output_buffer_3_d1         |  out|   32|   ap_memory|   output_buffer_3|         array|
|Kx                         |   in|    5|     ap_none|                Kx|        scalar|
|Ky                         |   in|   10|     ap_none|                Ky|        scalar|
+---------------------------+-----+-----+------------+------------------+--------------+

