L2_PREFETCH_MISS_L3
perf::STALLED-CYCLES-FRONTEND
perf::ITLB-LOAD-MISSES
DIV_CYCLES_BUSY_COUNT
RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTED
SMI_RECEIVED
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS
perf::DTLB-LOADS
perf::BRANCH-LOADS
RETIRED_CLFLUSH_INSTRUCTIONS
DISPATCH_RESOURCE_STALL_CYCLES_0
perf::CPU-CYCLES
perf::PERF_COUNT_HW_CACHE_BPU
perf::PERF_COUNT_HW_CPU_CYCLES
perf::PERF_COUNT_SW_TASK_CLOCK
UOPS_QUEUE_EMPTY
RETIRED_BRANCH_INSTRUCTIONS
perf::CACHE-MISSES
INSTRUCTION_CACHE_REFILLS_FROM_L2
perf::L1-DCACHE-LOAD-MISSES
STORE_TO_LOAD_FORWARD
FP_DISPATCH_FAULTS
RETIRED_NEAR_RETURNS
perf::MAJOR-FAULTS
PREFETCH_INSTRUCTIONS_DISPATCHED
derived::IPS
perf::INSTRUCTIONS
RETIRED_FAR_CONTROL_TRANSFERS
perf::ITLB-LOADS
RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS
perf::PERF_COUNT_HW_CACHE_L1I
perf::PERF_COUNT_SW_PAGE_FAULTS_MIN
perf::TASK-CLOCK
L1_BTB_CORRECTION
derived::IPC
perf::PERF_COUNT_SW_CPU_MIGRATIONS
perf::STALLED-CYCLES-BACKEND
RETIRED_INSTRUCTIONS
BAD_STATUS_2
perf::BRANCH-MISSES
perf::IDLE-CYCLES-BACKEND
perf::CYCLES
L2_PREFETCH_HIT_L2
L2_PREFETCH_HIT_L3
perf::MINOR-FAULTS
perf::CPU-MIGRATIONS
DYNAMIC_INDIRECT_PREDICTIONS
perf::CPU-CLOCK
RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED
INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM
perf::CS
RETIRED_CPUID_INSTRUCTIONS
perf::BRANCHES
perf::IDLE-CYCLES-FRONTEND
perf::MIGRATIONS
DIV_OP_COUNT
perf_raw::r0000
RETIRED_BRANCH_MISPREDICTED_DIRECTION_MISMATCH
RETIRED_TAKEN_BRANCH_INSTRUCTIONS
perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND
L1_ITLB_MISS_L2_ITLB_HIT
perf::PERF_COUNT_HW_CACHE_DTLB
perf::BRANCH-LOAD-MISSES
perf::CGROUP-SWITCHES
perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
perf::PERF_COUNT_HW_BRANCH_MISSES
DECODER_OVERRIDE_BRANCH_PRED
RETIRED_FUSED_INSTRUCTIONS
CYCLES_NOT_IN_HALT
INTERRUPT_TAKEN
perf::L1-ICACHE-LOADS
perf::DTLB-LOAD-MISSES
MISALIGNED_LOADS
perf::L1-DCACHE-PREFETCHES
perf::CACHE-REFERENCES
perf::PERF_COUNT_SW_CPU_CLOCK
perf::PAGE-FAULTS
perf::CONTEXT-SWITCHES
perf::L1-DCACHE-LOADS
TLB_FLUSHES
RETIRED_SSE_AVX_FLOPS
perf::PERF_COUNT_HW_INSTRUCTIONS
STORE_COMMIT_CANCELS_2
L2_BTB_CORRECTION
perf::PERF_COUNT_HW_CACHE_REFERENCES
perf::FAULTS
perf::PERF_COUNT_SW_PAGE_FAULTS
perf::PERF_COUNT_HW_CACHE_MISSES
perf::PERF_COUNT_SW_CGROUP_SWITCHES
RETIRED_NEAR_RETURNS_MISPREDICTED
perf::L1-ICACHE-LOAD-MISSES
perf::PERF_COUNT_SW_CONTEXT_SWITCHES
perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ
perf::BRANCH-INSTRUCTIONS
perf::PERF_COUNT_HW_CACHE_L1D
RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED
perf::PERF_COUNT_HW_CACHE_ITLB
RETIRED_UOPS
