#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Nov 12 01:36:54 2018
# Process ID: 714
# Current directory: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/control_sub_axis_fifo_10g_tx_0_synth_1
# Command line: vivado -log control_sub_axis_fifo_10g_tx_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_sub_axis_fifo_10g_tx_0.tcl
# Log file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/control_sub_axis_fifo_10g_tx_0_synth_1/control_sub_axis_fifo_10g_tx_0.vds
# Journal file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/control_sub_axis_fifo_10g_tx_0_synth_1/vivado.jou
#-----------------------------------------------------------
source control_sub_axis_fifo_10g_tx_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP control_sub_axis_fifo_10g_tx_0, cache-ID = 2f4a33d040ca5f9a.
