#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x646de3fc2110 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x646de3fecc20_0 .var "c_in", 0 0;
v0x646de3fecd30_0 .net "c_out", 0 0, L_0x646de3fee4a0;  1 drivers
v0x646de3fece40_0 .net "s", 2 0, L_0x646de3fee8f0;  1 drivers
v0x646de3fecee0_0 .var "x", 2 0;
v0x646de3fecf80_0 .var "y", 2 0;
S_0x646de3fbcdf0 .scope module, "fa" "full_adder_3" 2 7, 3 1 0, S_0x646de3fc2110;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /INPUT 3 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 3 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x646de3fec5b0_0 .net "c_in", 0 0, v0x646de3fecc20_0;  1 drivers
v0x646de3fec670_0 .net "c_in1", 0 0, L_0x646de3fed530;  1 drivers
v0x646de3fec760_0 .net "c_in2", 0 0, L_0x646de3fedd20;  1 drivers
v0x646de3fec850_0 .net "c_out", 0 0, L_0x646de3fee4a0;  alias, 1 drivers
v0x646de3fec8f0_0 .net "s", 2 0, L_0x646de3fee8f0;  alias, 1 drivers
v0x646de3fec9e0_0 .net "x", 2 0, v0x646de3fecee0_0;  1 drivers
v0x646de3fecaa0_0 .net "y", 2 0, v0x646de3fecf80_0;  1 drivers
L_0x646de3fed6e0 .part v0x646de3fecee0_0, 0, 1;
L_0x646de3fed7d0 .part v0x646de3fecf80_0, 0, 1;
L_0x646de3feded0 .part v0x646de3fecee0_0, 1, 1;
L_0x646de3fedf70 .part v0x646de3fecf80_0, 0, 1;
L_0x646de3fee650 .part v0x646de3fecee0_0, 2, 1;
L_0x646de3fee780 .part v0x646de3fecf80_0, 2, 1;
L_0x646de3fee8f0 .concat8 [ 1 1 1 0], L_0x646de3fed210, L_0x646de3fed9d0, L_0x646de3fee150;
S_0x646de3fc10a0 .scope module, "f0" "full_adder" 3 11, 4 1 0, S_0x646de3fbcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x646de3fed070/d .functor XOR 1, L_0x646de3fed6e0, L_0x646de3fed7d0, C4<0>, C4<0>;
L_0x646de3fed070 .delay 1 (1,1,1) L_0x646de3fed070/d;
L_0x646de3fed210/d .functor XOR 1, L_0x646de3fed070, v0x646de3fecc20_0, C4<0>, C4<0>;
L_0x646de3fed210 .delay 1 (1,1,1) L_0x646de3fed210/d;
L_0x646de3fed3a0 .functor AND 1, L_0x646de3fed070, v0x646de3fecc20_0, C4<1>, C4<1>;
L_0x646de3fed410 .functor AND 1, L_0x646de3fed6e0, L_0x646de3fed7d0, C4<1>, C4<1>;
L_0x646de3fed530/d .functor OR 1, L_0x646de3fed3a0, L_0x646de3fed410, C4<0>, C4<0>;
L_0x646de3fed530 .delay 1 (1,1,1) L_0x646de3fed530/d;
v0x646de3fc1f60_0 .net *"_ivl_4", 0 0, L_0x646de3fed3a0;  1 drivers
v0x646de3fbfad0_0 .net *"_ivl_6", 0 0, L_0x646de3fed410;  1 drivers
v0x646de3fbd610_0 .net "c_in", 0 0, v0x646de3fecc20_0;  alias, 1 drivers
v0x646de3feaf50_0 .net "c_out", 0 0, L_0x646de3fed530;  alias, 1 drivers
v0x646de3feb010_0 .net "s", 0 0, L_0x646de3fed210;  1 drivers
v0x646de3feb120_0 .net "s1", 0 0, L_0x646de3fed070;  1 drivers
v0x646de3feb1e0_0 .net "x", 0 0, L_0x646de3fed6e0;  1 drivers
v0x646de3feb2a0_0 .net "y", 0 0, L_0x646de3fed7d0;  1 drivers
S_0x646de3feb400 .scope module, "f1" "full_adder" 3 16, 4 1 0, S_0x646de3fbcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x646de3fed8c0/d .functor XOR 1, L_0x646de3feded0, L_0x646de3fedf70, C4<0>, C4<0>;
L_0x646de3fed8c0 .delay 1 (1,1,1) L_0x646de3fed8c0/d;
L_0x646de3fed9d0/d .functor XOR 1, L_0x646de3fed8c0, L_0x646de3fed530, C4<0>, C4<0>;
L_0x646de3fed9d0 .delay 1 (1,1,1) L_0x646de3fed9d0/d;
L_0x646de3fedb70 .functor AND 1, L_0x646de3fed8c0, L_0x646de3fed530, C4<1>, C4<1>;
L_0x646de3fedbe0 .functor AND 1, L_0x646de3feded0, L_0x646de3fedf70, C4<1>, C4<1>;
L_0x646de3fedd20/d .functor OR 1, L_0x646de3fedb70, L_0x646de3fedbe0, C4<0>, C4<0>;
L_0x646de3fedd20 .delay 1 (1,1,1) L_0x646de3fedd20/d;
v0x646de3feb600_0 .net *"_ivl_4", 0 0, L_0x646de3fedb70;  1 drivers
v0x646de3feb6e0_0 .net *"_ivl_6", 0 0, L_0x646de3fedbe0;  1 drivers
v0x646de3feb7c0_0 .net "c_in", 0 0, L_0x646de3fed530;  alias, 1 drivers
v0x646de3feb860_0 .net "c_out", 0 0, L_0x646de3fedd20;  alias, 1 drivers
v0x646de3feb900_0 .net "s", 0 0, L_0x646de3fed9d0;  1 drivers
v0x646de3feb9f0_0 .net "s1", 0 0, L_0x646de3fed8c0;  1 drivers
v0x646de3febab0_0 .net "x", 0 0, L_0x646de3feded0;  1 drivers
v0x646de3febb70_0 .net "y", 0 0, L_0x646de3fedf70;  1 drivers
S_0x646de3febcd0 .scope module, "f2" "full_adder" 3 21, 4 1 0, S_0x646de3fbcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x646de3fee040/d .functor XOR 1, L_0x646de3fee650, L_0x646de3fee780, C4<0>, C4<0>;
L_0x646de3fee040 .delay 1 (1,1,1) L_0x646de3fee040/d;
L_0x646de3fee150/d .functor XOR 1, L_0x646de3fee040, L_0x646de3fedd20, C4<0>, C4<0>;
L_0x646de3fee150 .delay 1 (1,1,1) L_0x646de3fee150/d;
L_0x646de3fee2f0 .functor AND 1, L_0x646de3fee040, L_0x646de3fedd20, C4<1>, C4<1>;
L_0x646de3fee360 .functor AND 1, L_0x646de3fee650, L_0x646de3fee780, C4<1>, C4<1>;
L_0x646de3fee4a0/d .functor OR 1, L_0x646de3fee2f0, L_0x646de3fee360, C4<0>, C4<0>;
L_0x646de3fee4a0 .delay 1 (1,1,1) L_0x646de3fee4a0/d;
v0x646de3febeb0_0 .net *"_ivl_4", 0 0, L_0x646de3fee2f0;  1 drivers
v0x646de3febf90_0 .net *"_ivl_6", 0 0, L_0x646de3fee360;  1 drivers
v0x646de3fec070_0 .net "c_in", 0 0, L_0x646de3fedd20;  alias, 1 drivers
v0x646de3fec140_0 .net "c_out", 0 0, L_0x646de3fee4a0;  alias, 1 drivers
v0x646de3fec1e0_0 .net "s", 0 0, L_0x646de3fee150;  1 drivers
v0x646de3fec2d0_0 .net "s1", 0 0, L_0x646de3fee040;  1 drivers
v0x646de3fec390_0 .net "x", 0 0, L_0x646de3fee650;  1 drivers
v0x646de3fec450_0 .net "y", 0 0, L_0x646de3fee780;  1 drivers
    .scope S_0x646de3fc2110;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x646de3fecee0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x646de3fecf80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646de3fecc20_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0x646de3fecd30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x646de3fece40_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 21 "$display", "000 000 0 -> 0 000 success" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 23 "$display", "000 000 0 -> 0 000 fail" {0 0 0};
T_0.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x646de3fecee0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x646de3fecf80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646de3fecc20_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0x646de3fecd30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %load/vec4 v0x646de3fece40_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 30 "$display", "101 011 0 -> 1 000 success" {0 0 0};
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 32 "$display", "101 011 0 -> 1 000 fail" {0 0 0};
T_0.4 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "full_adder_3.v";
    "full_adder.v";
