// Seed: 2580722495
module module_0 (
    input wand id_0,
    input tri  id_1
);
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    output tri id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    output wand id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    output wand id_13,
    input tri id_14,
    output tri id_15,
    output supply0 id_16,
    input wor id_17,
    input tri0 id_18,
    input wand id_19,
    input supply1 id_20,
    output tri id_21,
    input wire id_22,
    output wor id_23,
    input wire id_24,
    input supply0 id_25,
    input tri1 id_26,
    input wire id_27
);
  tranif0 (id_17, id_21);
  assign id_15 = id_20;
  wire id_29;
  module_0(
      id_8, id_8
  );
endmodule
