### Terms

|Short|Full|Note|
|--- |--- |--- |
|MCP|Management Control Processor|communications with the external BMC|
|BMC|Baseboard Management Controller|a small & specialized processor used for remote monitoring and management of a host system|
|SCP|System Control Processor|a processor that is used to abstract power and system management tasks from the APs|
|OSPM|Operating System-directed Power Management|managing the power of the underlying platform and switching it between different power states|
|PSCA|Power Control System Architecture||
|AP|application processors||
|ACPI|Advanced Configuration and Power Interface||
|PSCI|Power State Coordination Interface||
|DVFS|Dynamic Voltage and Frequency Scaling||
|SGM|System Guidance for Mobile||
|SGI|System Guidance for Infrastructure||
|FVP|Fixed virtual platform||
|IP|Intellectual Property||
|LLVM|Low Level Virtual Machine||
|CMSIS|Cortex-M Microcontroller Software Interface Standard||
|EL|Exception level||
|BL|Boot Load||
|TBB|Trusted Board Boot||
|HAL|Hardware Abstraction Layer||
|RTOS|Real time operating system||
|ECC|Error Correction Code||
|FPU|Floating-point unit||
|TRM|Technical Reference Manual||
|TCM|Tightly Coupled Memory||
|ETM|Embedded Trace Macrocell||
|PPB|Private Peripheral Bus||
|ATB|Advanced Trace Bus||
|AP|application processor||
|BP|baseband processor||
|CP|co-processor||
|SMP|symmetric multi-processing||
|AMP|asymmetric multi-processing||
|BMP|bound multi-processing||
|DSU|DynamIQ Shared Unit||
|CML|Coherent Multichip Link||
|FCM|Flash Cache Module||
|CML|Coherent Multichip Link||
|CCIX|Cache-Coherent Interconnect for Accelerators||
|NVIC|Nested Vector Interrupt Controller||
|ISRs|interrupt service routines||
|PIK|Power Integration Kit||
|SDS|Shared Data Storage||
|RNI|Coherent Multichip Link||
|CHI|Coherent Hub Interface||
|AMBA|Advanced High-performance Bus||
|PLL|PHASE LOCKED LOOP||
|BSP|Board Support Package||
|CPI|Cycles per instruction||
|IPC|instructions executed per cycle||
|SPEC|Standard Performance Evaluation Corporation||
|MIPS|Millions of instructions per second ||
|ISA|instruction set architecture||
||||

<a href="#top">Back to top</a>
