#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 21 16:30:44 2021
# Process ID: 130706
# Current directory: /home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado
# Command line: vivado -mode gui -source createNeuronProject.tcl
# Log file: /home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/vivado.log
# Journal file: /home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
source createNeuronProject.tcl
# set_param general.maxThreads 8
# create_project if_neuron_project ./if_neuron_project -part xc7z020clg484-1 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/oshears/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 7358.930 ; gain = 67.113 ; free physical = 230 ; free virtual = 62161
# set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
# add_files {
#     ../rtl/tb/if_neuron_tb.v
#     ../rtl/src/if_neuron.v 
#     }
# move_files -fileset sim_1 [get_files  ../rtl/tb/if_neuron_tb.v]
# set_property top if_neuron_tb [get_filesets sim_1]
# set_property top_lib xil_defaultlib [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
# set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/if_neuron_project/if_neuron_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_neuron_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/if_neuron_project/if_neuron_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj if_neuron_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oshears/Documents/vt/research/code/verilog/snn_fpga/rtl/src/if_neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oshears/Documents/vt/research/code/verilog/snn_fpga/rtl/tb/if_neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_neuron_tb
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/oshears/Documents/vt/research/code/verilog/snn_fpga/rtl/tb/if_neuron_tb.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/if_neuron_project/if_neuron_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/if_neuron_project/if_neuron_project.sim/sim_1/behav/xsim'
xelab -wto 7e1723427e6045ea904f496799537618 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot if_neuron_tb_behav xil_defaultlib.if_neuron_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/oshears/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 7e1723427e6045ea904f496799537618 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot if_neuron_tb_behav xil_defaultlib.if_neuron_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'inputs' is not connected on this instance [/home/oshears/Documents/vt/research/code/verilog/snn_fpga/rtl/tb/if_neuron_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_neuron
Compiling module xil_defaultlib.if_neuron_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot if_neuron_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/if_neuron_project/if_neuron_project.sim/sim_1/behav/xsim/xsim.dir/if_neuron_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 21 16:31:24 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/oshears/Documents/vt/research/code/verilog/snn_fpga/vivado/if_neuron_project/if_neuron_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_neuron_tb_behav -key {Behavioral:sim_1:Functional:if_neuron_tb} -tclbatch {if_neuron_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source if_neuron_tb.tcl
## current_wave_config
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 7552.027 ; gain = 0.000 ; free physical = 202 ; free virtual = 62139
INFO: [Common 17-344] 'run' was cancelled
xsim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 7552.027 ; gain = 181.898 ; free physical = 208 ; free virtual = 62141
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 7552.027 ; gain = 190.859 ; free physical = 208 ; free virtual = 62141
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
