#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56155cc7c7d0 .scope module, "tb_processor" "tb_processor" 2 557;
 .timescale 0 0;
v0x56155ccfec00_0 .net "ALUOut_out", 15 0, L_0x56155cd04830;  1 drivers
v0x56155ccfed10_0 .net "MDR_out", 15 0, L_0x56155cd04f70;  1 drivers
v0x56155ccfede0_0 .net "PC_out", 15 0, L_0x56155cd04a10;  1 drivers
v0x56155ccfeee0_0 .var "PC_rst", 0 0;
v0x56155ccfefd0_0 .var "clk", 0 0;
v0x56155ccff0c0_0 .net "cont_out", 13 0, L_0x56155cd044a0;  1 drivers
v0x56155ccff160_0 .net "instr_out", 15 0, L_0x56155cd03e70;  1 drivers
v0x56155ccff200_0 .net "regA_out", 15 0, L_0x56155cd04bf0;  1 drivers
v0x56155ccff2d0_0 .net "regB_out", 15 0, L_0x56155cd04cb0;  1 drivers
v0x56155ccff3a0_0 .net "regC_out", 15 0, L_0x56155cd04e60;  1 drivers
v0x56155ccff470_0 .var "rst", 0 0;
S_0x56155cc7c450 .scope module, "first_insta" "processor" 2 563, 2 7 0, S_0x56155cc7c7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "cont_out"
    .port_info 1 /OUTPUT 16 "ALUOut_out"
    .port_info 2 /OUTPUT 16 "regA_out"
    .port_info 3 /OUTPUT 16 "regB_out"
    .port_info 4 /OUTPUT 16 "regC_out"
    .port_info 5 /OUTPUT 16 "PC_out"
    .port_info 6 /OUTPUT 16 "instr_out"
    .port_info 7 /OUTPUT 16 "MDR_out"
    .port_info 8 /INPUT 1 "rst"
    .port_info 9 /INPUT 1 "clk"
    .port_info 10 /INPUT 1 "PC_rst"
L_0x56155cc7f740 .functor OR 1, L_0x56155ccff610, L_0x56155ccff870, C4<0>, C4<0>;
L_0x56155ccffcd0 .functor OR 1, L_0x56155cc7f740, L_0x56155ccffb20, C4<0>, C4<0>;
L_0x56155cd00050 .functor OR 1, L_0x56155ccffcd0, L_0x56155ccfff10, C4<0>, C4<0>;
L_0x56155cd003f0 .functor OR 1, L_0x56155cd00050, L_0x56155cd00250, C4<0>, C4<0>;
L_0x56155cd00730 .functor OR 1, L_0x56155cd003f0, L_0x56155cd00580, C4<0>, C4<0>;
L_0x56155cd006c0 .functor OR 1, L_0x56155cd00730, L_0x56155cd008e0, C4<0>, C4<0>;
L_0x56155cd00df0 .functor OR 1, L_0x56155cd006c0, L_0x56155cd00c20, C4<0>, C4<0>;
L_0x56155cd013c0 .functor OR 1, L_0x56155cd00fa0, L_0x56155cd011d0, C4<0>, C4<0>;
L_0x56155cd01ce0 .functor NOT 1, L_0x56155cd01b60, C4<0>, C4<0>, C4<0>;
L_0x56155cd02990 .functor OR 1, L_0x56155cd024f0, L_0x56155cd02820, C4<0>, C4<0>;
L_0x56155cd03990 .functor AND 1, v0x56155ccf3830_0, v0x56155ccf1410_0, C4<1>, C4<1>;
L_0x56155cd03e00 .functor NOT 1, v0x56155ccf1410_0, C4<0>, C4<0>, C4<0>;
L_0x56155cd03ee0 .functor AND 1, v0x56155ccf3830_0, L_0x56155cd03e00, C4<1>, C4<1>;
L_0x56155cd04830 .functor BUFZ 16, v0x56155ccf8a70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56155cd03e70 .functor BUFZ 16, v0x56155ccf8ec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56155cd04a10 .functor BUFZ 16, v0x56155ccf2300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56155cd04bf0 .functor BUFZ 16, v0x56155ccfe7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56155cd04cb0 .functor BUFZ 16, v0x56155ccfe860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56155cd04e60 .functor BUFZ 16, v0x56155ccfe900_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56155cd04f70 .functor BUFZ 16, v0x56155ccf9150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56155ccf8940_0 .net "ALUOp", 2 0, v0x56155ccf3210_0;  1 drivers
v0x56155ccf8a70_0 .var "ALUOut", 15 0;
v0x56155ccf8b30_0 .net "ALUOut_out", 15 0, L_0x56155cd04830;  alias, 1 drivers
v0x56155ccf8bd0_0 .net "ALUSrcA", 0 0, v0x56155ccf32f0_0;  1 drivers
v0x56155ccf8cc0_0 .net "ALUSrcB", 1 0, v0x56155ccf3390_0;  1 drivers
v0x56155ccf8e20_0 .net "ALUZero", 0 0, v0x56155ccf1410_0;  1 drivers
v0x56155ccf8ec0_0 .var "IR", 15 0;
v0x56155ccf8f80_0 .net "IRWrite", 0 0, v0x56155ccf3460_0;  1 drivers
v0x56155ccf9020_0 .net "IorD", 0 0, v0x56155ccf3500_0;  1 drivers
v0x56155ccf9150_0 .var "MDR", 15 0;
v0x56155ccf91f0_0 .net "MDR_out", 15 0, L_0x56155cd04f70;  alias, 1 drivers
v0x56155ccf9290_0 .net "MUX_Control_To_Read_Reg1", 1 0, L_0x56155cd01610;  1 drivers
v0x56155ccf9380_0 .net "MemRead", 0 0, v0x56155ccf3610_0;  1 drivers
v0x56155ccf9420_0 .net "MemWrite", 0 0, v0x56155ccf36d0_0;  1 drivers
v0x56155ccf94c0_0 .net "PCControl", 0 0, L_0x56155cd04090;  1 drivers
v0x56155ccf9560_0 .net "PCSrc", 0 0, v0x56155ccf3790_0;  1 drivers
v0x56155ccf9650_0 .net "PCWrite", 0 0, v0x56155ccf3830_0;  1 drivers
v0x56155ccf96f0_0 .net "PC_out", 15 0, L_0x56155cd04a10;  alias, 1 drivers
v0x56155ccf9790_0 .net "PC_rst", 0 0, v0x56155ccfeee0_0;  1 drivers
v0x56155ccf9860_0 .net "RegDst", 0 0, v0x56155ccf38d0_0;  1 drivers
v0x56155ccf9900_0 .net "RegWrite", 0 0, v0x56155ccf3990_0;  1 drivers
v0x56155ccf99f0_0 .net *"_s1", 3 0, L_0x56155ccff510;  1 drivers
v0x56155ccf9a90_0 .net *"_s10", 0 0, L_0x56155ccff870;  1 drivers
v0x56155ccf9b50_0 .net *"_s107", 3 0, L_0x56155cd022e0;  1 drivers
L_0x7f7ee81393c0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x56155ccf9c30_0 .net/2u *"_s108", 3 0, L_0x7f7ee81393c0;  1 drivers
v0x56155ccf9d10_0 .net *"_s110", 0 0, L_0x56155cd024f0;  1 drivers
v0x56155ccf9dd0_0 .net *"_s113", 3 0, L_0x56155cd02660;  1 drivers
L_0x7f7ee8139408 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x56155ccf9eb0_0 .net/2u *"_s114", 3 0, L_0x7f7ee8139408;  1 drivers
v0x56155ccf9f90_0 .net *"_s116", 0 0, L_0x56155cd02820;  1 drivers
v0x56155ccfa050_0 .net *"_s118", 0 0, L_0x56155cd02990;  1 drivers
v0x56155ccfa110_0 .net *"_s12", 0 0, L_0x56155cc7f740;  1 drivers
L_0x7f7ee8139450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56155ccfa1d0_0 .net/2u *"_s120", 1 0, L_0x7f7ee8139450;  1 drivers
v0x56155ccfa2b0_0 .net *"_s123", 3 0, L_0x56155cd02b00;  1 drivers
L_0x7f7ee8139498 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x56155ccfa390_0 .net/2u *"_s124", 3 0, L_0x7f7ee8139498;  1 drivers
v0x56155ccfa470_0 .net *"_s126", 0 0, L_0x56155cd02700;  1 drivers
L_0x7f7ee81394e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56155ccfa530_0 .net/2u *"_s128", 1 0, L_0x7f7ee81394e0;  1 drivers
L_0x7f7ee8139528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56155ccfa610_0 .net/2u *"_s130", 1 0, L_0x7f7ee8139528;  1 drivers
v0x56155ccfa6f0_0 .net *"_s132", 1 0, L_0x56155cd02cd0;  1 drivers
v0x56155ccfa7d0_0 .net *"_s143", 3 0, L_0x56155cd03640;  1 drivers
L_0x7f7ee8139570 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x56155ccfa8b0_0 .net/2u *"_s144", 3 0, L_0x7f7ee8139570;  1 drivers
v0x56155ccfa990_0 .net *"_s146", 0 0, L_0x56155cd036e0;  1 drivers
v0x56155ccfaa50_0 .net *"_s148", 0 0, L_0x56155cd03990;  1 drivers
v0x56155ccfab30_0 .net *"_s15", 3 0, L_0x56155ccffa80;  1 drivers
v0x56155ccfac10_0 .net *"_s151", 3 0, L_0x56155cd03aa0;  1 drivers
L_0x7f7ee81395b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x56155ccfacf0_0 .net/2u *"_s152", 3 0, L_0x7f7ee81395b8;  1 drivers
v0x56155ccfadd0_0 .net *"_s154", 0 0, L_0x56155cd03b40;  1 drivers
v0x56155ccfae90_0 .net *"_s156", 0 0, L_0x56155cd03e00;  1 drivers
v0x56155ccfaf70_0 .net *"_s158", 0 0, L_0x56155cd03ee0;  1 drivers
L_0x7f7ee81390a8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x56155ccfb050_0 .net/2u *"_s16", 3 0, L_0x7f7ee81390a8;  1 drivers
v0x56155ccfb130_0 .net *"_s160", 0 0, L_0x56155cd03fa0;  1 drivers
v0x56155ccfb210_0 .net *"_s18", 0 0, L_0x56155ccffb20;  1 drivers
L_0x7f7ee8139018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56155ccfb2d0_0 .net/2u *"_s2", 3 0, L_0x7f7ee8139018;  1 drivers
v0x56155ccfb3b0_0 .net *"_s20", 0 0, L_0x56155ccffcd0;  1 drivers
v0x56155ccfb470_0 .net *"_s23", 3 0, L_0x56155ccffde0;  1 drivers
L_0x7f7ee81390f0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x56155ccfb550_0 .net/2u *"_s24", 3 0, L_0x7f7ee81390f0;  1 drivers
v0x56155ccfb630_0 .net *"_s26", 0 0, L_0x56155ccfff10;  1 drivers
v0x56155ccfb6f0_0 .net *"_s28", 0 0, L_0x56155cd00050;  1 drivers
v0x56155ccfb7b0_0 .net *"_s31", 3 0, L_0x56155cd00160;  1 drivers
L_0x7f7ee8139138 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x56155ccfb890_0 .net/2u *"_s32", 3 0, L_0x7f7ee8139138;  1 drivers
v0x56155ccfb970_0 .net *"_s34", 0 0, L_0x56155cd00250;  1 drivers
v0x56155ccfba30_0 .net *"_s36", 0 0, L_0x56155cd003f0;  1 drivers
v0x56155ccfbaf0_0 .net *"_s39", 3 0, L_0x56155cd004e0;  1 drivers
v0x56155ccfbbd0_0 .net *"_s4", 0 0, L_0x56155ccff610;  1 drivers
L_0x7f7ee8139180 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x56155ccfbc90_0 .net/2u *"_s40", 3 0, L_0x7f7ee8139180;  1 drivers
v0x56155ccfbd70_0 .net *"_s42", 0 0, L_0x56155cd00580;  1 drivers
v0x56155ccfc240_0 .net *"_s44", 0 0, L_0x56155cd00730;  1 drivers
v0x56155ccfc300_0 .net *"_s47", 3 0, L_0x56155cd00840;  1 drivers
L_0x7f7ee81391c8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x56155ccfc3e0_0 .net/2u *"_s48", 3 0, L_0x7f7ee81391c8;  1 drivers
v0x56155ccfc4c0_0 .net *"_s50", 0 0, L_0x56155cd008e0;  1 drivers
v0x56155ccfc580_0 .net *"_s52", 0 0, L_0x56155cd006c0;  1 drivers
v0x56155ccfc640_0 .net *"_s55", 3 0, L_0x56155cd00b80;  1 drivers
L_0x7f7ee8139210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x56155ccfc720_0 .net/2u *"_s56", 3 0, L_0x7f7ee8139210;  1 drivers
v0x56155ccfc800_0 .net *"_s58", 0 0, L_0x56155cd00c20;  1 drivers
v0x56155ccfc8c0_0 .net *"_s60", 0 0, L_0x56155cd00df0;  1 drivers
L_0x7f7ee8139258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56155ccfc980_0 .net/2u *"_s62", 1 0, L_0x7f7ee8139258;  1 drivers
v0x56155ccfca60_0 .net *"_s65", 3 0, L_0x56155cd00f00;  1 drivers
L_0x7f7ee81392a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x56155ccfcb40_0 .net/2u *"_s66", 3 0, L_0x7f7ee81392a0;  1 drivers
v0x56155ccfcc20_0 .net *"_s68", 0 0, L_0x56155cd00fa0;  1 drivers
v0x56155ccfcce0_0 .net *"_s7", 3 0, L_0x56155ccff780;  1 drivers
v0x56155ccfcdc0_0 .net *"_s71", 3 0, L_0x56155cd01130;  1 drivers
L_0x7f7ee81392e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x56155ccfcea0_0 .net/2u *"_s72", 3 0, L_0x7f7ee81392e8;  1 drivers
v0x56155ccfcf80_0 .net *"_s74", 0 0, L_0x56155cd011d0;  1 drivers
v0x56155ccfd040_0 .net *"_s76", 0 0, L_0x56155cd013c0;  1 drivers
L_0x7f7ee8139330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56155ccfd100_0 .net/2u *"_s78", 1 0, L_0x7f7ee8139330;  1 drivers
L_0x7f7ee8139060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x56155ccfd1e0_0 .net/2u *"_s8", 3 0, L_0x7f7ee8139060;  1 drivers
L_0x7f7ee8139378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56155ccfd2c0_0 .net/2u *"_s80", 1 0, L_0x7f7ee8139378;  1 drivers
v0x56155ccfd3a0_0 .net *"_s82", 1 0, L_0x56155cd01090;  1 drivers
v0x56155ccfd480_0 .net *"_s93", 0 0, L_0x56155cd01b60;  1 drivers
v0x56155ccfd560_0 .net "clk", 0 0, v0x56155ccfefd0_0;  1 drivers
v0x56155ccfd600_0 .net "cont_out", 13 0, L_0x56155cd044a0;  alias, 1 drivers
v0x56155ccfd6e0_0 .net "data", 15 0, v0x56155ccf4660_0;  1 drivers
v0x56155ccfd7a0_0 .net "extended_imm_data", 15 0, v0x56155ccf8740_0;  1 drivers
v0x56155ccfd840_0 .net "input_to_ALUSrcA", 15 0, v0x56155ccf7f70_0;  1 drivers
v0x56155ccfd950_0 .net "input_to_ALUSrcB", 15 0, v0x56155cc74270_0;  1 drivers
v0x56155ccfda60_0 .net "input_to_PC_from_ALU", 15 0, v0x56155ccf1e80_0;  1 drivers
v0x56155ccfdb70_0 .net "input_to_read_reg1", 3 0, v0x56155ccf56f0_0;  1 drivers
v0x56155ccfdc80_0 .net "input_to_read_reg3", 3 0, v0x56155ccf5e50_0;  1 drivers
v0x56155ccfdd90_0 .net "input_to_regA", 15 0, v0x56155ccf7180_0;  1 drivers
v0x56155ccfde50_0 .net "input_to_regB", 15 0, v0x56155ccf7250_0;  1 drivers
v0x56155ccfdef0_0 .net "input_to_regC", 15 0, v0x56155ccf7330_0;  1 drivers
v0x56155ccfdfe0_0 .net "input_to_write_data", 15 0, v0x56155ccf6b60_0;  1 drivers
v0x56155ccfe0f0_0 .net "input_to_write_reg", 3 0, v0x56155ccf64c0_0;  1 drivers
v0x56155ccfe200_0 .net "instr_out", 15 0, L_0x56155cd03e70;  alias, 1 drivers
v0x56155ccfe2e0_0 .net "instruction", 15 0, v0x56155ccf4e00_0;  1 drivers
v0x56155ccfe3a0_0 .net "output_from_ALU", 15 0, v0x56155cc7ec20_0;  1 drivers
v0x56155ccfe440_0 .net "output_from_PC", 15 0, v0x56155ccf2300_0;  1 drivers
v0x56155ccfe500_0 .net "regA_out", 15 0, L_0x56155cd04bf0;  alias, 1 drivers
v0x56155ccfe5e0_0 .net "regB_out", 15 0, L_0x56155cd04cb0;  alias, 1 drivers
v0x56155ccfe6c0_0 .net "regC_out", 15 0, L_0x56155cd04e60;  alias, 1 drivers
v0x56155ccfe7a0_0 .var "reg_A", 15 0;
v0x56155ccfe860_0 .var "reg_B", 15 0;
v0x56155ccfe900_0 .var "reg_C", 15 0;
v0x56155ccfe9a0_0 .net "rst", 0 0, v0x56155ccff470_0;  1 drivers
v0x56155ccfea40_0 .net "select_to_imm_data", 1 0, L_0x56155cd02fd0;  1 drivers
L_0x56155ccff510 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155ccff610 .cmp/eq 4, L_0x56155ccff510, L_0x7f7ee8139018;
L_0x56155ccff780 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155ccff870 .cmp/eq 4, L_0x56155ccff780, L_0x7f7ee8139060;
L_0x56155ccffa80 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155ccffb20 .cmp/eq 4, L_0x56155ccffa80, L_0x7f7ee81390a8;
L_0x56155ccffde0 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155ccfff10 .cmp/eq 4, L_0x56155ccffde0, L_0x7f7ee81390f0;
L_0x56155cd00160 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd00250 .cmp/eq 4, L_0x56155cd00160, L_0x7f7ee8139138;
L_0x56155cd004e0 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd00580 .cmp/eq 4, L_0x56155cd004e0, L_0x7f7ee8139180;
L_0x56155cd00840 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd008e0 .cmp/eq 4, L_0x56155cd00840, L_0x7f7ee81391c8;
L_0x56155cd00b80 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd00c20 .cmp/eq 4, L_0x56155cd00b80, L_0x7f7ee8139210;
L_0x56155cd00f00 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd00fa0 .cmp/eq 4, L_0x56155cd00f00, L_0x7f7ee81392a0;
L_0x56155cd01130 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd011d0 .cmp/eq 4, L_0x56155cd01130, L_0x7f7ee81392e8;
L_0x56155cd01090 .functor MUXZ 2, L_0x7f7ee8139378, L_0x7f7ee8139330, L_0x56155cd013c0, C4<>;
L_0x56155cd01610 .functor MUXZ 2, L_0x56155cd01090, L_0x7f7ee8139258, L_0x56155cd00df0, C4<>;
L_0x56155cd018b0 .part v0x56155ccf8ec0_0, 8, 4;
L_0x56155cd01950 .part v0x56155ccf8ec0_0, 8, 2;
L_0x56155cd01ac0 .part v0x56155ccf8ec0_0, 4, 4;
L_0x56155cd01b60 .part v0x56155ccf8ec0_0, 14, 1;
L_0x56155cd01da0 .part v0x56155ccf8ec0_0, 8, 4;
L_0x56155cd01e40 .part v0x56155ccf8ec0_0, 10, 2;
L_0x56155cd01fd0 .part v0x56155ccf8ec0_0, 8, 4;
L_0x56155cd02070 .part v0x56155ccf8ec0_0, 10, 2;
L_0x56155cd02210 .part v0x56155ccf8ec0_0, 0, 4;
L_0x56155cd022e0 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd024f0 .cmp/eq 4, L_0x56155cd022e0, L_0x7f7ee81393c0;
L_0x56155cd02660 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd02820 .cmp/eq 4, L_0x56155cd02660, L_0x7f7ee8139408;
L_0x56155cd02b00 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd02700 .cmp/eq 4, L_0x56155cd02b00, L_0x7f7ee8139498;
L_0x56155cd02cd0 .functor MUXZ 2, L_0x7f7ee8139528, L_0x7f7ee81394e0, L_0x56155cd02700, C4<>;
L_0x56155cd02fd0 .functor MUXZ 2, L_0x56155cd02cd0, L_0x7f7ee8139450, L_0x56155cd02990, C4<>;
L_0x56155cd031b0 .part v0x56155ccf8ec0_0, 0, 8;
L_0x56155cd033a0 .part v0x56155ccf8ec0_0, 0, 8;
L_0x56155cd03440 .part v0x56155ccf8ec0_0, 0, 12;
L_0x56155cd03640 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd036e0 .cmp/eq 4, L_0x56155cd03640, L_0x7f7ee8139570;
L_0x56155cd03aa0 .part v0x56155ccf8ec0_0, 12, 4;
L_0x56155cd03b40 .cmp/eq 4, L_0x56155cd03aa0, L_0x7f7ee81395b8;
L_0x56155cd03fa0 .functor MUXZ 1, v0x56155ccf3830_0, L_0x56155cd03ee0, L_0x56155cd03b40, C4<>;
L_0x56155cd04090 .functor MUXZ 1, L_0x56155cd03fa0, L_0x56155cd03990, L_0x56155cd036e0, C4<>;
L_0x56155cd04400 .part v0x56155ccf8ec0_0, 12, 4;
LS_0x56155cd044a0_0_0 .concat [ 1 1 3 2], v0x56155ccf3990_0, v0x56155ccf38d0_0, v0x56155ccf3210_0, v0x56155ccf3390_0;
LS_0x56155cd044a0_0_4 .concat [ 1 1 1 1], v0x56155ccf32f0_0, v0x56155ccf3460_0, v0x56155ccf36d0_0, v0x56155ccf3610_0;
LS_0x56155cd044a0_0_8 .concat [ 1 1 1 0], v0x56155ccf3500_0, v0x56155ccf3790_0, v0x56155ccf3830_0;
L_0x56155cd044a0 .concat [ 7 4 3 0], LS_0x56155cd044a0_0_0, LS_0x56155cd044a0_0_4, LS_0x56155cd044a0_0_8;
S_0x56155cc7c0d0 .scope module, "module10" "mux_4x1" 2 62, 2 182 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
    .port_info 4 /INPUT 16 "d2"
v0x56155cc7d270_0 .net "d0", 15 0, v0x56155ccfe860_0;  1 drivers
v0x56155cc62e00_0 .net "d1", 15 0, v0x56155ccf8740_0;  alias, 1 drivers
v0x56155cc632b0_0 .net "d2", 15 0, v0x56155ccf8740_0;  alias, 1 drivers
v0x56155cc52680_0 .net "s", 1 0, v0x56155ccf3390_0;  alias, 1 drivers
v0x56155cc74270_0 .var "y", 15 0;
E_0x56155cc031f0 .event edge, v0x56155cc52680_0, v0x56155cc7d270_0, v0x56155cc62e00_0, v0x56155cc62e00_0;
S_0x56155ccf1140 .scope module, "module11" "alu" 2 63, 2 302 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inA"
    .port_info 1 /INPUT 16 "inB"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 16 "ALUOut"
    .port_info 4 /OUTPUT 1 "Zero"
v0x56155cc7eb80_0 .net "ALUOp", 2 0, v0x56155ccf3210_0;  alias, 1 drivers
v0x56155cc7ec20_0 .var "ALUOut", 15 0;
v0x56155ccf1410_0 .var "Zero", 0 0;
v0x56155ccf14b0_0 .var "func_field", 3 0;
v0x56155ccf1590_0 .var "i", 3 0;
v0x56155ccf16c0_0 .net "inA", 15 0, v0x56155ccf7f70_0;  alias, 1 drivers
v0x56155ccf17a0_0 .net "inB", 15 0, v0x56155cc74270_0;  alias, 1 drivers
v0x56155ccf1860_0 .var "shift_amt", 3 0;
v0x56155ccf1920_0 .var "temp", 15 0;
E_0x56155cc030e0/0 .event edge, v0x56155cc74270_0, v0x56155cc7eb80_0, v0x56155ccf16c0_0, v0x56155ccf14b0_0;
E_0x56155cc030e0/1 .event edge, v0x56155ccf1590_0, v0x56155ccf1860_0, v0x56155ccf1920_0;
E_0x56155cc030e0 .event/or E_0x56155cc030e0/0, E_0x56155cc030e0/1;
S_0x56155ccf1aa0 .scope module, "module12" "mux_2x1" 2 64, 2 90 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x56155ccf1c40_0 .net "d0", 15 0, v0x56155cc7ec20_0;  alias, 1 drivers
v0x56155ccf1d20_0 .net "d1", 15 0, v0x56155ccfe900_0;  1 drivers
v0x56155ccf1de0_0 .net "s", 0 0, v0x56155ccf3790_0;  alias, 1 drivers
v0x56155ccf1e80_0 .var "y", 15 0;
E_0x56155cc02820 .event edge, v0x56155ccf1de0_0, v0x56155cc7ec20_0, v0x56155ccf1d20_0;
S_0x56155ccf2010 .scope module, "module13" "PC" 2 69, 2 352 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "PC_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "PC_Write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x56155ccf2220_0 .net "PC_Write", 0 0, L_0x56155cd04090;  alias, 1 drivers
v0x56155ccf2300_0 .var "PC_out", 15 0;
v0x56155ccf23e0_0 .net "address", 15 0, v0x56155ccf1e80_0;  alias, 1 drivers
v0x56155ccf24e0_0 .net "clk", 0 0, v0x56155ccfefd0_0;  alias, 1 drivers
v0x56155ccf2580_0 .net "reset", 0 0, v0x56155ccfeee0_0;  alias, 1 drivers
E_0x56155ccd2e10/0 .event edge, v0x56155ccf2580_0;
E_0x56155ccd2e10/1 .event negedge, v0x56155ccf24e0_0;
E_0x56155ccd2e10 .event/or E_0x56155ccd2e10/0, E_0x56155ccd2e10/1;
S_0x56155ccf2730 .scope module, "module14" "control" 2 70, 2 368 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 1 "PCWrite"
    .port_info 4 /OUTPUT 1 "PCSrc"
    .port_info 5 /OUTPUT 1 "IorD"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "IRWrite"
    .port_info 9 /OUTPUT 1 "ALUSrcA"
    .port_info 10 /OUTPUT 2 "ALUSrcB"
    .port_info 11 /OUTPUT 3 "ALUOp"
    .port_info 12 /OUTPUT 1 "RegDst"
    .port_info 13 /OUTPUT 1 "RegWrite"
P_0x56155cc3c790 .param/l "add" 0 2 384, C4<1000>;
P_0x56155cc3c7d0 .param/l "addi_se" 0 2 385, C4<1001>;
P_0x56155cc3c810 .param/l "addi_ze" 0 2 386, C4<1010>;
P_0x56155cc3c850 .param/l "beq" 0 2 395, C4<0100>;
P_0x56155cc3c890 .param/l "bne" 0 2 396, C4<0101>;
P_0x56155cc3c8d0 .param/l "jump" 0 2 397, C4<0011>;
P_0x56155cc3c910 .param/l "lw" 0 2 398, C4<0001>;
P_0x56155cc3c950 .param/l "op_nand" 0 2 391, C4<1011>;
P_0x56155cc3c990 .param/l "op_nandi" 0 2 392, C4<0111>;
P_0x56155cc3c9d0 .param/l "op_or" 0 2 393, C4<1111>;
P_0x56155cc3ca10 .param/l "op_ori" 0 2 394, C4<0110>;
P_0x56155cc3ca50 .param/l "shift" 0 2 390, C4<0000>;
P_0x56155cc3ca90 .param/l "sub" 0 2 387, C4<1100>;
P_0x56155cc3cad0 .param/l "subi_se" 0 2 388, C4<1101>;
P_0x56155cc3cb10 .param/l "subi_ze" 0 2 389, C4<1110>;
P_0x56155cc3cb50 .param/l "sw" 0 2 399, C4<0010>;
v0x56155ccf3210_0 .var "ALUOp", 2 0;
v0x56155ccf32f0_0 .var "ALUSrcA", 0 0;
v0x56155ccf3390_0 .var "ALUSrcB", 1 0;
v0x56155ccf3460_0 .var "IRWrite", 0 0;
v0x56155ccf3500_0 .var "IorD", 0 0;
v0x56155ccf3610_0 .var "MemRead", 0 0;
v0x56155ccf36d0_0 .var "MemWrite", 0 0;
v0x56155ccf3790_0 .var "PCSrc", 0 0;
v0x56155ccf3830_0 .var "PCWrite", 0 0;
v0x56155ccf38d0_0 .var "RegDst", 0 0;
v0x56155ccf3990_0 .var "RegWrite", 0 0;
v0x56155ccf3a50_0 .net "clk", 0 0, v0x56155ccfefd0_0;  alias, 1 drivers
v0x56155ccf3b20_0 .var "next_state", 3 0;
v0x56155ccf3be0_0 .net "opcode", 3 0, L_0x56155cd04400;  1 drivers
v0x56155ccf3cc0_0 .var "present_state", 3 0;
v0x56155ccf3da0_0 .net "rst", 0 0, v0x56155ccff470_0;  alias, 1 drivers
E_0x56155ccd65e0 .event edge, v0x56155ccf3cc0_0, v0x56155ccf3be0_0;
E_0x56155ccd0170 .event posedge, v0x56155ccf24e0_0;
S_0x56155ccf40a0 .scope module, "module15" "DM" 2 50, 2 249 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 16 "address"
    .port_info 3 /INPUT 1 "wen"
    .port_info 4 /INPUT 1 "ren"
    .port_info 5 /INPUT 1 "clk"
v0x56155ccf4380_0 .net "address", 15 0, v0x56155cc7ec20_0;  alias, 1 drivers
v0x56155ccf44b0_0 .net "clk", 0 0, v0x56155ccfefd0_0;  alias, 1 drivers
v0x56155ccf45c0_0 .net "din", 15 0, v0x56155ccf7330_0;  alias, 1 drivers
v0x56155ccf4660_0 .var "dout", 15 0;
v0x56155ccf4740 .array "mem", 65535 0, 7 0;
v0x56155ccf4850_0 .net "ren", 0 0, v0x56155ccf3610_0;  alias, 1 drivers
v0x56155ccf48f0_0 .net "wen", 0 0, v0x56155ccf36d0_0;  alias, 1 drivers
E_0x56155ccf4300 .event negedge, v0x56155ccf24e0_0;
S_0x56155ccf4a50 .scope module, "module2" "IM" 2 49, 2 230 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 1 "clk"
v0x56155ccf4c50_0 .net "address", 15 0, v0x56155ccf2300_0;  alias, 1 drivers
v0x56155ccf4d60_0 .net "clk", 0 0, v0x56155ccfefd0_0;  alias, 1 drivers
v0x56155ccf4e00_0 .var "dout", 15 0;
v0x56155ccf4ed0 .array "mem", 65535 0, 7 0;
v0x56155ccf4f90_0 .net "ren", 0 0, v0x56155ccf3610_0;  alias, 1 drivers
S_0x56155ccf5150 .scope module, "module3" "mux_3x1" 2 54, 2 127 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
    .port_info 4 /INPUT 4 "d2"
v0x56155ccf5370_0 .net "d0", 3 0, L_0x56155cd018b0;  1 drivers
v0x56155ccf5470_0 .net "d1", 1 0, L_0x56155cd01950;  1 drivers
v0x56155ccf5550_0 .net "d2", 3 0, L_0x56155cd01ac0;  1 drivers
v0x56155ccf5610_0 .net "s", 1 0, L_0x56155cd01610;  alias, 1 drivers
v0x56155ccf56f0_0 .var "y", 3 0;
E_0x56155ccf4220 .event edge, v0x56155ccf5610_0, v0x56155ccf5370_0, v0x56155ccf5470_0, v0x56155ccf5550_0;
S_0x56155ccf58c0 .scope module, "module4" "mux_2x1_type1" 2 55, 2 110 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x56155ccf5ba0_0 .net "d0", 3 0, L_0x56155cd01da0;  1 drivers
v0x56155ccf5ca0_0 .net "d1", 1 0, L_0x56155cd01e40;  1 drivers
v0x56155ccf5d80_0 .net "s", 0 0, L_0x56155cd01ce0;  1 drivers
v0x56155ccf5e50_0 .var "y", 3 0;
E_0x56155ccf5b20 .event edge, v0x56155ccf5d80_0, v0x56155ccf5ba0_0, v0x56155ccf5ca0_0;
S_0x56155ccf5fe0 .scope module, "module5" "mux_2x1_type1" 2 56, 2 110 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x56155ccf61e0_0 .net "d0", 3 0, L_0x56155cd01fd0;  1 drivers
v0x56155ccf62e0_0 .net "d1", 1 0, L_0x56155cd02070;  1 drivers
v0x56155ccf63c0_0 .net "s", 0 0, v0x56155ccf38d0_0;  alias, 1 drivers
v0x56155ccf64c0_0 .var "y", 3 0;
E_0x56155ccf6160 .event edge, v0x56155ccf38d0_0, v0x56155ccf61e0_0, v0x56155ccf62e0_0;
S_0x56155ccf6610 .scope module, "module6" "mux_2x1" 2 57, 2 90 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x56155ccf6860_0 .net "d0", 15 0, v0x56155ccf8a70_0;  1 drivers
v0x56155ccf6960_0 .net "d1", 15 0, v0x56155ccf9150_0;  1 drivers
v0x56155ccf6a40_0 .net "s", 0 0, v0x56155ccf38d0_0;  alias, 1 drivers
v0x56155ccf6b60_0 .var "y", 15 0;
E_0x56155ccf67e0 .event edge, v0x56155ccf38d0_0, v0x56155ccf6860_0, v0x56155ccf6960_0;
S_0x56155ccf6ca0 .scope module, "module7" "reg_file" 2 58, 2 275 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rd1"
    .port_info 1 /OUTPUT 16 "rd2"
    .port_info 2 /OUTPUT 16 "rd3"
    .port_info 3 /INPUT 4 "read1"
    .port_info 4 /INPUT 4 "read2"
    .port_info 5 /INPUT 4 "read3"
    .port_info 6 /INPUT 4 "rwr"
    .port_info 7 /INPUT 16 "dwr"
    .port_info 8 /INPUT 1 "wen"
    .port_info 9 /INPUT 1 "clk"
v0x56155ccf6f70_0 .net "clk", 0 0, v0x56155ccfefd0_0;  alias, 1 drivers
v0x56155ccf70c0_0 .net "dwr", 15 0, v0x56155ccf6b60_0;  alias, 1 drivers
v0x56155ccf7180_0 .var "rd1", 15 0;
v0x56155ccf7250_0 .var "rd2", 15 0;
v0x56155ccf7330_0 .var "rd3", 15 0;
v0x56155ccf73f0_0 .net "read1", 3 0, v0x56155ccf56f0_0;  alias, 1 drivers
v0x56155ccf74c0_0 .net "read2", 3 0, L_0x56155cd02210;  1 drivers
v0x56155ccf7580_0 .net "read3", 3 0, v0x56155ccf5e50_0;  alias, 1 drivers
v0x56155ccf7670 .array "register", 15 0, 15 0;
v0x56155ccf77a0_0 .net "rwr", 3 0, v0x56155ccf64c0_0;  alias, 1 drivers
v0x56155ccf7890_0 .net "wen", 0 0, v0x56155ccf3990_0;  alias, 1 drivers
S_0x56155ccf7a60 .scope module, "module8" "mux_2x1" 2 59, 2 90 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x56155ccf7c90_0 .net "d0", 15 0, v0x56155ccf2300_0;  alias, 1 drivers
v0x56155ccf7dc0_0 .net "d1", 15 0, v0x56155ccfe7a0_0;  1 drivers
v0x56155ccf7ea0_0 .net "s", 0 0, v0x56155ccf32f0_0;  alias, 1 drivers
v0x56155ccf7f70_0 .var "y", 15 0;
E_0x56155ccf7c10 .event edge, v0x56155ccf32f0_0, v0x56155ccf2300_0, v0x56155ccf7dc0_0;
S_0x56155ccf80b0 .scope module, "module9" "imm_data_extend" 2 61, 2 154 0, S_0x56155cc7c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 8 "d0"
    .port_info 3 /INPUT 8 "d1"
    .port_info 4 /INPUT 12 "d2"
v0x56155ccf8390_0 .net "d0", 7 0, L_0x56155cd031b0;  1 drivers
v0x56155ccf8490_0 .net "d1", 7 0, L_0x56155cd033a0;  1 drivers
v0x56155ccf8570_0 .net "d2", 11 0, L_0x56155cd03440;  1 drivers
v0x56155ccf8660_0 .net "s", 1 0, L_0x56155cd02fd0;  alias, 1 drivers
v0x56155ccf8740_0 .var "y", 15 0;
E_0x56155ccf8300 .event edge, v0x56155ccf8660_0, v0x56155ccf8390_0, v0x56155ccf8490_0, v0x56155ccf8570_0;
    .scope S_0x56155ccf4a50;
T_0 ;
    %vpi_call 2 239 "$readmemh", "instr_mem.dat", v0x56155ccf4ed0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56155ccf4a50;
T_1 ;
    %wait E_0x56155ccf4300;
    %load/vec4 v0x56155ccf4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56155ccf4c50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf4ed0, 4;
    %load/vec4 v0x56155ccf4c50_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf4ed0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56155ccf4e00_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56155ccf40a0;
T_2 ;
    %vpi_call 2 258 "$readmemh", "data_mem.dat", v0x56155ccf4740 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56155ccf40a0;
T_3 ;
    %wait E_0x56155ccf4300;
    %load/vec4 v0x56155ccf48f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56155ccf45c0_0;
    %split/vec4 8;
    %load/vec4 v0x56155ccf4380_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56155ccf4740, 0, 4;
    %load/vec4 v0x56155ccf4380_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56155ccf4740, 0, 4;
    %vpi_call 2 264 "$writememh", "data_mem.dat", v0x56155ccf4740 {0 0 0};
T_3.0 ;
    %load/vec4 v0x56155ccf4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56155ccf4380_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf4740, 4;
    %load/vec4 v0x56155ccf4380_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf4740, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56155ccf4660_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 255, 16;
    %assign/vec4 v0x56155ccf4660_0, 0;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56155ccf5150;
T_4 ;
    %wait E_0x56155ccf4220;
    %load/vec4 v0x56155ccf5610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x56155ccf5370_0;
    %store/vec4 v0x56155ccf56f0_0, 0, 4;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x56155ccf5470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf56f0_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x56155ccf5550_0;
    %store/vec4 v0x56155ccf56f0_0, 0, 4;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56155ccf58c0;
T_5 ;
    %wait E_0x56155ccf5b20;
    %load/vec4 v0x56155ccf5d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x56155ccf5ba0_0;
    %store/vec4 v0x56155ccf5e50_0, 0, 4;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x56155ccf5ca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf5e50_0, 0, 4;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56155ccf5fe0;
T_6 ;
    %wait E_0x56155ccf6160;
    %load/vec4 v0x56155ccf63c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x56155ccf61e0_0;
    %store/vec4 v0x56155ccf64c0_0, 0, 4;
    %jmp T_6.2;
T_6.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x56155ccf62e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf64c0_0, 0, 4;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56155ccf6610;
T_7 ;
    %wait E_0x56155ccf67e0;
    %load/vec4 v0x56155ccf6a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x56155ccf6860_0;
    %store/vec4 v0x56155ccf6b60_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x56155ccf6960_0;
    %store/vec4 v0x56155ccf6b60_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56155ccf6ca0;
T_8 ;
    %vpi_call 2 286 "$readmemh", "registers.dat", v0x56155ccf7670 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x56155ccf6ca0;
T_9 ;
    %wait E_0x56155ccf4300;
    %load/vec4 v0x56155ccf73f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf7670, 4;
    %assign/vec4 v0x56155ccf7180_0, 0;
    %load/vec4 v0x56155ccf74c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf7670, 4;
    %assign/vec4 v0x56155ccf7250_0, 0;
    %load/vec4 v0x56155ccf7580_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56155ccf7670, 4;
    %assign/vec4 v0x56155ccf7330_0, 0;
    %load/vec4 v0x56155ccf7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56155ccf70c0_0;
    %load/vec4 v0x56155ccf77a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x56155ccf7670, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56155ccf6ca0;
T_10 ;
    %wait E_0x56155ccf4300;
    %load/vec4 v0x56155ccf7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x56155ccf70c0_0;
    %load/vec4 v0x56155ccf77a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x56155ccf7670, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56155ccf7a60;
T_11 ;
    %wait E_0x56155ccf7c10;
    %load/vec4 v0x56155ccf7ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x56155ccf7c90_0;
    %store/vec4 v0x56155ccf7f70_0, 0, 16;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x56155ccf7dc0_0;
    %store/vec4 v0x56155ccf7f70_0, 0, 16;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56155ccf80b0;
T_12 ;
    %wait E_0x56155ccf8300;
    %load/vec4 v0x56155ccf8660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56155ccf8390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf8740_0, 0, 16;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x56155ccf8490_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v0x56155ccf8490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf8740_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x56155ccf8570_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v0x56155ccf8570_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf8740_0, 0, 16;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56155cc7c0d0;
T_13 ;
    %wait E_0x56155cc031f0;
    %load/vec4 v0x56155cc52680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x56155cc7d270_0;
    %store/vec4 v0x56155cc74270_0, 0, 16;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x56155cc74270_0, 0, 16;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x56155cc62e00_0;
    %store/vec4 v0x56155cc74270_0, 0, 16;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x56155cc632b0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56155cc74270_0, 0, 16;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56155ccf1140;
T_14 ;
    %wait E_0x56155cc030e0;
    %load/vec4 v0x56155ccf17a0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x56155ccf14b0_0, 0, 4;
    %load/vec4 v0x56155ccf17a0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x56155ccf1860_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
    %load/vec4 v0x56155cc7eb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x56155cc7ec20_0, 0, 16;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x56155ccf16c0_0;
    %load/vec4 v0x56155ccf17a0_0;
    %add;
    %store/vec4 v0x56155cc7ec20_0, 0, 16;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x56155ccf16c0_0;
    %load/vec4 v0x56155ccf17a0_0;
    %sub;
    %store/vec4 v0x56155cc7ec20_0, 0, 16;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x56155ccf16c0_0;
    %load/vec4 v0x56155ccf17a0_0;
    %and;
    %inv;
    %store/vec4 v0x56155cc7ec20_0, 0, 16;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x56155ccf16c0_0;
    %load/vec4 v0x56155ccf17a0_0;
    %or;
    %store/vec4 v0x56155cc7ec20_0, 0, 16;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x56155ccf16c0_0;
    %store/vec4 v0x56155ccf1920_0, 0, 16;
    %load/vec4 v0x56155ccf14b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
T_14.11 ;
    %load/vec4 v0x56155ccf1590_0;
    %load/vec4 v0x56155ccf1860_0;
    %cmp/u;
    %jmp/0xz T_14.12, 5;
    %load/vec4 v0x56155ccf1920_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf1920_0, 0, 16;
    %load/vec4 v0x56155ccf1590_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
    %jmp T_14.11;
T_14.12 ;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
T_14.13 ;
    %load/vec4 v0x56155ccf1590_0;
    %load/vec4 v0x56155ccf1860_0;
    %cmp/u;
    %jmp/0xz T_14.14, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56155ccf1920_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf1920_0, 0, 16;
    %load/vec4 v0x56155ccf1590_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
    %jmp T_14.13;
T_14.14 ;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
T_14.15 ;
    %load/vec4 v0x56155ccf1590_0;
    %load/vec4 v0x56155ccf1860_0;
    %cmp/u;
    %jmp/0xz T_14.16, 5;
    %load/vec4 v0x56155ccf1920_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x56155ccf1920_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56155ccf1920_0, 0, 16;
    %load/vec4 v0x56155ccf1590_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56155ccf1590_0, 0, 4;
    %jmp T_14.15;
T_14.16 ;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %load/vec4 v0x56155ccf1920_0;
    %store/vec4 v0x56155cc7ec20_0, 0, 16;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %load/vec4 v0x56155ccf16c0_0;
    %load/vec4 v0x56155ccf17a0_0;
    %cmp/e;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf1410_0, 0, 1;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf1410_0, 0, 1;
T_14.18 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56155ccf1aa0;
T_15 ;
    %wait E_0x56155cc02820;
    %load/vec4 v0x56155ccf1de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x56155ccf1c40_0;
    %store/vec4 v0x56155ccf1e80_0, 0, 16;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x56155ccf1d20_0;
    %store/vec4 v0x56155ccf1e80_0, 0, 16;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56155ccf2010;
T_16 ;
    %wait E_0x56155ccd2e10;
    %load/vec4 v0x56155ccf2580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56155ccf2300_0, 0;
T_16.0 ;
    %load/vec4 v0x56155ccf2220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x56155ccf23e0_0;
    %assign/vec4 v0x56155ccf2300_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56155ccf2730;
T_17 ;
    %wait E_0x56155ccd0170;
    %load/vec4 v0x56155ccf3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56155ccf3cc0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56155ccf3b20_0;
    %assign/vec4 v0x56155ccf3cc0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56155ccf2730;
T_18 ;
    %wait E_0x56155ccd65e0;
    %load/vec4 v0x56155ccf3cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.1 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_18.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.18;
T_18.17 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_18.19, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.20;
T_18.19 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.22;
T_18.21 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
T_18.24 ;
T_18.22 ;
T_18.20 ;
T_18.18 ;
T_18.16 ;
    %jmp T_18.14;
T_18.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.7 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
T_18.26 ;
    %jmp T_18.14;
T_18.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56155ccf3b20_0, 0, 4;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56155ccf2730;
T_19 ;
    %wait E_0x56155ccd65e0;
    %load/vec4 v0x56155ccf3cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf36d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf38d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3990_0, 0, 1;
    %jmp T_19.14;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf36d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf38d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3990_0, 0, 1;
    %jmp T_19.14;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf36d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3460_0, 0, 1;
    %jmp T_19.14;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.14;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.14;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.14;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_19.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_19.19, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.20;
T_19.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
T_19.20 ;
T_19.18 ;
T_19.16 ;
    %jmp T_19.14;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf38d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3990_0, 0, 1;
    %jmp T_19.14;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.14;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf36d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3500_0, 0, 1;
    %jmp T_19.14;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3500_0, 0, 1;
    %jmp T_19.14;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf36d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf38d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3990_0, 0, 1;
    %jmp T_19.14;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf32f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56155ccf3390_0, 0, 2;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_19.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.22;
T_19.21 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 14, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_19.23, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x56155ccf3be0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
    %jmp T_19.28;
T_19.27 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x56155ccf3210_0, 0, 3;
T_19.28 ;
T_19.26 ;
T_19.24 ;
T_19.22 ;
    %jmp T_19.14;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccf38d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccf3990_0, 0, 1;
    %jmp T_19.14;
T_19.14 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56155cc7c450;
T_20 ;
    %wait E_0x56155ccf4300;
    %load/vec4 v0x56155ccf8f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x56155ccfe2e0_0;
    %assign/vec4 v0x56155ccf8ec0_0, 0;
T_20.0 ;
    %load/vec4 v0x56155ccfd6e0_0;
    %assign/vec4 v0x56155ccf9150_0, 0;
    %load/vec4 v0x56155ccfe3a0_0;
    %assign/vec4 v0x56155ccf8a70_0, 0;
    %load/vec4 v0x56155ccfdd90_0;
    %assign/vec4 v0x56155ccfe7a0_0, 0;
    %load/vec4 v0x56155ccfde50_0;
    %assign/vec4 v0x56155ccfe860_0, 0;
    %load/vec4 v0x56155ccfdef0_0;
    %assign/vec4 v0x56155ccfe900_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56155cc7c7d0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccfeee0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccfeee0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x56155cc7c7d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccfefd0_0, 0, 1;
T_22.0 ;
    %delay 5, 0;
    %load/vec4 v0x56155ccfefd0_0;
    %inv;
    %store/vec4 v0x56155ccfefd0_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x56155cc7c7d0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155ccff470_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155ccff470_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x56155cc7c7d0;
T_24 ;
    %vpi_call 2 590 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 591 "$display", "DUMMY" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 592 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 593 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 594 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 595 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 598 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 599 "$display", "DUMMY" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 600 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 601 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 602 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 603 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 605 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 606 "$display", "DUMMY" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 607 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 608 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 609 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 610 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 611 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 612 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 613 "$display", "Addition: register addressing: RD = RS1 + RS2" {0 0 0};
    %delay 14, 0;
    %vpi_call 2 614 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 615 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 616 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 617 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 621 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 622 "$display", "Addition: immediate addressing: RD = RD + Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 623 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 624 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 625 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 626 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 630 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 631 "$display", "Addition: immediate addressing: RD = RD + Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 632 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 633 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 634 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 635 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 639 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 640 "$display", "Subtraction: register addressing: RD = RS1 - RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 641 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 642 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 643 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 644 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 648 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 649 "$display", "Subtraction: immediate addressing:RD = RD - Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 650 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 651 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 652 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 653 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 657 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 658 "$display", "Subtraction: immediate addressing: RD = RD - Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 659 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 660 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 661 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 662 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 666 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 667 "$display", "Shift: Left Logical: RD = shift logical left" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 668 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 669 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 670 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 671 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 675 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 676 "$display", "Shift: Right Logical:RD = shift logical right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 677 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 678 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 679 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 680 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 684 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 685 "$display", "Shift: Right Arithmetic: RD = shift right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 686 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 687 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 688 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 689 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 692 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 693 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 694 "$display", "NAND: register addressing: RD = RS1 nand RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 695 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 696 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 697 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 698 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 700 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 701 "$display", "OR: register addressing: RD = RS1 or RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 702 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 703 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 704 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 705 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 708 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 709 "$display", "NAND: immediate addressing: RD = RD nand (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 710 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 711 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 712 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 713 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 716 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 717 "$display", "OR: immediate addressing: RD = RD or (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 718 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 719 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 720 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 721 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 723 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 724 "$display", "Store" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 725 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 726 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 727 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 728 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 732 "$display", "Load" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 733 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 734 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 735 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 736 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 737 "$display", "Cycle No: 5\011Cycle Name: WB\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011MDR = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccfed10_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 739 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 740 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 741 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 742 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 746 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 747 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 748 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 749 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 750 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 753 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 754 "$display", "Branch not Equal: branch to the address in register RT when RA and RB are unequal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 755 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 756 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 757 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %vpi_call 2 759 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 760 "$display", "Branch Equal: branch to the address in register RT when RA and RB are equal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 761 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 762 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 763 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x56155ccfede0_0, v0x56155ccff200_0, v0x56155ccff2d0_0, v0x56155ccff3a0_0, v0x56155ccfec00_0, v0x56155ccff160_0, v0x56155ccff0c0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 939 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
