0	[('Performance', '1'), ('Scalability', '1'), ('Enterprise Computing', '1'), ('Architecture', '0'), ('Software Support', '0')]
1	[('Anticipation', '2'), ('Target Market', '1'), ('Performance', '0'), ('Competition', '0'), ('Irrelevant', '0')]
2	[('Irrelevant', '0')]
3	[('Irrelevant', '0')]
4	[('Reliability and Availability', '1'), ('Architecture', '0'), ('Error Correction and Detection', '1'), ('Mission-Critical Suitability', '0'), ('Overall Sentiment', '0')]
5	[('Irrelevant', '0')]
6	[('Irrelevant', '0')]
7	[('Performance', '1'), ('Architecture', '1'), ('Innovation', '1'), ('Complexity', '0'), ('Software Compatibility', '0')]
8	[('Clock Design', '1'), ('Technical Focus', '0'), ('Performance', '0'), ('Innovation', '1'), ('Irrelevant', '0')]
9	[('Irrelevant', '0')]
10	[('Irrelevant', '0')]
11	[('Industry Support', '2'), ('Early Adoption', '1'), ('Open Source Commitment', '1'), ('Software Development Focus', '1'), ('Performance', '0')]
12	[('Instruction Level Parallelism (ILP)', '2'), ('Wavefront Scheduling', '2'), ('Compiler Optimization', '2'), ('Code Expansion', '0'), ('Data Dependence Representation', '1')]
13	[('Methodology Effectiveness', '2'), ('Itanium Bus Protocol Complexity', '0'), ('Formal Specification', '1'), ('Bus Protocol Development', '1'), ('Irrelevant', '0')]
14	[('Data Speculation', '1'), ('Performance Optimization', '1'), ('Potential Performance Bottleneck', '-1'), ('Compiler Optimization', '1'), ('Architecture Complexity', '0')]
15	[('Irrelevant', '0')]
16	[('Irrelevant', '0')]
17	[('Irrelevant', '0')]
18	[('Memory Performance', '0'), ('Cache Miss Analysis', '1'), ('Stride Profiling', '1'), ('Data Translation Performance', '0'), ('Benchmarking', '0'), ('Memory Performance', '0'), ('Cache Miss Analysis', '1'), ('Stride Profiling', '1'), ('Data Translation Performance', '0'), ('Benchmarking', '0')]
19	[('Irrelevant', '0')]
20	[('Irrelevant', '0')]
21	[('Irrelevant', '0')]
22	[('Prefetch Optimization', '2'), ('Itanium Features', '1'), ('Code Complexity', '1'), ('Resource Utilization', '1'), ('Compiler Implementation', '1')]
23	[('Performance', '0'), ('Architecture', '0'), ('Encryption Suitability', '0'), ('Multi-Precision Arithmetic', '0'), ('Functional Units', '0')]
24	[('Irrelevant', '0')]
25	[('Performance', '2'), ('Architecture', '1'), ('Scientific Computing Support', '1'), ('Market Adoption', '1'), ('Overall Sentiment', '1')]
26	[('Itanium Relevance', '0'), ('SMT Effectiveness', '1'), ('Performance Potential', '1'), ('Hardware Impact', '0'), ('Research Tool', '0')]
27	[('Irrelevant', '0')]
28	[('Irrelevant', '0')]
29	[('Irrelevant', '0')]
30	[('Irrelevant', '0')]
31	[('Performance', '2'), ('Power Consumption', '1'), ('Design Complexity', '0'), ('Technical Innovation', '1'), ('Overall Sentiment', '0')]
32	[('Irrelevant', '0')]
33	[('Irrelevant', '0')]
34	[('Irrelevant', '0'), ('Methodology Applicability', '1'), ('Memory Model Complexity', '0'), ('Performance Impact', '0'), ('Verification Effort', '0')]
35	[('Performance', '0'), ('Compiler Reliance', '1'), ('Out-of-order Execution', '1'), ('Functional Unit Latency', '-1'), ('Memory Latency', '-1')]
36	[('Cache Performance', '2'), ('Design Efficiency', '1'), ('Architecture', '1'), ('Chip Efficiency', '1'), ('Irrelevant', '0')]
37	[('Irrelevant', '0')]
38	[('Irrelevant', '0')]
39	[('Performance', '0'), ('Instruction Set', '-1'), ('Register Stack Engine', '1'), ('Cache Performance', '-1'), ('Control Flow', '1')]
40	[('Performance', '2'), ('Memory Resources', '1'), ('Latency', '1'), ('EPIC Architecture', '1'), ('Application Support', '1')]
41	[('Performance', '2'), ('Compiler Optimization', '1'), ('Architecture Suitability', '1'), ('Production Use', '1'), ('Research Significance', '1')]
42	[('Performance', '1'), ('Exception Handling', '-1'), ('Compiler Optimization', '2'), ('Hardware limitations', '-1'), ('Java Performance', '1')]
43	[('Irrelevant', '0')]
44	[('Irrelevant', '0')]
45	[('Development Delays', '-1'), ('Market Reception', '-1'), ('Financial Impact', '-1'), ('Irrelevant', '0')]
46	[('Performance Potential', '1'), ('Optimization Complexity', '-1'), ('JIT Compiler Efficiency', '0'), ('Code Generation Techniques', '1'), ('Architecture Compatibility', '0')]
47	[('Performance', '1'), ('Flexibility', '1'), ('Memory Latency Tolerance', '1'), ('Out-of-order execution', '0'), ('Speculative precomputation', '0')]
48	[('Profile-guided optimization robustness', '1'), ('Potential impact of profile quality on future optimizations', '-1'), ("Itanium's performance", '0'), ('Compiler effectiveness', '0'), ('Reduced input set reliability', '-1')]
49	[('Irrelevant', '0')]
50	[('Performance', '1'), ('Memory System', '-1'), ('Scalability', '-1'), ('Future Development', '1'), ('Overall', '0')]
51	[('Multithreading', '1'), ('Hardware Support', '0'), ('Performance', '0'), ('Software Optimization', '1'), ('Compiler Support', '1')]
52	[('Irrelevant', '0')]
53	[('Irrelevant', '0')]
54	[('RSE Efficiency', '0'), ('Optimization Potential', '1'), ('Benchmarking', '0'), ('Compiler Optimization', '0'), ('Irrelevant', '0')]
55	[('Performance', '2'), ('Instruction Set', '1'), ('Cache Optimization', '1'), ('Compiler Support', '1'), ('Architecture', '0')]
56	[('Irrelevant', '0')]
57	[('Performance', '2'), ('Architecture', '1'), ('Scientific Computing', '1'), ('Industry Adoption', '0'), ('Software Support', '0')]
58	[('Verification Effectiveness', '1'), ('Automation Level', '1'), ('Bug Detection', '1'), ('Memory Model Correctness', '1'), ('General Approach', '0')]
59	[('Technical Innovation', '1'), ('Performance', '0'), ('Design Efficiency', '1'), ('Itanium Architecture', '0'), ('Irrelevant', '0')]
60	[('Irrelevant', '0')]
61	[('Irrelevant', '0')]
62	[('Technical Innovation', '0'), ('Performance', '0'), ('Design Complexity', '0'), ('Power Consumption', '0'), ("Relevance to Itanium's Success", '0')]
63	[('Irrelevant', '0')]
64	[('Cache Performance', '2'), ('Architecture', '1'), ('Technical Advancement', '1'), ('Overall Sentiment', '1'), ('Market Impact', '0')]
65	[('Performance', '2'), ('Design', '2'), ('Resource Utilization', '1'), ('CMOS Circuitry', '1'), ('Irrelevant', '0')]
66	[('Technical Specifications', '1'), ('Power Consumption', '0'), ('Market Reception', '0'), ('Software Compatibility', '0'), ('Overall', '0')]
67	[('Performance', '2'), ('Architecture', '1'), ('Process technology', '1'), ('Target Applications', '1'), ('Overall sentiment', '1'), ('Performance', '2'), ('Architecture', '1'), ('Process technology', '1'), ('Target Applications', '1'), ('Overall sentiment', '1')]
68	[('Technical Innovation', '1'), ('Cache Performance', '0'), ('Overall Sentiment', '0')]
69	[('Irrelevant', '0')]
70	[('Irrelevant', '0')]
71	[('Performance', '1'), ('Compiler Efficiency', '1'), ('Irrelevant', '0'), ('Architecture', '0'), ('Market Adoption', '0')]
72	[('Irrelevant', '0')]
73	[('Irrelevant', '0')]
74	[('Irrelevant', '0')]
75	[('Technical Innovation', '1'), ('Performance', '0'), ('Complexity', '0'), ('Power Consumption', '0'), ('Manufacturing', '1')]
76	[('Architecture', '1'), ('Performance', '1'), ('Design & Engineering', '1'), ('Power Management', '0'), ('Software Compatibility', '0')]
77	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
78	[('Bus interface design', '2'), ('Performance', '1'), ('Technology innovation', '1'), ('Irrelevant', '0')]
79	[('Relevance to Itanium', '0'), ('Suitability for Research', '1'), ('Algorithm Effectiveness', '1'), ('Performance Improvement', '1'), ('Instruction Prefetch Efficiency', '1')]
80	[('Performance', '0'), ('Architecture', '0'), ('Software Support', '0'), ('Optimization', '0'), ('Comparison', '0')]
81	[('Framework Effectiveness', '1'), ('Itanium Performance', '0'), ('Optimization Potential', '1'), ('Compilation Resource Management', '1'), ('Irrelevant', '0')]
82	[('Performance', '1'), ('Architecture', '1'), ('Efficiency', '1'), ('Compatibility', '1'), ('Implementation', '1')]
83	[('Irrelevant', '0')]
84	[('Formalizability', '1'), ('Scalability for Complex Designs', '1'), ('Irrelevant', '0')]
85	[('Technical Specificity', '2'), ("Irrelevant to Itanium's Performance", '0'), ('Focus on Clock System', '0'), ('Neutral Tone', '0'), ('Limited Scope', '0')]
86	[('Irrelevant', '0')]
87	[('Itanium Performance', '0'), ('Itanium Support', '0'), ('Itanium Development', '0'), ('Itanium Adoption', '0'), ('Irrelevant', '0')]
88	[('Performance', '1'), ('Architecture Complexity', '0'), ('Compiler Optimization', '1'), ('Compile Time', '0'), ('Irrelevant', '0')]
89	[('Data Remapping Effectiveness', '1'), ('Itanium Performance', '1'), ('Memory Optimization', '1'), ('Embedded System Optimization', '1'), ('Irrelevant', '0')]
90	[('Irrelevant', '0')]
91	[('Performance', '1'), ('Resource Management', '1'), ('Code Optimization', '1'), ('Compiler Efficiency', '1'), ('Itanium Architecture', '0')]
92	[('Irrelevant', '0')]
93	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
94	[('IA-32 compatibility', '1'), ('Software support', '0'), ('Performance', '0'), ('Technical complexity', '0'), ('Technological advancement', '1')]
95	[('Performance', '2'), ('Architectural Features', '1'), ('Code Quality', '1'), ('Compiler Optimization', '1'), ('Development Ease', '0')]
96	[('Irrelevant', '0')]
97	[('Performance', '2'), ('Compiler Technology', '1'), ('Design Decisions', '1'), ('Empirical Data', '1'), ('Engineering Trade-offs', '0')]
98	[('Floating-Point Performance', '2'), ('Integer Performance', '-1'), ('Teaching Suitability', '1'), ('Documentation and Coverage', '0'), ('Architecture Features', '1')]
99	[('Register Stack Engine (RSE)', '1'), ('Register Allocation', '0'), ('Performance', '0'), ('Inter-procedural Optimization', '1'), ('Irrelevant', '0')]
100	[('Performance', '1'), ('Hardware Specific Features', '1'), ('Open Source Collaboration', '1'), ('Reliability and Serviceability', '1'), ('Relevance for Large Servers', '1')]
101	[('Technical Feature', '0'), ('Performance Potential', '0'), ('Binary Compatibility', '0'), ('Compiler Optimization', '0'), ('Overall Sentiment', '0')]
102	[('Performance', '1'), ('Scalability', '2'), ('Reliability', '1'), ('Maintainability', '1'), ('Overall Sentiment', '1')]
103	[('Register Stack Efficiency', '-1'), ('Compiler Optimization Importance', '1'), ('EPIC Architecture', '2'), ('Register Stack Engine', '1'), ('Hardware-Software Interaction', '0')]
104	[('Irrelevant', '0')]
105	[('Irrelevant', '0')]
106	[('Software Pipelining Support', '1'), ('Static Register Limitation', '-1'), ('Parallel Execution', '1'), ('Register Allocation', '1'), ('Performance', '1')]
107	[('Irrelevant', '0')]
108	[('Data Speculation Performance', '1'), ('Compiler Support', '1'), ('Architecture Suitability', '1'), ('Alias Analysis', '0'), ('Instruction Scheduling', '0')]
109	[('Architecture suitability', '0'), ('Performance Impact', '1'), ('Compiler Support', '0'), ('Integration Complexity', '0'), ('Overall Sentiment', '0')]
110	[('Itanium', '0')]
111	[('Irrelevant', '0')]
112	[('Irrelevant', '0')]
113	[('Reference Model Quality', '2'), ('Design Flow Efficiency', '2'), ('Validation Process', '1'), ('Innovation', '1'), ('Irrelevant', '0')]
114	[('Irrelevant', '0')]
115	[('Architectural Complexity', '0'), ('Compiler Optimization', '0'), ('Reverse Engineering Difficulty', '1'), ('Irrelevant', '0')]
116	[('Architectural Complexity', '-1'), ('Performance', '1'), ('Reverse Engineering Difficulty', '-1'), ('Compiler Optimization', '0'), ('Code Obfuscation', '0')]
117	[('Speculative Execution Complexity', '-1'), ('Re-engineering Difficulty', '-1'), ('Performance', '0'), ('Semantic Preservation', '1'), ('Reverse Engineering', '1')]
118	[('Irrelevant', '0')]
119	[('Irrelevant', '0')]
120	[('Speculative Optimization', '1'), ('Compiler Optimization', '1'), ('Check Instruction Generation', '1'), ('Recovery Code Generation', '1'), ('Irrelevant', '0')]
121	[('Performance', '0'), ('Relevance', '1'), ('Software Support', '0'), ('Architecture', '0'), ('Overall Sentiment', '0')]
122	[('Irrelevant', '0')]
123	[('Irrelevant', '0')]
124	[('Irrelevant', '0')]
125	[('Irrelevant', '0')]
126	[('Register Tiling', '1'), ('Instruction-Level Parallelism', '0'), ('Wide Issue Architecture', '1'), ('Performance', '1'), ('Irrelevant', '0')]
127	[('Irrelevant', '0')]
128	[('Irrelevant', '0')]
129	[('Technical Detail', '0'), ('L3 Cache', '1'), ('Die Size', '0'), ('Clock Skew', '0'), ('Clock Optimization', '1')]
130	[('Irrelevant', '0')]
131	[('Performance', '2'), ('Architecture', '1'), ('Compiler Optimization', '2'), ('Linux Support', '1'), ('Server Applications', '1')]
132	[('Performance', '1'), ('Memory System Bottleneck', '1'), ('Architectural Innovations', '1'), ('Compatibility', '1'), ('Irrelevant', '0')]
133	[('Performance', '1'), ('Architecture', '0'), ('Compiler Optimization', '1'), ('Relevance', '1'), ('Memory System', '0')]
134	[('Memory System Bottleneck', '-1'), ('Prefetching Efficiency', '2'), ('Performance Improvement', '2'), ('Compiler Optimization', '1'), ('Pointer-Chasing Applications', '1')]
135	[('Irrelevant', '0')]
136	[('Irrelevant', '0')]
137	[('Irrelevant', '0')]
138	[('Irrelevant', '0')]
139	[('Irrelevant', '0')]
140	[('Hardware Support', '1'), ('Performance', '0'), ('Relevance', '0'), ('Overall Sentiment', '0')]
141	[('Performance', '2'), ('Reconstruction Quality', '1'), ('Scalability', '1'), ('Parallel Implementation Efficiency', '1'), ('MPI Support', '1'), ('Irrelevant', '0')]
142	[('Architecture Change', '0'), ('Performance', '0'), ('Software Support', '0'), ('Portability', '0'), ('Overall Sentiment', '0')]
143	[('Performance', '1'), ('Relevance', '1'), ('Optimization Effectiveness', '1'), ('Compiler Support', '0'), ('Platform Comparison', '0')]
144	[('Performance', '1'), ('Runtime Code Generation', '1'), ('Graphic Applications', '1'), ('Irrelevant', '0')]
145	[('Performance', '0'), ('Architecture Complexity', '-1'), ('Formal Verification', '1'), ('Instruction Queue Design', '0'), ('Research Relevance', '1')]
146	[('Resource Management', '1'), ('Instruction Scheduling', '1'), ('Performance Optimization', '1'), ('Complexity', '0'), ('Efficiency', '1')]
147	[('Hardware suitability', '2'), ('Dynamic optimization potential', '2'), ('Performance impact', '1'), ('Research focus', '1'), ('Overall sentiment towards Itanium', '1')]
148	[('Performance Potential', '2'), ('Code Optimization Difficulty', '1'), ('EPIC Philosophy', '0'), ('ILP Approach', '2'), ('Compiler Performance', '1')]
149	[('Performance', '1'), ('Compiler Support', '1'), ('Runtime Efficiency', '0'), ('Architecture', '0'), ('Market Reception', '0')]
150	[('Architecture', '2'), ('Performance Potential', '2'), ('Optimization Potential', '2'), ('Algorithm Effectiveness', '1'), ('Benchmark Performance', '1')]
151	[('Performance', '1'), ('Hardware Support', '1'), ('Research Platform', '0'), ('Pre-execution Efficiency', '1'), ('Fetch Directed Instruction Prefetch', '0')]
152	[('Performance', '1'), ('Flexibility/Openness', '1'), ('Hardware Support', '0'), ('VMT Effectiveness', '2'), ('Irrelevant', '0')]
153	[('Performance', '1'), ('Flexibility', '1'), ('Hardware Support', '0'), ('Software Development', '0'), ('Irrelevant', '0')]
154	[('Hardware Support', '1'), ('Performance', '1'), ('Workload Versatility', '1'), ('Innovation', '1'), ('Irrelevant', '0')]
155	[('Performance', '2'), ('Memory Utilization', '1'), ('Operating System Compatibility', '1'), ('Versatility', '1'), ('Software Support', '0')]
156	[('Memory Footprint', '-1'), ('Performance', '1'), ('Software Optimization', '1'), ('Cache Utilization', '1'), ('Relevance for Smaller Applications', '-1')]
157	[('Memory Disambiguation', '-1'), ('Performance', '0'), ('Hardware Design', '0'), ('Software Compatibility', '0'), ('Overall Sentiment', '0')]
158	[('Register Requirement', '-1'), ('Software Pipelining Support', '1'), ('Performance', '1'), ('Optimization Techniques', '2'), ('Irrelevant', '0')]
159	[('Prototyping suitability', '2'), ('Architectural complexity', '1'), ('Performance potential', '1'), ('Flexibility', '1'), ('Irrelevant', '0')]
160	[('Irrelevant', '0')]
161	[('RSE Efficiency', '2'), ('Register Stack Pressure', '-1'), ('Inter-procedural Optimization', '1'), ('Performance Improvement', '1'), ('Overall', '0')]
162	[('Performance', '1'), ('Architecture Complexity', '-1'), ('Profiling Capability', '2'), ('Post-Link Optimization', '1'), ('Software Support', '0')]
163	[('Performance', '1'), ('Cache Size', '2'), ('Frequency', '1'), ('Packaging', '1'), ('High-Performance Computing', '1')]
164	[('Irrelevant', '0')]
165	[('Performance', '2'), ('Parallelism', '2'), ('Software Support', '0'), ('Memory Management', '0'), ('Cost', '0')]
166	[('Irrelevant', '0')]
167	[('Irrelevant', '0')]
168	[('Itanium as a Basis', '0'), ('Power Consumption', '1'), ('Model Accuracy', '1'), ('Simulation Speed', '1'), ('Multi-Clock Domain Efficiency', '1')]
169	[('Yield improvement', '2'), ('Fault isolation methodology', '1'), ('Cache memory', '0'), ('Physical Failure Analysis (PFA)', '-1'), ('Irrelevant', '0')]
170	[('Performance', '2'), ('Architecture', '0'), ('Comparison', '0'), ('Suitability', '0'), ('Software Support', '0')]
171	[('Irrelevant', '0')]
172	[('Irrelevant', '0')]
173	[('Performance', '2'), ('Parallelism', '1'), ('Software Optimization', '1'), ('Architectural Features', '1'), ('Relevance to Hyperspectral Imaging', '0')]
174	[('Complexity', '-1'), ('Industry Adoption', '1'), ('Performance Modeling', '0'), ('Application Support', '0'), ('Architecture', '0')]
175	[('Cache Optimization Effectiveness', '1'), ('Platform Independence', '1'), ('Itanium Specific Performance', '0'), ('Itanium Architectural Features', '0'), ('Irrelevant', '0')]
176	[('Irrelevant', '0')]
177	[('Memory Latency', '-1'), ('Performance', '0'), ('Architecture', '0'), ('Prefetching', '1'), ('Software Support', '0')]
178	[('Parallel Computing Potential', '1'), ('Performance Comparison', '0'), ('Irrelevant', '0')]
179	[('Irrelevant', '0')]
180	[('Irrelevant', '0')]
181	[('Predicated Code Optimization', '1'), ('Performance Gains', '1'), ('Architecture Specific Optimization', '0'), ('Algorithm Effectiveness', '1'), ('Irrelevant', '0')]
182	[('Relevance to Scalable Graphics', '1'), ('Architecture Integration', '1'), ('Performance', '0'), ('Software Support', '0'), ('Overall Sentiment', '1')]
183	[('Algorithm Optimization', '0'), ('Hardware Performance', '0'), ('Software Support', '1'), ('Architectural Innovation', '1'), ('Overall Sentiment', '0')]
184	[('Hardware Dependence', '-1'), ('Software Pipelining Effectiveness', '0'), ('Compiler Optimization', '0'), ('Architecture Design', '0'), ('Overall Sentiment', '-1')]
185	[('Performance', '1'), ('Architecture', '0'), ('Software Support', '0'), ('Development Complexity', '0'), ('Overall Sentiment', '1')]
186	[('Irrelevant', '0')]
187	[('Irrelevant', '0')]
188	[('Irrelevant', '0')]
189	[('Complexity', '-1'), ('Performance Potential', '1'), ('Error Detection', '1'), ('Validation and Evaluation Importance', '2'), ('Compiler Adaptation', '-1')]
190	[('Irrelevant', '0')]
191	[('Virtualization Difficulty', '-1'), ('Performance', '1'), ('Supportability', '1'), ('Innovation', '1'), ('Itanium Architecture', '0')]
192	[('Irrelevant', '0')]
193	[('Irrelevant', '0')]
194	[('Cache Size', '2'), ('Transistor Count', '2'), ('Design Efficiency', '1'), ('Performance', '0'), ('Irrelevant', '0')]
195	[('Irrelevant', '0')]
196	[('Irrelevant', '0')]
197	[('Irrelevant', '0')]
198	[('Irrelevant', '0')]
199	[('Irrelevant', '0')]
200	[('Data Speculation', '1'), ('Performance Potential', '1'), ('Compiler Optimization', '0'), ('Potential for Improvement', '1'), ('Architecture Evaluation', '0')]
201	[('ORC Adoption', '1'), ('IPF Relevance', '1'), ('Performance', '0'), ('Explicit Itanium Criticism', '0'), ('Direct Itanium Praise', '0')]
202	[('PMU Functionality', '2'), ('Run-Time Optimization', '1'), ('Traditional Profiling Methods', '-1'), ('Itanium Architecture', '0'), ('Performance Comparison', '0')]
203	[('Irrelevant', '0')]
204	[('Performance', '1'), ('Architecture', '0'), ('Irrelevant', '0'), ('Benchmarks', '0'), ('Compiler', '0')]
205	[('Irrelevant', '0')]
206	[('Irrelevant', '0')]
207	[('Irrelevant', '0')]
208	[('Irrelevant', '0')]
209	[('Compiler Performance', '2'), ('OSE Effectiveness', '2'), ('Itanium Architecture Complexity', '0'), ('Compiler Optimization', '1'), ('Iterative Compilation', '1')]
210	[('Irrelevant', '0'), ('Performance', '0'), ('Cost', '0'), ('Reliability', '0'), ('Software compatibility', '0')]
211	[('Irrelevant', '0')]
212	[('Architecture', '1'), ('Power Consumption', '0'), ('Innovation', '1'), ('Performance', '0'), ('Overall Sentiment', '0')]
213	[('Irrelevant', '0')]
214	[('Performance', '0'), ('Development Delays', '0'), ('Software Support', '0'), ('Error Detection and Correction', '0'), ('Audience Targeting', '0')]
215	[('Irrelevant', '0')]
216	[('AMD Performance', '2'), ('Itanium Relevance', '0'), ('Intel Plans', '0'), ('Dual-core Technology', '1'), ('Market Competition', '0')]
217	[('Irrelevant', '0')]
218	[('Register Stack Engine (RSE)', '1'), ('Compiler Optimization', '2'), ('Itanium Architecture', '0'), ('Performance', '1'), ('Resource Management', '1')]
219	[('Performance', '1'), ('Reliability', '1'), ('Scalability', '1'), ('Integration', '0'), ('Software Support', '0')]
220	[('Cache Optimization', '1'), ('Compiler Support', '1'), ('Benchmark Performance', '1'), ('Dynamic Hints', '0'), ('Program Scope', '0')]
221	[('Irrelevant', '0')]
222	[('Itanium architecture suitability', '2'), ('Profiling technique effectiveness', '2'), ('Hardware support practicality', '1'), ('Performance improvement', '1'), ('Research focus', '0')]
223	[('Irrelevant', '0')]
224	[('Performance', '1'), ('Compiler Optimization', '1'), ('Software Support', '0'), ('Multiprocessor System', '1'), ('Irrelevant', '0')]
225	[('Instruction Scheduling', '-1'), ('Alias Analysis', '-1'), ('Data Speculation', '1'), ('Control Speculation', '1'), ('GCC Optimization', '0')]
226	[('Compiler Optimization', '-1'), ('OS Performance', '-1'), ('ILP Potential', '2'), ('Unique Architecture', '1'), ('Benchmark Relevance', '-1')]
227	[('Irrelevant', '0')]
228	[('Irrelevant', '0')]
229	[('Technological Advancements', '1'), ('Server Focus', '1'), ('Power Efficiency', '1'), ('Transistor Count', '1'), ('Irrelevant', '0')]
230	[('Performance', '2'), ('Power Efficiency', '2'), ('Innovation', '2'), ('Scalability', '1'), ('Compatibility', '1')]
231	[('Performance', '1'), ('Specific Optimization', '0'), ('Algorithm Efficiency', '1'), ('Itanium 2 Compatibility', '1'), ('Irrelevant', '0')]
232	[('Irrelevant', '0')]
233	[('Irrelevant', '0')]
234	[('Performance', '1'), ('Availability', '1'), ('Industry Standards', '1'), ('Innovative Design', '1'), ('Relevance', '1'), ('Performance', '1'), ('Availability', '1'), ('Industry Standards', '1'), ('Innovative Design', '1'), ('Relevance', '1')]
235	[('Cost-efficiency', '2'), ('Availability', '1'), ('Hardware Compatibility', '1'), ('Performance', '0'), ('Software Support', '0')]
236	[('Performance', '2'), ('Optimization suitability', '1'), ('Compiler framework', '1'), ('Object-oriented program support', '1'), ('Benchmarking', '1')]
237	[('Irrelevant', '0')]
238	[('Architecture Features', '2'), ('GCC Performance', '-1'), ('Potential for Improvement', '1'), ('Open Source Compiler', '0'), ('Commercial Compiler Advantage', '0')]
239	[('Overall Performance', '0'), ('Compiler Optimization', '1'), ('Compiler Compatibility', '-1'), ('Itanium Performance', '0'), ('Hardware-Compiler Synergy', '0')]
240	[('Irrelevant', '0')]
241	[('Irrelevant', '0')]
242	[('Irrelevant', '0')]
243	[('Technical Innovation', '0'), ('Performance Optimization', '0'), ('Energy Efficiency', '0'), ('Reliability', '0'), ('Irrelevant', '0')]
244	[('Itanium 2 as a basis for optimization', '0'), ('Energy efficiency', '1'), ('Performance optimization', '1'), ('Predicated execution', '1'), ('Irrelevant', '0')]
245	[('Irrelevant', '0')]
246	[('Memory Ordering Validation', '2'), ('Multi-core Support', '1'), ('Bug Detection Effectiveness', '1'), ('Overall Architecture', '0'), ('Irrelevant', '0')]
247	[('Data Speculation', '0'), ('Itanium 2', '0'), ('Irrelevant', '0'), ('Multithreading', '1'), ('Performance', '0')]
248	[('Irrelevant', '0')]
249	[('Irrelevant', '0')]
250	[('Irrelevant', '0')]
251	[('Irrelevant', '0')]
252	[('Irrelevant', '0')]
253	[('Irrelevant', '0')]
254	[('SWIFT Performance', '2'), ('SWIFT Fault Coverage', '2'), ('SWIFT Cost-effectiveness', '1'), ('SWIFT Flexibility', '1'), ('Itanium Relevance', '0')]
255	[('Technical innovation', '2'), ('Cache performance', '1'), ('Energy efficiency', '1'), ('Reliability', '1'), ('Irrelevant', '0')]
256	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
257	[('Technical Innovation', '1'), ('Performance Potential', '1'), ('Power Efficiency', '0'), ('Market Acceptance', '0'), ('Software Compatibility', '0')]
258	[('Irrelevant', '0')]
259	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
260	[('Technical Detail', '0'), ('Performance', '0'), ('Design', '0'), ('Reliability', '1'), ('Scalability', '0')]
261	[('Irrelevant', '0')]
262	[('Register Limitations', '-1'), ('Software Pipelining Efficiency', '1'), ('Performance', '1'), ('Algorithm Innovation', '2'), ('Compiler Development', '1')]
263	[('Reverse Engineering Complexity', '1'), ('Architectural Complexity', '0'), ('Compiler Optimization', '0'), ('Performance', '0'), ('Irrelevant', '0')]
264	[('Irrelevant', '0')]
265	[('Performance', '2'), ('Parallel Processing', '1'), ('Instruction Execution', '1'), ('Software Implementation', '1'), ('Comparison to IPP', '1')]
266	[('Irrelevant', '0')]
267	[('Irrelevant', '0')]
268	[('Performance', '1'), ('Hardware limitations', '-1'), ('Software Support', '0'), ('Development Potential', '1'), ('Architectural Flexibility', '0')]
269	[('Memory Disambiguation', '-1'), ('Banking Structure', '-1'), ('ILP Potential', '1'), ('Vectorization Support', '1'), ('Optimization Potential', '1')]
270	[('Instruction Bundles', '0'), ('Nops Impact', '-1'), ('Performance', '0'), ('Code Size', '-1'), ('Benchmarks', '0')]
271	[('Itanium 2 Test Quality', '1'), ('LADA Effectiveness', '1'), ('Overall Sentiment towards Itanium', '1'), ('Cache Testing', '0'), ('Performance', '0')]
272	[('Performance', '1'), ('Complexity', '-1'), ('Cost-Effectiveness', '1'), ('Architecture Design', '0'), ('Relevance to Itanium', '0')]
273	[('Framework Applicability', '2'), ('Itanium Instruction Set', '1'), ('Synchronization Primitives', '0'), ('Producer/Consumer Problem', '0'), ('Overall', '0')]
274	[('Irrelevant', '0')]
275	[('Irrelevant', '0')]
276	[("Itanium's Future", '-2'), ('X86 Dominance', '1'), ('Strategy Shift', '0'), ('Foundry Partners', '0'), ('Communication Ventures', '-1')]
277	[('Irrelevant', '0')]
278	[('Performance', '2'), ('Hardware Suitability', '1'), ('Scalability', '2'), ('Algorithm Efficiency', '2'), ('Software Support', '0')]
279	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
280	[('Irrelevant', '0')]
281	[('Irrelevant', '0')]
282	[('Performance', '1'), ('Development challenges', '-1'), ('ILP potential', '2'), ('Structural Optimization', '1'), ('Implementation Challenges', '-1')]
283	[('FMA Availability', '1'), ('Performance', '0'), ('Accuracy', '2'), ('Software Support', '0'), ('Overall Sentiment towards Itanium', '1'), ('FMA Availability', '1'), ('Performance', '0'), ('Accuracy', '2'), ('Software Support', '0'), ('Overall Sentiment towards Itanium', '1')]
284	[('Itanium as a platform for optimization research', '1'), ('Implementation effectiveness', '1'), ('Performance improvements', '1'), ('Compiler optimization', '2'), ('Irrelevant', '0')]
285	[('Hardware Suitability', '1'), ('Performance', '1'), ('Transparency', '1'), ('Safety', '1'), ('Innovation', '1')]
286	[('Performance', '1'), ('Optimization', '1'), ('Architecture', '0'), ('Software Compatibility', '0'), ('Scalability', '1'), ('Performance', '1'), ('Optimization', '1'), ('Architecture', '0'), ('Software Compatibility', '0'), ('Scalability', '1')]
287	[('Irrelevant', '0')]
288	[('Irrelevant', '0')]
289	[('Irrelevant', '0')]
290	[('Register Stack Overflow/Underflow', '-1'), ('Hardware Support (RSE)', '1'), ('Optimization Potential', '1'), ('Compiler Support', '1'), ('Performance', '0')]
291	[('Performance', '0'), ('Platform Compatibility', '0'), ('Scalability', '0'), ('Software Support', '0'), ('Cost', '0')]
292	[('Performance', '1'), ('Scalability', '1'), ('Architecture suitability', '1'), ('MPI and OpenMP implementation', '0'), ('Irrelevant', '0')]
293	[('Itanium Performance', '0'), ('Itanium Architecture', '0'), ('Itanium Code Optimization', '0'), ('Itanium Compatibility', '0'), ('Itanium Impact', '0')]
294	[('Irrelevant', '0')]
295	[('Irrelevant', '0')]
296	[('Performance', '1'), ('Comparison to Other Architectures', '0'), ('Architecture-Specific Optimization', '0'), ('Overall Sentiment', '0'), ('Irrelevant', '0')]
297	[('Irrelevant', '0')]
298	[('Technical Innovation', '1'), ('Power Efficiency', '1'), ('Performance Optimization', '1'), ('Resource Optimization', '1'), ('Irrelevant', '0')]
299	[('Irrelevant', '0')]
300	[('Complexity', '-1'), ('Potential Efficiency', '1'), ('Binary Translation Difficulty', '-1'), ('Predicate Elimination', '1'), ('Overall', '0')]
301	[('Complexity', '-1'), ('Efficiency', '0'), ('Emulation Difficulty', '-1'), ('Design Innovation', '0'), ('Software Support', '0')]
302	[('Architecture suitability', '1'), ('Nop instruction presence', '1'), ('Optimization effectiveness', '1'), ('Performance potential', '1'), ('Compiler integration', '1'), ('Irrelevant', '0')]
303	[('Relevance', '1'), ('Scale', '1'), ('Performance', '0'), ('Cost', '0'), ('Support', '0')]
304	[('PIM', '2'), ('Itanium-2', '-1'), ('Itanium-2', '-1'), ('PIM Performance', '2'), ('Itanium Clock Speed', '1'), ('Itanium Memory Bandwidth', '-1'), ('Irrelevant', '0'), ('Overall Sentiment', '-1')]
305	[('Understanding', '1'), ('Abstraction', '1'), ('Model precision', '0'), ('Implementation', '0'), ('Documentation', '1')]
306	[('Performance', '1'), ('Compiler Efficiency', '1'), ('Framework Suitability', '1'), ('Research Impact', '0'), ('Itanium Specifics', '0')]
307	[('BTB Functionality', '1'), ('PMU Hardware', '1'), ('Performance Analysis', '1'), ('Architecture Innovation', '1'), ('Irrelevant', '0')]
308	[('Cost-effectiveness', '1'), ('Hardware Investment', '1'), ('Performance', '0'), ('System limitations', '-1'), ('Itanium', '-1')]
309	[('Power efficiency', '2'), ('Performance', '1'), ('Technical Innovation', '1'), ('Circuit Design', '1'), ('Itanium Architecture', '1')]
310	[('Technical Innovation', '2'), ('Performance', '1'), ('Error Handling', '1'), ('Multithreading', '1'), ('Energy Efficiency', '1')]
311	[('Complexity', '-1'), ('Portability', '-1'), ('Translation Difficulty', '-1'), ('Instruction Set', '0'), ('Memory Model', '0')]
312	[('Accuracy', '1'), ('Itanium-2 Performance', '1'), ('Modeling Capability', '1'), ('Relevance to Modern Processors', '1'), ('Irrelevant', '0')]
313	[('Irrelevant', '0')]
314	[('Irrelevant', '0')]
315	[('Memory System Performance', '-1'), ('Compiler Optimization', '1'), ('High Performance Computing', '1'), ('Targeted Platform', '0'), ('Overall Sentiment', '0')]
316	[('Irrelevant', '0')]
317	[('Itanium Design Similarity', '0'), ('Performance Improvement', '1'), ('Area Efficiency', '1'), ('Overall Performance Impact', '0'), ('Irrelevant', '0')]
318	[('Irrelevant', '0')]
319	[('Performance', '1'), ('Code Specialization', '1'), ('Compile Time Analysis', '1'), ('Instruction Cache', '0'), ('Itanium Architecture', '0')]
320	[('Irrelevant', '0')]
321	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
322	[('Irrelevant', '0')]
323	[('Platform relevance', '1'), ('Performance', '1'), ('Feature utilization', '1'), ('Architecture suitability', '1'), ('Overall sentiment', '0')]
324	[('Irrelevant', '0')]
325	[('Itanium Hardware Features', '1'), ('Itanium Support for Fault Tolerance', '0'), ('Itanium Performance', '0'), ('Itanium Software Compatibility', '0'), ('Itanium Overall', '0')]
326	[('Irrelevant', '0')]
327	[('Irrelevant', '0')]
328	[('Performance', '0'), ('Irrelevant', '0')]
329	[('Irrelevant', '0')]
330	[('Irrelevant', '0')]
331	[('Irrelevant', '0')]
332	[('Performance', '1'), ('Processor Architecture', '0'), ('Software Support', '0'), ('Development Tools', '0'), ('Energy Efficiency', '0')]
333	[('Performance', '-1'), ('Architecture', '0'), ('Programming complexity', '0'), ('Software support', '0'), ('Relevance to Itanium', '0')]
334	[('Performance', '0'), ('Architecture', '0'), ('Software support', '0'), ('Compatibility', '0'), ('Relevance', '0')]
335	[('Irrelevant', '0')]
336	[('Irrelevant', '0')]
337	[('Branch Prediction Units', '0'), ('Delay Slot Size', '-1'), ('Predication Model', '0'), ('Performance', '0'), ('Architecture', '0')]
338	[('Performance', '1'), ('Complexity', '0'), ('Optimization Difficulty', '1'), ('Compiler Support', '1'), ('Vendor Library Comparison', '0')]
339	[('Irrelevant', '0')]
340	[('Irrelevant', '0')]
341	[('Instruction Scheduling', '1'), ('Performance', '1'), ('Compiler Optimization', '1'), ('Code Optimization', '1'), ('Architecture Awareness', '0')]
342	[('Itanium Performance', '0'), ('Itanium Architecture', '0'), ('Itanium Software Support', '0'), ('Itanium Development Delays', '0'), ('Itanium Cost', '0')]
343	[('Irrelevant', '0')]
344	[('Irrelevant', '0')]
345	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
346	[('Performance', '0'), ('Architecture', '1'), ('Bandwidth', '1'), ('Benchmarks', '0'), ('Software Support', '0')]
347	[('Irrelevant', '0')]
348	[('Irrelevant', '0')]
349	[('Irrelevant', '0')]
350	[('Platform Compatibility', '1'), ('Software Support', '-1'), ('Performance', '0'), ('Development Effort', '1'), ('Overall Sentiment', '0')]
351	[('Performance', '2'), ('Parallelization', '1'), ('Library Optimization', '1'), ('Operating system compatibility', '0'), ('Overall Efficiency', '1')]
352	[('Irrelevant', '0')]
353	[('Performance', '1'), ('Computing Power', '1'), ('Scientific Research', '1'), ('Relevance', '0'), ('Irrelevant', '0')]
354	[('Clarity of Memory Model', '-1'), ('Programmer-Centric Approach', '1'), ('Formal Specification', '0'), ('Accuracy of Specification', '-1'), ('Implementation Complexity', '0')]
355	[('Technical Performance', '1'), ('Complexity', '0'), ('Power Consumption', '0'), ('Cost', '0'), ('Market Impact', '0'), ('Technical Performance', '1'), ('Complexity', '0'), ('Power Consumption', '0'), ('Cost', '0'), ('Market Impact', '0')]
356	[('Hardware Virtualization', '2'), ('VT-i Performance', '2'), ('Virtual Machine Performance', '1'), ('Xen/IA64 Performance', '1'), ('Scalability', '1')]
357	[('Performance', '1'), ('Compiler Support', '1'), ('Benchmarking', '0'), ('Code Size', '0'), ('Runtime Overhead', '0')]
358	[('Architecture', '0'), ('Performance', '0'), ('Scalability', '0'), ('Resource Isolation', '0'), ('Irrelevant', '0')]
359	[('Performance', '1'), ('Scalability', '1'), ('Application Support', '1'), ('Hardware Compatibility', '0'), ('Cost Efficiency', '0')]
360	[('Technical Innovation', '1'), ('Power Efficiency', '1'), ('Reliability', '1'), ('SER Mitigation', '2'), ('Architecture Performance', '0')]
361	[('Performance', '-1'), ('Irrelevant', '0')]
362	[('Compiler-driven optimization', '1'), ('EPIC architecture', '1'), ('Potential for optimization', '1'), ('Hardware dependency', '0'), ('Specific performance', '0'), ('Overall sentiment', '0')]
363	[('Instruction Set', '1'), ('Irrelevant', '0')]
364	[('Irrelevant', '0')]
365	[('Irrelevant', '0')]
366	[('Comparison', '0'), ('Irrelevant', '0')]
367	[('Irrelevant', '0')]
368	[('Instruction Scheduling Effectiveness', '0'), ('Register Allocation Effectiveness', '0'), ('Compiler Optimization', '1'), ('Compilation Time', '2'), ('Performance', '0')]
369	[('Deferred Exception Tracking', '2'), ('Speculative Execution', '2'), ('Architectural Adaptability', '1'), ('Performance Overhead', '-1'), ('Security Features', '1')]
370	[('Stream Processor Performance', '2'), ('Itanium 2 Performance', '-1'), ('Algorithm Efficiency', '1'), ('Comparison Methodology', '0'), ('Architecture-Specific Optimization', '1')]
371	[('Performance', '1'), ('Architecture Relevance', '1'), ('Compiler Framework', '1'), ('Benchmarking', '0'), ('Speculative Optimization', '1')]
372	[('Irrelevant', '0')]
373	[('Register Management Efficiency', '0'), ('Itanium Architecture', '0'), ('Compiler Optimization', '1'), ('EDSMT Architecture', '0'), ('Performance Improvement', '1')]
374	[('Performance', '-1'), ('Relevance', '0'), ('Comparison', '0'), ('Target Audience', '0'), ('General Sentiment', '0')]
375	[('Irrelevant', '0')]
376	[('Irrelevant', '0')]
377	[('Performance', '1'), ('Flexibility', '1'), ('Complexity', '0'), ('Software Support', '0'), ('Architecture Design', '1')]
378	[('Performance', '1'), ('Compiler Support', '1'), ('Architecture Suitability', '1'), ('Benchmarking', '0'), ('Code Optimization', '1')]
379	[('Performance', '1'), ('Irrelevant', '0')]
380	[('Irrelevant', '0')]
381	[('Irrelevant', '0')]
382	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
383	[('Performance', '1'), ('Peak Performance', '1'), ('Multi-core Scalability', '1'), ('Benchmark Suitability', '0'), ('General Architecture', '0')]
384	[('Irrelevant', '0'), ('Flexibility', '1'), ('Performance', '1'), ('Soft layering compatibility', '1'), ('Software support', '0')]
385	[('Modulo Scheduling', '0'), ('Itanium Architecture', '0'), ('Reverse Engineering Difficulty', '-1'), ('Code Optimization', '1'), ('Research Focus', '1'), ('Modulo Scheduling', '0'), ('Itanium Architecture', '0'), ('Reverse Engineering Difficulty', '-1'), ('Code Optimization', '1'), ('Research Focus', '1')]
386	[('Performance', '-1'), ('Stream Processor Performance', '2'), ('Irrelevant', '0')]
387	[('Performance', '2'), ('Price-to-performance', '1'), ('Software support', '1'), ('Architecture', '1'), ('Optimization', '1')]
388	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
389	[('Irrelevant', '0')]
390	[('Performance', '-1'), ('FPGA performance', '2'), ('Itanium 2 performance', '-1'), ('Neutrality towards Itanium', '0'), ('Neutrality towards CPU', '0')]
391	[('Irrelevant', '0')]
392	[('Irrelevant', '0')]
393	[('Irrelevant', '0')]
394	[('Technology adoption', '1'), ('Business value', '1'), ('Marketing challenges', '0'), ('RTM methodology', '1'), ('Irrelevant', '0')]
395	[('Irrelevant', '0')]
396	[('Hardware Support', '1'), ('Platform Suitability', '1'), ('Irrelevant', '0')]
397	[('Energy Efficiency', '-1'), ('Performance', '-1'), ('Irrelevant', '0'), ('Energy Efficiency', '-1'), ('Performance', '-1'), ('Irrelevant', '0')]
398	[('Irrelevant', '0')]
399	[('Irrelevant', '0')]
400	[('Performance Monitoring', '2'), ('API Integration', '1'), ('Data Structure Analysis', '1'), ('OpenMP Support', '0'), ('Overall Sentiment', '1')]
401	[('Irrelevant', '0')]
402	[('Irrelevant', '0')]
403	[('Performance', '1'), ('Architecture Compatibility', '0'), ('Software Support', '0'), ('Overall Sentiment', '0')]
404	[('Predicate Register Performance', '2'), ('Architecture Efficiency', '1'), ('Comparison to x86', '0'), ('Software Support', '0'), ('Overall Sentiment', '1')]
405	[('Irrelevant', '0')]
406	[('Irrelevant', '0')]
407	[('Performance', '1'), ('Architecture Comparison', '0'), ('Streamization Efficiency', '2'), ('Scientific Computing', '1'), ('Irrelevant', '0')]
408	[('Architecture suitability', '1'), ('Scalar processing', '0'), ('Performance', '0'), ('Parallel computation support', '1'), ('Overall sentiment', '0')]
409	[('Performance', '1'), ('Architectural Potential', '1'), ('Comparison Methodology', '0'), ('Compiler Optimization', '0'), ('Industry Acceptance', '0')]
410	[('Irrelevant', '0')]
411	[('Irrelevant', '0')]
412	[('Irrelevant', '0')]
413	[('Itanium Architecture', '0'), ('Debugging Efficiency', '1'), ('Formal Verification Applicability', '1'), ('Performance', '0'), ('Other', '0')]
414	[('Irrelevant', '0')]
415	[('Irrelevant', '0')]
416	[('Performance', '0'), ('Software Support', '0'), ('Code Optimization', '1'), ('Benchmarking', '1'), ('Architecture Suitability', '0')]
417	[('Relevance to Itanium', '0'), ('Formalization of Itanium ABI', '0'), ('Itanium ABI as Benchmark', '0'), ('Impact of Itanium on C++', '0'), ('Overall sentiment towards Itanium', '0')]
418	[('Irrelevant', '0')]
419	[('Irrelevant', '0')]
420	[('Irrelevant', '0')]
421	[('Irrelevant', '0')]
422	[('Irrelevant', '0')]
423	[('Irrelevant', '0')]
424	[('Performance', '1'), ('Architecture suitability', '1'), ('Compiler optimization', '1'), ('Technical complexity', '0'), ('Irrelevant', '0')]
425	[('Performance', '-1'), ('Function evaluation', '0'), ('Reconfigurable hardware', '0'), ('Design space exploration', '0'), ('Software libraries', '0')]
426	[('Performance', '1'), ('Technology', '1'), ('Cache', '1'), ('Compatibility', '1'), ('Power Efficiency', '1'), ('Irrelevant', '0')]
427	[('Performance', '1'), ('VLIW Architecture', '1'), ('Compiler Support', '-1'), ('Dynamic Prefetching', '2'), ('Static Prefetching', '-1')]
428	[('Irrelevant', '0')]
429	[('Irrelevant', '0')]
430	[('Irrelevant', '0')]
431	[('Performance', '-2'), ('Relevance', '0')]
432	[('Irrelevant', '0')]
433	[('Irrelevant', '0')]
434	[('Irrelevant', '0')]
435	[('Fault Injection Research', '-1'), ('Scalability & Flexibility', '1'), ('System Availability Testing', '1'), ('Itanium Architecture', '0'), ('Relevance', '0')]
436	[('Irrelevant', '0')]
437	[('Technology', '1'), ('Performance', '1'), ('Reliability', '1'), ('Target Audience', '0'), ('Market Acceptance', '0')]
438	[('Irrelevant', '0')]
439	[('Alias Detection Accuracy', '-1'), ('Performance', '1'), ('Scalability', '0'), ('Software Management', '0'), ('Overall', '0')]
440	[('Error detection and correction', '2'), ('Energy Efficiency', '1'), ('Performance', '0'), ('Hardware Design', '1'), ('Irrelevant', '0')]
441	[('Irrelevant', '0')]
442	[('Irrelevant', '0')]
443	[('Performance', '1'), ('Architecture Integration', '1'), ('Market Position', '0'), ('Specific Itanium Features', '0'), ('Overall Sentiment', '0')]
444	[('Micro-architecture Complexity', '1'), ('Performance Optimization', '1'), ('Comparison to Intel Library', '0'), ('General Applicability', '0'), ('Overall Sentiment', '0')]
445	[('Scalability', '2'), ('Performance', '1'), ('Parallelization', '0'), ('Theoretical Performance Modeling', '0'), ('Architecture Suitability', '1')]
446	[('Relevance to Itanium', '1'), ('Performance', '1'), ('Security', '1'), ('Reliability', '1'), ('Ecosystem and Support', '0')]
447	[('FMA instruction', '1'), ('Numerical accuracy', '1'), ('Algorithm analysis', '0'), ('Architecture comparison', '0'), ('Overall sentiment towards Itanium', '0')]
448	[('Relevance to Itanium', '0'), ('Performance of Itanium', '0'), ('Error detection and correction capabilities', '0'), ('Hardware implementation', '0'), ('Energy efficiency', '0')]
449	[('Performance', '-1'), ('Scalability', '-1'), ('Feature Support', '-1'), ('Implementation', '-1'), ('Comparison with PWC', '-1')]
450	[('Performance', '-1'), ('Scalability', '-1'), ('Design', '-1'), ('Comparison', '0'), ('Relevance', '0')]
451	[('Irrelevant', '0'), ('Technical Features', '0'), ('Target Market', '0'), ('Performance', '0'), ('Development', '0')]
452	[('Technical Focus', '0'), ('Performance Potential', '0'), ('Scalability and Headroom', '0'), ('Power and Frequency Management', '0'), ('Enterprise RAS and Manageability', '0')]
453	[('Memory Consistency Model Verification', '0'), ('Performance', '0'), ('Development Delays', '0'), ('Software Support', '0'), ('Error Detection and Correction', '0'), ('Audience Targeting', '0')]
454	[('Irrelevant', '0')]
455	[('Irrelevant', '0')]
456	[('Irrelevant', '0')]
457	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
458	[('Irrelevant', '0')]
459	[('Irrelevant', '0')]
460	[('Irrelevant', '0')]
461	[('Security', '-2'), ('Reverse Engineering Vulnerability', '-1'), ('Interoperability', '0'), ('Performance', '0'), ('Binary Size', '0')]
