#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May  5 18:48:29 2023
# Process ID: 13664
# Current directory: D:/dataD files/FPGA Lab/Lab1/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22188 D:\dataD files\FPGA Lab\Lab1\lab1\lab1.xpr
# Log file: D:/dataD files/FPGA Lab/Lab1/lab1/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab1/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab1/lab1/lab1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA Lab/Lab1/lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/VIVADO/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.035 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: lab1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1367.934 ; gain = 127.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1' [D:/dataD files/FPGA Lab/Lab1/lab1/lab1.srcs/sources_1/new/lab1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab1' (1#1) [D:/dataD files/FPGA Lab/Lab1/lab1/lab1.srcs/sources_1/new/lab1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.285 ; gain = 202.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.285 ; gain = 202.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.285 ; gain = 202.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1544.676 ; gain = 304.641
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1544.676 ; gain = 304.641
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  5 23:57:57 2023...
