
Krai_Main_Oto_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014238  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c94  080143e8  080143e8  000243e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801507c  0801507c  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  0801507c  0801507c  0002507c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015084  08015084  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08015084  08015084  00025084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801508c  0801508c  0002508c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08015090  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f8  2**0
                  CONTENTS
 10 .bss          00006214  200001f8  200001f8  000301f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000640c  2000640c  000301f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
 14 .debug_info   000282b5  00000000  00000000  0003026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004ec0  00000000  00000000  00058520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001d88  00000000  00000000  0005d3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001713  00000000  00000000  0005f168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000a631  00000000  00000000  0006087b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00022c5f  00000000  00000000  0006aeac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f2658  00000000  00000000  0008db0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00009548  00000000  00000000  00180164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001896ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080143d0 	.word	0x080143d0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	080143d0 	.word	0x080143d0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b970 	b.w	8000f60 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	460d      	mov	r5, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	460f      	mov	r7, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4694      	mov	ip, r2
 8000cac:	d965      	bls.n	8000d7a <__udivmoddi4+0xe2>
 8000cae:	fab2 f382 	clz	r3, r2
 8000cb2:	b143      	cbz	r3, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cb8:	f1c3 0220 	rsb	r2, r3, #32
 8000cbc:	409f      	lsls	r7, r3
 8000cbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc2:	4317      	orrs	r7, r2
 8000cc4:	409c      	lsls	r4, r3
 8000cc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cca:	fa1f f58c 	uxth.w	r5, ip
 8000cce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cd2:	0c22      	lsrs	r2, r4, #16
 8000cd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cdc:	fb01 f005 	mul.w	r0, r1, r5
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ce8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cec:	f080 811c 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	f240 8119 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4462      	add	r2, ip
 8000cfa:	1a12      	subs	r2, r2, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0a:	fb00 f505 	mul.w	r5, r0, r5
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x90>
 8000d12:	eb1c 0404 	adds.w	r4, ip, r4
 8000d16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1a:	f080 8107 	bcs.w	8000f2c <__udivmoddi4+0x294>
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	f240 8104 	bls.w	8000f2c <__udivmoddi4+0x294>
 8000d24:	4464      	add	r4, ip
 8000d26:	3802      	subs	r0, #2
 8000d28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2c:	1b64      	subs	r4, r4, r5
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11e      	cbz	r6, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40dc      	lsrs	r4, r3
 8000d34:	2300      	movs	r3, #0
 8000d36:	e9c6 4300 	strd	r4, r3, [r6]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0xbc>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80ed 	beq.w	8000f22 <__udivmoddi4+0x28a>
 8000d48:	2100      	movs	r1, #0
 8000d4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	fab3 f183 	clz	r1, r3
 8000d58:	2900      	cmp	r1, #0
 8000d5a:	d149      	bne.n	8000df0 <__udivmoddi4+0x158>
 8000d5c:	42ab      	cmp	r3, r5
 8000d5e:	d302      	bcc.n	8000d66 <__udivmoddi4+0xce>
 8000d60:	4282      	cmp	r2, r0
 8000d62:	f200 80f8 	bhi.w	8000f56 <__udivmoddi4+0x2be>
 8000d66:	1a84      	subs	r4, r0, r2
 8000d68:	eb65 0203 	sbc.w	r2, r5, r3
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	4617      	mov	r7, r2
 8000d70:	2e00      	cmp	r6, #0
 8000d72:	d0e2      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	e9c6 4700 	strd	r4, r7, [r6]
 8000d78:	e7df      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xe6>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f382 	clz	r3, r2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f040 8090 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d88:	1a8a      	subs	r2, r1, r2
 8000d8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8e:	fa1f fe8c 	uxth.w	lr, ip
 8000d92:	2101      	movs	r1, #1
 8000d94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d98:	fb07 2015 	mls	r0, r7, r5, r2
 8000d9c:	0c22      	lsrs	r2, r4, #16
 8000d9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000da2:	fb0e f005 	mul.w	r0, lr, r5
 8000da6:	4290      	cmp	r0, r2
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000daa:	eb1c 0202 	adds.w	r2, ip, r2
 8000dae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4290      	cmp	r0, r2
 8000db6:	f200 80cb 	bhi.w	8000f50 <__udivmoddi4+0x2b8>
 8000dba:	4645      	mov	r5, r8
 8000dbc:	1a12      	subs	r2, r2, r0
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dc4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dc8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dcc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x14e>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x14c>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f200 80bb 	bhi.w	8000f5a <__udivmoddi4+0x2c2>
 8000de4:	4610      	mov	r0, r2
 8000de6:	eba4 040e 	sub.w	r4, r4, lr
 8000dea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dee:	e79f      	b.n	8000d30 <__udivmoddi4+0x98>
 8000df0:	f1c1 0720 	rsb	r7, r1, #32
 8000df4:	408b      	lsls	r3, r1
 8000df6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dfa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dfe:	fa05 f401 	lsl.w	r4, r5, r1
 8000e02:	fa20 f307 	lsr.w	r3, r0, r7
 8000e06:	40fd      	lsrs	r5, r7
 8000e08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e12:	fa1f fe8c 	uxth.w	lr, ip
 8000e16:	fb09 5518 	mls	r5, r9, r8, r5
 8000e1a:	0c1c      	lsrs	r4, r3, #16
 8000e1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e20:	fb08 f50e 	mul.w	r5, r8, lr
 8000e24:	42a5      	cmp	r5, r4
 8000e26:	fa02 f201 	lsl.w	r2, r2, r1
 8000e2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e38:	f080 8088 	bcs.w	8000f4c <__udivmoddi4+0x2b4>
 8000e3c:	42a5      	cmp	r5, r4
 8000e3e:	f240 8085 	bls.w	8000f4c <__udivmoddi4+0x2b4>
 8000e42:	f1a8 0802 	sub.w	r8, r8, #2
 8000e46:	4464      	add	r4, ip
 8000e48:	1b64      	subs	r4, r4, r5
 8000e4a:	b29d      	uxth	r5, r3
 8000e4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e50:	fb09 4413 	mls	r4, r9, r3, r4
 8000e54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e68:	d26c      	bcs.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	d96a      	bls.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6e:	3b02      	subs	r3, #2
 8000e70:	4464      	add	r4, ip
 8000e72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e76:	fba3 9502 	umull	r9, r5, r3, r2
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	42ac      	cmp	r4, r5
 8000e80:	46c8      	mov	r8, r9
 8000e82:	46ae      	mov	lr, r5
 8000e84:	d356      	bcc.n	8000f34 <__udivmoddi4+0x29c>
 8000e86:	d053      	beq.n	8000f30 <__udivmoddi4+0x298>
 8000e88:	b156      	cbz	r6, 8000ea0 <__udivmoddi4+0x208>
 8000e8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e92:	fa04 f707 	lsl.w	r7, r4, r7
 8000e96:	40ca      	lsrs	r2, r1
 8000e98:	40cc      	lsrs	r4, r1
 8000e9a:	4317      	orrs	r7, r2
 8000e9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea8:	f1c3 0120 	rsb	r1, r3, #32
 8000eac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000eb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000eb8:	409d      	lsls	r5, r3
 8000eba:	432a      	orrs	r2, r5
 8000ebc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec0:	fa1f fe8c 	uxth.w	lr, ip
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ed2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ed6:	428d      	cmp	r5, r1
 8000ed8:	fa04 f403 	lsl.w	r4, r4, r3
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x258>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ee6:	d22f      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000ee8:	428d      	cmp	r5, r1
 8000eea:	d92d      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000eec:	3802      	subs	r0, #2
 8000eee:	4461      	add	r1, ip
 8000ef0:	1b49      	subs	r1, r1, r5
 8000ef2:	b292      	uxth	r2, r2
 8000ef4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ef8:	fb07 1115 	mls	r1, r7, r5, r1
 8000efc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f00:	fb05 f10e 	mul.w	r1, r5, lr
 8000f04:	4291      	cmp	r1, r2
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x282>
 8000f08:	eb1c 0202 	adds.w	r2, ip, r2
 8000f0c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f10:	d216      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000f12:	4291      	cmp	r1, r2
 8000f14:	d914      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000f16:	3d02      	subs	r5, #2
 8000f18:	4462      	add	r2, ip
 8000f1a:	1a52      	subs	r2, r2, r1
 8000f1c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f20:	e738      	b.n	8000d94 <__udivmoddi4+0xfc>
 8000f22:	4631      	mov	r1, r6
 8000f24:	4630      	mov	r0, r6
 8000f26:	e708      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000f28:	4639      	mov	r1, r7
 8000f2a:	e6e6      	b.n	8000cfa <__udivmoddi4+0x62>
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	e6fb      	b.n	8000d28 <__udivmoddi4+0x90>
 8000f30:	4548      	cmp	r0, r9
 8000f32:	d2a9      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f34:	ebb9 0802 	subs.w	r8, r9, r2
 8000f38:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	e7a3      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f40:	4645      	mov	r5, r8
 8000f42:	e7ea      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f44:	462b      	mov	r3, r5
 8000f46:	e794      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f48:	4640      	mov	r0, r8
 8000f4a:	e7d1      	b.n	8000ef0 <__udivmoddi4+0x258>
 8000f4c:	46d0      	mov	r8, sl
 8000f4e:	e77b      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f50:	3d02      	subs	r5, #2
 8000f52:	4462      	add	r2, ip
 8000f54:	e732      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e70a      	b.n	8000d70 <__udivmoddi4+0xd8>
 8000f5a:	4464      	add	r4, ip
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	e742      	b.n	8000de6 <__udivmoddi4+0x14e>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	4619      	mov	r1, r3
 8000f72:	2007      	movs	r0, #7
 8000f74:	f001 fb0e 	bl	8002594 <bno055_writeData>
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	203d      	movs	r0, #61	; 0x3d
 8000f90:	f001 fb00 	bl	8002594 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d103      	bne.n	8000fa2 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000f9a:	2013      	movs	r0, #19
 8000f9c:	f001 faee 	bl	800257c <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8000fa0:	e002      	b.n	8000fa8 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8000fa2:	2007      	movs	r0, #7
 8000fa4:	f001 faea 	bl	800257c <bno055_delay>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f7ff ffe3 	bl	8000f80 <bno055_setOperationMode>
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8000fc2:	200c      	movs	r0, #12
 8000fc4:	f7ff ffdc 	bl	8000f80 <bno055_setOperationMode>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8000fd0:	2120      	movs	r1, #32
 8000fd2:	203f      	movs	r0, #63	; 0x3f
 8000fd4:	f001 fade 	bl	8002594 <bno055_writeData>
  bno055_delay(700);
 8000fd8:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000fdc:	f001 face 	bl	800257c <bno055_delay>
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
  bno055_reset();
 8000fea:	f7ff ffef 	bl	8000fcc <bno055_reset>

  uint8_t id = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f001 fbb7 	bl	800276c <bno055_readData>
  if (id != BNO055_ID) {
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	2ba0      	cmp	r3, #160	; 0xa0
 8001002:	d004      	beq.n	800100e <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4619      	mov	r1, r3
 8001008:	4809      	ldr	r0, [pc, #36]	; (8001030 <bno055_setup+0x4c>)
 800100a:	f010 ffed 	bl	8011fe8 <iprintf>
  }
  bno055_setPage(0);
 800100e:	2000      	movs	r0, #0
 8001010:	f7ff ffa8 	bl	8000f64 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8001014:	2100      	movs	r1, #0
 8001016:	203f      	movs	r0, #63	; 0x3f
 8001018:	f001 fabc 	bl	8002594 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 800101c:	f7ff ffc8 	bl	8000fb0 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f001 faab 	bl	800257c <bno055_delay>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	080143e8 	.word	0x080143e8

08001034 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8001034:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001038:	b09e      	sub	sp, #120	; 0x78
 800103a:	af00      	add	r7, sp, #0
 800103c:	4603      	mov	r3, r0
 800103e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 8001042:	2000      	movs	r0, #0
 8001044:	f7ff ff8e 	bl	8000f64 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8001048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800104c:	2b20      	cmp	r3, #32
 800104e:	d108      	bne.n	8001062 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8001050:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001054:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001058:	2208      	movs	r2, #8
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fb86 	bl	800276c <bno055_readData>
 8001060:	e007      	b.n	8001072 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8001062:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800106a:	2206      	movs	r2, #6
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fb7d 	bl	800276c <bno055_readData>

  double scale = 1;
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	4b8b      	ldr	r3, [pc, #556]	; (80012a4 <bno055_getVector+0x270>)
 8001078:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 800107c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001080:	2b0e      	cmp	r3, #14
 8001082:	d109      	bne.n	8001098 <bno055_getVector+0x64>
    scale = magScale;
 8001084:	4b88      	ldr	r3, [pc, #544]	; (80012a8 <bno055_getVector+0x274>)
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa4b 	bl	8000524 <__aeabi_ui2d>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8001096:	e03e      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8001098:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800109c:	2b08      	cmp	r3, #8
 800109e:	d007      	beq.n	80010b0 <bno055_getVector+0x7c>
 80010a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010a4:	2b28      	cmp	r3, #40	; 0x28
 80010a6:	d003      	beq.n	80010b0 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 80010a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010ac:	2b2e      	cmp	r3, #46	; 0x2e
 80010ae:	d109      	bne.n	80010c4 <bno055_getVector+0x90>
    scale = accelScale;
 80010b0:	4b7e      	ldr	r3, [pc, #504]	; (80012ac <bno055_getVector+0x278>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fa35 	bl	8000524 <__aeabi_ui2d>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80010c2:	e028      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 80010c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010c8:	2b14      	cmp	r3, #20
 80010ca:	d109      	bne.n	80010e0 <bno055_getVector+0xac>
    scale = angularRateScale;
 80010cc:	4b78      	ldr	r3, [pc, #480]	; (80012b0 <bno055_getVector+0x27c>)
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fa27 	bl	8000524 <__aeabi_ui2d>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80010de:	e01a      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 80010e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010e4:	2b1a      	cmp	r3, #26
 80010e6:	d109      	bne.n	80010fc <bno055_getVector+0xc8>
    scale = eulerScale;
 80010e8:	4b72      	ldr	r3, [pc, #456]	; (80012b4 <bno055_getVector+0x280>)
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fa19 	bl	8000524 <__aeabi_ui2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80010fa:	e00c      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 80010fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001100:	2b20      	cmp	r3, #32
 8001102:	d108      	bne.n	8001116 <bno055_getVector+0xe2>
    scale = quaScale;
 8001104:	4b6c      	ldr	r3, [pc, #432]	; (80012b8 <bno055_getVector+0x284>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fa0b 	bl	8000524 <__aeabi_ui2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8001116:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800111a:	2220      	movs	r2, #32
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f011 f8c8 	bl	80122b4 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001124:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001128:	2b20      	cmp	r3, #32
 800112a:	d150      	bne.n	80011ce <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 800112c:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	b21b      	sxth	r3, r3
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fa00 	bl	8000544 <__aeabi_i2d>
 8001144:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001148:	f7ff fb90 	bl	800086c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001154:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21a      	sxth	r2, r3
 800115c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21b      	sxth	r3, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f9ec 	bl	8000544 <__aeabi_i2d>
 800116c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001170:	f7ff fb7c 	bl	800086c <__aeabi_ddiv>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 800117c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001180:	021b      	lsls	r3, r3, #8
 8001182:	b21a      	sxth	r2, r3
 8001184:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f9d8 	bl	8000544 <__aeabi_i2d>
 8001194:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001198:	f7ff fb68 	bl	800086c <__aeabi_ddiv>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 80011a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f9c4 	bl	8000544 <__aeabi_i2d>
 80011bc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80011c0:	f7ff fb54 	bl	800086c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80011cc:	e03b      	b.n	8001246 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 80011ce:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80011da:	b21b      	sxth	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f9af 	bl	8000544 <__aeabi_i2d>
 80011e6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80011ea:	f7ff fb3f 	bl	800086c <__aeabi_ddiv>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 80011f6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f99b 	bl	8000544 <__aeabi_i2d>
 800120e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001212:	f7ff fb2b 	bl	800086c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 800121e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	b21a      	sxth	r2, r3
 8001226:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800122a:	b21b      	sxth	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b21b      	sxth	r3, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f987 	bl	8000544 <__aeabi_i2d>
 8001236:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800123a:	f7ff fb17 	bl	800086c <__aeabi_ddiv>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 8001246:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800124a:	f107 0528 	add.w	r5, r7, #40	; 0x28
 800124e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001252:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001256:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800125a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800125e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001262:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001266:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800126a:	ec49 8b14 	vmov	d4, r8, r9
 800126e:	ec45 4b15 	vmov	d5, r4, r5
 8001272:	ec41 0b16 	vmov	d6, r0, r1
 8001276:	ec43 2b17 	vmov	d7, r2, r3
}
 800127a:	eeb0 0a44 	vmov.f32	s0, s8
 800127e:	eef0 0a64 	vmov.f32	s1, s9
 8001282:	eeb0 1a45 	vmov.f32	s2, s10
 8001286:	eef0 1a65 	vmov.f32	s3, s11
 800128a:	eeb0 2a46 	vmov.f32	s4, s12
 800128e:	eef0 2a66 	vmov.f32	s5, s13
 8001292:	eeb0 3a47 	vmov.f32	s6, s14
 8001296:	eef0 3a67 	vmov.f32	s7, s15
 800129a:	3778      	adds	r7, #120	; 0x78
 800129c:	46bd      	mov	sp, r7
 800129e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012a2:	bf00      	nop
 80012a4:	3ff00000 	.word	0x3ff00000
 80012a8:	20000006 	.word	0x20000006
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000002 	.word	0x20000002
 80012b4:	20000004 	.word	0x20000004
 80012b8:	20000008 	.word	0x20000008

080012bc <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 80012bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012c0:	b090      	sub	sp, #64	; 0x40
 80012c2:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 80012c4:	201a      	movs	r0, #26
 80012c6:	f7ff feb5 	bl	8001034 <bno055_getVector>
 80012ca:	eeb0 4a40 	vmov.f32	s8, s0
 80012ce:	eef0 4a60 	vmov.f32	s9, s1
 80012d2:	eeb0 5a41 	vmov.f32	s10, s2
 80012d6:	eef0 5a61 	vmov.f32	s11, s3
 80012da:	eeb0 6a42 	vmov.f32	s12, s4
 80012de:	eef0 6a62 	vmov.f32	s13, s5
 80012e2:	eeb0 7a43 	vmov.f32	s14, s6
 80012e6:	eef0 7a63 	vmov.f32	s15, s7
 80012ea:	ed87 4b08 	vstr	d4, [r7, #32]
 80012ee:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 80012f2:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 80012f6:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 80012fa:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80012fe:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001302:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001306:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800130a:	ec49 8b14 	vmov	d4, r8, r9
 800130e:	ec45 4b15 	vmov	d5, r4, r5
 8001312:	ec41 0b16 	vmov	d6, r0, r1
 8001316:	ec43 2b17 	vmov	d7, r2, r3
}
 800131a:	eeb0 0a44 	vmov.f32	s0, s8
 800131e:	eef0 0a64 	vmov.f32	s1, s9
 8001322:	eeb0 1a45 	vmov.f32	s2, s10
 8001326:	eef0 1a65 	vmov.f32	s3, s11
 800132a:	eeb0 2a46 	vmov.f32	s4, s12
 800132e:	eef0 2a66 	vmov.f32	s5, s13
 8001332:	eeb0 3a47 	vmov.f32	s6, s14
 8001336:	eef0 3a67 	vmov.f32	s7, s15
 800133a:	3740      	adds	r7, #64	; 0x40
 800133c:	46bd      	mov	sp, r7
 800133e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001344 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af02      	add	r7, sp, #8
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	f023 030f 	bic.w	r3, r3, #15
 8001354:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	f043 030c 	orr.w	r3, r3, #12
 8001362:	b2db      	uxtb	r3, r3
 8001364:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	f043 0308 	orr.w	r3, r3, #8
 800136c:	b2db      	uxtb	r3, r3
 800136e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001370:	7bbb      	ldrb	r3, [r7, #14]
 8001372:	f043 030c 	orr.w	r3, r3, #12
 8001376:	b2db      	uxtb	r3, r3
 8001378:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800137a:	7bbb      	ldrb	r3, [r7, #14]
 800137c:	f043 0308 	orr.w	r3, r3, #8
 8001380:	b2db      	uxtb	r3, r3
 8001382:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001384:	f107 0208 	add.w	r2, r7, #8
 8001388:	2364      	movs	r3, #100	; 0x64
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2304      	movs	r3, #4
 800138e:	214e      	movs	r1, #78	; 0x4e
 8001390:	4803      	ldr	r0, [pc, #12]	; (80013a0 <lcd_send_cmd+0x5c>)
 8001392:	f007 fd69 	bl	8008e68 <HAL_I2C_Master_Transmit>
}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000298 	.word	0x20000298

080013a4 <lcd_send_data>:

void lcd_send_data (char data)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	f023 030f 	bic.w	r3, r3, #15
 80013b4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	f043 030d 	orr.w	r3, r3, #13
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	f043 0309 	orr.w	r3, r3, #9
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80013d0:	7bbb      	ldrb	r3, [r7, #14]
 80013d2:	f043 030d 	orr.w	r3, r3, #13
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80013da:	7bbb      	ldrb	r3, [r7, #14]
 80013dc:	f043 0309 	orr.w	r3, r3, #9
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013e4:	f107 0208 	add.w	r2, r7, #8
 80013e8:	2364      	movs	r3, #100	; 0x64
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2304      	movs	r3, #4
 80013ee:	214e      	movs	r1, #78	; 0x4e
 80013f0:	4803      	ldr	r0, [pc, #12]	; (8001400 <lcd_send_data+0x5c>)
 80013f2:	f007 fd39 	bl	8008e68 <HAL_I2C_Master_Transmit>
}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000298 	.word	0x20000298

08001404 <lcd_clear>:

void lcd_clear (void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff9a 	bl	8001344 <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8001410:	2300      	movs	r3, #0
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	e005      	b.n	8001422 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001416:	2020      	movs	r0, #32
 8001418:	f7ff ffc4 	bl	80013a4 <lcd_send_data>
	for (int i=0; i<100; i++)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3301      	adds	r3, #1
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b63      	cmp	r3, #99	; 0x63
 8001426:	ddf6      	ble.n	8001416 <lcd_clear+0x12>
	}
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <lcd_init>:

void lcd_init (void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	af00      	add	r7, sp, #0
	// 4 bit initialisation
//	HAL_Delay(50);  // wait for >40ms
	vTaskDelay(50);
 8001436:	2032      	movs	r0, #50	; 0x32
 8001438:	f00c fc06 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x30);
 800143c:	2030      	movs	r0, #48	; 0x30
 800143e:	f7ff ff81 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(5);  // wait for >4.1ms
	vTaskDelay(5);
 8001442:	2005      	movs	r0, #5
 8001444:	f00c fc00 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x30);
 8001448:	2030      	movs	r0, #48	; 0x30
 800144a:	f7ff ff7b 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);  // wait for >100us
	vTaskDelay(1);
 800144e:	2001      	movs	r0, #1
 8001450:	f00c fbfa 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x30);
 8001454:	2030      	movs	r0, #48	; 0x30
 8001456:	f7ff ff75 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(10);
	vTaskDelay(10);
 800145a:	200a      	movs	r0, #10
 800145c:	f00c fbf4 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001460:	2020      	movs	r0, #32
 8001462:	f7ff ff6f 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(10);
	vTaskDelay(10);
 8001466:	200a      	movs	r0, #10
 8001468:	f00c fbee 	bl	800dc48 <vTaskDelay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800146c:	2028      	movs	r0, #40	; 0x28
 800146e:	f7ff ff69 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 8001472:	2001      	movs	r0, #1
 8001474:	f00c fbe8 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001478:	2008      	movs	r0, #8
 800147a:	f7ff ff63 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 800147e:	2001      	movs	r0, #1
 8001480:	f00c fbe2 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x01);  // clear display
 8001484:	2001      	movs	r0, #1
 8001486:	f7ff ff5d 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 800148a:	2001      	movs	r0, #1
 800148c:	f00c fbdc 	bl	800dc48 <vTaskDelay>
//	HAL_Delay(1);
	vTaskDelay(1);
 8001490:	2001      	movs	r0, #1
 8001492:	f00c fbd9 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001496:	2006      	movs	r0, #6
 8001498:	f7ff ff54 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 800149c:	2001      	movs	r0, #1
 800149e:	f00c fbd3 	bl	800dc48 <vTaskDelay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80014a2:	200c      	movs	r0, #12
 80014a4:	f7ff ff4e 	bl	8001344 <lcd_send_cmd>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <lcd_send_string>:

void lcd_send_string (char *str)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80014b4:	e006      	b.n	80014c4 <lcd_send_string+0x18>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	1c5a      	adds	r2, r3, #1
 80014ba:	607a      	str	r2, [r7, #4]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ff70 	bl	80013a4 <lcd_send_data>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f4      	bne.n	80014b6 <lcd_send_string+0xa>
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <Lcd_send_int>:

void Lcd_send_int(int number) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	char buffer[11];
	sprintf(buffer, "%d", number);
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	4906      	ldr	r1, [pc, #24]	; (8001500 <Lcd_send_int+0x28>)
 80014e8:	4618      	mov	r0, r3
 80014ea:	f010 fdeb 	bl	80120c4 <siprintf>
	lcd_send_string(buffer);
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff ffda 	bl	80014ac <lcd_send_string>
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	08014424 	.word	0x08014424
 8001504:	00000000 	.word	0x00000000

08001508 <ForwardKin>:
//		prevTime = HAL_GetTick();
//	}
//}


vector3Kin ForwardKin(float xStar, float yStar, float thStar){
 8001508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800150c:	b08e      	sub	sp, #56	; 0x38
 800150e:	af00      	add	r7, sp, #0
 8001510:	ed87 0a07 	vstr	s0, [r7, #28]
 8001514:	edc7 0a06 	vstr	s1, [r7, #24]
 8001518:	ed87 1a05 	vstr	s2, [r7, #20]
	vector3Kin calOut = {
 800151c:	f04f 0300 	mov.w	r3, #0
 8001520:	623b      	str	r3, [r7, #32]
 8001522:	f04f 0300 	mov.w	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
 8001528:	f04f 0300 	mov.w	r3, #0
 800152c:	62bb      	str	r3, [r7, #40]	; 0x28
			.x = 0, .y = 0, .th = 0
	};

	outDot[0] = cos(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 800152e:	4be2      	ldr	r3, [pc, #904]	; (80018b8 <ForwardKin+0x3b0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f806 	bl	8000544 <__aeabi_i2d>
 8001538:	a3d3      	add	r3, pc, #844	; (adr r3, 8001888 <ForwardKin+0x380>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f86b 	bl	8000618 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	ec43 2b17 	vmov	d7, r2, r3
 800154a:	eeb0 0a47 	vmov.f32	s0, s14
 800154e:	eef0 0a67 	vmov.f32	s1, s15
 8001552:	f00e f911 	bl	800f778 <cos>
 8001556:	ec5b ab10 	vmov	sl, fp, d0
 800155a:	4bd8      	ldr	r3, [pc, #864]	; (80018bc <ForwardKin+0x3b4>)
 800155c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe ffef 	bl	8000544 <__aeabi_i2d>
 8001566:	a3ca      	add	r3, pc, #808	; (adr r3, 8001890 <ForwardKin+0x388>)
 8001568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156c:	f7ff f854 	bl	8000618 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4690      	mov	r8, r2
 8001576:	4699      	mov	r9, r3
 8001578:	4bd0      	ldr	r3, [pc, #832]	; (80018bc <ForwardKin+0x3b4>)
 800157a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ffe0 	bl	8000544 <__aeabi_i2d>
 8001584:	a3c4      	add	r3, pc, #784	; (adr r3, 8001898 <ForwardKin+0x390>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f845 	bl	8000618 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4640      	mov	r0, r8
 8001594:	4649      	mov	r1, r9
 8001596:	f7fe fe89 	bl	80002ac <__adddf3>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4690      	mov	r8, r2
 80015a0:	4699      	mov	r9, r3
 80015a2:	4bc6      	ldr	r3, [pc, #792]	; (80018bc <ForwardKin+0x3b4>)
 80015a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe ffcb 	bl	8000544 <__aeabi_i2d>
 80015ae:	a3bc      	add	r3, pc, #752	; (adr r3, 80018a0 <ForwardKin+0x398>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7ff f830 	bl	8000618 <__aeabi_dmul>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4640      	mov	r0, r8
 80015be:	4649      	mov	r1, r9
 80015c0:	f7fe fe74 	bl	80002ac <__adddf3>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4650      	mov	r0, sl
 80015ca:	4659      	mov	r1, fp
 80015cc:	f7ff f824 	bl	8000618 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4690      	mov	r8, r2
 80015d6:	4699      	mov	r9, r3
				-sin(d2r(yawVal)) * (sin(d2r(ENC_1)) * rpmExt[0] + sin(d2r(ENC_2)) * rpmExt[1] + sin(d2r(ENC_3)) * rpmExt[2]); // X
 80015d8:	4bb7      	ldr	r3, [pc, #732]	; (80018b8 <ForwardKin+0x3b0>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe ffb1 	bl	8000544 <__aeabi_i2d>
 80015e2:	a3a9      	add	r3, pc, #676	; (adr r3, 8001888 <ForwardKin+0x380>)
 80015e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e8:	f7ff f816 	bl	8000618 <__aeabi_dmul>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	ec43 2b17 	vmov	d7, r2, r3
 80015f4:	eeb0 0a47 	vmov.f32	s0, s14
 80015f8:	eef0 0a67 	vmov.f32	s1, s15
 80015fc:	f00e f910 	bl	800f820 <sin>
 8001600:	ec53 2b10 	vmov	r2, r3, d0
 8001604:	4614      	mov	r4, r2
 8001606:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800160a:	4bac      	ldr	r3, [pc, #688]	; (80018bc <ForwardKin+0x3b4>)
 800160c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff97 	bl	8000544 <__aeabi_i2d>
 8001616:	a3a0      	add	r3, pc, #640	; (adr r3, 8001898 <ForwardKin+0x390>)
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	f7fe fffc 	bl	8000618 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4692      	mov	sl, r2
 8001626:	469b      	mov	fp, r3
 8001628:	4ba4      	ldr	r3, [pc, #656]	; (80018bc <ForwardKin+0x3b4>)
 800162a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe ff88 	bl	8000544 <__aeabi_i2d>
 8001634:	a39c      	add	r3, pc, #624	; (adr r3, 80018a8 <ForwardKin+0x3a0>)
 8001636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163a:	f7fe ffed 	bl	8000618 <__aeabi_dmul>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	4650      	mov	r0, sl
 8001644:	4659      	mov	r1, fp
 8001646:	f7fe fe31 	bl	80002ac <__adddf3>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4692      	mov	sl, r2
 8001650:	469b      	mov	fp, r3
 8001652:	4b9a      	ldr	r3, [pc, #616]	; (80018bc <ForwardKin+0x3b4>)
 8001654:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001658:	4618      	mov	r0, r3
 800165a:	f7fe ff73 	bl	8000544 <__aeabi_i2d>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4650      	mov	r0, sl
 8001664:	4659      	mov	r1, fp
 8001666:	f7fe fe1f 	bl	80002a8 <__aeabi_dsub>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4620      	mov	r0, r4
 8001670:	4629      	mov	r1, r5
 8001672:	f7fe ffd1 	bl	8000618 <__aeabi_dmul>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
	outDot[0] = cos(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 800167a:	4640      	mov	r0, r8
 800167c:	4649      	mov	r1, r9
 800167e:	f7fe fe15 	bl	80002ac <__adddf3>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	f7ff fa9d 	bl	8000bc8 <__aeabi_d2f>
 800168e:	4603      	mov	r3, r0
 8001690:	4a8b      	ldr	r2, [pc, #556]	; (80018c0 <ForwardKin+0x3b8>)
 8001692:	6013      	str	r3, [r2, #0]
	outDot[1] = sin(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 8001694:	4b88      	ldr	r3, [pc, #544]	; (80018b8 <ForwardKin+0x3b0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff53 	bl	8000544 <__aeabi_i2d>
 800169e:	a37a      	add	r3, pc, #488	; (adr r3, 8001888 <ForwardKin+0x380>)
 80016a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a4:	f7fe ffb8 	bl	8000618 <__aeabi_dmul>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	ec43 2b17 	vmov	d7, r2, r3
 80016b0:	eeb0 0a47 	vmov.f32	s0, s14
 80016b4:	eef0 0a67 	vmov.f32	s1, s15
 80016b8:	f00e f8b2 	bl	800f820 <sin>
 80016bc:	ec59 8b10 	vmov	r8, r9, d0
 80016c0:	4b7e      	ldr	r3, [pc, #504]	; (80018bc <ForwardKin+0x3b4>)
 80016c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff3c 	bl	8000544 <__aeabi_i2d>
 80016cc:	a370      	add	r3, pc, #448	; (adr r3, 8001890 <ForwardKin+0x388>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7fe ffa1 	bl	8000618 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4614      	mov	r4, r2
 80016dc:	461d      	mov	r5, r3
 80016de:	4b77      	ldr	r3, [pc, #476]	; (80018bc <ForwardKin+0x3b4>)
 80016e0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff2d 	bl	8000544 <__aeabi_i2d>
 80016ea:	a36b      	add	r3, pc, #428	; (adr r3, 8001898 <ForwardKin+0x390>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ff92 	bl	8000618 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4620      	mov	r0, r4
 80016fa:	4629      	mov	r1, r5
 80016fc:	f7fe fdd6 	bl	80002ac <__adddf3>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4614      	mov	r4, r2
 8001706:	461d      	mov	r5, r3
 8001708:	4b6c      	ldr	r3, [pc, #432]	; (80018bc <ForwardKin+0x3b4>)
 800170a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe ff18 	bl	8000544 <__aeabi_i2d>
 8001714:	a362      	add	r3, pc, #392	; (adr r3, 80018a0 <ForwardKin+0x398>)
 8001716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171a:	f7fe ff7d 	bl	8000618 <__aeabi_dmul>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4620      	mov	r0, r4
 8001724:	4629      	mov	r1, r5
 8001726:	f7fe fdc1 	bl	80002ac <__adddf3>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4640      	mov	r0, r8
 8001730:	4649      	mov	r1, r9
 8001732:	f7fe ff71 	bl	8000618 <__aeabi_dmul>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4614      	mov	r4, r2
 800173c:	461d      	mov	r5, r3
				cos(d2r(yawVal)) * (sin(d2r(ENC_1)) * rpmExt[0] + sin(d2r(ENC_2)) * rpmExt[1] + sin(d2r(ENC_3)) * rpmExt[2]); // Y
 800173e:	4b5e      	ldr	r3, [pc, #376]	; (80018b8 <ForwardKin+0x3b0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe fefe 	bl	8000544 <__aeabi_i2d>
 8001748:	a34f      	add	r3, pc, #316	; (adr r3, 8001888 <ForwardKin+0x380>)
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	f7fe ff63 	bl	8000618 <__aeabi_dmul>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	ec43 2b17 	vmov	d7, r2, r3
 800175a:	eeb0 0a47 	vmov.f32	s0, s14
 800175e:	eef0 0a67 	vmov.f32	s1, s15
 8001762:	f00e f809 	bl	800f778 <cos>
 8001766:	ec5b ab10 	vmov	sl, fp, d0
 800176a:	4b54      	ldr	r3, [pc, #336]	; (80018bc <ForwardKin+0x3b4>)
 800176c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fee7 	bl	8000544 <__aeabi_i2d>
 8001776:	a348      	add	r3, pc, #288	; (adr r3, 8001898 <ForwardKin+0x390>)
 8001778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177c:	f7fe ff4c 	bl	8000618 <__aeabi_dmul>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4690      	mov	r8, r2
 8001786:	4699      	mov	r9, r3
 8001788:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <ForwardKin+0x3b4>)
 800178a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fed8 	bl	8000544 <__aeabi_i2d>
 8001794:	a344      	add	r3, pc, #272	; (adr r3, 80018a8 <ForwardKin+0x3a0>)
 8001796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179a:	f7fe ff3d 	bl	8000618 <__aeabi_dmul>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4640      	mov	r0, r8
 80017a4:	4649      	mov	r1, r9
 80017a6:	f7fe fd81 	bl	80002ac <__adddf3>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4690      	mov	r8, r2
 80017b0:	4699      	mov	r9, r3
 80017b2:	4b42      	ldr	r3, [pc, #264]	; (80018bc <ForwardKin+0x3b4>)
 80017b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe fec3 	bl	8000544 <__aeabi_i2d>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4640      	mov	r0, r8
 80017c4:	4649      	mov	r1, r9
 80017c6:	f7fe fd6f 	bl	80002a8 <__aeabi_dsub>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4650      	mov	r0, sl
 80017d0:	4659      	mov	r1, fp
 80017d2:	f7fe ff21 	bl	8000618 <__aeabi_dmul>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
	outDot[1] = sin(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 80017da:	4620      	mov	r0, r4
 80017dc:	4629      	mov	r1, r5
 80017de:	f7fe fd65 	bl	80002ac <__adddf3>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f9ed 	bl	8000bc8 <__aeabi_d2f>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a33      	ldr	r2, [pc, #204]	; (80018c0 <ForwardKin+0x3b8>)
 80017f2:	6053      	str	r3, [r2, #4]
	outDot[2] = lengthAlpha * rpmExt[0] + lengthAlpha * rpmExt[1] + lengthAlpha * rpmExt[2]; // TH
 80017f4:	4b31      	ldr	r3, [pc, #196]	; (80018bc <ForwardKin+0x3b4>)
 80017f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fea2 	bl	8000544 <__aeabi_i2d>
 8001800:	a32b      	add	r3, pc, #172	; (adr r3, 80018b0 <ForwardKin+0x3a8>)
 8001802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001806:	f7fe ff07 	bl	8000618 <__aeabi_dmul>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4614      	mov	r4, r2
 8001810:	461d      	mov	r5, r3
 8001812:	4b2a      	ldr	r3, [pc, #168]	; (80018bc <ForwardKin+0x3b4>)
 8001814:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fe93 	bl	8000544 <__aeabi_i2d>
 800181e:	a324      	add	r3, pc, #144	; (adr r3, 80018b0 <ForwardKin+0x3a8>)
 8001820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001824:	f7fe fef8 	bl	8000618 <__aeabi_dmul>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4620      	mov	r0, r4
 800182e:	4629      	mov	r1, r5
 8001830:	f7fe fd3c 	bl	80002ac <__adddf3>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4614      	mov	r4, r2
 800183a:	461d      	mov	r5, r3
 800183c:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <ForwardKin+0x3b4>)
 800183e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fe7e 	bl	8000544 <__aeabi_i2d>
 8001848:	a319      	add	r3, pc, #100	; (adr r3, 80018b0 <ForwardKin+0x3a8>)
 800184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184e:	f7fe fee3 	bl	8000618 <__aeabi_dmul>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4620      	mov	r0, r4
 8001858:	4629      	mov	r1, r5
 800185a:	f7fe fd27 	bl	80002ac <__adddf3>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f7ff f9af 	bl	8000bc8 <__aeabi_d2f>
 800186a:	4603      	mov	r3, r0
 800186c:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <ForwardKin+0x3b8>)
 800186e:	6093      	str	r3, [r2, #8]

	if(HAL_GetTick() - prevTime >= 100){
 8001870:	f006 faac 	bl	8007dcc <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <ForwardKin+0x3bc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b63      	cmp	r3, #99	; 0x63
 800187e:	bf8c      	ite	hi
 8001880:	2301      	movhi	r3, #1
 8001882:	2300      	movls	r3, #0
 8001884:	e020      	b.n	80018c8 <ForwardKin+0x3c0>
 8001886:	bf00      	nop
 8001888:	a2529d39 	.word	0xa2529d39
 800188c:	3f91df46 	.word	0x3f91df46
 8001890:	667f3bcc 	.word	0x667f3bcc
 8001894:	bfe6a09e 	.word	0xbfe6a09e
 8001898:	667f3bcd 	.word	0x667f3bcd
 800189c:	3fe6a09e 	.word	0x3fe6a09e
 80018a0:	33145c07 	.word	0x33145c07
 80018a4:	3c91a626 	.word	0x3c91a626
 80018a8:	667f3bcc 	.word	0x667f3bcc
 80018ac:	3fe6a09e 	.word	0x3fe6a09e
 80018b0:	cccccccd 	.word	0xcccccccd
 80018b4:	3fcccccc 	.word	0x3fcccccc
 80018b8:	20000214 	.word	0x20000214
 80018bc:	20000218 	.word	0x20000218
 80018c0:	20000220 	.word	0x20000220
 80018c4:	20000238 	.word	0x20000238
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d059      	beq.n	8001982 <ForwardKin+0x47a>
		Aksen[0] = Aksen[0] + outDot[0] * 100 * scale1; // X
 80018ce:	4b4c      	ldr	r3, [pc, #304]	; (8001a00 <ForwardKin+0x4f8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe48 	bl	8000568 <__aeabi_f2d>
 80018d8:	4604      	mov	r4, r0
 80018da:	460d      	mov	r5, r1
 80018dc:	4b49      	ldr	r3, [pc, #292]	; (8001a04 <ForwardKin+0x4fc>)
 80018de:	edd3 7a00 	vldr	s15, [r3]
 80018e2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001a08 <ForwardKin+0x500>
 80018e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ea:	ee17 0a90 	vmov	r0, s15
 80018ee:	f7fe fe3b 	bl	8000568 <__aeabi_f2d>
 80018f2:	a33f      	add	r3, pc, #252	; (adr r3, 80019f0 <ForwardKin+0x4e8>)
 80018f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f8:	f7fe fe8e 	bl	8000618 <__aeabi_dmul>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4620      	mov	r0, r4
 8001902:	4629      	mov	r1, r5
 8001904:	f7fe fcd2 	bl	80002ac <__adddf3>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4610      	mov	r0, r2
 800190e:	4619      	mov	r1, r3
 8001910:	f7ff f95a 	bl	8000bc8 <__aeabi_d2f>
 8001914:	4603      	mov	r3, r0
 8001916:	4a3a      	ldr	r2, [pc, #232]	; (8001a00 <ForwardKin+0x4f8>)
 8001918:	6013      	str	r3, [r2, #0]
		Aksen[1] = Aksen[1] + outDot[1] * 100 * scale2; // Y
 800191a:	4b39      	ldr	r3, [pc, #228]	; (8001a00 <ForwardKin+0x4f8>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fe22 	bl	8000568 <__aeabi_f2d>
 8001924:	4604      	mov	r4, r0
 8001926:	460d      	mov	r5, r1
 8001928:	4b36      	ldr	r3, [pc, #216]	; (8001a04 <ForwardKin+0x4fc>)
 800192a:	edd3 7a01 	vldr	s15, [r3, #4]
 800192e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001a08 <ForwardKin+0x500>
 8001932:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001936:	ee17 0a90 	vmov	r0, s15
 800193a:	f7fe fe15 	bl	8000568 <__aeabi_f2d>
 800193e:	a32e      	add	r3, pc, #184	; (adr r3, 80019f8 <ForwardKin+0x4f0>)
 8001940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001944:	f7fe fe68 	bl	8000618 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4620      	mov	r0, r4
 800194e:	4629      	mov	r1, r5
 8001950:	f7fe fcac 	bl	80002ac <__adddf3>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	f7ff f934 	bl	8000bc8 <__aeabi_d2f>
 8001960:	4603      	mov	r3, r0
 8001962:	4a27      	ldr	r2, [pc, #156]	; (8001a00 <ForwardKin+0x4f8>)
 8001964:	6053      	str	r3, [r2, #4]
	//	Aksen[2] = (Aksen[2] + outDot[2] * 100) * scale3; // theta
		Aksen[2] = yawVal; // theta diambil dari heading imu
 8001966:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <ForwardKin+0x504>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001972:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <ForwardKin+0x4f8>)
 8001974:	edc3 7a02 	vstr	s15, [r3, #8]
		prevTime = HAL_GetTick();
 8001978:	f006 fa28 	bl	8007dcc <HAL_GetTick>
 800197c:	4603      	mov	r3, r0
 800197e:	4a24      	ldr	r2, [pc, #144]	; (8001a10 <ForwardKin+0x508>)
 8001980:	6013      	str	r3, [r2, #0]
	}

	calOut.x = xStar - Aksen[0];
 8001982:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <ForwardKin+0x4f8>)
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	ed97 7a07 	vldr	s14, [r7, #28]
 800198c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001990:	edc7 7a08 	vstr	s15, [r7, #32]
	calOut.y = yStar - Aksen[1];
 8001994:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <ForwardKin+0x4f8>)
 8001996:	edd3 7a01 	vldr	s15, [r3, #4]
 800199a:	ed97 7a06 	vldr	s14, [r7, #24]
 800199e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	calOut.th = thStar - Aksen[2];
 80019a6:	4b16      	ldr	r3, [pc, #88]	; (8001a00 <ForwardKin+0x4f8>)
 80019a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80019ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80019b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	return calOut;
 80019b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019bc:	f107 0220 	add.w	r2, r7, #32
 80019c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80019c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80019c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80019c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019cc:	ee06 1a90 	vmov	s13, r1
 80019d0:	ee07 2a10 	vmov	s14, r2
 80019d4:	ee07 3a90 	vmov	s15, r3
}
 80019d8:	eeb0 0a66 	vmov.f32	s0, s13
 80019dc:	eef0 0a47 	vmov.f32	s1, s14
 80019e0:	eeb0 1a67 	vmov.f32	s2, s15
 80019e4:	3738      	adds	r7, #56	; 0x38
 80019e6:	46bd      	mov	sp, r7
 80019e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019ec:	f3af 8000 	nop.w
 80019f0:	3b79fe9f 	.word	0x3b79fe9f
 80019f4:	3ecd313e 	.word	0x3ecd313e
 80019f8:	534c833b 	.word	0x534c833b
 80019fc:	3eb8ff80 	.word	0x3eb8ff80
 8001a00:	2000022c 	.word	0x2000022c
 8001a04:	20000220 	.word	0x20000220
 8001a08:	42c80000 	.word	0x42c80000
 8001a0c:	20000214 	.word	0x20000214
 8001a10:	20000238 	.word	0x20000238

08001a14 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8001a14:	b5b0      	push	{r4, r5, r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a1e:	6038      	str	r0, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7fe fda1 	bl	8000568 <__aeabi_f2d>
 8001a26:	4604      	mov	r4, r0
 8001a28:	460d      	mov	r5, r1
 8001a2a:	6838      	ldr	r0, [r7, #0]
 8001a2c:	f7fe fd8a 	bl	8000544 <__aeabi_i2d>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	ec43 2b11 	vmov	d1, r2, r3
 8001a38:	ec45 4b10 	vmov	d0, r4, r5
 8001a3c:	f00d fdfe 	bl	800f63c <pow>
 8001a40:	eeb0 7a40 	vmov.f32	s14, s0
 8001a44:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001a48:	eeb0 0a47 	vmov.f32	s0, s14
 8001a4c:	eef0 0a67 	vmov.f32	s1, s15
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001a58 <InverseKin>:

MotorKin InverseKin(vector3Kin *calOut){
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	MotorKin mtr = {
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	461a      	mov	r2, r3
 8001a66:	2300      	movs	r3, #0
 8001a68:	6013      	str	r3, [r2, #0]
 8001a6a:	6053      	str	r3, [r2, #4]
 8001a6c:	6093      	str	r3, [r2, #8]
 8001a6e:	60d3      	str	r3, [r2, #12]
			.w1=0, .w2=0, .w3=0, .w4=0
	};

	error_arrived = sqrt(pow(calOut->x, 2) + pow(calOut->y, 2) + pow(calOut->th, 2));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	edd3 7a00 	vldr	s15, [r3]
 8001a76:	2002      	movs	r0, #2
 8001a78:	eeb0 0a67 	vmov.f32	s0, s15
 8001a7c:	f7ff ffca 	bl	8001a14 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001a80:	ec55 4b10 	vmov	r4, r5, d0
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a8a:	2002      	movs	r0, #2
 8001a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a90:	f7ff ffc0 	bl	8001a14 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001a94:	ec53 2b10 	vmov	r2, r3, d0
 8001a98:	4620      	mov	r0, r4
 8001a9a:	4629      	mov	r1, r5
 8001a9c:	f7fe fc06 	bl	80002ac <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4614      	mov	r4, r2
 8001aa6:	461d      	mov	r5, r3
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	edd3 7a02 	vldr	s15, [r3, #8]
 8001aae:	2002      	movs	r0, #2
 8001ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab4:	f7ff ffae 	bl	8001a14 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001ab8:	ec53 2b10 	vmov	r2, r3, d0
 8001abc:	4620      	mov	r0, r4
 8001abe:	4629      	mov	r1, r5
 8001ac0:	f7fe fbf4 	bl	80002ac <__adddf3>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	ec43 2b17 	vmov	d7, r2, r3
 8001acc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ad0:	eef0 0a67 	vmov.f32	s1, s15
 8001ad4:	f00d fe22 	bl	800f71c <sqrt>
 8001ad8:	ec53 2b10 	vmov	r2, r3, d0
 8001adc:	4610      	mov	r0, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f7ff f872 	bl	8000bc8 <__aeabi_d2f>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4a1e      	ldr	r2, [pc, #120]	; (8001b60 <InverseKin+0x108>)
 8001ae8:	6013      	str	r3, [r2, #0]
	errorPub = error_arrived;
 8001aea:	4b1d      	ldr	r3, [pc, #116]	; (8001b60 <InverseKin+0x108>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a1d      	ldr	r2, [pc, #116]	; (8001b64 <InverseKin+0x10c>)
 8001af0:	6013      	str	r3, [r2, #0]

	if(error_arrived < 0.8)
 8001af2:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <InverseKin+0x108>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fd36 	bl	8000568 <__aeabi_f2d>
 8001afc:	a316      	add	r3, pc, #88	; (adr r3, 8001b58 <InverseKin+0x100>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe fffb 	bl	8000afc <__aeabi_dcmplt>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00c      	beq.n	8001b26 <InverseKin+0xce>
	{
		calOut->x = 0;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
		calOut->y = 0;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	605a      	str	r2, [r3, #4]
		calOut->th = 0;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
	else
	{
		kinMotor_V3(&mtr, calOut->x, calOut->y, calOut->th);
	}

	return mtr;
 8001b24:	e011      	b.n	8001b4a <InverseKin+0xf2>
		kinMotor_V3(&mtr, calOut->x, calOut->y, calOut->th);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	edd3 7a00 	vldr	s15, [r3]
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b38:	eeb0 1a66 	vmov.f32	s2, s13
 8001b3c:	eef0 0a47 	vmov.f32	s1, s14
 8001b40:	eeb0 0a67 	vmov.f32	s0, s15
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f80f 	bl	8001b68 <kinMotor_V3>
	return mtr;
 8001b4a:	bf00      	nop
}
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bdb0      	pop	{r4, r5, r7, pc}
 8001b54:	f3af 8000 	nop.w
 8001b58:	9999999a 	.word	0x9999999a
 8001b5c:	3fe99999 	.word	0x3fe99999
 8001b60:	2000023c 	.word	0x2000023c
 8001b64:	20000600 	.word	0x20000600

08001b68 <kinMotor_V3>:

void kinMotor_V3(MotorKin *mtrKin, float Ex, float Ey, float Eth)
{
 8001b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b6c:	b08a      	sub	sp, #40	; 0x28
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6278      	str	r0, [r7, #36]	; 0x24
 8001b72:	ed87 0a08 	vstr	s0, [r7, #32]
 8001b76:	edc7 0a07 	vstr	s1, [r7, #28]
 8001b7a:	ed87 1a06 	vstr	s2, [r7, #24]
	mtrKin->w1 = (lambdaX * cos(d2r(135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001b7e:	4be4      	ldr	r3, [pc, #912]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fcde 	bl	8000544 <__aeabi_i2d>
 8001b88:	a3d7      	add	r3, pc, #860	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8e:	f7fe fd43 	bl	8000618 <__aeabi_dmul>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	ec43 2b17 	vmov	d7, r2, r3
 8001b9a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b9e:	eef0 0a67 	vmov.f32	s1, s15
 8001ba2:	f00d fde9 	bl	800f778 <cos>
 8001ba6:	ec55 4b10 	vmov	r4, r5, d0
 8001baa:	6a38      	ldr	r0, [r7, #32]
 8001bac:	f7fe fcdc 	bl	8000568 <__aeabi_f2d>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	f7fe fd2e 	bl	8000618 <__aeabi_dmul>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4614      	mov	r4, r2
 8001bc2:	461d      	mov	r5, r3
 8001bc4:	4bd2      	ldr	r3, [pc, #840]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcbb 	bl	8000544 <__aeabi_i2d>
 8001bce:	a3c6      	add	r3, pc, #792	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd4:	f7fe fd20 	bl	8000618 <__aeabi_dmul>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	ec43 2b17 	vmov	d7, r2, r3
 8001be0:	eeb0 0a47 	vmov.f32	s0, s14
 8001be4:	eef0 0a67 	vmov.f32	s1, s15
 8001be8:	f00d fe1a 	bl	800f820 <sin>
 8001bec:	ec5b ab10 	vmov	sl, fp, d0
 8001bf0:	69f8      	ldr	r0, [r7, #28]
 8001bf2:	f7fe fcb9 	bl	8000568 <__aeabi_f2d>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4650      	mov	r0, sl
 8001bfc:	4659      	mov	r1, fp
 8001bfe:	f7fe fd0b 	bl	8000618 <__aeabi_dmul>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4620      	mov	r0, r4
 8001c08:	4629      	mov	r1, r5
 8001c0a:	f7fe fb4f 	bl	80002ac <__adddf3>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4610      	mov	r0, r2
 8001c14:	4619      	mov	r1, r3
 8001c16:	a3b6      	add	r3, pc, #728	; (adr r3, 8001ef0 <kinMotor_V3+0x388>)
 8001c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1c:	f7fe fcfc 	bl	8000618 <__aeabi_dmul>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4692      	mov	sl, r2
 8001c26:	469b      	mov	fp, r3
				 (lambdaY * sin(d2r(135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001c28:	4bb9      	ldr	r3, [pc, #740]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fc89 	bl	8000544 <__aeabi_i2d>
 8001c32:	a3ad      	add	r3, pc, #692	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c38:	f7fe fcee 	bl	8000618 <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	ec43 2b17 	vmov	d7, r2, r3
 8001c44:	eeb0 0a47 	vmov.f32	s0, s14
 8001c48:	eef0 0a67 	vmov.f32	s1, s15
 8001c4c:	f00d fde8 	bl	800f820 <sin>
 8001c50:	ec53 2b10 	vmov	r2, r3, d0
 8001c54:	4690      	mov	r8, r2
 8001c56:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001c5a:	6a38      	ldr	r0, [r7, #32]
 8001c5c:	f7fe fc84 	bl	8000568 <__aeabi_f2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4640      	mov	r0, r8
 8001c66:	4649      	mov	r1, r9
 8001c68:	f7fe fcd6 	bl	8000618 <__aeabi_dmul>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4614      	mov	r4, r2
 8001c72:	461d      	mov	r5, r3
 8001c74:	4ba6      	ldr	r3, [pc, #664]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc63 	bl	8000544 <__aeabi_i2d>
 8001c7e:	a39a      	add	r3, pc, #616	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c84:	f7fe fcc8 	bl	8000618 <__aeabi_dmul>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	ec43 2b17 	vmov	d7, r2, r3
 8001c90:	eeb0 0a47 	vmov.f32	s0, s14
 8001c94:	eef0 0a67 	vmov.f32	s1, s15
 8001c98:	f00d fd6e 	bl	800f778 <cos>
 8001c9c:	ec59 8b10 	vmov	r8, r9, d0
 8001ca0:	69f8      	ldr	r0, [r7, #28]
 8001ca2:	f7fe fc61 	bl	8000568 <__aeabi_f2d>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4640      	mov	r0, r8
 8001cac:	4649      	mov	r1, r9
 8001cae:	f7fe fcb3 	bl	8000618 <__aeabi_dmul>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4620      	mov	r0, r4
 8001cb8:	4629      	mov	r1, r5
 8001cba:	f7fe faf7 	bl	80002ac <__adddf3>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	a38c      	add	r3, pc, #560	; (adr r3, 8001ef8 <kinMotor_V3+0x390>)
 8001cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ccc:	f7fe fca4 	bl	8000618 <__aeabi_dmul>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaX * cos(d2r(135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001cd4:	4650      	mov	r0, sl
 8001cd6:	4659      	mov	r1, fp
 8001cd8:	f7fe fae8 	bl	80002ac <__adddf3>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4614      	mov	r4, r2
 8001ce2:	461d      	mov	r5, r3
				 (lambdaTH * alphaLengthMotor * Eth);
 8001ce4:	69b8      	ldr	r0, [r7, #24]
 8001ce6:	f7fe fc3f 	bl	8000568 <__aeabi_f2d>
 8001cea:	a385      	add	r3, pc, #532	; (adr r3, 8001f00 <kinMotor_V3+0x398>)
 8001cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf0:	f7fe fc92 	bl	8000618 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
				 (lambdaY * sin(d2r(135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	4629      	mov	r1, r5
 8001cfc:	f7fe fad6 	bl	80002ac <__adddf3>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaX * cos(d2r(135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001d04:	4610      	mov	r0, r2
 8001d06:	4619      	mov	r1, r3
 8001d08:	f7fe ff36 	bl	8000b78 <__aeabi_d2iz>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d10:	601a      	str	r2, [r3, #0]
	mtrKin->w2 = (lambdaX * cos(d2r(-135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001d12:	4b7f      	ldr	r3, [pc, #508]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7fe fc14 	bl	8000544 <__aeabi_i2d>
 8001d1c:	a372      	add	r3, pc, #456	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d22:	f7fe fc79 	bl	8000618 <__aeabi_dmul>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	ec43 2b17 	vmov	d7, r2, r3
 8001d2e:	eeb0 0a47 	vmov.f32	s0, s14
 8001d32:	eef0 0a67 	vmov.f32	s1, s15
 8001d36:	f00d fd1f 	bl	800f778 <cos>
 8001d3a:	ec55 4b10 	vmov	r4, r5, d0
 8001d3e:	6a38      	ldr	r0, [r7, #32]
 8001d40:	f7fe fc12 	bl	8000568 <__aeabi_f2d>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4620      	mov	r0, r4
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	f7fe fc64 	bl	8000618 <__aeabi_dmul>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4614      	mov	r4, r2
 8001d56:	461d      	mov	r5, r3
 8001d58:	4b6d      	ldr	r3, [pc, #436]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fbf1 	bl	8000544 <__aeabi_i2d>
 8001d62:	a361      	add	r3, pc, #388	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d68:	f7fe fc56 	bl	8000618 <__aeabi_dmul>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	ec43 2b17 	vmov	d7, r2, r3
 8001d74:	eeb0 0a47 	vmov.f32	s0, s14
 8001d78:	eef0 0a67 	vmov.f32	s1, s15
 8001d7c:	f00d fd50 	bl	800f820 <sin>
 8001d80:	ec59 8b10 	vmov	r8, r9, d0
 8001d84:	69f8      	ldr	r0, [r7, #28]
 8001d86:	f7fe fbef 	bl	8000568 <__aeabi_f2d>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4640      	mov	r0, r8
 8001d90:	4649      	mov	r1, r9
 8001d92:	f7fe fc41 	bl	8000618 <__aeabi_dmul>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	4629      	mov	r1, r5
 8001d9e:	f7fe fa85 	bl	80002ac <__adddf3>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4610      	mov	r0, r2
 8001da8:	4619      	mov	r1, r3
 8001daa:	a351      	add	r3, pc, #324	; (adr r3, 8001ef0 <kinMotor_V3+0x388>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fc32 	bl	8000618 <__aeabi_dmul>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4692      	mov	sl, r2
 8001dba:	469b      	mov	fp, r3
				 (lambdaY * sin(d2r(-135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001dbc:	4b54      	ldr	r3, [pc, #336]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbbf 	bl	8000544 <__aeabi_i2d>
 8001dc6:	a348      	add	r3, pc, #288	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	f7fe fc24 	bl	8000618 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	ec43 2b17 	vmov	d7, r2, r3
 8001dd8:	eeb0 0a47 	vmov.f32	s0, s14
 8001ddc:	eef0 0a67 	vmov.f32	s1, s15
 8001de0:	f00d fd1e 	bl	800f820 <sin>
 8001de4:	ec53 2b10 	vmov	r2, r3, d0
 8001de8:	613a      	str	r2, [r7, #16]
 8001dea:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	6a38      	ldr	r0, [r7, #32]
 8001df2:	f7fe fbb9 	bl	8000568 <__aeabi_f2d>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001dfe:	f7fe fc0b 	bl	8000618 <__aeabi_dmul>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	4614      	mov	r4, r2
 8001e08:	461d      	mov	r5, r3
 8001e0a:	4b41      	ldr	r3, [pc, #260]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fb98 	bl	8000544 <__aeabi_i2d>
 8001e14:	a334      	add	r3, pc, #208	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1a:	f7fe fbfd 	bl	8000618 <__aeabi_dmul>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	ec43 2b17 	vmov	d7, r2, r3
 8001e26:	eeb0 0a47 	vmov.f32	s0, s14
 8001e2a:	eef0 0a67 	vmov.f32	s1, s15
 8001e2e:	f00d fca3 	bl	800f778 <cos>
 8001e32:	ec59 8b10 	vmov	r8, r9, d0
 8001e36:	69f8      	ldr	r0, [r7, #28]
 8001e38:	f7fe fb96 	bl	8000568 <__aeabi_f2d>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4640      	mov	r0, r8
 8001e42:	4649      	mov	r1, r9
 8001e44:	f7fe fbe8 	bl	8000618 <__aeabi_dmul>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4620      	mov	r0, r4
 8001e4e:	4629      	mov	r1, r5
 8001e50:	f7fe fa2c 	bl	80002ac <__adddf3>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	a32a      	add	r3, pc, #168	; (adr r3, 8001f08 <kinMotor_V3+0x3a0>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fbd9 	bl	8000618 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaX * cos(d2r(-135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001e6a:	4650      	mov	r0, sl
 8001e6c:	4659      	mov	r1, fp
 8001e6e:	f7fe fa1d 	bl	80002ac <__adddf3>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4614      	mov	r4, r2
 8001e78:	461d      	mov	r5, r3
				 (lambdaTH * alphaLengthMotor * Eth);
 8001e7a:	69b8      	ldr	r0, [r7, #24]
 8001e7c:	f7fe fb74 	bl	8000568 <__aeabi_f2d>
 8001e80:	a31f      	add	r3, pc, #124	; (adr r3, 8001f00 <kinMotor_V3+0x398>)
 8001e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e86:	f7fe fbc7 	bl	8000618 <__aeabi_dmul>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
				 (lambdaY * sin(d2r(-135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001e8e:	4620      	mov	r0, r4
 8001e90:	4629      	mov	r1, r5
 8001e92:	f7fe fa0b 	bl	80002ac <__adddf3>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaX * cos(d2r(-135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f7fe fe6b 	bl	8000b78 <__aeabi_d2iz>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	605a      	str	r2, [r3, #4]
	mtrKin->w3 = (lambdaX * cos(d2r(-45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001ea8:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <kinMotor_V3+0x3a8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb49 	bl	8000544 <__aeabi_i2d>
 8001eb2:	a30d      	add	r3, pc, #52	; (adr r3, 8001ee8 <kinMotor_V3+0x380>)
 8001eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb8:	f7fe fbae 	bl	8000618 <__aeabi_dmul>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	ec43 2b17 	vmov	d7, r2, r3
 8001ec4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ec8:	eef0 0a67 	vmov.f32	s1, s15
 8001ecc:	f00d fc54 	bl	800f778 <cos>
 8001ed0:	ec55 4b10 	vmov	r4, r5, d0
 8001ed4:	6a38      	ldr	r0, [r7, #32]
 8001ed6:	f7fe fb47 	bl	8000568 <__aeabi_f2d>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4620      	mov	r0, r4
 8001ee0:	4629      	mov	r1, r5
 8001ee2:	e017      	b.n	8001f14 <kinMotor_V3+0x3ac>
 8001ee4:	f3af 8000 	nop.w
 8001ee8:	a2529d39 	.word	0xa2529d39
 8001eec:	3f91df46 	.word	0x3f91df46
 8001ef0:	181f86ea 	.word	0x181f86ea
 8001ef4:	c08cb9e9 	.word	0xc08cb9e9
 8001ef8:	b0184066 	.word	0xb0184066
 8001efc:	408618da 	.word	0x408618da
 8001f00:	66666666 	.word	0x66666666
 8001f04:	402d6666 	.word	0x402d6666
 8001f08:	b0184066 	.word	0xb0184066
 8001f0c:	c08618da 	.word	0xc08618da
 8001f10:	20000214 	.word	0x20000214
 8001f14:	f7fe fb80 	bl	8000618 <__aeabi_dmul>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4614      	mov	r4, r2
 8001f1e:	461d      	mov	r5, r3
 8001f20:	4bd1      	ldr	r3, [pc, #836]	; (8002268 <kinMotor_V3+0x700>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fb0d 	bl	8000544 <__aeabi_i2d>
 8001f2a:	a3c5      	add	r3, pc, #788	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 8001f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f30:	f7fe fb72 	bl	8000618 <__aeabi_dmul>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	ec43 2b17 	vmov	d7, r2, r3
 8001f3c:	eeb0 0a47 	vmov.f32	s0, s14
 8001f40:	eef0 0a67 	vmov.f32	s1, s15
 8001f44:	f00d fc6c 	bl	800f820 <sin>
 8001f48:	ec59 8b10 	vmov	r8, r9, d0
 8001f4c:	69f8      	ldr	r0, [r7, #28]
 8001f4e:	f7fe fb0b 	bl	8000568 <__aeabi_f2d>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4640      	mov	r0, r8
 8001f58:	4649      	mov	r1, r9
 8001f5a:	f7fe fb5d 	bl	8000618 <__aeabi_dmul>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4620      	mov	r0, r4
 8001f64:	4629      	mov	r1, r5
 8001f66:	f7fe f9a1 	bl	80002ac <__adddf3>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	a3b5      	add	r3, pc, #724	; (adr r3, 8002248 <kinMotor_V3+0x6e0>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	f7fe fb4e 	bl	8000618 <__aeabi_dmul>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4614      	mov	r4, r2
 8001f82:	461d      	mov	r5, r3
			     (lambdaY * sin(d2r(-45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001f84:	4bb8      	ldr	r3, [pc, #736]	; (8002268 <kinMotor_V3+0x700>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7fe fadb 	bl	8000544 <__aeabi_i2d>
 8001f8e:	a3ac      	add	r3, pc, #688	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 8001f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f94:	f7fe fb40 	bl	8000618 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	ec43 2b17 	vmov	d7, r2, r3
 8001fa0:	eeb0 0a47 	vmov.f32	s0, s14
 8001fa4:	eef0 0a67 	vmov.f32	s1, s15
 8001fa8:	f00d fc3a 	bl	800f820 <sin>
 8001fac:	ec53 2b10 	vmov	r2, r3, d0
 8001fb0:	60ba      	str	r2, [r7, #8]
 8001fb2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	6a38      	ldr	r0, [r7, #32]
 8001fba:	f7fe fad5 	bl	8000568 <__aeabi_f2d>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fc6:	f7fe fb27 	bl	8000618 <__aeabi_dmul>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4690      	mov	r8, r2
 8001fd0:	4699      	mov	r9, r3
 8001fd2:	4ba5      	ldr	r3, [pc, #660]	; (8002268 <kinMotor_V3+0x700>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe fab4 	bl	8000544 <__aeabi_i2d>
 8001fdc:	a398      	add	r3, pc, #608	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 8001fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe2:	f7fe fb19 	bl	8000618 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	ec43 2b17 	vmov	d7, r2, r3
 8001fee:	eeb0 0a47 	vmov.f32	s0, s14
 8001ff2:	eef0 0a67 	vmov.f32	s1, s15
 8001ff6:	f00d fbbf 	bl	800f778 <cos>
 8001ffa:	ec5b ab10 	vmov	sl, fp, d0
 8001ffe:	69f8      	ldr	r0, [r7, #28]
 8002000:	f7fe fab2 	bl	8000568 <__aeabi_f2d>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4650      	mov	r0, sl
 800200a:	4659      	mov	r1, fp
 800200c:	f7fe fb04 	bl	8000618 <__aeabi_dmul>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4640      	mov	r0, r8
 8002016:	4649      	mov	r1, r9
 8002018:	f7fe f948 	bl	80002ac <__adddf3>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4610      	mov	r0, r2
 8002022:	4619      	mov	r1, r3
 8002024:	a38a      	add	r3, pc, #552	; (adr r3, 8002250 <kinMotor_V3+0x6e8>)
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	f7fe faf5 	bl	8000618 <__aeabi_dmul>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaX * cos(d2r(-45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8002032:	4620      	mov	r0, r4
 8002034:	4629      	mov	r1, r5
 8002036:	f7fe f939 	bl	80002ac <__adddf3>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4614      	mov	r4, r2
 8002040:	461d      	mov	r5, r3
				 (lambdaTH * alphaLengthMotor * Eth);
 8002042:	69b8      	ldr	r0, [r7, #24]
 8002044:	f7fe fa90 	bl	8000568 <__aeabi_f2d>
 8002048:	a383      	add	r3, pc, #524	; (adr r3, 8002258 <kinMotor_V3+0x6f0>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	f7fe fae3 	bl	8000618 <__aeabi_dmul>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
			     (lambdaY * sin(d2r(-45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8002056:	4620      	mov	r0, r4
 8002058:	4629      	mov	r1, r5
 800205a:	f7fe f927 	bl	80002ac <__adddf3>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaX * cos(d2r(-45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f7fe fd87 	bl	8000b78 <__aeabi_d2iz>
 800206a:	4602      	mov	r2, r0
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	609a      	str	r2, [r3, #8]
	mtrKin->w4 = (lambdaX * cos(d2r(45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8002070:	4b7d      	ldr	r3, [pc, #500]	; (8002268 <kinMotor_V3+0x700>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe fa65 	bl	8000544 <__aeabi_i2d>
 800207a:	a371      	add	r3, pc, #452	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 800207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002080:	f7fe faca 	bl	8000618 <__aeabi_dmul>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	ec43 2b17 	vmov	d7, r2, r3
 800208c:	eeb0 0a47 	vmov.f32	s0, s14
 8002090:	eef0 0a67 	vmov.f32	s1, s15
 8002094:	f00d fb70 	bl	800f778 <cos>
 8002098:	ec55 4b10 	vmov	r4, r5, d0
 800209c:	6a38      	ldr	r0, [r7, #32]
 800209e:	f7fe fa63 	bl	8000568 <__aeabi_f2d>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4620      	mov	r0, r4
 80020a8:	4629      	mov	r1, r5
 80020aa:	f7fe fab5 	bl	8000618 <__aeabi_dmul>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4614      	mov	r4, r2
 80020b4:	461d      	mov	r5, r3
 80020b6:	4b6c      	ldr	r3, [pc, #432]	; (8002268 <kinMotor_V3+0x700>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe fa42 	bl	8000544 <__aeabi_i2d>
 80020c0:	a35f      	add	r3, pc, #380	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 80020c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c6:	f7fe faa7 	bl	8000618 <__aeabi_dmul>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	ec43 2b17 	vmov	d7, r2, r3
 80020d2:	eeb0 0a47 	vmov.f32	s0, s14
 80020d6:	eef0 0a67 	vmov.f32	s1, s15
 80020da:	f00d fba1 	bl	800f820 <sin>
 80020de:	ec59 8b10 	vmov	r8, r9, d0
 80020e2:	69f8      	ldr	r0, [r7, #28]
 80020e4:	f7fe fa40 	bl	8000568 <__aeabi_f2d>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4640      	mov	r0, r8
 80020ee:	4649      	mov	r1, r9
 80020f0:	f7fe fa92 	bl	8000618 <__aeabi_dmul>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4620      	mov	r0, r4
 80020fa:	4629      	mov	r1, r5
 80020fc:	f7fe f8d6 	bl	80002ac <__adddf3>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	a34f      	add	r3, pc, #316	; (adr r3, 8002248 <kinMotor_V3+0x6e0>)
 800210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210e:	f7fe fa83 	bl	8000618 <__aeabi_dmul>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4614      	mov	r4, r2
 8002118:	461d      	mov	r5, r3
			     (lambdaY * sin(d2r(45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 800211a:	4b53      	ldr	r3, [pc, #332]	; (8002268 <kinMotor_V3+0x700>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fa10 	bl	8000544 <__aeabi_i2d>
 8002124:	a346      	add	r3, pc, #280	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 8002126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212a:	f7fe fa75 	bl	8000618 <__aeabi_dmul>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	ec43 2b17 	vmov	d7, r2, r3
 8002136:	eeb0 0a47 	vmov.f32	s0, s14
 800213a:	eef0 0a67 	vmov.f32	s1, s15
 800213e:	f00d fb6f 	bl	800f820 <sin>
 8002142:	ec53 2b10 	vmov	r2, r3, d0
 8002146:	603a      	str	r2, [r7, #0]
 8002148:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	6a38      	ldr	r0, [r7, #32]
 8002150:	f7fe fa0a 	bl	8000568 <__aeabi_f2d>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	e9d7 0100 	ldrd	r0, r1, [r7]
 800215c:	f7fe fa5c 	bl	8000618 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4690      	mov	r8, r2
 8002166:	4699      	mov	r9, r3
 8002168:	4b3f      	ldr	r3, [pc, #252]	; (8002268 <kinMotor_V3+0x700>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe f9e9 	bl	8000544 <__aeabi_i2d>
 8002172:	a333      	add	r3, pc, #204	; (adr r3, 8002240 <kinMotor_V3+0x6d8>)
 8002174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002178:	f7fe fa4e 	bl	8000618 <__aeabi_dmul>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	ec43 2b17 	vmov	d7, r2, r3
 8002184:	eeb0 0a47 	vmov.f32	s0, s14
 8002188:	eef0 0a67 	vmov.f32	s1, s15
 800218c:	f00d faf4 	bl	800f778 <cos>
 8002190:	ec5b ab10 	vmov	sl, fp, d0
 8002194:	69f8      	ldr	r0, [r7, #28]
 8002196:	f7fe f9e7 	bl	8000568 <__aeabi_f2d>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4650      	mov	r0, sl
 80021a0:	4659      	mov	r1, fp
 80021a2:	f7fe fa39 	bl	8000618 <__aeabi_dmul>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4640      	mov	r0, r8
 80021ac:	4649      	mov	r1, r9
 80021ae:	f7fe f87d 	bl	80002ac <__adddf3>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4610      	mov	r0, r2
 80021b8:	4619      	mov	r1, r3
 80021ba:	a329      	add	r3, pc, #164	; (adr r3, 8002260 <kinMotor_V3+0x6f8>)
 80021bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c0:	f7fe fa2a 	bl	8000618 <__aeabi_dmul>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaX * cos(d2r(45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 80021c8:	4620      	mov	r0, r4
 80021ca:	4629      	mov	r1, r5
 80021cc:	f7fe f86e 	bl	80002ac <__adddf3>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	4614      	mov	r4, r2
 80021d6:	461d      	mov	r5, r3
			     (lambdaTH * alphaLengthMotor * Eth);
 80021d8:	69b8      	ldr	r0, [r7, #24]
 80021da:	f7fe f9c5 	bl	8000568 <__aeabi_f2d>
 80021de:	a31e      	add	r3, pc, #120	; (adr r3, 8002258 <kinMotor_V3+0x6f0>)
 80021e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e4:	f7fe fa18 	bl	8000618 <__aeabi_dmul>
 80021e8:	4602      	mov	r2, r0
 80021ea:	460b      	mov	r3, r1
			     (lambdaY * sin(d2r(45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 80021ec:	4620      	mov	r0, r4
 80021ee:	4629      	mov	r1, r5
 80021f0:	f7fe f85c 	bl	80002ac <__adddf3>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaX * cos(d2r(45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 80021f8:	4610      	mov	r0, r2
 80021fa:	4619      	mov	r1, r3
 80021fc:	f7fe fcbc 	bl	8000b78 <__aeabi_d2iz>
 8002200:	4602      	mov	r2, r0
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	60da      	str	r2, [r3, #12]

	if(mtrKin->w1 > Max_Cutoff_Mtr) mtrKin->w1 = Max_Cutoff_Mtr;
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800220e:	dd04      	ble.n	800221a <kinMotor_V3+0x6b2>
 8002210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002212:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	e007      	b.n	800222a <kinMotor_V3+0x6c2>
	else if(mtrKin->w1 < Min_Cutoff_Mtr) mtrKin->w1 = Min_Cutoff_Mtr;
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f513 7f61 	cmn.w	r3, #900	; 0x384
 8002222:	da02      	bge.n	800222a <kinMotor_V3+0x6c2>
 8002224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002226:	4a11      	ldr	r2, [pc, #68]	; (800226c <kinMotor_V3+0x704>)
 8002228:	601a      	str	r2, [r3, #0]

	if(mtrKin->w2 > Max_Cutoff_Mtr) mtrKin->w2 = Max_Cutoff_Mtr;
 800222a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8002232:	dd1d      	ble.n	8002270 <kinMotor_V3+0x708>
 8002234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002236:	f44f 7261 	mov.w	r2, #900	; 0x384
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	e020      	b.n	8002280 <kinMotor_V3+0x718>
 800223e:	bf00      	nop
 8002240:	a2529d39 	.word	0xa2529d39
 8002244:	3f91df46 	.word	0x3f91df46
 8002248:	181f86eb 	.word	0x181f86eb
 800224c:	408cb9e9 	.word	0x408cb9e9
 8002250:	b0184065 	.word	0xb0184065
 8002254:	c08618da 	.word	0xc08618da
 8002258:	66666666 	.word	0x66666666
 800225c:	402d6666 	.word	0x402d6666
 8002260:	b0184065 	.word	0xb0184065
 8002264:	408618da 	.word	0x408618da
 8002268:	20000214 	.word	0x20000214
 800226c:	fffffc7c 	.word	0xfffffc7c
	else if(mtrKin->w2 < Min_Cutoff_Mtr) mtrKin->w2 = Min_Cutoff_Mtr;
 8002270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f513 7f61 	cmn.w	r3, #900	; 0x384
 8002278:	da02      	bge.n	8002280 <kinMotor_V3+0x718>
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	4a15      	ldr	r2, [pc, #84]	; (80022d4 <kinMotor_V3+0x76c>)
 800227e:	605a      	str	r2, [r3, #4]

	if(mtrKin->w3 > Max_Cutoff_Mtr) mtrKin->w3 = Max_Cutoff_Mtr;
 8002280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8002288:	dd04      	ble.n	8002294 <kinMotor_V3+0x72c>
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	e007      	b.n	80022a4 <kinMotor_V3+0x73c>
	else if(mtrKin->w3 < Min_Cutoff_Mtr) mtrKin->w3 = Min_Cutoff_Mtr;
 8002294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f513 7f61 	cmn.w	r3, #900	; 0x384
 800229c:	da02      	bge.n	80022a4 <kinMotor_V3+0x73c>
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	4a0c      	ldr	r2, [pc, #48]	; (80022d4 <kinMotor_V3+0x76c>)
 80022a2:	609a      	str	r2, [r3, #8]

	if(mtrKin->w4 > Max_Cutoff_Mtr) mtrKin->w4 = Max_Cutoff_Mtr;
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80022ac:	dd04      	ble.n	80022b8 <kinMotor_V3+0x750>
 80022ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b0:	f44f 7261 	mov.w	r2, #900	; 0x384
 80022b4:	60da      	str	r2, [r3, #12]
	else if(mtrKin->w4 < Min_Cutoff_Mtr) mtrKin->w4 = Min_Cutoff_Mtr;
}
 80022b6:	e007      	b.n	80022c8 <kinMotor_V3+0x760>
	else if(mtrKin->w4 < Min_Cutoff_Mtr) mtrKin->w4 = Min_Cutoff_Mtr;
 80022b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	f513 7f61 	cmn.w	r3, #900	; 0x384
 80022c0:	da02      	bge.n	80022c8 <kinMotor_V3+0x760>
 80022c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c4:	4a03      	ldr	r2, [pc, #12]	; (80022d4 <kinMotor_V3+0x76c>)
 80022c6:	60da      	str	r2, [r3, #12]
}
 80022c8:	bf00      	nop
 80022ca:	3728      	adds	r7, #40	; 0x28
 80022cc:	46bd      	mov	sp, r7
 80022ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80022d2:	bf00      	nop
 80022d4:	fffffc7c 	.word	0xfffffc7c

080022d8 <kinMotor>:

	if(mtrKin->w4 > Max_Cutoff_Mtr) mtrKin->w4 = Max_Cutoff_Mtr;
	else if(mtrKin->w4 < Min_Cutoff_Mtr) mtrKin->w4 = Min_Cutoff_Mtr;
}

void kinMotor(MotorKin *mtrKin, float x, float y, float th) {
 80022d8:	b5b0      	push	{r4, r5, r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80022e4:	edc7 0a01 	vstr	s1, [r7, #4]
 80022e8:	ed87 1a00 	vstr	s2, [r7]
	mtrKin->w1 = (lambdaInv_X * cos(d2r(135)) * x) +
 80022ec:	68b8      	ldr	r0, [r7, #8]
 80022ee:	f7fe f93b 	bl	8000568 <__aeabi_f2d>
 80022f2:	a390      	add	r3, pc, #576	; (adr r3, 8002534 <kinMotor+0x25c>)
 80022f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f8:	f7fe f98e 	bl	8000618 <__aeabi_dmul>
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	4614      	mov	r4, r2
 8002302:	461d      	mov	r5, r3
				 (lambdaInv_Y * sin(d2r(135)) * y) +
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7fe f92f 	bl	8000568 <__aeabi_f2d>
 800230a:	a38c      	add	r3, pc, #560	; (adr r3, 800253c <kinMotor+0x264>)
 800230c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002310:	f7fe f982 	bl	8000618 <__aeabi_dmul>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaInv_X * cos(d2r(135)) * x) +
 8002318:	4620      	mov	r0, r4
 800231a:	4629      	mov	r1, r5
 800231c:	f7fd ffc6 	bl	80002ac <__adddf3>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4614      	mov	r4, r2
 8002326:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 8002328:	6838      	ldr	r0, [r7, #0]
 800232a:	f7fe f91d 	bl	8000568 <__aeabi_f2d>
 800232e:	a385      	add	r3, pc, #532	; (adr r3, 8002544 <kinMotor+0x26c>)
 8002330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002334:	f7fe f970 	bl	8000618 <__aeabi_dmul>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
				 (lambdaInv_Y * sin(d2r(135)) * y) +
 800233c:	4620      	mov	r0, r4
 800233e:	4629      	mov	r1, r5
 8002340:	f7fd ffb4 	bl	80002ac <__adddf3>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaInv_X * cos(d2r(135)) * x) +
 8002348:	4610      	mov	r0, r2
 800234a:	4619      	mov	r1, r3
 800234c:	f7fe fc14 	bl	8000b78 <__aeabi_d2iz>
 8002350:	4602      	mov	r2, r0
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	601a      	str	r2, [r3, #0]
	mtrKin->w2 = (lambdaInv_X * cos(d2r(-135)) * x) +
 8002356:	68b8      	ldr	r0, [r7, #8]
 8002358:	f7fe f906 	bl	8000568 <__aeabi_f2d>
 800235c:	a375      	add	r3, pc, #468	; (adr r3, 8002534 <kinMotor+0x25c>)
 800235e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002362:	f7fe f959 	bl	8000618 <__aeabi_dmul>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4614      	mov	r4, r2
 800236c:	461d      	mov	r5, r3
				 (lambdaInv_Y * sin(d2r(-135)) * y) +
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7fe f8fa 	bl	8000568 <__aeabi_f2d>
 8002374:	a375      	add	r3, pc, #468	; (adr r3, 800254c <kinMotor+0x274>)
 8002376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237a:	f7fe f94d 	bl	8000618 <__aeabi_dmul>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaInv_X * cos(d2r(-135)) * x) +
 8002382:	4620      	mov	r0, r4
 8002384:	4629      	mov	r1, r5
 8002386:	f7fd ff91 	bl	80002ac <__adddf3>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4614      	mov	r4, r2
 8002390:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 8002392:	6838      	ldr	r0, [r7, #0]
 8002394:	f7fe f8e8 	bl	8000568 <__aeabi_f2d>
 8002398:	a36a      	add	r3, pc, #424	; (adr r3, 8002544 <kinMotor+0x26c>)
 800239a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239e:	f7fe f93b 	bl	8000618 <__aeabi_dmul>
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
				 (lambdaInv_Y * sin(d2r(-135)) * y) +
 80023a6:	4620      	mov	r0, r4
 80023a8:	4629      	mov	r1, r5
 80023aa:	f7fd ff7f 	bl	80002ac <__adddf3>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaInv_X * cos(d2r(-135)) * x) +
 80023b2:	4610      	mov	r0, r2
 80023b4:	4619      	mov	r1, r3
 80023b6:	f7fe fbdf 	bl	8000b78 <__aeabi_d2iz>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	605a      	str	r2, [r3, #4]
	mtrKin->w3 = (lambdaInv_X * cos(d2r(-45)) * x) +
 80023c0:	68b8      	ldr	r0, [r7, #8]
 80023c2:	f7fe f8d1 	bl	8000568 <__aeabi_f2d>
 80023c6:	a35d      	add	r3, pc, #372	; (adr r3, 800253c <kinMotor+0x264>)
 80023c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023cc:	f7fe f924 	bl	8000618 <__aeabi_dmul>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4614      	mov	r4, r2
 80023d6:	461d      	mov	r5, r3
			     (lambdaInv_Y * sin(d2r(-45)) * y) +
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7fe f8c5 	bl	8000568 <__aeabi_f2d>
 80023de:	a355      	add	r3, pc, #340	; (adr r3, 8002534 <kinMotor+0x25c>)
 80023e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e4:	f7fe f918 	bl	8000618 <__aeabi_dmul>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaInv_X * cos(d2r(-45)) * x) +
 80023ec:	4620      	mov	r0, r4
 80023ee:	4629      	mov	r1, r5
 80023f0:	f7fd ff5c 	bl	80002ac <__adddf3>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	4614      	mov	r4, r2
 80023fa:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 80023fc:	6838      	ldr	r0, [r7, #0]
 80023fe:	f7fe f8b3 	bl	8000568 <__aeabi_f2d>
 8002402:	a350      	add	r3, pc, #320	; (adr r3, 8002544 <kinMotor+0x26c>)
 8002404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002408:	f7fe f906 	bl	8000618 <__aeabi_dmul>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
			     (lambdaInv_Y * sin(d2r(-45)) * y) +
 8002410:	4620      	mov	r0, r4
 8002412:	4629      	mov	r1, r5
 8002414:	f7fd ff4a 	bl	80002ac <__adddf3>
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaInv_X * cos(d2r(-45)) * x) +
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	f7fe fbaa 	bl	8000b78 <__aeabi_d2iz>
 8002424:	4602      	mov	r2, r0
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	609a      	str	r2, [r3, #8]
	mtrKin->w4 = (lambdaInv_X * cos(d2r(45)) * x) +
 800242a:	68b8      	ldr	r0, [r7, #8]
 800242c:	f7fe f89c 	bl	8000568 <__aeabi_f2d>
 8002430:	a342      	add	r3, pc, #264	; (adr r3, 800253c <kinMotor+0x264>)
 8002432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002436:	f7fe f8ef 	bl	8000618 <__aeabi_dmul>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4614      	mov	r4, r2
 8002440:	461d      	mov	r5, r3
				 (lambdaInv_Y * sin(d2r(45)) * y) +
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7fe f890 	bl	8000568 <__aeabi_f2d>
 8002448:	a342      	add	r3, pc, #264	; (adr r3, 8002554 <kinMotor+0x27c>)
 800244a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244e:	f7fe f8e3 	bl	8000618 <__aeabi_dmul>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaInv_X * cos(d2r(45)) * x) +
 8002456:	4620      	mov	r0, r4
 8002458:	4629      	mov	r1, r5
 800245a:	f7fd ff27 	bl	80002ac <__adddf3>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	4614      	mov	r4, r2
 8002464:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 8002466:	6838      	ldr	r0, [r7, #0]
 8002468:	f7fe f87e 	bl	8000568 <__aeabi_f2d>
 800246c:	a335      	add	r3, pc, #212	; (adr r3, 8002544 <kinMotor+0x26c>)
 800246e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002472:	f7fe f8d1 	bl	8000618 <__aeabi_dmul>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
				 (lambdaInv_Y * sin(d2r(45)) * y) +
 800247a:	4620      	mov	r0, r4
 800247c:	4629      	mov	r1, r5
 800247e:	f7fd ff15 	bl	80002ac <__adddf3>
 8002482:	4602      	mov	r2, r0
 8002484:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaInv_X * cos(d2r(45)) * x) +
 8002486:	4610      	mov	r0, r2
 8002488:	4619      	mov	r1, r3
 800248a:	f7fe fb75 	bl	8000b78 <__aeabi_d2iz>
 800248e:	4602      	mov	r2, r0
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	60da      	str	r2, [r3, #12]

	if(mtrKin->w1 > Max_Cutoff_Mtr_Inv) mtrKin->w1 = Max_Cutoff_Mtr_Inv;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800249c:	dd04      	ble.n	80024a8 <kinMotor+0x1d0>
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	e007      	b.n	80024b8 <kinMotor+0x1e0>
	else if(mtrKin->w1 < Min_Cutoff_Mtr_Inv) mtrKin->w1 = Min_Cutoff_Mtr_Inv;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80024b0:	da02      	bge.n	80024b8 <kinMotor+0x1e0>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	4a1e      	ldr	r2, [pc, #120]	; (8002530 <kinMotor+0x258>)
 80024b6:	601a      	str	r2, [r3, #0]

	if(mtrKin->w2 > Max_Cutoff_Mtr_Inv) mtrKin->w2 = Max_Cutoff_Mtr_Inv;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80024c0:	dd04      	ble.n	80024cc <kinMotor+0x1f4>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	e007      	b.n	80024dc <kinMotor+0x204>
	else if(mtrKin->w2 < Min_Cutoff_Mtr_Inv) mtrKin->w2 = Min_Cutoff_Mtr_Inv;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80024d4:	da02      	bge.n	80024dc <kinMotor+0x204>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	4a15      	ldr	r2, [pc, #84]	; (8002530 <kinMotor+0x258>)
 80024da:	605a      	str	r2, [r3, #4]

	if(mtrKin->w3 > Max_Cutoff_Mtr_Inv) mtrKin->w3 = Max_Cutoff_Mtr_Inv;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80024e4:	dd04      	ble.n	80024f0 <kinMotor+0x218>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	e007      	b.n	8002500 <kinMotor+0x228>
	else if(mtrKin->w3 < Min_Cutoff_Mtr_Inv) mtrKin->w3 = Min_Cutoff_Mtr_Inv;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80024f8:	da02      	bge.n	8002500 <kinMotor+0x228>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	4a0c      	ldr	r2, [pc, #48]	; (8002530 <kinMotor+0x258>)
 80024fe:	609a      	str	r2, [r3, #8]

	if(mtrKin->w4 > Max_Cutoff_Mtr_Inv) mtrKin->w4 = Max_Cutoff_Mtr_Inv;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002508:	dd04      	ble.n	8002514 <kinMotor+0x23c>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002510:	60da      	str	r2, [r3, #12]
	else if(mtrKin->w4 < Min_Cutoff_Mtr_Inv) mtrKin->w4 = Min_Cutoff_Mtr_Inv;
}
 8002512:	e007      	b.n	8002524 <kinMotor+0x24c>
	else if(mtrKin->w4 < Min_Cutoff_Mtr_Inv) mtrKin->w4 = Min_Cutoff_Mtr_Inv;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 800251c:	da02      	bge.n	8002524 <kinMotor+0x24c>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4a03      	ldr	r2, [pc, #12]	; (8002530 <kinMotor+0x258>)
 8002522:	60da      	str	r2, [r3, #12]
}
 8002524:	bf00      	nop
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bdb0      	pop	{r4, r5, r7, pc}
 800252c:	f3af 8000 	nop.w
 8002530:	fffffe70 	.word	0xfffffe70
 8002534:	b0184065 	.word	0xb0184065
 8002538:	c08618da 	.word	0xc08618da
 800253c:	b0184066 	.word	0xb0184066
 8002540:	408618da 	.word	0x408618da
 8002544:	00000000 	.word	0x00000000
 8002548:	405c2000 	.word	0x405c2000
 800254c:	b0184066 	.word	0xb0184066
 8002550:	c08618da 	.word	0xc08618da
 8002554:	b0184065 	.word	0xb0184065
 8002558:	408618da 	.word	0x408618da

0800255c <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8002564:	4a04      	ldr	r2, [pc, #16]	; (8002578 <bno055_assignI2C+0x1c>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6013      	str	r3, [r2, #0]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	20000240 	.word	0x20000240

0800257c <bno055_delay>:

void bno055_delay(int time) {
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4618      	mov	r0, r3
 8002588:	f00a fbb6 	bl	800ccf8 <osDelay>
#else
  HAL_Delay(time);
#endif
}
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af02      	add	r7, sp, #8
 800259a:	4603      	mov	r3, r0
 800259c:	460a      	mov	r2, r1
 800259e:	71fb      	strb	r3, [r7, #7]
 80025a0:	4613      	mov	r3, r2
 80025a2:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	733b      	strb	r3, [r7, #12]
 80025a8:	79bb      	ldrb	r3, [r7, #6]
 80025aa:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 80025ac:	4b5a      	ldr	r3, [pc, #360]	; (8002718 <bno055_writeData+0x184>)
 80025ae:	6818      	ldr	r0, [r3, #0]
 80025b0:	f107 020c 	add.w	r2, r7, #12
 80025b4:	230a      	movs	r3, #10
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2302      	movs	r3, #2
 80025ba:	2150      	movs	r1, #80	; 0x50
 80025bc:	f006 fc54 	bl	8008e68 <HAL_I2C_Master_Transmit>
 80025c0:	4603      	mov	r3, r0
 80025c2:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 80025c4:	7dfb      	ldrb	r3, [r7, #23]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 80a0 	beq.w	800270c <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d103      	bne.n	80025da <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 80025d2:	4852      	ldr	r0, [pc, #328]	; (800271c <bno055_writeData+0x188>)
 80025d4:	f00f fd6e 	bl	80120b4 <puts>
 80025d8:	e012      	b.n	8002600 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 80025da:	7dfb      	ldrb	r3, [r7, #23]
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d103      	bne.n	80025e8 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 80025e0:	484f      	ldr	r0, [pc, #316]	; (8002720 <bno055_writeData+0x18c>)
 80025e2:	f00f fd67 	bl	80120b4 <puts>
 80025e6:	e00b      	b.n	8002600 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d103      	bne.n	80025f6 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 80025ee:	484d      	ldr	r0, [pc, #308]	; (8002724 <bno055_writeData+0x190>)
 80025f0:	f00f fd60 	bl	80120b4 <puts>
 80025f4:	e004      	b.n	8002600 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 80025f6:	7dfb      	ldrb	r3, [r7, #23]
 80025f8:	4619      	mov	r1, r3
 80025fa:	484b      	ldr	r0, [pc, #300]	; (8002728 <bno055_writeData+0x194>)
 80025fc:	f00f fcf4 	bl	8011fe8 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8002600:	4b45      	ldr	r3, [pc, #276]	; (8002718 <bno055_writeData+0x184>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f006 ff6d 	bl	80094e4 <HAL_I2C_GetError>
 800260a:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d07e      	beq.n	8002710 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d103      	bne.n	8002620 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8002618:	4844      	ldr	r0, [pc, #272]	; (800272c <bno055_writeData+0x198>)
 800261a:	f00f fd4b 	bl	80120b4 <puts>
 800261e:	e021      	b.n	8002664 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	2b02      	cmp	r3, #2
 8002624:	d103      	bne.n	800262e <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8002626:	4842      	ldr	r0, [pc, #264]	; (8002730 <bno055_writeData+0x19c>)
 8002628:	f00f fd44 	bl	80120b4 <puts>
 800262c:	e01a      	b.n	8002664 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	2b04      	cmp	r3, #4
 8002632:	d103      	bne.n	800263c <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8002634:	483f      	ldr	r0, [pc, #252]	; (8002734 <bno055_writeData+0x1a0>)
 8002636:	f00f fd3d 	bl	80120b4 <puts>
 800263a:	e013      	b.n	8002664 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	2b08      	cmp	r3, #8
 8002640:	d103      	bne.n	800264a <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8002642:	483d      	ldr	r0, [pc, #244]	; (8002738 <bno055_writeData+0x1a4>)
 8002644:	f00f fd36 	bl	80120b4 <puts>
 8002648:	e00c      	b.n	8002664 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	2b10      	cmp	r3, #16
 800264e:	d103      	bne.n	8002658 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8002650:	483a      	ldr	r0, [pc, #232]	; (800273c <bno055_writeData+0x1a8>)
 8002652:	f00f fd2f 	bl	80120b4 <puts>
 8002656:	e005      	b.n	8002664 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	2b20      	cmp	r3, #32
 800265c:	d102      	bne.n	8002664 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 800265e:	4838      	ldr	r0, [pc, #224]	; (8002740 <bno055_writeData+0x1ac>)
 8002660:	f00f fd28 	bl	80120b4 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8002664:	4b2c      	ldr	r3, [pc, #176]	; (8002718 <bno055_writeData+0x184>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f006 ff2d 	bl	80094c8 <HAL_I2C_GetState>
 800266e:	4603      	mov	r3, r0
 8002670:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8002672:	7bfb      	ldrb	r3, [r7, #15]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d103      	bne.n	8002680 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8002678:	4832      	ldr	r0, [pc, #200]	; (8002744 <bno055_writeData+0x1b0>)
 800267a:	f00f fd1b 	bl	80120b4 <puts>
 800267e:	e048      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	2b20      	cmp	r3, #32
 8002684:	d103      	bne.n	800268e <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8002686:	482f      	ldr	r0, [pc, #188]	; (8002744 <bno055_writeData+0x1b0>)
 8002688:	f00f fd14 	bl	80120b4 <puts>
 800268c:	e041      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	2b24      	cmp	r3, #36	; 0x24
 8002692:	d103      	bne.n	800269c <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8002694:	482c      	ldr	r0, [pc, #176]	; (8002748 <bno055_writeData+0x1b4>)
 8002696:	f00f fd0d 	bl	80120b4 <puts>
 800269a:	e03a      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	2b21      	cmp	r3, #33	; 0x21
 80026a0:	d103      	bne.n	80026aa <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 80026a2:	482a      	ldr	r0, [pc, #168]	; (800274c <bno055_writeData+0x1b8>)
 80026a4:	f00f fd06 	bl	80120b4 <puts>
 80026a8:	e033      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	2b22      	cmp	r3, #34	; 0x22
 80026ae:	d103      	bne.n	80026b8 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 80026b0:	4827      	ldr	r0, [pc, #156]	; (8002750 <bno055_writeData+0x1bc>)
 80026b2:	f00f fcff 	bl	80120b4 <puts>
 80026b6:	e02c      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	2b28      	cmp	r3, #40	; 0x28
 80026bc:	d103      	bne.n	80026c6 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 80026be:	4825      	ldr	r0, [pc, #148]	; (8002754 <bno055_writeData+0x1c0>)
 80026c0:	f00f fcf8 	bl	80120b4 <puts>
 80026c4:	e025      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 80026c6:	7bfb      	ldrb	r3, [r7, #15]
 80026c8:	2b29      	cmp	r3, #41	; 0x29
 80026ca:	d103      	bne.n	80026d4 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 80026cc:	4822      	ldr	r0, [pc, #136]	; (8002758 <bno055_writeData+0x1c4>)
 80026ce:	f00f fcf1 	bl	80120b4 <puts>
 80026d2:	e01e      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
 80026d6:	2b2a      	cmp	r3, #42	; 0x2a
 80026d8:	d103      	bne.n	80026e2 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 80026da:	4820      	ldr	r0, [pc, #128]	; (800275c <bno055_writeData+0x1c8>)
 80026dc:	f00f fcea 	bl	80120b4 <puts>
 80026e0:	e017      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
 80026e4:	2b60      	cmp	r3, #96	; 0x60
 80026e6:	d103      	bne.n	80026f0 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 80026e8:	481d      	ldr	r0, [pc, #116]	; (8002760 <bno055_writeData+0x1cc>)
 80026ea:	f00f fce3 	bl	80120b4 <puts>
 80026ee:	e010      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	2ba0      	cmp	r3, #160	; 0xa0
 80026f4:	d103      	bne.n	80026fe <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 80026f6:	481b      	ldr	r0, [pc, #108]	; (8002764 <bno055_writeData+0x1d0>)
 80026f8:	f00f fcdc 	bl	80120b4 <puts>
 80026fc:	e009      	b.n	8002712 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	2be0      	cmp	r3, #224	; 0xe0
 8002702:	d106      	bne.n	8002712 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8002704:	4818      	ldr	r0, [pc, #96]	; (8002768 <bno055_writeData+0x1d4>)
 8002706:	f00f fcd5 	bl	80120b4 <puts>
 800270a:	e002      	b.n	8002712 <bno055_writeData+0x17e>
    return;
 800270c:	bf00      	nop
 800270e:	e000      	b.n	8002712 <bno055_writeData+0x17e>
    return;
 8002710:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000240 	.word	0x20000240
 800271c:	08014428 	.word	0x08014428
 8002720:	0801444c 	.word	0x0801444c
 8002724:	08014474 	.word	0x08014474
 8002728:	08014498 	.word	0x08014498
 800272c:	080144b0 	.word	0x080144b0
 8002730:	080144c4 	.word	0x080144c4
 8002734:	080144d8 	.word	0x080144d8
 8002738:	080144ec 	.word	0x080144ec
 800273c:	08014500 	.word	0x08014500
 8002740:	08014514 	.word	0x08014514
 8002744:	0801452c 	.word	0x0801452c
 8002748:	08014544 	.word	0x08014544
 800274c:	08014558 	.word	0x08014558
 8002750:	08014570 	.word	0x08014570
 8002754:	08014588 	.word	0x08014588
 8002758:	080145a0 	.word	0x080145a0
 800275c:	080145c0 	.word	0x080145c0
 8002760:	080145e0 	.word	0x080145e0
 8002764:	080145f8 	.word	0x080145f8
 8002768:	08014610 	.word	0x08014610

0800276c <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af02      	add	r7, sp, #8
 8002772:	4603      	mov	r3, r0
 8002774:	6039      	str	r1, [r7, #0]
 8002776:	71fb      	strb	r3, [r7, #7]
 8002778:	4613      	mov	r3, r2
 800277a:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 800277c:	4b0b      	ldr	r3, [pc, #44]	; (80027ac <bno055_readData+0x40>)
 800277e:	6818      	ldr	r0, [r3, #0]
 8002780:	1dfa      	adds	r2, r7, #7
 8002782:	2364      	movs	r3, #100	; 0x64
 8002784:	9300      	str	r3, [sp, #0]
 8002786:	2301      	movs	r3, #1
 8002788:	2150      	movs	r1, #80	; 0x50
 800278a:	f006 fb6d 	bl	8008e68 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 800278e:	4b07      	ldr	r3, [pc, #28]	; (80027ac <bno055_readData+0x40>)
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	79bb      	ldrb	r3, [r7, #6]
 8002794:	b29b      	uxth	r3, r3
 8002796:	2264      	movs	r2, #100	; 0x64
 8002798:	9200      	str	r2, [sp, #0]
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	2150      	movs	r1, #80	; 0x50
 800279e:	f006 fc61 	bl	8009064 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000240 	.word	0x20000240

080027b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027b4:	f005 fad4 	bl	8007d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027b8:	f000 f852 	bl	8002860 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027bc:	f000 fb1c 	bl	8002df8 <MX_GPIO_Init>
  MX_DMA_Init();
 80027c0:	f000 fae2 	bl	8002d88 <MX_DMA_Init>
  MX_I2C1_Init();
 80027c4:	f000 f8b6 	bl	8002934 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80027c8:	f000 fab4 	bl	8002d34 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80027cc:	f000 f932 	bl	8002a34 <MX_TIM1_Init>
  MX_TIM3_Init();
 80027d0:	f000 f9f4 	bl	8002bbc <MX_TIM3_Init>
  MX_TIM13_Init();
 80027d4:	f000 fa8a 	bl	8002cec <MX_TIM13_Init>
  MX_I2C2_Init();
 80027d8:	f000 f8ec 	bl	80029b4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim13);
 80027dc:	4813      	ldr	r0, [pc, #76]	; (800282c <main+0x7c>)
 80027de:	f007 ff69 	bl	800a6b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80027e2:	f00a f9ad 	bl	800cb40 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask01 */
  myTask01Handle = osThreadNew(StartDefaultTask, NULL, &myTask01_attributes);
 80027e6:	4a12      	ldr	r2, [pc, #72]	; (8002830 <main+0x80>)
 80027e8:	2100      	movs	r1, #0
 80027ea:	4812      	ldr	r0, [pc, #72]	; (8002834 <main+0x84>)
 80027ec:	f00a f9f2 	bl	800cbd4 <osThreadNew>
 80027f0:	4603      	mov	r3, r0
 80027f2:	4a11      	ldr	r2, [pc, #68]	; (8002838 <main+0x88>)
 80027f4:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(commTask, NULL, &myTask02_attributes);
 80027f6:	4a11      	ldr	r2, [pc, #68]	; (800283c <main+0x8c>)
 80027f8:	2100      	movs	r1, #0
 80027fa:	4811      	ldr	r0, [pc, #68]	; (8002840 <main+0x90>)
 80027fc:	f00a f9ea 	bl	800cbd4 <osThreadNew>
 8002800:	4603      	mov	r3, r0
 8002802:	4a10      	ldr	r2, [pc, #64]	; (8002844 <main+0x94>)
 8002804:	6013      	str	r3, [r2, #0]

  /* creation of ImuTask */
  ImuTaskHandle = osThreadNew(ImuTask_Function, NULL, &ImuTask_attributes);
 8002806:	4a10      	ldr	r2, [pc, #64]	; (8002848 <main+0x98>)
 8002808:	2100      	movs	r1, #0
 800280a:	4810      	ldr	r0, [pc, #64]	; (800284c <main+0x9c>)
 800280c:	f00a f9e2 	bl	800cbd4 <osThreadNew>
 8002810:	4603      	mov	r3, r0
 8002812:	4a0f      	ldr	r2, [pc, #60]	; (8002850 <main+0xa0>)
 8002814:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(GUI_Task, NULL, &myTask04_attributes);
 8002816:	4a0f      	ldr	r2, [pc, #60]	; (8002854 <main+0xa4>)
 8002818:	2100      	movs	r1, #0
 800281a:	480f      	ldr	r0, [pc, #60]	; (8002858 <main+0xa8>)
 800281c:	f00a f9da 	bl	800cbd4 <osThreadNew>
 8002820:	4603      	mov	r3, r0
 8002822:	4a0e      	ldr	r2, [pc, #56]	; (800285c <main+0xac>)
 8002824:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002826:	f00a f9af 	bl	800cb88 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800282a:	e7fe      	b.n	800282a <main+0x7a>
 800282c:	2000043c 	.word	0x2000043c
 8002830:	080148ec 	.word	0x080148ec
 8002834:	080035fd 	.word	0x080035fd
 8002838:	2000058c 	.word	0x2000058c
 800283c:	08014910 	.word	0x08014910
 8002840:	080036e9 	.word	0x080036e9
 8002844:	20000590 	.word	0x20000590
 8002848:	08014934 	.word	0x08014934
 800284c:	08003701 	.word	0x08003701
 8002850:	20000594 	.word	0x20000594
 8002854:	08014958 	.word	0x08014958
 8002858:	08003799 	.word	0x08003799
 800285c:	20000598 	.word	0x20000598

08002860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b094      	sub	sp, #80	; 0x50
 8002864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002866:	f107 0320 	add.w	r3, r7, #32
 800286a:	2230      	movs	r2, #48	; 0x30
 800286c:	2100      	movs	r1, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f00f fd20 	bl	80122b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002874:	f107 030c 	add.w	r3, r7, #12
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002884:	2300      	movs	r3, #0
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	4b28      	ldr	r3, [pc, #160]	; (800292c <SystemClock_Config+0xcc>)
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	4a27      	ldr	r2, [pc, #156]	; (800292c <SystemClock_Config+0xcc>)
 800288e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002892:	6413      	str	r3, [r2, #64]	; 0x40
 8002894:	4b25      	ldr	r3, [pc, #148]	; (800292c <SystemClock_Config+0xcc>)
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028a0:	2300      	movs	r3, #0
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	4b22      	ldr	r3, [pc, #136]	; (8002930 <SystemClock_Config+0xd0>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a21      	ldr	r2, [pc, #132]	; (8002930 <SystemClock_Config+0xd0>)
 80028aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4b1f      	ldr	r3, [pc, #124]	; (8002930 <SystemClock_Config+0xd0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80028b8:	607b      	str	r3, [r7, #4]
 80028ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028bc:	2302      	movs	r3, #2
 80028be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028c0:	2301      	movs	r3, #1
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028c4:	2310      	movs	r3, #16
 80028c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028c8:	2302      	movs	r3, #2
 80028ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028cc:	2300      	movs	r3, #0
 80028ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028d0:	2308      	movs	r3, #8
 80028d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80028d4:	23a8      	movs	r3, #168	; 0xa8
 80028d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028d8:	2302      	movs	r3, #2
 80028da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80028dc:	2304      	movs	r3, #4
 80028de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028e0:	f107 0320 	add.w	r3, r7, #32
 80028e4:	4618      	mov	r0, r3
 80028e6:	f007 fa0b 	bl	8009d00 <HAL_RCC_OscConfig>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028f0:	f001 f838 	bl	8003964 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028f4:	230f      	movs	r3, #15
 80028f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028f8:	2302      	movs	r3, #2
 80028fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002900:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002904:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002906:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800290a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800290c:	f107 030c 	add.w	r3, r7, #12
 8002910:	2105      	movs	r1, #5
 8002912:	4618      	mov	r0, r3
 8002914:	f007 fc6c 	bl	800a1f0 <HAL_RCC_ClockConfig>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800291e:	f001 f821 	bl	8003964 <Error_Handler>
  }
}
 8002922:	bf00      	nop
 8002924:	3750      	adds	r7, #80	; 0x50
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	40007000 	.word	0x40007000

08002934 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002938:	4b1b      	ldr	r3, [pc, #108]	; (80029a8 <MX_I2C1_Init+0x74>)
 800293a:	4a1c      	ldr	r2, [pc, #112]	; (80029ac <MX_I2C1_Init+0x78>)
 800293c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800293e:	4b1a      	ldr	r3, [pc, #104]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002940:	4a1b      	ldr	r2, [pc, #108]	; (80029b0 <MX_I2C1_Init+0x7c>)
 8002942:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002944:	4b18      	ldr	r3, [pc, #96]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002946:	2200      	movs	r2, #0
 8002948:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800294a:	4b17      	ldr	r3, [pc, #92]	; (80029a8 <MX_I2C1_Init+0x74>)
 800294c:	2200      	movs	r2, #0
 800294e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002950:	4b15      	ldr	r3, [pc, #84]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002952:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002956:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002958:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <MX_I2C1_Init+0x74>)
 800295a:	2200      	movs	r2, #0
 800295c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800295e:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002964:	4b10      	ldr	r3, [pc, #64]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800296a:	4b0f      	ldr	r3, [pc, #60]	; (80029a8 <MX_I2C1_Init+0x74>)
 800296c:	2200      	movs	r2, #0
 800296e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002970:	480d      	ldr	r0, [pc, #52]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002972:	f006 f935 	bl	8008be0 <HAL_I2C_Init>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800297c:	f000 fff2 	bl	8003964 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002980:	2100      	movs	r1, #0
 8002982:	4809      	ldr	r0, [pc, #36]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002984:	f007 f940 	bl	8009c08 <HAL_I2CEx_ConfigAnalogFilter>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800298e:	f000 ffe9 	bl	8003964 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002992:	2100      	movs	r1, #0
 8002994:	4804      	ldr	r0, [pc, #16]	; (80029a8 <MX_I2C1_Init+0x74>)
 8002996:	f007 f973 	bl	8009c80 <HAL_I2CEx_ConfigDigitalFilter>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80029a0:	f000 ffe0 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20000244 	.word	0x20000244
 80029ac:	40005400 	.word	0x40005400
 80029b0:	000186a0 	.word	0x000186a0

080029b4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80029b8:	4b1b      	ldr	r3, [pc, #108]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029ba:	4a1c      	ldr	r2, [pc, #112]	; (8002a2c <MX_I2C2_Init+0x78>)
 80029bc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80029be:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029c0:	4a1b      	ldr	r2, [pc, #108]	; (8002a30 <MX_I2C2_Init+0x7c>)
 80029c2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029c4:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80029ca:	4b17      	ldr	r3, [pc, #92]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029d0:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029d6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029d8:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029da:	2200      	movs	r2, #0
 80029dc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80029de:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029e4:	4b10      	ldr	r3, [pc, #64]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029ea:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80029f0:	480d      	ldr	r0, [pc, #52]	; (8002a28 <MX_I2C2_Init+0x74>)
 80029f2:	f006 f8f5 	bl	8008be0 <HAL_I2C_Init>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80029fc:	f000 ffb2 	bl	8003964 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a00:	2100      	movs	r1, #0
 8002a02:	4809      	ldr	r0, [pc, #36]	; (8002a28 <MX_I2C2_Init+0x74>)
 8002a04:	f007 f900 	bl	8009c08 <HAL_I2CEx_ConfigAnalogFilter>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8002a0e:	f000 ffa9 	bl	8003964 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002a12:	2100      	movs	r1, #0
 8002a14:	4804      	ldr	r0, [pc, #16]	; (8002a28 <MX_I2C2_Init+0x74>)
 8002a16:	f007 f933 	bl	8009c80 <HAL_I2CEx_ConfigDigitalFilter>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002a20:	f000 ffa0 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002a24:	bf00      	nop
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	20000298 	.word	0x20000298
 8002a2c:	40005800 	.word	0x40005800
 8002a30:	000186a0 	.word	0x000186a0

08002a34 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b096      	sub	sp, #88	; 0x58
 8002a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
 8002a44:	609a      	str	r2, [r3, #8]
 8002a46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
 8002a5c:	609a      	str	r2, [r3, #8]
 8002a5e:	60da      	str	r2, [r3, #12]
 8002a60:	611a      	str	r2, [r3, #16]
 8002a62:	615a      	str	r2, [r3, #20]
 8002a64:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	2220      	movs	r2, #32
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f00f fc21 	bl	80122b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a72:	4b50      	ldr	r3, [pc, #320]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a74:	4a50      	ldr	r2, [pc, #320]	; (8002bb8 <MX_TIM1_Init+0x184>)
 8002a76:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7-1;
 8002a78:	4b4e      	ldr	r3, [pc, #312]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a7a:	2206      	movs	r2, #6
 8002a7c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a7e:	4b4d      	ldr	r3, [pc, #308]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002a84:	4b4b      	ldr	r3, [pc, #300]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a86:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a8a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a8c:	4b49      	ldr	r3, [pc, #292]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a92:	4b48      	ldr	r3, [pc, #288]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a98:	4b46      	ldr	r3, [pc, #280]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002a9a:	2280      	movs	r2, #128	; 0x80
 8002a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a9e:	4845      	ldr	r0, [pc, #276]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002aa0:	f007 fdb8 	bl	800a614 <HAL_TIM_Base_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002aaa:	f000 ff5b 	bl	8003964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ab2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ab4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ab8:	4619      	mov	r1, r3
 8002aba:	483e      	ldr	r0, [pc, #248]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002abc:	f008 f93e 	bl	800ad3c <HAL_TIM_ConfigClockSource>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002ac6:	f000 ff4d 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002aca:	483a      	ldr	r0, [pc, #232]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002acc:	f007 fe62 	bl	800a794 <HAL_TIM_PWM_Init>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002ad6:	f000 ff45 	bl	8003964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ada:	2300      	movs	r3, #0
 8002adc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ae2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4832      	ldr	r0, [pc, #200]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002aea:	f008 fd33 	bl	800b554 <HAL_TIMEx_MasterConfigSynchronization>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002af4:	f000 ff36 	bl	8003964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002af8:	2360      	movs	r3, #96	; 0x60
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b04:	2300      	movs	r3, #0
 8002b06:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b10:	2300      	movs	r3, #0
 8002b12:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b18:	2200      	movs	r2, #0
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4825      	ldr	r0, [pc, #148]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002b1e:	f008 f84b 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002b28:	f000 ff1c 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b30:	2204      	movs	r2, #4
 8002b32:	4619      	mov	r1, r3
 8002b34:	481f      	ldr	r0, [pc, #124]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002b36:	f008 f83f 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002b40:	f000 ff10 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b48:	2208      	movs	r2, #8
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4819      	ldr	r0, [pc, #100]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002b4e:	f008 f833 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002b58:	f000 ff04 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b60:	220c      	movs	r2, #12
 8002b62:	4619      	mov	r1, r3
 8002b64:	4813      	ldr	r0, [pc, #76]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002b66:	f008 f827 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002b70:	f000 fef8 	bl	8003964 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b74:	2300      	movs	r3, #0
 8002b76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b92:	1d3b      	adds	r3, r7, #4
 8002b94:	4619      	mov	r1, r3
 8002b96:	4807      	ldr	r0, [pc, #28]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002b98:	f008 fd58 	bl	800b64c <HAL_TIMEx_ConfigBreakDeadTime>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002ba2:	f000 fedf 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002ba6:	4803      	ldr	r0, [pc, #12]	; (8002bb4 <MX_TIM1_Init+0x180>)
 8002ba8:	f004 fd58 	bl	800765c <HAL_TIM_MspPostInit>

}
 8002bac:	bf00      	nop
 8002bae:	3758      	adds	r7, #88	; 0x58
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	200003ac 	.word	0x200003ac
 8002bb8:	40010000 	.word	0x40010000

08002bbc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08e      	sub	sp, #56	; 0x38
 8002bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	605a      	str	r2, [r3, #4]
 8002bcc:	609a      	str	r2, [r3, #8]
 8002bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bd0:	f107 0320 	add.w	r3, r7, #32
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bda:	1d3b      	adds	r3, r7, #4
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
 8002be8:	615a      	str	r2, [r3, #20]
 8002bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bec:	4b3d      	ldr	r3, [pc, #244]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002bee:	4a3e      	ldr	r2, [pc, #248]	; (8002ce8 <MX_TIM3_Init+0x12c>)
 8002bf0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8002bf2:	4b3c      	ldr	r3, [pc, #240]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002bf4:	2203      	movs	r2, #3
 8002bf6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf8:	4b3a      	ldr	r3, [pc, #232]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002bfe:	4b39      	ldr	r3, [pc, #228]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c06:	4b37      	ldr	r3, [pc, #220]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c0c:	4b35      	ldr	r3, [pc, #212]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c0e:	2280      	movs	r2, #128	; 0x80
 8002c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c12:	4834      	ldr	r0, [pc, #208]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c14:	f007 fcfe 	bl	800a614 <HAL_TIM_Base_Init>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002c1e:	f000 fea1 	bl	8003964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	482d      	ldr	r0, [pc, #180]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c30:	f008 f884 	bl	800ad3c <HAL_TIM_ConfigClockSource>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002c3a:	f000 fe93 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002c3e:	4829      	ldr	r0, [pc, #164]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c40:	f007 fda8 	bl	800a794 <HAL_TIM_PWM_Init>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002c4a:	f000 fe8b 	bl	8003964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c52:	2300      	movs	r3, #0
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c56:	f107 0320 	add.w	r3, r7, #32
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4821      	ldr	r0, [pc, #132]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c5e:	f008 fc79 	bl	800b554 <HAL_TIMEx_MasterConfigSynchronization>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002c68:	f000 fe7c 	bl	8003964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c6c:	2360      	movs	r3, #96	; 0x60
 8002c6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c7c:	1d3b      	adds	r3, r7, #4
 8002c7e:	2200      	movs	r2, #0
 8002c80:	4619      	mov	r1, r3
 8002c82:	4818      	ldr	r0, [pc, #96]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c84:	f007 ff98 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002c8e:	f000 fe69 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c92:	1d3b      	adds	r3, r7, #4
 8002c94:	2204      	movs	r2, #4
 8002c96:	4619      	mov	r1, r3
 8002c98:	4812      	ldr	r0, [pc, #72]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002c9a:	f007 ff8d 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002ca4:	f000 fe5e 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	2208      	movs	r2, #8
 8002cac:	4619      	mov	r1, r3
 8002cae:	480d      	ldr	r0, [pc, #52]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002cb0:	f007 ff82 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002cba:	f000 fe53 	bl	8003964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002cbe:	1d3b      	adds	r3, r7, #4
 8002cc0:	220c      	movs	r2, #12
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4807      	ldr	r0, [pc, #28]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002cc6:	f007 ff77 	bl	800abb8 <HAL_TIM_PWM_ConfigChannel>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002cd0:	f000 fe48 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002cd4:	4803      	ldr	r0, [pc, #12]	; (8002ce4 <MX_TIM3_Init+0x128>)
 8002cd6:	f004 fcc1 	bl	800765c <HAL_TIM_MspPostInit>

}
 8002cda:	bf00      	nop
 8002cdc:	3738      	adds	r7, #56	; 0x38
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200003f4 	.word	0x200003f4
 8002ce8:	40000400 	.word	0x40000400

08002cec <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002cf0:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002cf2:	4a0f      	ldr	r2, [pc, #60]	; (8002d30 <MX_TIM13_Init+0x44>)
 8002cf4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 13;
 8002cf6:	4b0d      	ldr	r3, [pc, #52]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002cf8:	220d      	movs	r2, #13
 8002cfa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 59999;
 8002d02:	4b0a      	ldr	r3, [pc, #40]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002d04:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002d08:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d0a:	4b08      	ldr	r3, [pc, #32]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d10:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002d12:	2280      	movs	r2, #128	; 0x80
 8002d14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002d16:	4805      	ldr	r0, [pc, #20]	; (8002d2c <MX_TIM13_Init+0x40>)
 8002d18:	f007 fc7c 	bl	800a614 <HAL_TIM_Base_Init>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8002d22:	f000 fe1f 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002d26:	bf00      	nop
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	2000043c 	.word	0x2000043c
 8002d30:	40001c00 	.word	0x40001c00

08002d34 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d38:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d3a:	4a12      	ldr	r2, [pc, #72]	; (8002d84 <MX_USART3_UART_Init+0x50>)
 8002d3c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d3e:	4b10      	ldr	r3, [pc, #64]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d44:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d46:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d4c:	4b0c      	ldr	r3, [pc, #48]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d52:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d58:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d5a:	220c      	movs	r2, #12
 8002d5c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d5e:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d64:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d6a:	4805      	ldr	r0, [pc, #20]	; (8002d80 <MX_USART3_UART_Init+0x4c>)
 8002d6c:	f008 fcd4 	bl	800b718 <HAL_UART_Init>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002d76:	f000 fdf5 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000484 	.word	0x20000484
 8002d84:	40004800 	.word	0x40004800

08002d88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	4b18      	ldr	r3, [pc, #96]	; (8002df4 <MX_DMA_Init+0x6c>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <MX_DMA_Init+0x6c>)
 8002d98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9e:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <MX_DMA_Init+0x6c>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002da6:	607b      	str	r3, [r7, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8002daa:	2200      	movs	r2, #0
 8002dac:	2105      	movs	r1, #5
 8002dae:	200b      	movs	r0, #11
 8002db0:	f005 f8f4 	bl	8007f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002db4:	200b      	movs	r0, #11
 8002db6:	f005 f90d 	bl	8007fd4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2105      	movs	r1, #5
 8002dbe:	200c      	movs	r0, #12
 8002dc0:	f005 f8ec 	bl	8007f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002dc4:	200c      	movs	r0, #12
 8002dc6:	f005 f905 	bl	8007fd4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002dca:	2200      	movs	r2, #0
 8002dcc:	2105      	movs	r1, #5
 8002dce:	200e      	movs	r0, #14
 8002dd0:	f005 f8e4 	bl	8007f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002dd4:	200e      	movs	r0, #14
 8002dd6:	f005 f8fd 	bl	8007fd4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002dda:	2200      	movs	r2, #0
 8002ddc:	2105      	movs	r1, #5
 8002dde:	2011      	movs	r0, #17
 8002de0:	f005 f8dc 	bl	8007f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002de4:	2011      	movs	r0, #17
 8002de6:	f005 f8f5 	bl	8007fd4 <HAL_NVIC_EnableIRQ>

}
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40023800 	.word	0x40023800

08002df8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08e      	sub	sp, #56	; 0x38
 8002dfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	605a      	str	r2, [r3, #4]
 8002e08:	609a      	str	r2, [r3, #8]
 8002e0a:	60da      	str	r2, [r3, #12]
 8002e0c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	623b      	str	r3, [r7, #32]
 8002e12:	4b6d      	ldr	r3, [pc, #436]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	4a6c      	ldr	r2, [pc, #432]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e18:	f043 0304 	orr.w	r3, r3, #4
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1e:	4b6a      	ldr	r3, [pc, #424]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f003 0304 	and.w	r3, r3, #4
 8002e26:	623b      	str	r3, [r7, #32]
 8002e28:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61fb      	str	r3, [r7, #28]
 8002e2e:	4b66      	ldr	r3, [pc, #408]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	4a65      	ldr	r2, [pc, #404]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e34:	f043 0320 	orr.w	r3, r3, #32
 8002e38:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3a:	4b63      	ldr	r3, [pc, #396]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	f003 0320 	and.w	r3, r3, #32
 8002e42:	61fb      	str	r3, [r7, #28]
 8002e44:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e46:	2300      	movs	r3, #0
 8002e48:	61bb      	str	r3, [r7, #24]
 8002e4a:	4b5f      	ldr	r3, [pc, #380]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	4a5e      	ldr	r2, [pc, #376]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e54:	6313      	str	r3, [r2, #48]	; 0x30
 8002e56:	4b5c      	ldr	r3, [pc, #368]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e5e:	61bb      	str	r3, [r7, #24]
 8002e60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	4b58      	ldr	r3, [pc, #352]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a57      	ldr	r2, [pc, #348]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b55      	ldr	r3, [pc, #340]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	4b51      	ldr	r3, [pc, #324]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a50      	ldr	r2, [pc, #320]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e88:	f043 0302 	orr.w	r3, r3, #2
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b4e      	ldr	r3, [pc, #312]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	4a49      	ldr	r2, [pc, #292]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eaa:	4b47      	ldr	r3, [pc, #284]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	4b43      	ldr	r3, [pc, #268]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a42      	ldr	r2, [pc, #264]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ec0:	f043 0310 	orr.w	r3, r3, #16
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b40      	ldr	r3, [pc, #256]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0310 	and.w	r3, r3, #16
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	607b      	str	r3, [r7, #4]
 8002ed6:	4b3c      	ldr	r3, [pc, #240]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	4a3b      	ldr	r2, [pc, #236]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002edc:	f043 0308 	orr.w	r3, r3, #8
 8002ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee2:	4b39      	ldr	r3, [pc, #228]	; (8002fc8 <MX_GPIO_Init+0x1d0>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	607b      	str	r3, [r7, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ENB2_Pin|ENB3_Pin|ENB4_Pin, GPIO_PIN_RESET);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f241 4102 	movw	r1, #5122	; 0x1402
 8002ef4:	4835      	ldr	r0, [pc, #212]	; (8002fcc <MX_GPIO_Init+0x1d4>)
 8002ef6:	f005 fe41 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_RED_GPIO_Port, LD_RED_Pin, GPIO_PIN_RESET);
 8002efa:	2200      	movs	r2, #0
 8002efc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002f00:	4833      	ldr	r0, [pc, #204]	; (8002fd0 <MX_GPIO_Init+0x1d8>)
 8002f02:	f005 fe3b 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENB1_GPIO_Port, ENB1_Pin, GPIO_PIN_RESET);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2101      	movs	r1, #1
 8002f0a:	4832      	ldr	r0, [pc, #200]	; (8002fd4 <MX_GPIO_Init+0x1dc>)
 8002f0c:	f005 fe36 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENC_EXT3_B_Pin ENC_EXT1_A_Pin ENC_EXT2_A_Pin ENC_EXT3_A_Pin
                           ENC_EXT2_B_Pin */
  GPIO_InitStruct.Pin = ENC_EXT3_B_Pin|ENC_EXT1_A_Pin|ENC_EXT2_A_Pin|ENC_EXT3_A_Pin
 8002f10:	f64b 0308 	movw	r3, #47112	; 0xb808
 8002f14:	627b      	str	r3, [r7, #36]	; 0x24
                          |ENC_EXT2_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f16:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f24:	4619      	mov	r1, r3
 8002f26:	482c      	ldr	r0, [pc, #176]	; (8002fd8 <MX_GPIO_Init+0x1e0>)
 8002f28:	f005 fc64 	bl	80087f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENB2_Pin ENB3_Pin ENB4_Pin */
  GPIO_InitStruct.Pin = ENB2_Pin|ENB3_Pin|ENB4_Pin;
 8002f2c:	f241 4302 	movw	r3, #5122	; 0x1402
 8002f30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f32:	2301      	movs	r3, #1
 8002f34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f36:	2300      	movs	r3, #0
 8002f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f42:	4619      	mov	r1, r3
 8002f44:	4821      	ldr	r0, [pc, #132]	; (8002fcc <MX_GPIO_Init+0x1d4>)
 8002f46:	f005 fc55 	bl	80087f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_RED_Pin */
  GPIO_InitStruct.Pin = LD_RED_Pin;
 8002f4a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f50:	2301      	movs	r3, #1
 8002f52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f54:	2300      	movs	r3, #0
 8002f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_RED_GPIO_Port, &GPIO_InitStruct);
 8002f5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f60:	4619      	mov	r1, r3
 8002f62:	481b      	ldr	r0, [pc, #108]	; (8002fd0 <MX_GPIO_Init+0x1d8>)
 8002f64:	f005 fc46 	bl	80087f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENB1_Pin */
  GPIO_InitStruct.Pin = ENB1_Pin;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f74:	2300      	movs	r3, #0
 8002f76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ENB1_GPIO_Port, &GPIO_InitStruct);
 8002f78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4815      	ldr	r0, [pc, #84]	; (8002fd4 <MX_GPIO_Init+0x1dc>)
 8002f80:	f005 fc38 	bl	80087f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_EXT1_B_Pin */
  GPIO_InitStruct.Pin = ENC_EXT1_B_Pin;
 8002f84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f8a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002f8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f90:	2301      	movs	r3, #1
 8002f92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENC_EXT1_B_GPIO_Port, &GPIO_InitStruct);
 8002f94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f98:	4619      	mov	r1, r3
 8002f9a:	480c      	ldr	r0, [pc, #48]	; (8002fcc <MX_GPIO_Init+0x1d4>)
 8002f9c:	f005 fc2a 	bl	80087f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	2105      	movs	r1, #5
 8002fa4:	2009      	movs	r0, #9
 8002fa6:	f004 fff9 	bl	8007f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002faa:	2009      	movs	r0, #9
 8002fac:	f005 f812 	bl	8007fd4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	2105      	movs	r1, #5
 8002fb4:	2028      	movs	r0, #40	; 0x28
 8002fb6:	f004 fff1 	bl	8007f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002fba:	2028      	movs	r0, #40	; 0x28
 8002fbc:	f005 f80a 	bl	8007fd4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002fc0:	bf00      	nop
 8002fc2:	3738      	adds	r7, #56	; 0x38
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	40021800 	.word	0x40021800
 8002fd0:	40020400 	.word	0x40020400
 8002fd4:	40020c00 	.word	0x40020c00
 8002fd8:	40021400 	.word	0x40021400

08002fdc <imuCallback>:

/* USER CODE BEGIN 4 */

int imuCallback(int degree){
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	int theta = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60fb      	str	r3, [r7, #12]
	int z = degree;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	60bb      	str	r3, [r7, #8]
	if(z > 180) z -= 360;
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	2bb4      	cmp	r3, #180	; 0xb4
 8002ff0:	dd03      	ble.n	8002ffa <imuCallback+0x1e>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002ff8:	60bb      	str	r3, [r7, #8]
	if(yawRef > 180) yawRef -= yawRef;
 8002ffa:	4b11      	ldr	r3, [pc, #68]	; (8003040 <imuCallback+0x64>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2bb4      	cmp	r3, #180	; 0xb4
 8003000:	dd02      	ble.n	8003008 <imuCallback+0x2c>
 8003002:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <imuCallback+0x64>)
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
	theta = -z + yawRef;
 8003008:	4b0d      	ldr	r3, [pc, #52]	; (8003040 <imuCallback+0x64>)
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	60fb      	str	r3, [r7, #12]
	if(theta < -180) theta += 360;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8003018:	da04      	bge.n	8003024 <imuCallback+0x48>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	e006      	b.n	8003032 <imuCallback+0x56>
	else if(theta > 180) theta -= 360;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2bb4      	cmp	r3, #180	; 0xb4
 8003028:	dd03      	ble.n	8003032 <imuCallback+0x56>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003030:	60fb      	str	r3, [r7, #12]

	return theta;
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	200005a0 	.word	0x200005a0

08003044 <initializeMotor>:

void initializeMotor() {
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003048:	2100      	movs	r1, #0
 800304a:	481b      	ldr	r0, [pc, #108]	; (80030b8 <initializeMotor+0x74>)
 800304c:	f007 fbfc 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003050:	2104      	movs	r1, #4
 8003052:	4819      	ldr	r0, [pc, #100]	; (80030b8 <initializeMotor+0x74>)
 8003054:	f007 fbf8 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003058:	2108      	movs	r1, #8
 800305a:	4817      	ldr	r0, [pc, #92]	; (80030b8 <initializeMotor+0x74>)
 800305c:	f007 fbf4 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003060:	210c      	movs	r1, #12
 8003062:	4815      	ldr	r0, [pc, #84]	; (80030b8 <initializeMotor+0x74>)
 8003064:	f007 fbf0 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003068:	2100      	movs	r1, #0
 800306a:	4814      	ldr	r0, [pc, #80]	; (80030bc <initializeMotor+0x78>)
 800306c:	f007 fbec 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003070:	2104      	movs	r1, #4
 8003072:	4812      	ldr	r0, [pc, #72]	; (80030bc <initializeMotor+0x78>)
 8003074:	f007 fbe8 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003078:	2108      	movs	r1, #8
 800307a:	4810      	ldr	r0, [pc, #64]	; (80030bc <initializeMotor+0x78>)
 800307c:	f007 fbe4 	bl	800a848 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003080:	210c      	movs	r1, #12
 8003082:	480e      	ldr	r0, [pc, #56]	; (80030bc <initializeMotor+0x78>)
 8003084:	f007 fbe0 	bl	800a848 <HAL_TIM_PWM_Start>

	HAL_GPIO_WritePin(ENB1_GPIO_Port, ENB1_Pin, GPIO_PIN_SET);
 8003088:	2201      	movs	r2, #1
 800308a:	2101      	movs	r1, #1
 800308c:	480c      	ldr	r0, [pc, #48]	; (80030c0 <initializeMotor+0x7c>)
 800308e:	f005 fd75 	bl	8008b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENB2_GPIO_Port, ENB2_Pin, GPIO_PIN_SET);
 8003092:	2201      	movs	r2, #1
 8003094:	2102      	movs	r1, #2
 8003096:	480b      	ldr	r0, [pc, #44]	; (80030c4 <initializeMotor+0x80>)
 8003098:	f005 fd70 	bl	8008b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENB3_GPIO_Port, ENB3_Pin, GPIO_PIN_SET);
 800309c:	2201      	movs	r2, #1
 800309e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030a2:	4808      	ldr	r0, [pc, #32]	; (80030c4 <initializeMotor+0x80>)
 80030a4:	f005 fd6a 	bl	8008b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENB4_GPIO_Port, ENB4_Pin, GPIO_PIN_SET);
 80030a8:	2201      	movs	r2, #1
 80030aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030ae:	4805      	ldr	r0, [pc, #20]	; (80030c4 <initializeMotor+0x80>)
 80030b0:	f005 fd64 	bl	8008b7c <HAL_GPIO_WritePin>
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	200003ac 	.word	0x200003ac
 80030bc:	200003f4 	.word	0x200003f4
 80030c0:	40020c00 	.word	0x40020c00
 80030c4:	40021800 	.word	0x40021800

080030c8 <setPwm>:

void setPwm(uint8_t Motor, int pwm) {
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	6039      	str	r1, [r7, #0]
 80030d2:	71fb      	strb	r3, [r7, #7]
	switch (Motor) {
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	f200 8088 	bhi.w	80031ec <setPwm+0x124>
 80030dc:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <setPwm+0x1c>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	080030f5 	.word	0x080030f5
 80030e8:	08003133 	.word	0x08003133
 80030ec:	08003171 	.word	0x08003171
 80030f0:	080031af 	.word	0x080031af
	case 0: // LEFT FRONT
		if (pwm > 0) {
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	dd06      	ble.n	8003108 <setPwm+0x40>
			TIM3->CCR1 = pwm;
 80030fa:	4a4c      	ldr	r2, [pc, #304]	; (800322c <setPwm+0x164>)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	6353      	str	r3, [r2, #52]	; 0x34
			TIM3->CCR4 = 0;
 8003100:	4b4a      	ldr	r3, [pc, #296]	; (800322c <setPwm+0x164>)
 8003102:	2200      	movs	r2, #0
 8003104:	641a      	str	r2, [r3, #64]	; 0x40
			TIM3->CCR4 = abs(pwm);
		} else {
			TIM3->CCR1 = 0;
			TIM3->CCR4 = 0;
		}
		break;
 8003106:	e08a      	b.n	800321e <setPwm+0x156>
		} else if (pwm < 0) {
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	da0a      	bge.n	8003124 <setPwm+0x5c>
			TIM3->CCR1 = 0;
 800310e:	4b47      	ldr	r3, [pc, #284]	; (800322c <setPwm+0x164>)
 8003110:	2200      	movs	r2, #0
 8003112:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR4 = abs(pwm);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800311a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800311e:	4b43      	ldr	r3, [pc, #268]	; (800322c <setPwm+0x164>)
 8003120:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8003122:	e07c      	b.n	800321e <setPwm+0x156>
			TIM3->CCR1 = 0;
 8003124:	4b41      	ldr	r3, [pc, #260]	; (800322c <setPwm+0x164>)
 8003126:	2200      	movs	r2, #0
 8003128:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR4 = 0;
 800312a:	4b40      	ldr	r3, [pc, #256]	; (800322c <setPwm+0x164>)
 800312c:	2200      	movs	r2, #0
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8003130:	e075      	b.n	800321e <setPwm+0x156>
	case 1: // LEFT BACK
		if (pwm > 0) {
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	dd06      	ble.n	8003146 <setPwm+0x7e>
			TIM1->CCR1 = pwm;
 8003138:	4a3d      	ldr	r2, [pc, #244]	; (8003230 <setPwm+0x168>)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2 = 0;
 800313e:	4b3c      	ldr	r3, [pc, #240]	; (8003230 <setPwm+0x168>)
 8003140:	2200      	movs	r2, #0
 8003142:	639a      	str	r2, [r3, #56]	; 0x38
		} else {
			TIM1->CCR1 = 0;
			TIM1->CCR2 = 0;
		}

		break;
 8003144:	e06b      	b.n	800321e <setPwm+0x156>
		} else if (pwm < 0) {
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	da0a      	bge.n	8003162 <setPwm+0x9a>
			TIM1->CCR1 = 0;
 800314c:	4b38      	ldr	r3, [pc, #224]	; (8003230 <setPwm+0x168>)
 800314e:	2200      	movs	r2, #0
 8003150:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = abs(pwm);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003158:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800315c:	4b34      	ldr	r3, [pc, #208]	; (8003230 <setPwm+0x168>)
 800315e:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8003160:	e05d      	b.n	800321e <setPwm+0x156>
			TIM1->CCR1 = 0;
 8003162:	4b33      	ldr	r3, [pc, #204]	; (8003230 <setPwm+0x168>)
 8003164:	2200      	movs	r2, #0
 8003166:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8003168:	4b31      	ldr	r3, [pc, #196]	; (8003230 <setPwm+0x168>)
 800316a:	2200      	movs	r2, #0
 800316c:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 800316e:	e056      	b.n	800321e <setPwm+0x156>
	case 2: // RIGHT BACK
		if (pwm > 0) {
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	dd06      	ble.n	8003184 <setPwm+0xbc>
			TIM1->CCR3 = 0;
 8003176:	4b2e      	ldr	r3, [pc, #184]	; (8003230 <setPwm+0x168>)
 8003178:	2200      	movs	r2, #0
 800317a:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4 = pwm;
 800317c:	4a2c      	ldr	r2, [pc, #176]	; (8003230 <setPwm+0x168>)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6413      	str	r3, [r2, #64]	; 0x40
		} else {
			TIM1->CCR3 = 0;
			TIM1->CCR4 = 0;
		}

		break;
 8003182:	e04c      	b.n	800321e <setPwm+0x156>
		} else if (pwm < 0) {
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	da0a      	bge.n	80031a0 <setPwm+0xd8>
			TIM1->CCR3 = abs(pwm);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003190:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003194:	4b26      	ldr	r3, [pc, #152]	; (8003230 <setPwm+0x168>)
 8003196:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4 = 0;
 8003198:	4b25      	ldr	r3, [pc, #148]	; (8003230 <setPwm+0x168>)
 800319a:	2200      	movs	r2, #0
 800319c:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 800319e:	e03e      	b.n	800321e <setPwm+0x156>
			TIM1->CCR3 = 0;
 80031a0:	4b23      	ldr	r3, [pc, #140]	; (8003230 <setPwm+0x168>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4 = 0;
 80031a6:	4b22      	ldr	r3, [pc, #136]	; (8003230 <setPwm+0x168>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 80031ac:	e037      	b.n	800321e <setPwm+0x156>
	case 3: // RIGHT FRONT
		if (pwm > 0) {
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	dd06      	ble.n	80031c2 <setPwm+0xfa>
			TIM3->CCR2 = pwm;
 80031b4:	4a1d      	ldr	r2, [pc, #116]	; (800322c <setPwm+0x164>)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	6393      	str	r3, [r2, #56]	; 0x38
			TIM3->CCR3 = 0;
 80031ba:	4b1c      	ldr	r3, [pc, #112]	; (800322c <setPwm+0x164>)
 80031bc:	2200      	movs	r2, #0
 80031be:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM3->CCR3 = abs(pwm);
		} else {
			TIM3->CCR2 = 0;
			TIM3->CCR3 = 0;
		}
		break;
 80031c0:	e02d      	b.n	800321e <setPwm+0x156>
		} else if (pwm < 0) {
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	da0a      	bge.n	80031de <setPwm+0x116>
			TIM3->CCR2 = 0;
 80031c8:	4b18      	ldr	r3, [pc, #96]	; (800322c <setPwm+0x164>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	639a      	str	r2, [r3, #56]	; 0x38
			TIM3->CCR3 = abs(pwm);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80031d4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80031d8:	4b14      	ldr	r3, [pc, #80]	; (800322c <setPwm+0x164>)
 80031da:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80031dc:	e01f      	b.n	800321e <setPwm+0x156>
			TIM3->CCR2 = 0;
 80031de:	4b13      	ldr	r3, [pc, #76]	; (800322c <setPwm+0x164>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	639a      	str	r2, [r3, #56]	; 0x38
			TIM3->CCR3 = 0;
 80031e4:	4b11      	ldr	r3, [pc, #68]	; (800322c <setPwm+0x164>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80031ea:	e018      	b.n	800321e <setPwm+0x156>

	default:
		TIM1->CCR1 = 0;
 80031ec:	4b10      	ldr	r3, [pc, #64]	; (8003230 <setPwm+0x168>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80031f2:	4b0f      	ldr	r3, [pc, #60]	; (8003230 <setPwm+0x168>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80031f8:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <setPwm+0x168>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = 0;
 80031fe:	4b0c      	ldr	r3, [pc, #48]	; (8003230 <setPwm+0x168>)
 8003200:	2200      	movs	r2, #0
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
		TIM3->CCR1 = 0;
 8003204:	4b09      	ldr	r3, [pc, #36]	; (800322c <setPwm+0x164>)
 8003206:	2200      	movs	r2, #0
 8003208:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2 = 0;
 800320a:	4b08      	ldr	r3, [pc, #32]	; (800322c <setPwm+0x164>)
 800320c:	2200      	movs	r2, #0
 800320e:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR3 = 0;
 8003210:	4b06      	ldr	r3, [pc, #24]	; (800322c <setPwm+0x164>)
 8003212:	2200      	movs	r2, #0
 8003214:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM3->CCR4 = 0;
 8003216:	4b05      	ldr	r3, [pc, #20]	; (800322c <setPwm+0x164>)
 8003218:	2200      	movs	r2, #0
 800321a:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 800321c:	bf00      	nop
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	40000400 	.word	0x40000400
 8003230:	40010000 	.word	0x40010000

08003234 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	80fb      	strh	r3, [r7, #6]
	//Encoder External 1
	if (GPIO_Pin == ENC_EXT1_A_Pin) {
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003244:	d14a      	bne.n	80032dc <HAL_GPIO_EXTI_Callback+0xa8>
		if ((ENC1B_HIGH && ENC1A_LOW) || (ENC1B_LOW && ENC1A_HIGH)) {
 8003246:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800324a:	4888      	ldr	r0, [pc, #544]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 800324c:	f005 fc7e 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003250:	4603      	mov	r3, r0
 8003252:	2b01      	cmp	r3, #1
 8003254:	d107      	bne.n	8003266 <HAL_GPIO_EXTI_Callback+0x32>
 8003256:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800325a:	4885      	ldr	r0, [pc, #532]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 800325c:	f005 fc76 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00f      	beq.n	8003286 <HAL_GPIO_EXTI_Callback+0x52>
 8003266:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800326a:	4880      	ldr	r0, [pc, #512]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 800326c:	f005 fc6e 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10d      	bne.n	8003292 <HAL_GPIO_EXTI_Callback+0x5e>
 8003276:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800327a:	487d      	ldr	r0, [pc, #500]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 800327c:	f005 fc66 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003280:	4603      	mov	r3, r0
 8003282:	2b01      	cmp	r3, #1
 8003284:	d105      	bne.n	8003292 <HAL_GPIO_EXTI_Callback+0x5e>
			valueENC_EXT[0]--;
 8003286:	4b7b      	ldr	r3, [pc, #492]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	3b01      	subs	r3, #1
 800328c:	4a79      	ldr	r2, [pc, #484]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 800328e:	6013      	str	r3, [r2, #0]
 8003290:	e024      	b.n	80032dc <HAL_GPIO_EXTI_Callback+0xa8>
		} else if ((ENC1B_HIGH && ENC1A_HIGH) || (ENC1B_LOW && ENC1A_LOW)) {
 8003292:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003296:	4875      	ldr	r0, [pc, #468]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 8003298:	f005 fc58 	bl	8008b4c <HAL_GPIO_ReadPin>
 800329c:	4603      	mov	r3, r0
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d107      	bne.n	80032b2 <HAL_GPIO_EXTI_Callback+0x7e>
 80032a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032a6:	4872      	ldr	r0, [pc, #456]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80032a8:	f005 fc50 	bl	8008b4c <HAL_GPIO_ReadPin>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d00f      	beq.n	80032d2 <HAL_GPIO_EXTI_Callback+0x9e>
 80032b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032b6:	486d      	ldr	r0, [pc, #436]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 80032b8:	f005 fc48 	bl	8008b4c <HAL_GPIO_ReadPin>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10c      	bne.n	80032dc <HAL_GPIO_EXTI_Callback+0xa8>
 80032c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032c6:	486a      	ldr	r0, [pc, #424]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80032c8:	f005 fc40 	bl	8008b4c <HAL_GPIO_ReadPin>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d104      	bne.n	80032dc <HAL_GPIO_EXTI_Callback+0xa8>
			valueENC_EXT[0]++;
 80032d2:	4b68      	ldr	r3, [pc, #416]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	3301      	adds	r3, #1
 80032d8:	4a66      	ldr	r2, [pc, #408]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 80032da:	6013      	str	r3, [r2, #0]
		}
	}

	if (GPIO_Pin == ENC_EXT1_B_Pin) {
 80032dc:	88fb      	ldrh	r3, [r7, #6]
 80032de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032e2:	d14a      	bne.n	800337a <HAL_GPIO_EXTI_Callback+0x146>
		if ((ENC1B_HIGH && ENC1A_HIGH) || (ENC1B_LOW && ENC1A_LOW)) {
 80032e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032e8:	4860      	ldr	r0, [pc, #384]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 80032ea:	f005 fc2f 	bl	8008b4c <HAL_GPIO_ReadPin>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d107      	bne.n	8003304 <HAL_GPIO_EXTI_Callback+0xd0>
 80032f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032f8:	485d      	ldr	r0, [pc, #372]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80032fa:	f005 fc27 	bl	8008b4c <HAL_GPIO_ReadPin>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b01      	cmp	r3, #1
 8003302:	d00f      	beq.n	8003324 <HAL_GPIO_EXTI_Callback+0xf0>
 8003304:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003308:	4858      	ldr	r0, [pc, #352]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 800330a:	f005 fc1f 	bl	8008b4c <HAL_GPIO_ReadPin>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_GPIO_EXTI_Callback+0xfc>
 8003314:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003318:	4855      	ldr	r0, [pc, #340]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 800331a:	f005 fc17 	bl	8008b4c <HAL_GPIO_ReadPin>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d105      	bne.n	8003330 <HAL_GPIO_EXTI_Callback+0xfc>
			valueENC_EXT[0]--;
 8003324:	4b53      	ldr	r3, [pc, #332]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	3b01      	subs	r3, #1
 800332a:	4a52      	ldr	r2, [pc, #328]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	e024      	b.n	800337a <HAL_GPIO_EXTI_Callback+0x146>
		} else if ((ENC1B_LOW && ENC1A_HIGH) || (ENC1B_HIGH && ENC1A_LOW)) {
 8003330:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003334:	484d      	ldr	r0, [pc, #308]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 8003336:	f005 fc09 	bl	8008b4c <HAL_GPIO_ReadPin>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d107      	bne.n	8003350 <HAL_GPIO_EXTI_Callback+0x11c>
 8003340:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003344:	484a      	ldr	r0, [pc, #296]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003346:	f005 fc01 	bl	8008b4c <HAL_GPIO_ReadPin>
 800334a:	4603      	mov	r3, r0
 800334c:	2b01      	cmp	r3, #1
 800334e:	d00f      	beq.n	8003370 <HAL_GPIO_EXTI_Callback+0x13c>
 8003350:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003354:	4845      	ldr	r0, [pc, #276]	; (800346c <HAL_GPIO_EXTI_Callback+0x238>)
 8003356:	f005 fbf9 	bl	8008b4c <HAL_GPIO_ReadPin>
 800335a:	4603      	mov	r3, r0
 800335c:	2b01      	cmp	r3, #1
 800335e:	d10c      	bne.n	800337a <HAL_GPIO_EXTI_Callback+0x146>
 8003360:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003364:	4842      	ldr	r0, [pc, #264]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003366:	f005 fbf1 	bl	8008b4c <HAL_GPIO_ReadPin>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d104      	bne.n	800337a <HAL_GPIO_EXTI_Callback+0x146>
			valueENC_EXT[0]++;
 8003370:	4b40      	ldr	r3, [pc, #256]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	4a3f      	ldr	r2, [pc, #252]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003378:	6013      	str	r3, [r2, #0]
		}
	}
	//Encoder External 2
	if (GPIO_Pin == ENC_EXT2_A_Pin) {
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003380:	d14a      	bne.n	8003418 <HAL_GPIO_EXTI_Callback+0x1e4>
		if ((ENC2B_HIGH && ENC2A_LOW) || (ENC2B_LOW && ENC2A_HIGH)) {
 8003382:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003386:	483a      	ldr	r0, [pc, #232]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003388:	f005 fbe0 	bl	8008b4c <HAL_GPIO_ReadPin>
 800338c:	4603      	mov	r3, r0
 800338e:	2b01      	cmp	r3, #1
 8003390:	d107      	bne.n	80033a2 <HAL_GPIO_EXTI_Callback+0x16e>
 8003392:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003396:	4836      	ldr	r0, [pc, #216]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003398:	f005 fbd8 	bl	8008b4c <HAL_GPIO_ReadPin>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00f      	beq.n	80033c2 <HAL_GPIO_EXTI_Callback+0x18e>
 80033a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033a6:	4832      	ldr	r0, [pc, #200]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80033a8:	f005 fbd0 	bl	8008b4c <HAL_GPIO_ReadPin>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10d      	bne.n	80033ce <HAL_GPIO_EXTI_Callback+0x19a>
 80033b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033b6:	482e      	ldr	r0, [pc, #184]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80033b8:	f005 fbc8 	bl	8008b4c <HAL_GPIO_ReadPin>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d105      	bne.n	80033ce <HAL_GPIO_EXTI_Callback+0x19a>
			valueENC_EXT[1]--;
 80033c2:	4b2c      	ldr	r3, [pc, #176]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	4a2a      	ldr	r2, [pc, #168]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 80033ca:	6053      	str	r3, [r2, #4]
 80033cc:	e024      	b.n	8003418 <HAL_GPIO_EXTI_Callback+0x1e4>
		} else if ((ENC2B_HIGH && ENC2A_HIGH) || (ENC2B_LOW && ENC2A_LOW)) {
 80033ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033d2:	4827      	ldr	r0, [pc, #156]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80033d4:	f005 fbba 	bl	8008b4c <HAL_GPIO_ReadPin>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d107      	bne.n	80033ee <HAL_GPIO_EXTI_Callback+0x1ba>
 80033de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033e2:	4823      	ldr	r0, [pc, #140]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80033e4:	f005 fbb2 	bl	8008b4c <HAL_GPIO_ReadPin>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d00f      	beq.n	800340e <HAL_GPIO_EXTI_Callback+0x1da>
 80033ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033f2:	481f      	ldr	r0, [pc, #124]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 80033f4:	f005 fbaa 	bl	8008b4c <HAL_GPIO_ReadPin>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10c      	bne.n	8003418 <HAL_GPIO_EXTI_Callback+0x1e4>
 80033fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003402:	481b      	ldr	r0, [pc, #108]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003404:	f005 fba2 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d104      	bne.n	8003418 <HAL_GPIO_EXTI_Callback+0x1e4>
			valueENC_EXT[1]++;
 800340e:	4b19      	ldr	r3, [pc, #100]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	3301      	adds	r3, #1
 8003414:	4a17      	ldr	r2, [pc, #92]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003416:	6053      	str	r3, [r2, #4]
		}
	}

	if (GPIO_Pin == ENC_EXT2_B_Pin) {
 8003418:	88fb      	ldrh	r3, [r7, #6]
 800341a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800341e:	d150      	bne.n	80034c2 <HAL_GPIO_EXTI_Callback+0x28e>
		if ((ENC2B_HIGH && ENC2A_HIGH) || (ENC2B_LOW && ENC2A_LOW)) {
 8003420:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003424:	4812      	ldr	r0, [pc, #72]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003426:	f005 fb91 	bl	8008b4c <HAL_GPIO_ReadPin>
 800342a:	4603      	mov	r3, r0
 800342c:	2b01      	cmp	r3, #1
 800342e:	d107      	bne.n	8003440 <HAL_GPIO_EXTI_Callback+0x20c>
 8003430:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003434:	480e      	ldr	r0, [pc, #56]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003436:	f005 fb89 	bl	8008b4c <HAL_GPIO_ReadPin>
 800343a:	4603      	mov	r3, r0
 800343c:	2b01      	cmp	r3, #1
 800343e:	d00f      	beq.n	8003460 <HAL_GPIO_EXTI_Callback+0x22c>
 8003440:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003444:	480a      	ldr	r0, [pc, #40]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003446:	f005 fb81 	bl	8008b4c <HAL_GPIO_ReadPin>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d113      	bne.n	8003478 <HAL_GPIO_EXTI_Callback+0x244>
 8003450:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003454:	4806      	ldr	r0, [pc, #24]	; (8003470 <HAL_GPIO_EXTI_Callback+0x23c>)
 8003456:	f005 fb79 	bl	8008b4c <HAL_GPIO_ReadPin>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10b      	bne.n	8003478 <HAL_GPIO_EXTI_Callback+0x244>
			valueENC_EXT[1]--;
 8003460:	4b04      	ldr	r3, [pc, #16]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	3b01      	subs	r3, #1
 8003466:	4a03      	ldr	r2, [pc, #12]	; (8003474 <HAL_GPIO_EXTI_Callback+0x240>)
 8003468:	6053      	str	r3, [r2, #4]
 800346a:	e02a      	b.n	80034c2 <HAL_GPIO_EXTI_Callback+0x28e>
 800346c:	40021800 	.word	0x40021800
 8003470:	40021400 	.word	0x40021400
 8003474:	200005a4 	.word	0x200005a4
		} else if ((ENC2B_LOW && ENC2A_HIGH) || (ENC2B_HIGH && ENC2A_LOW)) {
 8003478:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800347c:	485d      	ldr	r0, [pc, #372]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 800347e:	f005 fb65 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d107      	bne.n	8003498 <HAL_GPIO_EXTI_Callback+0x264>
 8003488:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800348c:	4859      	ldr	r0, [pc, #356]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 800348e:	f005 fb5d 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003492:	4603      	mov	r3, r0
 8003494:	2b01      	cmp	r3, #1
 8003496:	d00f      	beq.n	80034b8 <HAL_GPIO_EXTI_Callback+0x284>
 8003498:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800349c:	4855      	ldr	r0, [pc, #340]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 800349e:	f005 fb55 	bl	8008b4c <HAL_GPIO_ReadPin>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d10c      	bne.n	80034c2 <HAL_GPIO_EXTI_Callback+0x28e>
 80034a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034ac:	4851      	ldr	r0, [pc, #324]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80034ae:	f005 fb4d 	bl	8008b4c <HAL_GPIO_ReadPin>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d104      	bne.n	80034c2 <HAL_GPIO_EXTI_Callback+0x28e>
			valueENC_EXT[1]++;
 80034b8:	4b4f      	ldr	r3, [pc, #316]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	3301      	adds	r3, #1
 80034be:	4a4e      	ldr	r2, [pc, #312]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 80034c0:	6053      	str	r3, [r2, #4]
		}
	}
	//Encoder External 3
	if (GPIO_Pin == ENC_EXT3_A_Pin) {
 80034c2:	88fb      	ldrh	r3, [r7, #6]
 80034c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034c8:	d146      	bne.n	8003558 <HAL_GPIO_EXTI_Callback+0x324>
		if ((ENC3B_HIGH && ENC3A_LOW) || (ENC3B_LOW && ENC3A_HIGH)) {
 80034ca:	2108      	movs	r1, #8
 80034cc:	4849      	ldr	r0, [pc, #292]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80034ce:	f005 fb3d 	bl	8008b4c <HAL_GPIO_ReadPin>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d107      	bne.n	80034e8 <HAL_GPIO_EXTI_Callback+0x2b4>
 80034d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034dc:	4845      	ldr	r0, [pc, #276]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80034de:	f005 fb35 	bl	8008b4c <HAL_GPIO_ReadPin>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00e      	beq.n	8003506 <HAL_GPIO_EXTI_Callback+0x2d2>
 80034e8:	2108      	movs	r1, #8
 80034ea:	4842      	ldr	r0, [pc, #264]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80034ec:	f005 fb2e 	bl	8008b4c <HAL_GPIO_ReadPin>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10d      	bne.n	8003512 <HAL_GPIO_EXTI_Callback+0x2de>
 80034f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034fa:	483e      	ldr	r0, [pc, #248]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80034fc:	f005 fb26 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003500:	4603      	mov	r3, r0
 8003502:	2b01      	cmp	r3, #1
 8003504:	d105      	bne.n	8003512 <HAL_GPIO_EXTI_Callback+0x2de>
			valueENC_EXT[2]--;
 8003506:	4b3c      	ldr	r3, [pc, #240]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	3b01      	subs	r3, #1
 800350c:	4a3a      	ldr	r2, [pc, #232]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 800350e:	6093      	str	r3, [r2, #8]
 8003510:	e022      	b.n	8003558 <HAL_GPIO_EXTI_Callback+0x324>
		} else if ((ENC3B_HIGH && ENC3A_HIGH) || (ENC3B_LOW && ENC3A_LOW)) {
 8003512:	2108      	movs	r1, #8
 8003514:	4837      	ldr	r0, [pc, #220]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003516:	f005 fb19 	bl	8008b4c <HAL_GPIO_ReadPin>
 800351a:	4603      	mov	r3, r0
 800351c:	2b01      	cmp	r3, #1
 800351e:	d107      	bne.n	8003530 <HAL_GPIO_EXTI_Callback+0x2fc>
 8003520:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003524:	4833      	ldr	r0, [pc, #204]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003526:	f005 fb11 	bl	8008b4c <HAL_GPIO_ReadPin>
 800352a:	4603      	mov	r3, r0
 800352c:	2b01      	cmp	r3, #1
 800352e:	d00e      	beq.n	800354e <HAL_GPIO_EXTI_Callback+0x31a>
 8003530:	2108      	movs	r1, #8
 8003532:	4830      	ldr	r0, [pc, #192]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003534:	f005 fb0a 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10c      	bne.n	8003558 <HAL_GPIO_EXTI_Callback+0x324>
 800353e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003542:	482c      	ldr	r0, [pc, #176]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003544:	f005 fb02 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d104      	bne.n	8003558 <HAL_GPIO_EXTI_Callback+0x324>
			valueENC_EXT[2]++;
 800354e:	4b2a      	ldr	r3, [pc, #168]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	3301      	adds	r3, #1
 8003554:	4a28      	ldr	r2, [pc, #160]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 8003556:	6093      	str	r3, [r2, #8]
		}
	}

	if (GPIO_Pin == ENC_EXT3_B_Pin) {
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	2b08      	cmp	r3, #8
 800355c:	d146      	bne.n	80035ec <HAL_GPIO_EXTI_Callback+0x3b8>
		if ((ENC3B_HIGH && ENC3A_HIGH) || (ENC3B_LOW && ENC3A_LOW)) {
 800355e:	2108      	movs	r1, #8
 8003560:	4824      	ldr	r0, [pc, #144]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003562:	f005 faf3 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003566:	4603      	mov	r3, r0
 8003568:	2b01      	cmp	r3, #1
 800356a:	d107      	bne.n	800357c <HAL_GPIO_EXTI_Callback+0x348>
 800356c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003570:	4820      	ldr	r0, [pc, #128]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003572:	f005 faeb 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003576:	4603      	mov	r3, r0
 8003578:	2b01      	cmp	r3, #1
 800357a:	d00e      	beq.n	800359a <HAL_GPIO_EXTI_Callback+0x366>
 800357c:	2108      	movs	r1, #8
 800357e:	481d      	ldr	r0, [pc, #116]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003580:	f005 fae4 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10d      	bne.n	80035a6 <HAL_GPIO_EXTI_Callback+0x372>
 800358a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800358e:	4819      	ldr	r0, [pc, #100]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 8003590:	f005 fadc 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d105      	bne.n	80035a6 <HAL_GPIO_EXTI_Callback+0x372>
			valueENC_EXT[2]--;
 800359a:	4b17      	ldr	r3, [pc, #92]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	3b01      	subs	r3, #1
 80035a0:	4a15      	ldr	r2, [pc, #84]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 80035a2:	6093      	str	r3, [r2, #8]
		} else if ((ENC3B_LOW && ENC3A_HIGH) || (ENC3B_HIGH && ENC3A_LOW)) {
			valueENC_EXT[2]++;
		}
	}
}
 80035a4:	e022      	b.n	80035ec <HAL_GPIO_EXTI_Callback+0x3b8>
		} else if ((ENC3B_LOW && ENC3A_HIGH) || (ENC3B_HIGH && ENC3A_LOW)) {
 80035a6:	2108      	movs	r1, #8
 80035a8:	4812      	ldr	r0, [pc, #72]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80035aa:	f005 facf 	bl	8008b4c <HAL_GPIO_ReadPin>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d107      	bne.n	80035c4 <HAL_GPIO_EXTI_Callback+0x390>
 80035b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035b8:	480e      	ldr	r0, [pc, #56]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80035ba:	f005 fac7 	bl	8008b4c <HAL_GPIO_ReadPin>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d00e      	beq.n	80035e2 <HAL_GPIO_EXTI_Callback+0x3ae>
 80035c4:	2108      	movs	r1, #8
 80035c6:	480b      	ldr	r0, [pc, #44]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80035c8:	f005 fac0 	bl	8008b4c <HAL_GPIO_ReadPin>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d10c      	bne.n	80035ec <HAL_GPIO_EXTI_Callback+0x3b8>
 80035d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035d6:	4807      	ldr	r0, [pc, #28]	; (80035f4 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80035d8:	f005 fab8 	bl	8008b4c <HAL_GPIO_ReadPin>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d104      	bne.n	80035ec <HAL_GPIO_EXTI_Callback+0x3b8>
			valueENC_EXT[2]++;
 80035e2:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	3301      	adds	r3, #1
 80035e8:	4a03      	ldr	r2, [pc, #12]	; (80035f8 <HAL_GPIO_EXTI_Callback+0x3c4>)
 80035ea:	6093      	str	r3, [r2, #8]
}
 80035ec:	bf00      	nop
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40021400 	.word	0x40021400
 80035f8:	200005a4 	.word	0x200005a4

080035fc <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80035fc:	b590      	push	{r4, r7, lr}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN 5 */
	initializeMotor();
 8003604:	f7ff fd1e 	bl	8003044 <initializeMotor>
	vTaskDelay(10);
 8003608:	200a      	movs	r0, #10
 800360a:	f00a fb1d 	bl	800dc48 <vTaskDelay>
	stateInv = false;
 800360e:	4b2f      	ldr	r3, [pc, #188]	; (80036cc <StartDefaultTask+0xd0>)
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]
	/* Infinite loop */
	for (;;) {
		if(stateInv == true){
 8003614:	4b2d      	ldr	r3, [pc, #180]	; (80036cc <StartDefaultTask+0xd0>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d012      	beq.n	8003642 <StartDefaultTask+0x46>
			kinMotor(&MotorOut, InvTarget[0], InvTarget[1], InvTarget[2]);
 800361c:	4b2c      	ldr	r3, [pc, #176]	; (80036d0 <StartDefaultTask+0xd4>)
 800361e:	edd3 7a00 	vldr	s15, [r3]
 8003622:	4b2b      	ldr	r3, [pc, #172]	; (80036d0 <StartDefaultTask+0xd4>)
 8003624:	ed93 7a01 	vldr	s14, [r3, #4]
 8003628:	4b29      	ldr	r3, [pc, #164]	; (80036d0 <StartDefaultTask+0xd4>)
 800362a:	edd3 6a02 	vldr	s13, [r3, #8]
 800362e:	eeb0 1a66 	vmov.f32	s2, s13
 8003632:	eef0 0a47 	vmov.f32	s1, s14
 8003636:	eeb0 0a67 	vmov.f32	s0, s15
 800363a:	4826      	ldr	r0, [pc, #152]	; (80036d4 <StartDefaultTask+0xd8>)
 800363c:	f7fe fe4c 	bl	80022d8 <kinMotor>
 8003640:	e027      	b.n	8003692 <StartDefaultTask+0x96>
		}
		else {
			vect3_Kin = ForwardKin(xtarget, ytarget, thtarget);
 8003642:	4b25      	ldr	r3, [pc, #148]	; (80036d8 <StartDefaultTask+0xdc>)
 8003644:	edd3 7a00 	vldr	s15, [r3]
 8003648:	4b24      	ldr	r3, [pc, #144]	; (80036dc <StartDefaultTask+0xe0>)
 800364a:	ed93 7a00 	vldr	s14, [r3]
 800364e:	4b24      	ldr	r3, [pc, #144]	; (80036e0 <StartDefaultTask+0xe4>)
 8003650:	edd3 6a00 	vldr	s13, [r3]
 8003654:	eeb0 1a66 	vmov.f32	s2, s13
 8003658:	eef0 0a47 	vmov.f32	s1, s14
 800365c:	eeb0 0a67 	vmov.f32	s0, s15
 8003660:	f7fd ff52 	bl	8001508 <ForwardKin>
 8003664:	eef0 6a40 	vmov.f32	s13, s0
 8003668:	eeb0 7a60 	vmov.f32	s14, s1
 800366c:	eef0 7a41 	vmov.f32	s15, s2
 8003670:	4b1c      	ldr	r3, [pc, #112]	; (80036e4 <StartDefaultTask+0xe8>)
 8003672:	edc3 6a00 	vstr	s13, [r3]
 8003676:	ed83 7a01 	vstr	s14, [r3, #4]
 800367a:	edc3 7a02 	vstr	s15, [r3, #8]
			MotorOut = InverseKin(&vect3_Kin);
 800367e:	4c15      	ldr	r4, [pc, #84]	; (80036d4 <StartDefaultTask+0xd8>)
 8003680:	463b      	mov	r3, r7
 8003682:	4918      	ldr	r1, [pc, #96]	; (80036e4 <StartDefaultTask+0xe8>)
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe f9e7 	bl	8001a58 <InverseKin>
 800368a:	463b      	mov	r3, r7
 800368c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800368e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
		setPwm(0, MotorOut.w1); setPwm(1, MotorOut.w2);
 8003692:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <StartDefaultTask+0xd8>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4619      	mov	r1, r3
 8003698:	2000      	movs	r0, #0
 800369a:	f7ff fd15 	bl	80030c8 <setPwm>
 800369e:	4b0d      	ldr	r3, [pc, #52]	; (80036d4 <StartDefaultTask+0xd8>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	4619      	mov	r1, r3
 80036a4:	2001      	movs	r0, #1
 80036a6:	f7ff fd0f 	bl	80030c8 <setPwm>
		setPwm(2, MotorOut.w3); setPwm(3, MotorOut.w4);
 80036aa:	4b0a      	ldr	r3, [pc, #40]	; (80036d4 <StartDefaultTask+0xd8>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	4619      	mov	r1, r3
 80036b0:	2002      	movs	r0, #2
 80036b2:	f7ff fd09 	bl	80030c8 <setPwm>
 80036b6:	4b07      	ldr	r3, [pc, #28]	; (80036d4 <StartDefaultTask+0xd8>)
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	4619      	mov	r1, r3
 80036bc:	2003      	movs	r0, #3
 80036be:	f7ff fd03 	bl	80030c8 <setPwm>
		osDelay(1);
 80036c2:	2001      	movs	r0, #1
 80036c4:	f009 fb18 	bl	800ccf8 <osDelay>
		if(stateInv == true){
 80036c8:	e7a4      	b.n	8003614 <StartDefaultTask+0x18>
 80036ca:	bf00      	nop
 80036cc:	20000610 	.word	0x20000610
 80036d0:	20000604 	.word	0x20000604
 80036d4:	200005bc 	.word	0x200005bc
 80036d8:	200005f4 	.word	0x200005f4
 80036dc:	200005f8 	.word	0x200005f8
 80036e0:	200005fc 	.word	0x200005fc
 80036e4:	200005b0 	.word	0x200005b0

080036e8 <commTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_commTask */
void commTask(void *argument)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN commTask */
	setup();
 80036f0:	f002 fef6 	bl	80064e0 <setup>
	/* Infinite loop */
	for (;;) {
		loop();
 80036f4:	f002 ff18 	bl	8006528 <loop>
		osDelay(1);
 80036f8:	2001      	movs	r0, #1
 80036fa:	f009 fafd 	bl	800ccf8 <osDelay>
		loop();
 80036fe:	e7f9      	b.n	80036f4 <commTask+0xc>

08003700 <ImuTask_Function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Function */
void ImuTask_Function(void *argument)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ImuTask_Function */
	bno055_assignI2C(&hi2c1);
 8003708:	481e      	ldr	r0, [pc, #120]	; (8003784 <ImuTask_Function+0x84>)
 800370a:	f7fe ff27 	bl	800255c <bno055_assignI2C>
	bno055_setup();
 800370e:	f7fd fc69 	bl	8000fe4 <bno055_setup>
	bno055_setOperationModeNDOF();
 8003712:	f7fd fc54 	bl	8000fbe <bno055_setOperationModeNDOF>
	vTaskDelay(100);
 8003716:	2064      	movs	r0, #100	; 0x64
 8003718:	f00a fa96 	bl	800dc48 <vTaskDelay>
  /* Infinite loop */
  for(;;)
  {
	v = bno055_getVectorEuler();
 800371c:	f7fd fdce 	bl	80012bc <bno055_getVectorEuler>
 8003720:	eeb0 4a40 	vmov.f32	s8, s0
 8003724:	eef0 4a60 	vmov.f32	s9, s1
 8003728:	eeb0 5a41 	vmov.f32	s10, s2
 800372c:	eef0 5a61 	vmov.f32	s11, s3
 8003730:	eeb0 6a42 	vmov.f32	s12, s4
 8003734:	eef0 6a62 	vmov.f32	s13, s5
 8003738:	eeb0 7a43 	vmov.f32	s14, s6
 800373c:	eef0 7a63 	vmov.f32	s15, s7
 8003740:	4b11      	ldr	r3, [pc, #68]	; (8003788 <ImuTask_Function+0x88>)
 8003742:	ed83 4b00 	vstr	d4, [r3]
 8003746:	ed83 5b02 	vstr	d5, [r3, #8]
 800374a:	ed83 6b04 	vstr	d6, [r3, #16]
 800374e:	ed83 7b06 	vstr	d7, [r3, #24]
	vTaskDelay(10);
 8003752:	200a      	movs	r0, #10
 8003754:	f00a fa78 	bl	800dc48 <vTaskDelay>
	rawYaw = v.x;
 8003758:	4b0b      	ldr	r3, [pc, #44]	; (8003788 <ImuTask_Function+0x88>)
 800375a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800375e:	4610      	mov	r0, r2
 8003760:	4619      	mov	r1, r3
 8003762:	f7fd fa09 	bl	8000b78 <__aeabi_d2iz>
 8003766:	4603      	mov	r3, r0
 8003768:	4a08      	ldr	r2, [pc, #32]	; (800378c <ImuTask_Function+0x8c>)
 800376a:	6013      	str	r3, [r2, #0]
	yawVal = imuCallback(rawYaw);
 800376c:	4b07      	ldr	r3, [pc, #28]	; (800378c <ImuTask_Function+0x8c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff fc33 	bl	8002fdc <imuCallback>
 8003776:	4603      	mov	r3, r0
 8003778:	4a05      	ldr	r2, [pc, #20]	; (8003790 <ImuTask_Function+0x90>)
 800377a:	6013      	str	r3, [r2, #0]
    osDelay(1);
 800377c:	2001      	movs	r0, #1
 800377e:	f009 fabb 	bl	800ccf8 <osDelay>
	v = bno055_getVectorEuler();
 8003782:	e7cb      	b.n	800371c <ImuTask_Function+0x1c>
 8003784:	20000244 	.word	0x20000244
 8003788:	200005d0 	.word	0x200005d0
 800378c:	2000059c 	.word	0x2000059c
 8003790:	20000214 	.word	0x20000214
 8003794:	00000000 	.word	0x00000000

08003798 <GUI_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GUI_Task */
void GUI_Task(void *argument)
{
 8003798:	b5b0      	push	{r4, r5, r7, lr}
 800379a:	b092      	sub	sp, #72	; 0x48
 800379c:	af02      	add	r7, sp, #8
 800379e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GUI_Task */
	lcd_init();
 80037a0:	f7fd fe47 	bl	8001432 <lcd_init>
	char buff[50];
  /* Infinite loop */
  for(;;)
  {
	lcd_send_cmd (0x80|0x04);
 80037a4:	2084      	movs	r0, #132	; 0x84
 80037a6:	f7fd fdcd 	bl	8001344 <lcd_send_cmd>
	lcd_send_string("ABUROBONEMA");
 80037aa:	4847      	ldr	r0, [pc, #284]	; (80038c8 <GUI_Task+0x130>)
 80037ac:	f7fd fe7e 	bl	80014ac <lcd_send_string>

	lcd_send_cmd (0x80|0x40);
 80037b0:	20c0      	movs	r0, #192	; 0xc0
 80037b2:	f7fd fdc7 	bl	8001344 <lcd_send_cmd>
	lcd_send_string("Head:");
 80037b6:	4845      	ldr	r0, [pc, #276]	; (80038cc <GUI_Task+0x134>)
 80037b8:	f7fd fe78 	bl	80014ac <lcd_send_string>
	lcd_send_cmd(0x80|0x45);
 80037bc:	20c5      	movs	r0, #197	; 0xc5
 80037be:	f7fd fdc1 	bl	8001344 <lcd_send_cmd>
	Lcd_send_int(yawVal);
 80037c2:	4b43      	ldr	r3, [pc, #268]	; (80038d0 <GUI_Task+0x138>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fd fe86 	bl	80014d8 <Lcd_send_int>
	lcd_send_cmd(0x80|0x14);
 80037cc:	2094      	movs	r0, #148	; 0x94
 80037ce:	f7fd fdb9 	bl	8001344 <lcd_send_cmd>
	sprintf(buff, "X:%.2f  Y:%.2f", Aksen[0], Aksen[1]);
 80037d2:	4b40      	ldr	r3, [pc, #256]	; (80038d4 <GUI_Task+0x13c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fc fec6 	bl	8000568 <__aeabi_f2d>
 80037dc:	4604      	mov	r4, r0
 80037de:	460d      	mov	r5, r1
 80037e0:	4b3c      	ldr	r3, [pc, #240]	; (80038d4 <GUI_Task+0x13c>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fc febf 	bl	8000568 <__aeabi_f2d>
 80037ea:	4602      	mov	r2, r0
 80037ec:	460b      	mov	r3, r1
 80037ee:	f107 000c 	add.w	r0, r7, #12
 80037f2:	e9cd 2300 	strd	r2, r3, [sp]
 80037f6:	4622      	mov	r2, r4
 80037f8:	462b      	mov	r3, r5
 80037fa:	4937      	ldr	r1, [pc, #220]	; (80038d8 <GUI_Task+0x140>)
 80037fc:	f00e fc62 	bl	80120c4 <siprintf>
	lcd_send_string(buff);
 8003800:	f107 030c 	add.w	r3, r7, #12
 8003804:	4618      	mov	r0, r3
 8003806:	f7fd fe51 	bl	80014ac <lcd_send_string>
	lcd_send_cmd(0x80|0x54);
 800380a:	20d4      	movs	r0, #212	; 0xd4
 800380c:	f7fd fd9a 	bl	8001344 <lcd_send_cmd>
	sprintf(buff, "err:%.3f", sqrt(pow(vect3_Kin.x, 2) + pow(vect3_Kin.y, 2) + pow(vect3_Kin.th, 2)));
 8003810:	4b32      	ldr	r3, [pc, #200]	; (80038dc <GUI_Task+0x144>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f7fc fea7 	bl	8000568 <__aeabi_f2d>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	ed9f 1b28 	vldr	d1, [pc, #160]	; 80038c0 <GUI_Task+0x128>
 8003822:	ec43 2b10 	vmov	d0, r2, r3
 8003826:	f00b ff09 	bl	800f63c <pow>
 800382a:	ec55 4b10 	vmov	r4, r5, d0
 800382e:	4b2b      	ldr	r3, [pc, #172]	; (80038dc <GUI_Task+0x144>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fc fe98 	bl	8000568 <__aeabi_f2d>
 8003838:	4602      	mov	r2, r0
 800383a:	460b      	mov	r3, r1
 800383c:	ed9f 1b20 	vldr	d1, [pc, #128]	; 80038c0 <GUI_Task+0x128>
 8003840:	ec43 2b10 	vmov	d0, r2, r3
 8003844:	f00b fefa 	bl	800f63c <pow>
 8003848:	ec53 2b10 	vmov	r2, r3, d0
 800384c:	4620      	mov	r0, r4
 800384e:	4629      	mov	r1, r5
 8003850:	f7fc fd2c 	bl	80002ac <__adddf3>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	4614      	mov	r4, r2
 800385a:	461d      	mov	r5, r3
 800385c:	4b1f      	ldr	r3, [pc, #124]	; (80038dc <GUI_Task+0x144>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	4618      	mov	r0, r3
 8003862:	f7fc fe81 	bl	8000568 <__aeabi_f2d>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 80038c0 <GUI_Task+0x128>
 800386e:	ec43 2b10 	vmov	d0, r2, r3
 8003872:	f00b fee3 	bl	800f63c <pow>
 8003876:	ec53 2b10 	vmov	r2, r3, d0
 800387a:	4620      	mov	r0, r4
 800387c:	4629      	mov	r1, r5
 800387e:	f7fc fd15 	bl	80002ac <__adddf3>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	ec43 2b17 	vmov	d7, r2, r3
 800388a:	eeb0 0a47 	vmov.f32	s0, s14
 800388e:	eef0 0a67 	vmov.f32	s1, s15
 8003892:	f00b ff43 	bl	800f71c <sqrt>
 8003896:	ec53 2b10 	vmov	r2, r3, d0
 800389a:	f107 000c 	add.w	r0, r7, #12
 800389e:	4910      	ldr	r1, [pc, #64]	; (80038e0 <GUI_Task+0x148>)
 80038a0:	f00e fc10 	bl	80120c4 <siprintf>
	lcd_send_string(buff);
 80038a4:	f107 030c 	add.w	r3, r7, #12
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7fd fdff 	bl	80014ac <lcd_send_string>
	lcd_clear();
 80038ae:	f7fd fda9 	bl	8001404 <lcd_clear>
	vTaskDelay(10);
 80038b2:	200a      	movs	r0, #10
 80038b4:	f00a f9c8 	bl	800dc48 <vTaskDelay>
    osDelay(1);
 80038b8:	2001      	movs	r0, #1
 80038ba:	f009 fa1d 	bl	800ccf8 <osDelay>
	lcd_send_cmd (0x80|0x04);
 80038be:	e771      	b.n	80037a4 <GUI_Task+0xc>
 80038c0:	00000000 	.word	0x00000000
 80038c4:	40000000 	.word	0x40000000
 80038c8:	08014654 	.word	0x08014654
 80038cc:	08014660 	.word	0x08014660
 80038d0:	20000214 	.word	0x20000214
 80038d4:	2000022c 	.word	0x2000022c
 80038d8:	08014668 	.word	0x08014668
 80038dc:	200005b0 	.word	0x200005b0
 80038e0:	08014678 	.word	0x08014678

080038e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a17      	ldr	r2, [pc, #92]	; (8003950 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d101      	bne.n	80038fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80038f6:	f004 fa55 	bl	8007da4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM13) {
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a15      	ldr	r2, [pc, #84]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d121      	bne.n	8003948 <HAL_TIM_PeriodElapsedCallback+0x64>
	  for (uint8_t i = 0; i < 3; i++) {
 8003904:	2300      	movs	r3, #0
 8003906:	73fb      	strb	r3, [r7, #15]
 8003908:	e01b      	b.n	8003942 <HAL_TIM_PeriodElapsedCallback+0x5e>
	  	rpmExt[i] = valueENC_EXT[i] * 6000 / 720;
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	4a12      	ldr	r2, [pc, #72]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800390e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003912:	f241 7270 	movw	r2, #6000	; 0x1770
 8003916:	fb02 f303 	mul.w	r3, r2, r3
 800391a:	4a10      	ldr	r2, [pc, #64]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x78>)
 800391c:	fb82 1203 	smull	r1, r2, r2, r3
 8003920:	441a      	add	r2, r3
 8003922:	1252      	asrs	r2, r2, #9
 8003924:	17db      	asrs	r3, r3, #31
 8003926:	1ad2      	subs	r2, r2, r3
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	b211      	sxth	r1, r2
 800392c:	4a0c      	ldr	r2, [pc, #48]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800392e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  	valueENC_EXT[i] = 0;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	4a08      	ldr	r2, [pc, #32]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003936:	2100      	movs	r1, #0
 8003938:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  for (uint8_t i = 0; i < 3; i++) {
 800393c:	7bfb      	ldrb	r3, [r7, #15]
 800393e:	3301      	adds	r3, #1
 8003940:	73fb      	strb	r3, [r7, #15]
 8003942:	7bfb      	ldrb	r3, [r7, #15]
 8003944:	2b02      	cmp	r3, #2
 8003946:	d9e0      	bls.n	800390a <HAL_TIM_PeriodElapsedCallback+0x26>
	 }
  }

  /* USER CODE END Callback 1 */
}
 8003948:	bf00      	nop
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40002000 	.word	0x40002000
 8003954:	40001c00 	.word	0x40001c00
 8003958:	200005a4 	.word	0x200005a4
 800395c:	b60b60b7 	.word	0xb60b60b7
 8003960:	20000218 	.word	0x20000218

08003964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003968:	b672      	cpsid	i
}
 800396a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800396c:	e7fe      	b.n	800396c <Error_Handler+0x8>

0800396e <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	605a      	str	r2, [r3, #4]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	4a04      	ldr	r2, [pc, #16]	; (80039ac <_ZN3ros3MsgC1Ev+0x1c>)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4618      	mov	r0, r3
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	08014ad0 	.word	0x08014ad0

080039b0 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
      data()
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff ffe8 	bl	8003990 <_ZN3ros3MsgC1Ev>
 80039c0:	4a06      	ldr	r2, [pc, #24]	; (80039dc <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff ffcf 	bl	800396e <_ZN3ros4TimeC1Ev>
    {
    }
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4618      	mov	r0, r3
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	08014ab8 	.word	0x08014ab8

080039e0 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6859      	ldr	r1, [r3, #4]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	4413      	add	r3, r2
 80039f8:	b2ca      	uxtb	r2, r1
 80039fa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	0a19      	lsrs	r1, r3, #8
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	3301      	adds	r3, #1
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	4413      	add	r3, r2
 8003a0a:	b2ca      	uxtb	r2, r1
 8003a0c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	0c19      	lsrs	r1, r3, #16
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	3302      	adds	r3, #2
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	b2ca      	uxtb	r2, r1
 8003a1e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	0e19      	lsrs	r1, r3, #24
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	3303      	adds	r3, #3
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	b2ca      	uxtb	r2, r1
 8003a30:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	3304      	adds	r3, #4
 8003a36:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6899      	ldr	r1, [r3, #8]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	683a      	ldr	r2, [r7, #0]
 8003a40:	4413      	add	r3, r2
 8003a42:	b2ca      	uxtb	r2, r1
 8003a44:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	0a19      	lsrs	r1, r3, #8
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	4413      	add	r3, r2
 8003a54:	b2ca      	uxtb	r2, r1
 8003a56:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	0c19      	lsrs	r1, r3, #16
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	3302      	adds	r3, #2
 8003a62:	683a      	ldr	r2, [r7, #0]
 8003a64:	4413      	add	r3, r2
 8003a66:	b2ca      	uxtb	r2, r1
 8003a68:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	0e19      	lsrs	r1, r3, #24
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	3303      	adds	r3, #3
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	4413      	add	r3, r2
 8003a78:	b2ca      	uxtb	r2, r1
 8003a7a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	60fb      	str	r3, [r7, #12]
      return offset;
 8003a82:	68fb      	ldr	r3, [r7, #12]
    }
 8003a84:	4618      	mov	r0, r3
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	6839      	ldr	r1, [r7, #0]
 8003ab6:	440b      	add	r3, r1
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	021b      	lsls	r3, r3, #8
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	3302      	adds	r3, #2
 8003aca:	6839      	ldr	r1, [r7, #0]
 8003acc:	440b      	add	r3, r1
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	041b      	lsls	r3, r3, #16
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	3303      	adds	r3, #3
 8003ae0:	6839      	ldr	r1, [r7, #0]
 8003ae2:	440b      	add	r3, r1
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	061b      	lsls	r3, r3, #24
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	3304      	adds	r3, #4
 8003af2:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	4413      	add	r3, r2
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	461a      	mov	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	6839      	ldr	r1, [r7, #0]
 8003b0c:	440b      	add	r3, r1
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	021b      	lsls	r3, r3, #8
 8003b12:	431a      	orrs	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	3302      	adds	r3, #2
 8003b20:	6839      	ldr	r1, [r7, #0]
 8003b22:	440b      	add	r3, r1
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	041b      	lsls	r3, r3, #16
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	3303      	adds	r3, #3
 8003b36:	6839      	ldr	r1, [r7, #0]
 8003b38:	440b      	add	r3, r1
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	061b      	lsls	r3, r3, #24
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	3304      	adds	r3, #4
 8003b48:	60fb      	str	r3, [r7, #12]
     return offset;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
    }
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3714      	adds	r7, #20
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	4b03      	ldr	r3, [pc, #12]	; (8003b70 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8003b62:	4618      	mov	r0, r3
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	08014684 	.word	0x08014684

08003b74 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	4b03      	ldr	r3, [pc, #12]	; (8003b8c <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8003b7e:	4618      	mov	r0, r3
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	08014694 	.word	0x08014694

08003b90 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff fef8 	bl	8003990 <_ZN3ros3MsgC1Ev>
 8003ba0:	4a0b      	ldr	r2, [pc, #44]	; (8003bd0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	601a      	str	r2, [r3, #0]
      topic_id(0),
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a09      	ldr	r2, [pc, #36]	; (8003bd4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003bb0:	609a      	str	r2, [r3, #8]
      message_type(""),
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a07      	ldr	r2, [pc, #28]	; (8003bd4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003bb6:	60da      	str	r2, [r3, #12]
      md5sum(""),
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a06      	ldr	r2, [pc, #24]	; (8003bd4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003bbc:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	615a      	str	r2, [r3, #20]
    {
    }
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	08014aa0 	.word	0x08014aa0
 8003bd4:	080146b8 	.word	0x080146b8

08003bd8 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b088      	sub	sp, #32
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	8899      	ldrh	r1, [r3, #4]
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	4413      	add	r3, r2
 8003bf0:	b2ca      	uxtb	r2, r1
 8003bf2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	889b      	ldrh	r3, [r3, #4]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	b299      	uxth	r1, r3
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	4413      	add	r3, r2
 8003c04:	b2ca      	uxtb	r2, r1
 8003c06:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	3302      	adds	r3, #2
 8003c0c:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fc fb3c 	bl	8000290 <strlen>
 8003c18:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	4413      	add	r3, r2
 8003c20:	69b9      	ldr	r1, [r7, #24]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f002 fca0 	bl	8006568 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	3304      	adds	r3, #4
 8003c2c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	18d0      	adds	r0, r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	f00e fc0f 	bl	801245e <memcpy>
      offset += length_topic_name;
 8003c40:	69fa      	ldr	r2, [r7, #28]
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	4413      	add	r3, r2
 8003c46:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fc fb1f 	bl	8000290 <strlen>
 8003c52:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	4413      	add	r3, r2
 8003c5a:	6979      	ldr	r1, [r7, #20]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f002 fc83 	bl	8006568 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	3304      	adds	r3, #4
 8003c66:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	18d0      	adds	r0, r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	4619      	mov	r1, r3
 8003c76:	f00e fbf2 	bl	801245e <memcpy>
      offset += length_message_type;
 8003c7a:	69fa      	ldr	r2, [r7, #28]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	4413      	add	r3, r2
 8003c80:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fc fb02 	bl	8000290 <strlen>
 8003c8c:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	683a      	ldr	r2, [r7, #0]
 8003c92:	4413      	add	r3, r2
 8003c94:	6939      	ldr	r1, [r7, #16]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f002 fc66 	bl	8006568 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	18d0      	adds	r0, r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4619      	mov	r1, r3
 8003cb0:	f00e fbd5 	bl	801245e <memcpy>
      offset += length_md5sum;
 8003cb4:	69fa      	ldr	r2, [r7, #28]
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4413      	add	r3, r2
 8003cba:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8003cc2:	68f9      	ldr	r1, [r7, #12]
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	4413      	add	r3, r2
 8003cca:	b2ca      	uxtb	r2, r1
 8003ccc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	0a19      	lsrs	r1, r3, #8
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	4413      	add	r3, r2
 8003cda:	b2ca      	uxtb	r2, r1
 8003cdc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	0c19      	lsrs	r1, r3, #16
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	3302      	adds	r3, #2
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	4413      	add	r3, r2
 8003cea:	b2ca      	uxtb	r2, r1
 8003cec:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	0e19      	lsrs	r1, r3, #24
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	3303      	adds	r3, #3
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	b2ca      	uxtb	r2, r1
 8003cfc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	3304      	adds	r3, #4
 8003d02:	61fb      	str	r3, [r7, #28]
      return offset;
 8003d04:	69fb      	ldr	r3, [r7, #28]
    }
 8003d06:	4618      	mov	r0, r3
 8003d08:	3720      	adds	r7, #32
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b08a      	sub	sp, #40	; 0x28
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
 8003d16:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	4413      	add	r3, r2
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	889b      	ldrh	r3, [r3, #4]
 8003d2e:	b21a      	sxth	r2, r3
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	3301      	adds	r3, #1
 8003d34:	6839      	ldr	r1, [r7, #0]
 8003d36:	440b      	add	r3, r1
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	021b      	lsls	r3, r3, #8
 8003d3c:	b21b      	sxth	r3, r3
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	b21b      	sxth	r3, r3
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	3302      	adds	r3, #2
 8003d4c:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	441a      	add	r2, r3
 8003d54:	f107 0314 	add.w	r3, r7, #20
 8003d58:	4611      	mov	r1, r2
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f002 fc23 	bl	80065a6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	3304      	adds	r3, #4
 8003d64:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
 8003d6a:	e00b      	b.n	8003d84 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	441a      	add	r2, r3
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	3b01      	subs	r3, #1
 8003d76:	6839      	ldr	r1, [r7, #0]
 8003d78:	440b      	add	r3, r1
 8003d7a:	7812      	ldrb	r2, [r2, #0]
 8003d7c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d80:	3301      	adds	r3, #1
 8003d82:	627b      	str	r3, [r7, #36]	; 0x24
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	4413      	add	r3, r2
 8003d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d3ed      	bcc.n	8003d6c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	4413      	add	r3, r2
 8003d96:	3b01      	subs	r3, #1
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	441a      	add	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	4413      	add	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	441a      	add	r2, r3
 8003dba:	f107 0310 	add.w	r3, r7, #16
 8003dbe:	4611      	mov	r1, r2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f002 fbf0 	bl	80065a6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	623b      	str	r3, [r7, #32]
 8003dd0:	e00b      	b.n	8003dea <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	441a      	add	r2, r3
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	6839      	ldr	r1, [r7, #0]
 8003dde:	440b      	add	r3, r1
 8003de0:	7812      	ldrb	r2, [r2, #0]
 8003de2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	3301      	adds	r3, #1
 8003de8:	623b      	str	r3, [r7, #32]
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	6a3a      	ldr	r2, [r7, #32]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d3ed      	bcc.n	8003dd2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	4413      	add	r3, r2
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	441a      	add	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	441a      	add	r2, r3
 8003e20:	f107 030c 	add.w	r3, r7, #12
 8003e24:	4611      	mov	r1, r2
 8003e26:	4618      	mov	r0, r3
 8003e28:	f002 fbbd 	bl	80065a6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	3304      	adds	r3, #4
 8003e30:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	61fb      	str	r3, [r7, #28]
 8003e36:	e00b      	b.n	8003e50 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	441a      	add	r2, r3
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	3b01      	subs	r3, #1
 8003e42:	6839      	ldr	r1, [r7, #0]
 8003e44:	440b      	add	r3, r1
 8003e46:	7812      	ldrb	r2, [r2, #0]
 8003e48:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	61fb      	str	r3, [r7, #28]
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4413      	add	r3, r2
 8003e56:	69fa      	ldr	r2, [r7, #28]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d3ed      	bcc.n	8003e38 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4413      	add	r3, r2
 8003e62:	3b01      	subs	r3, #1
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	4413      	add	r3, r2
 8003e68:	2200      	movs	r2, #0
 8003e6a:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	441a      	add	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8003e80:	2300      	movs	r3, #0
 8003e82:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	6839      	ldr	r1, [r7, #0]
 8003e8a:	440a      	add	r2, r1
 8003e8c:	7812      	ldrb	r2, [r2, #0]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003e92:	68ba      	ldr	r2, [r7, #8]
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	3301      	adds	r3, #1
 8003e98:	6839      	ldr	r1, [r7, #0]
 8003e9a:	440b      	add	r3, r1
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	021b      	lsls	r3, r3, #8
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	6839      	ldr	r1, [r7, #0]
 8003eac:	440b      	add	r3, r1
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	041b      	lsls	r3, r3, #16
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003eb6:	68ba      	ldr	r2, [r7, #8]
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	3303      	adds	r3, #3
 8003ebc:	6839      	ldr	r1, [r7, #0]
 8003ebe:	440b      	add	r3, r1
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	061b      	lsls	r3, r3, #24
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	61bb      	str	r3, [r7, #24]
     return offset;
 8003ed4:	69bb      	ldr	r3, [r7, #24]
    }
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3728      	adds	r7, #40	; 0x28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
	...

08003ee0 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	4b03      	ldr	r3, [pc, #12]	; (8003ef8 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8003eea:	4618      	mov	r0, r3
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	080146bc 	.word	0x080146bc

08003efc <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	4b03      	ldr	r3, [pc, #12]	; (8003f14 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8003f06:	4618      	mov	r0, r3
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	080146d8 	.word	0x080146d8

08003f18 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff fd34 	bl	8003990 <_ZN3ros3MsgC1Ev>
 8003f28:	4a06      	ldr	r2, [pc, #24]	; (8003f44 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	601a      	str	r2, [r3, #0]
      level(0),
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	711a      	strb	r2, [r3, #4]
      msg("")
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a04      	ldr	r2, [pc, #16]	; (8003f48 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8003f38:	609a      	str	r2, [r3, #8]
    {
    }
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3708      	adds	r7, #8
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	08014a88 	.word	0x08014a88
 8003f48:	080146b8 	.word	0x080146b8

08003f4c <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	4413      	add	r3, r2
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	7912      	ldrb	r2, [r2, #4]
 8003f64:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fc f98d 	bl	8000290 <strlen>
 8003f76:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	68b9      	ldr	r1, [r7, #8]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f002 faf1 	bl	8006568 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	3304      	adds	r3, #4
 8003f8a:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	18d0      	adds	r0, r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	f00e fa60 	bl	801245e <memcpy>
      offset += length_msg;
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]
      return offset;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
    }
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	781a      	ldrb	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	441a      	add	r2, r3
 8003fd6:	f107 030c 	add.w	r3, r7, #12
 8003fda:	4611      	mov	r1, r2
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f002 fae2 	bl	80065a6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	e00b      	b.n	8004006 <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	441a      	add	r2, r3
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	6839      	ldr	r1, [r7, #0]
 8003ffa:	440b      	add	r3, r1
 8003ffc:	7812      	ldrb	r2, [r2, #0]
 8003ffe:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	3301      	adds	r3, #1
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4413      	add	r3, r2
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	429a      	cmp	r2, r3
 8004010:	d3ed      	bcc.n	8003fee <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4413      	add	r3, r2
 8004018:	3b01      	subs	r3, #1
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	4413      	add	r3, r2
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	3b01      	subs	r3, #1
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	441a      	add	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	4413      	add	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
     return offset;
 8004036:	693b      	ldr	r3, [r7, #16]
    }
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	4b03      	ldr	r3, [pc, #12]	; (8004058 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 800404a:	4618      	mov	r0, r3
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	080146fc 	.word	0x080146fc

0800405c <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	4b03      	ldr	r3, [pc, #12]	; (8004074 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8004066:	4618      	mov	r0, r3
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	08014710 	.word	0x08014710

08004078 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff fc84 	bl	8003990 <_ZN3ros3MsgC1Ev>
 8004088:	4a11      	ldr	r2, [pc, #68]	; (80040d0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	605a      	str	r2, [r3, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	609a      	str	r2, [r3, #8]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	611a      	str	r2, [r3, #16]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f04f 0200 	mov.w	r2, #0
 80040ac:	615a      	str	r2, [r3, #20]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	61da      	str	r2, [r3, #28]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	621a      	str	r2, [r3, #32]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4618      	mov	r0, r3
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	08014a70 	.word	0x08014a70

080040d4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08a      	sub	sp, #40	; 0x28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6859      	ldr	r1, [r3, #4]
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	4413      	add	r3, r2
 80040ec:	b2ca      	uxtb	r2, r1
 80040ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	0a19      	lsrs	r1, r3, #8
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	3301      	adds	r3, #1
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	4413      	add	r3, r2
 80040fe:	b2ca      	uxtb	r2, r1
 8004100:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	0c19      	lsrs	r1, r3, #16
 8004108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410a:	3302      	adds	r3, #2
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	4413      	add	r3, r2
 8004110:	b2ca      	uxtb	r2, r1
 8004112:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	0e19      	lsrs	r1, r3, #24
 800411a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411c:	3303      	adds	r3, #3
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	4413      	add	r3, r2
 8004122:	b2ca      	uxtb	r2, r1
 8004124:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8004126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004128:	3304      	adds	r3, #4
 800412a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 800412c:	2300      	movs	r3, #0
 800412e:	623b      	str	r3, [r7, #32]
 8004130:	e02a      	b.n	8004188 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68da      	ldr	r2, [r3, #12]
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8004140:	6939      	ldr	r1, [r7, #16]
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	683a      	ldr	r2, [r7, #0]
 8004146:	4413      	add	r3, r2
 8004148:	b2ca      	uxtb	r2, r1
 800414a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	0a19      	lsrs	r1, r3, #8
 8004150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004152:	3301      	adds	r3, #1
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	4413      	add	r3, r2
 8004158:	b2ca      	uxtb	r2, r1
 800415a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	0c19      	lsrs	r1, r3, #16
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	3302      	adds	r3, #2
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	4413      	add	r3, r2
 8004168:	b2ca      	uxtb	r2, r1
 800416a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	0e19      	lsrs	r1, r3, #24
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	3303      	adds	r3, #3
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	4413      	add	r3, r2
 8004178:	b2ca      	uxtb	r2, r1
 800417a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 800417c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417e:	3304      	adds	r3, #4
 8004180:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	3301      	adds	r3, #1
 8004186:	623b      	str	r3, [r7, #32]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	6a3a      	ldr	r2, [r7, #32]
 800418e:	429a      	cmp	r2, r3
 8004190:	d3cf      	bcc.n	8004132 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6919      	ldr	r1, [r3, #16]
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	4413      	add	r3, r2
 800419c:	b2ca      	uxtb	r2, r1
 800419e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	0a19      	lsrs	r1, r3, #8
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	3301      	adds	r3, #1
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	4413      	add	r3, r2
 80041ae:	b2ca      	uxtb	r2, r1
 80041b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	0c19      	lsrs	r1, r3, #16
 80041b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ba:	3302      	adds	r3, #2
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	4413      	add	r3, r2
 80041c0:	b2ca      	uxtb	r2, r1
 80041c2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	0e19      	lsrs	r1, r3, #24
 80041ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041cc:	3303      	adds	r3, #3
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	4413      	add	r3, r2
 80041d2:	b2ca      	uxtb	r2, r1
 80041d4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	3304      	adds	r3, #4
 80041da:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80041dc:	2300      	movs	r3, #0
 80041de:	61fb      	str	r3, [r7, #28]
 80041e0:	e02a      	b.n	8004238 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699a      	ldr	r2, [r3, #24]
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 80041f0:	68f9      	ldr	r1, [r7, #12]
 80041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	4413      	add	r3, r2
 80041f8:	b2ca      	uxtb	r2, r1
 80041fa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	0a19      	lsrs	r1, r3, #8
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	3301      	adds	r3, #1
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	4413      	add	r3, r2
 8004208:	b2ca      	uxtb	r2, r1
 800420a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	0c19      	lsrs	r1, r3, #16
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	3302      	adds	r3, #2
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	4413      	add	r3, r2
 8004218:	b2ca      	uxtb	r2, r1
 800421a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	0e19      	lsrs	r1, r3, #24
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	3303      	adds	r3, #3
 8004224:	683a      	ldr	r2, [r7, #0]
 8004226:	4413      	add	r3, r2
 8004228:	b2ca      	uxtb	r2, r1
 800422a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	3304      	adds	r3, #4
 8004230:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	3301      	adds	r3, #1
 8004236:	61fb      	str	r3, [r7, #28]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	69fa      	ldr	r2, [r7, #28]
 800423e:	429a      	cmp	r2, r3
 8004240:	d3cf      	bcc.n	80041e2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69d9      	ldr	r1, [r3, #28]
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	4413      	add	r3, r2
 800424c:	b2ca      	uxtb	r2, r1
 800424e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	0a19      	lsrs	r1, r3, #8
 8004256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004258:	3301      	adds	r3, #1
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	4413      	add	r3, r2
 800425e:	b2ca      	uxtb	r2, r1
 8004260:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	0c19      	lsrs	r1, r3, #16
 8004268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426a:	3302      	adds	r3, #2
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	4413      	add	r3, r2
 8004270:	b2ca      	uxtb	r2, r1
 8004272:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69db      	ldr	r3, [r3, #28]
 8004278:	0e19      	lsrs	r1, r3, #24
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	3303      	adds	r3, #3
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	4413      	add	r3, r2
 8004282:	b2ca      	uxtb	r2, r1
 8004284:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	3304      	adds	r3, #4
 800428a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 800428c:	2300      	movs	r3, #0
 800428e:	61bb      	str	r3, [r7, #24]
 8004290:	e027      	b.n	80042e2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fb fff6 	bl	8000290 <strlen>
 80042a4:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80042a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	4413      	add	r3, r2
 80042ac:	6979      	ldr	r1, [r7, #20]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f002 f95a 	bl	8006568 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	3304      	adds	r3, #4
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	18d0      	adds	r0, r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4413      	add	r3, r2
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	4619      	mov	r1, r3
 80042d0:	f00e f8c5 	bl	801245e <memcpy>
      offset += length_stringsi;
 80042d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	4413      	add	r3, r2
 80042da:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	3301      	adds	r3, #1
 80042e0:	61bb      	str	r3, [r7, #24]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d3d2      	bcc.n	8004292 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 80042ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80042ee:	4618      	mov	r0, r3
 80042f0:	3728      	adds	r7, #40	; 0x28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b08e      	sub	sp, #56	; 0x38
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
 80042fe:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004300:	2300      	movs	r3, #0
 8004302:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8004304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	4413      	add	r3, r2
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800430e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004310:	3301      	adds	r3, #1
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	4413      	add	r3, r2
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	6a3a      	ldr	r2, [r7, #32]
 800431c:	4313      	orrs	r3, r2
 800431e:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8004320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004322:	3302      	adds	r3, #2
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	4413      	add	r3, r2
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	041b      	lsls	r3, r3, #16
 800432c:	6a3a      	ldr	r2, [r7, #32]
 800432e:	4313      	orrs	r3, r2
 8004330:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8004332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004334:	3303      	adds	r3, #3
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	4413      	add	r3, r2
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	061b      	lsls	r3, r3, #24
 800433e:	6a3a      	ldr	r2, [r7, #32]
 8004340:	4313      	orrs	r3, r2
 8004342:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8004344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004346:	3304      	adds	r3, #4
 8004348:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	6a3a      	ldr	r2, [r7, #32]
 8004350:	429a      	cmp	r2, r3
 8004352:	d90a      	bls.n	800436a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4619      	mov	r1, r3
 800435e:	4610      	mov	r0, r2
 8004360:	f00d f8e2 	bl	8011528 <realloc>
 8004364:	4602      	mov	r2, r0
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a3a      	ldr	r2, [r7, #32]
 800436e:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8004370:	2300      	movs	r3, #0
 8004372:	633b      	str	r3, [r7, #48]	; 0x30
 8004374:	e035      	b.n	80043e2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800437e:	6839      	ldr	r1, [r7, #0]
 8004380:	440a      	add	r2, r1
 8004382:	7812      	ldrb	r2, [r2, #0]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800438c:	3301      	adds	r3, #1
 800438e:	6839      	ldr	r1, [r7, #0]
 8004390:	440b      	add	r3, r1
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	021b      	lsls	r3, r3, #8
 8004396:	4313      	orrs	r3, r2
 8004398:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800439e:	3302      	adds	r3, #2
 80043a0:	6839      	ldr	r1, [r7, #0]
 80043a2:	440b      	add	r3, r1
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	041b      	lsls	r3, r3, #16
 80043a8:	4313      	orrs	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b0:	3303      	adds	r3, #3
 80043b2:	6839      	ldr	r1, [r7, #0]
 80043b4:	440b      	add	r3, r1
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	061b      	lsls	r3, r3, #24
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 80043c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043c6:	3304      	adds	r3, #4
 80043c8:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	3208      	adds	r2, #8
 80043d8:	6812      	ldr	r2, [r2, #0]
 80043da:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 80043dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043de:	3301      	adds	r3, #1
 80043e0:	633b      	str	r3, [r7, #48]	; 0x30
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d3c4      	bcc.n	8004376 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80043ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	4413      	add	r3, r2
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80043f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043f8:	3301      	adds	r3, #1
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	4413      	add	r3, r2
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	021b      	lsls	r3, r3, #8
 8004402:	69fa      	ldr	r2, [r7, #28]
 8004404:	4313      	orrs	r3, r2
 8004406:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8004408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800440a:	3302      	adds	r3, #2
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	4413      	add	r3, r2
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	041b      	lsls	r3, r3, #16
 8004414:	69fa      	ldr	r2, [r7, #28]
 8004416:	4313      	orrs	r3, r2
 8004418:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800441a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441c:	3303      	adds	r3, #3
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	4413      	add	r3, r2
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	061b      	lsls	r3, r3, #24
 8004426:	69fa      	ldr	r2, [r7, #28]
 8004428:	4313      	orrs	r3, r2
 800442a:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 800442c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442e:	3304      	adds	r3, #4
 8004430:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	69fa      	ldr	r2, [r7, #28]
 8004438:	429a      	cmp	r2, r3
 800443a:	d90a      	bls.n	8004452 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699a      	ldr	r2, [r3, #24]
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4619      	mov	r1, r3
 8004446:	4610      	mov	r0, r2
 8004448:	f00d f86e 	bl	8011528 <realloc>
 800444c:	4602      	mov	r2, r0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	69fa      	ldr	r2, [r7, #28]
 8004456:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8004458:	2300      	movs	r3, #0
 800445a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800445c:	e035      	b.n	80044ca <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 800445e:	2300      	movs	r3, #0
 8004460:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004466:	6839      	ldr	r1, [r7, #0]
 8004468:	440a      	add	r2, r1
 800446a:	7812      	ldrb	r2, [r2, #0]
 800446c:	4313      	orrs	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004474:	3301      	adds	r3, #1
 8004476:	6839      	ldr	r1, [r7, #0]
 8004478:	440b      	add	r3, r1
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	021b      	lsls	r3, r3, #8
 800447e:	4313      	orrs	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004486:	3302      	adds	r3, #2
 8004488:	6839      	ldr	r1, [r7, #0]
 800448a:	440b      	add	r3, r1
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	041b      	lsls	r3, r3, #16
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004498:	3303      	adds	r3, #3
 800449a:	6839      	ldr	r1, [r7, #0]
 800449c:	440b      	add	r3, r1
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	061b      	lsls	r3, r3, #24
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 80044ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ae:	3304      	adds	r3, #4
 80044b0:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699a      	ldr	r2, [r3, #24]
 80044b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	3214      	adds	r2, #20
 80044c0:	6812      	ldr	r2, [r2, #0]
 80044c2:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 80044c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c6:	3301      	adds	r3, #1
 80044c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d3c4      	bcc.n	800445e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80044d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	4413      	add	r3, r2
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80044de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e0:	3301      	adds	r3, #1
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	4413      	add	r3, r2
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	021b      	lsls	r3, r3, #8
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80044f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f2:	3302      	adds	r3, #2
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	4413      	add	r3, r2
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	041b      	lsls	r3, r3, #16
 80044fc:	69ba      	ldr	r2, [r7, #24]
 80044fe:	4313      	orrs	r3, r2
 8004500:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8004502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004504:	3303      	adds	r3, #3
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	4413      	add	r3, r2
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	061b      	lsls	r3, r3, #24
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	4313      	orrs	r3, r2
 8004512:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8004514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004516:	3304      	adds	r3, #4
 8004518:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	429a      	cmp	r2, r3
 8004522:	d90a      	bls.n	800453a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	4619      	mov	r1, r3
 800452e:	4610      	mov	r0, r2
 8004530:	f00c fffa 	bl	8011528 <realloc>
 8004534:	4602      	mov	r2, r0
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8004540:	2300      	movs	r3, #0
 8004542:	62bb      	str	r3, [r7, #40]	; 0x28
 8004544:	e03e      	b.n	80045c4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8004546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	441a      	add	r2, r3
 800454c:	f107 030c 	add.w	r3, r7, #12
 8004550:	4611      	mov	r1, r2
 8004552:	4618      	mov	r0, r3
 8004554:	f002 f827 	bl	80065a6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8004558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800455a:	3304      	adds	r3, #4
 800455c:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800455e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004560:	627b      	str	r3, [r7, #36]	; 0x24
 8004562:	e00b      	b.n	800457c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004568:	441a      	add	r2, r3
 800456a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456c:	3b01      	subs	r3, #1
 800456e:	6839      	ldr	r1, [r7, #0]
 8004570:	440b      	add	r3, r1
 8004572:	7812      	ldrb	r2, [r2, #0]
 8004574:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8004576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004578:	3301      	adds	r3, #1
 800457a:	627b      	str	r3, [r7, #36]	; 0x24
 800457c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4413      	add	r3, r2
 8004582:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004584:	429a      	cmp	r2, r3
 8004586:	d3ed      	bcc.n	8004564 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8004588:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	3b01      	subs	r3, #1
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	4413      	add	r3, r2
 8004594:	2200      	movs	r2, #0
 8004596:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8004598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800459a:	3b01      	subs	r3, #1
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	441a      	add	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 80045a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	4413      	add	r3, r2
 80045aa:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	3220      	adds	r2, #32
 80045ba:	6812      	ldr	r2, [r2, #0]
 80045bc:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 80045be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c0:	3301      	adds	r3, #1
 80045c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d3bb      	bcc.n	8004546 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 80045ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80045d0:	4618      	mov	r0, r3
 80045d2:	3738      	adds	r7, #56	; 0x38
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	4b03      	ldr	r3, [pc, #12]	; (80045f0 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 80045e2:	4618      	mov	r0, r3
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	0801497c 	.word	0x0801497c

080045f4 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	4b03      	ldr	r3, [pc, #12]	; (800460c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 80045fe:	4618      	mov	r0, r3
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	08014734 	.word	0x08014734

08004610 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
 800461c:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	611a      	str	r2, [r3, #16]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
 8004646:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68d8      	ldr	r0, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	6891      	ldr	r1, [r2, #8]
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	4798      	blx	r3
 800465c:	4603      	mov	r3, r0
  };
 800465e:	4618      	mov	r0, r3
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
  }
 8004672:	4618      	mov	r0, r3
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 1024;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8004694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004698:	4618      	mov	r0, r3
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 1024;//512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
      huart(&huart3), rind(0), twind(0), tfind(0){
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a0a      	ldr	r2, [pc, #40]	; (80046d8 <_ZN13STM32HardwareC1Ev+0x34>)
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
    }
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4618      	mov	r0, r3
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr
 80046d8:	20000484 	.word	0x20000484

080046dc <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f804 	bl	80046f2 <_ZN13STM32Hardware10reset_rbufEv>
    }
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6818      	ldr	r0, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3304      	adds	r3, #4
 8004702:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004706:	4619      	mov	r1, r3
 8004708:	f007 f8c6 	bl	800b898 <HAL_UART_Receive_DMA>
    }
 800470c:	bf00      	nop
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <_ZN13STM32Hardware4readEv>:

    int read(){
 8004714:	b590      	push	{r4, r7, lr}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
      int c = -1;
 800471c:	f04f 33ff 	mov.w	r3, #4294967295
 8004720:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff ffa8 	bl	800467e <_ZN13STM32Hardware10getRdmaIndEv>
 800472e:	4603      	mov	r3, r0
 8004730:	429c      	cmp	r4, r3
 8004732:	bf14      	ite	ne
 8004734:	2301      	movne	r3, #1
 8004736:	2300      	moveq	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d012      	beq.n	8004764 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004744:	1c59      	adds	r1, r3, #1
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	4413      	add	r3, r2
 8004750:	791b      	ldrb	r3, [r3, #4]
 8004752:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800475a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      }
      return c;
 8004764:	68fb      	ldr	r3, [r7, #12]
    }
 8004766:	4618      	mov	r0, r3
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	bd90      	pop	{r4, r7, pc}
	...

08004770 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b20      	cmp	r3, #32
 8004784:	d108      	bne.n	8004798 <_ZN13STM32Hardware5flushEv+0x28>
 8004786:	4b28      	ldr	r3, [pc, #160]	; (8004828 <_ZN13STM32Hardware5flushEv+0xb8>)
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	f083 0301 	eor.w	r3, r3, #1
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <_ZN13STM32Hardware5flushEv+0x28>
 8004794:	2301      	movs	r3, #1
 8004796:	e000      	b.n	800479a <_ZN13STM32Hardware5flushEv+0x2a>
 8004798:	2300      	movs	r3, #0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d03f      	beq.n	800481e <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 800479e:	4b22      	ldr	r3, [pc, #136]	; (8004828 <_ZN13STM32Hardware5flushEv+0xb8>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d031      	beq.n	8004818 <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d20a      	bcs.n	80047da <_ZN13STM32Hardware5flushEv+0x6a>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	e006      	b.n	80047e8 <_ZN13STM32Hardware5flushEv+0x78>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6818      	ldr	r0, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80047f4:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	4413      	add	r3, r2
 80047fc:	89fa      	ldrh	r2, [r7, #14]
 80047fe:	4619      	mov	r1, r3
 8004800:	f006 ffda 	bl	800b7b8 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 800480a:	89fb      	ldrh	r3, [r7, #14]
 800480c:	4413      	add	r3, r2
 800480e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
        }
        mutex = false;
 8004818:	4b03      	ldr	r3, [pc, #12]	; (8004828 <_ZN13STM32Hardware5flushEv+0xb8>)
 800481a:	2200      	movs	r2, #0
 800481c:	701a      	strb	r2, [r3, #0]
      }
    }
 800481e:	bf00      	nop
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	200005f0 	.word	0x200005f0

0800482c <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
          long n = length;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	617b      	str	r3, [r7, #20]
          n = n <= tbuflen ? n : tbuflen;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004842:	bfa8      	it	ge
 8004844:	f44f 6380 	movge.w	r3, #1024	; 0x400
 8004848:	617b      	str	r3, [r7, #20]

          long n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004850:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	4293      	cmp	r3, r2
 8004858:	bf28      	it	cs
 800485a:	4613      	movcs	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
          memcpy(&(tbuf[twind]), data, n_tail);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004864:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	4413      	add	r3, r2
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	4618      	mov	r0, r3
 8004872:	f00d fdf4 	bl	801245e <memcpy>
          twind = (twind + n) & (tbuflen - 1);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	4413      	add	r3, r2
 8004880:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

          if(n != n_tail){
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	429a      	cmp	r2, r3
 8004890:	d00b      	beq.n	80048aa <_ZN13STM32Hardware5writeEPhi+0x7e>
            memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f503 6081 	add.w	r0, r3, #1032	; 0x408
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	18d1      	adds	r1, r2, r3
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	461a      	mov	r2, r3
 80048a6:	f00d fdda 	bl	801245e <memcpy>
          }

          flush();
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f7ff ff60 	bl	8004770 <_ZN13STM32Hardware5flushEv>
        }
 80048b0:	bf00      	nop
 80048b2:	3718      	adds	r7, #24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	f003 fa84 	bl	8007dcc <HAL_GetTick>
 80048c4:	4603      	mov	r3, r0
 80048c6:	4618      	mov	r0, r3
 80048c8:	3708      	adds	r7, #8
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
	...

080048d0 <_ZN13geometry_msgs10QuaternionC1Ev>:
      typedef double _z_type;
      _z_type z;
      typedef double _w_type;
      _w_type w;

    Quaternion():
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0),
      w(0)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4618      	mov	r0, r3
 80048dc:	f7ff f858 	bl	8003990 <_ZN3ros3MsgC1Ev>
 80048e0:	4a11      	ldr	r2, [pc, #68]	; (8004928 <_ZN13geometry_msgs10QuaternionC1Ev+0x58>)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	601a      	str	r2, [r3, #0]
      x(0),
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
      y(0),
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	f04f 0300 	mov.w	r3, #0
 80048fe:	e9c1 2304 	strd	r2, r3, [r1, #16]
      z(0),
 8004902:	6879      	ldr	r1, [r7, #4]
 8004904:	f04f 0200 	mov.w	r2, #0
 8004908:	f04f 0300 	mov.w	r3, #0
 800490c:	e9c1 2306 	strd	r2, r3, [r1, #24]
      w(0)
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	f04f 0200 	mov.w	r2, #0
 8004916:	f04f 0300 	mov.w	r3, #0
 800491a:	e9c1 2308 	strd	r2, r3, [r1, #32]
    {
    }
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4618      	mov	r0, r3
 8004922:	3708      	adds	r7, #8
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	08014a2c 	.word	0x08014a2c

0800492c <_ZNK13geometry_msgs10Quaternion9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 800492c:	b480      	push	{r7}
 800492e:	b08d      	sub	sp, #52	; 0x34
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004936:	2300      	movs	r3, #0
 8004938:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004940:	e9c7 2308 	strd	r2, r3, [r7, #32]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8004944:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004948:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800494a:	6838      	ldr	r0, [r7, #0]
 800494c:	4401      	add	r1, r0
 800494e:	b2d3      	uxtb	r3, r2
 8004950:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 8004952:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	0a02      	lsrs	r2, r0, #8
 8004960:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004964:	0a0b      	lsrs	r3, r1, #8
 8004966:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004968:	3101      	adds	r1, #1
 800496a:	6838      	ldr	r0, [r7, #0]
 800496c:	4401      	add	r1, r0
 800496e:	b2d3      	uxtb	r3, r2
 8004970:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 8004972:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	f04f 0300 	mov.w	r3, #0
 800497e:	0c02      	lsrs	r2, r0, #16
 8004980:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004984:	0c0b      	lsrs	r3, r1, #16
 8004986:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004988:	3102      	adds	r1, #2
 800498a:	6838      	ldr	r0, [r7, #0]
 800498c:	4401      	add	r1, r0
 800498e:	b2d3      	uxtb	r3, r2
 8004990:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8004992:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004996:	f04f 0200 	mov.w	r2, #0
 800499a:	f04f 0300 	mov.w	r3, #0
 800499e:	0e02      	lsrs	r2, r0, #24
 80049a0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80049a4:	0e0b      	lsrs	r3, r1, #24
 80049a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049a8:	3103      	adds	r1, #3
 80049aa:	6838      	ldr	r0, [r7, #0]
 80049ac:	4401      	add	r1, r0
 80049ae:	b2d3      	uxtb	r3, r2
 80049b0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 80049b2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80049b6:	f04f 0200 	mov.w	r2, #0
 80049ba:	f04f 0300 	mov.w	r3, #0
 80049be:	000a      	movs	r2, r1
 80049c0:	2300      	movs	r3, #0
 80049c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049c4:	3104      	adds	r1, #4
 80049c6:	6838      	ldr	r0, [r7, #0]
 80049c8:	4401      	add	r1, r0
 80049ca:	b2d3      	uxtb	r3, r2
 80049cc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 80049ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	f04f 0300 	mov.w	r3, #0
 80049da:	0a0a      	lsrs	r2, r1, #8
 80049dc:	2300      	movs	r3, #0
 80049de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049e0:	3105      	adds	r1, #5
 80049e2:	6838      	ldr	r0, [r7, #0]
 80049e4:	4401      	add	r1, r0
 80049e6:	b2d3      	uxtb	r3, r2
 80049e8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 80049ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80049ee:	f04f 0200 	mov.w	r2, #0
 80049f2:	f04f 0300 	mov.w	r3, #0
 80049f6:	0c0a      	lsrs	r2, r1, #16
 80049f8:	2300      	movs	r3, #0
 80049fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049fc:	3106      	adds	r1, #6
 80049fe:	6838      	ldr	r0, [r7, #0]
 8004a00:	4401      	add	r1, r0
 8004a02:	b2d3      	uxtb	r3, r2
 8004a04:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8004a06:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004a0a:	f04f 0200 	mov.w	r2, #0
 8004a0e:	f04f 0300 	mov.w	r3, #0
 8004a12:	0e0a      	lsrs	r2, r1, #24
 8004a14:	2300      	movs	r3, #0
 8004a16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a18:	3107      	adds	r1, #7
 8004a1a:	6838      	ldr	r0, [r7, #0]
 8004a1c:	4401      	add	r1, r0
 8004a1e:	b2d3      	uxtb	r3, r2
 8004a20:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8004a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a24:	3308      	adds	r3, #8
 8004a26:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004a2e:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 8004a32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a38:	6838      	ldr	r0, [r7, #0]
 8004a3a:	4401      	add	r1, r0
 8004a3c:	b2d3      	uxtb	r3, r2
 8004a3e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8004a40:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a44:	f04f 0200 	mov.w	r2, #0
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	0a02      	lsrs	r2, r0, #8
 8004a4e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004a52:	0a0b      	lsrs	r3, r1, #8
 8004a54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a56:	3101      	adds	r1, #1
 8004a58:	6838      	ldr	r0, [r7, #0]
 8004a5a:	4401      	add	r1, r0
 8004a5c:	b2d3      	uxtb	r3, r2
 8004a5e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8004a60:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a64:	f04f 0200 	mov.w	r2, #0
 8004a68:	f04f 0300 	mov.w	r3, #0
 8004a6c:	0c02      	lsrs	r2, r0, #16
 8004a6e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004a72:	0c0b      	lsrs	r3, r1, #16
 8004a74:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a76:	3102      	adds	r1, #2
 8004a78:	6838      	ldr	r0, [r7, #0]
 8004a7a:	4401      	add	r1, r0
 8004a7c:	b2d3      	uxtb	r3, r2
 8004a7e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8004a80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	0e02      	lsrs	r2, r0, #24
 8004a8e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004a92:	0e0b      	lsrs	r3, r1, #24
 8004a94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a96:	3103      	adds	r1, #3
 8004a98:	6838      	ldr	r0, [r7, #0]
 8004a9a:	4401      	add	r1, r0
 8004a9c:	b2d3      	uxtb	r3, r2
 8004a9e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8004aa0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	000a      	movs	r2, r1
 8004aae:	2300      	movs	r3, #0
 8004ab0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ab2:	3104      	adds	r1, #4
 8004ab4:	6838      	ldr	r0, [r7, #0]
 8004ab6:	4401      	add	r1, r0
 8004ab8:	b2d3      	uxtb	r3, r2
 8004aba:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8004abc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004ac0:	f04f 0200 	mov.w	r2, #0
 8004ac4:	f04f 0300 	mov.w	r3, #0
 8004ac8:	0a0a      	lsrs	r2, r1, #8
 8004aca:	2300      	movs	r3, #0
 8004acc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ace:	3105      	adds	r1, #5
 8004ad0:	6838      	ldr	r0, [r7, #0]
 8004ad2:	4401      	add	r1, r0
 8004ad4:	b2d3      	uxtb	r3, r2
 8004ad6:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8004ad8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004adc:	f04f 0200 	mov.w	r2, #0
 8004ae0:	f04f 0300 	mov.w	r3, #0
 8004ae4:	0c0a      	lsrs	r2, r1, #16
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004aea:	3106      	adds	r1, #6
 8004aec:	6838      	ldr	r0, [r7, #0]
 8004aee:	4401      	add	r1, r0
 8004af0:	b2d3      	uxtb	r3, r2
 8004af2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8004af4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004af8:	f04f 0200 	mov.w	r2, #0
 8004afc:	f04f 0300 	mov.w	r3, #0
 8004b00:	0e0a      	lsrs	r2, r1, #24
 8004b02:	2300      	movs	r3, #0
 8004b04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b06:	3107      	adds	r1, #7
 8004b08:	6838      	ldr	r0, [r7, #0]
 8004b0a:	4401      	add	r1, r0
 8004b0c:	b2d3      	uxtb	r3, r2
 8004b0e:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8004b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b12:	3308      	adds	r3, #8
 8004b14:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004b1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8004b20:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b24:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b26:	6838      	ldr	r0, [r7, #0]
 8004b28:	4401      	add	r1, r0
 8004b2a:	b2d3      	uxtb	r3, r2
 8004b2c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8004b2e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	f04f 0300 	mov.w	r3, #0
 8004b3a:	0a02      	lsrs	r2, r0, #8
 8004b3c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004b40:	0a0b      	lsrs	r3, r1, #8
 8004b42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b44:	3101      	adds	r1, #1
 8004b46:	6838      	ldr	r0, [r7, #0]
 8004b48:	4401      	add	r1, r0
 8004b4a:	b2d3      	uxtb	r3, r2
 8004b4c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8004b4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b52:	f04f 0200 	mov.w	r2, #0
 8004b56:	f04f 0300 	mov.w	r3, #0
 8004b5a:	0c02      	lsrs	r2, r0, #16
 8004b5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004b60:	0c0b      	lsrs	r3, r1, #16
 8004b62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b64:	3102      	adds	r1, #2
 8004b66:	6838      	ldr	r0, [r7, #0]
 8004b68:	4401      	add	r1, r0
 8004b6a:	b2d3      	uxtb	r3, r2
 8004b6c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8004b6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	0e02      	lsrs	r2, r0, #24
 8004b7c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004b80:	0e0b      	lsrs	r3, r1, #24
 8004b82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b84:	3103      	adds	r1, #3
 8004b86:	6838      	ldr	r0, [r7, #0]
 8004b88:	4401      	add	r1, r0
 8004b8a:	b2d3      	uxtb	r3, r2
 8004b8c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8004b8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b92:	f04f 0200 	mov.w	r2, #0
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	000a      	movs	r2, r1
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ba0:	3104      	adds	r1, #4
 8004ba2:	6838      	ldr	r0, [r7, #0]
 8004ba4:	4401      	add	r1, r0
 8004ba6:	b2d3      	uxtb	r3, r2
 8004ba8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8004baa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	0a0a      	lsrs	r2, r1, #8
 8004bb8:	2300      	movs	r3, #0
 8004bba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bbc:	3105      	adds	r1, #5
 8004bbe:	6838      	ldr	r0, [r7, #0]
 8004bc0:	4401      	add	r1, r0
 8004bc2:	b2d3      	uxtb	r3, r2
 8004bc4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 8004bc6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004bca:	f04f 0200 	mov.w	r2, #0
 8004bce:	f04f 0300 	mov.w	r3, #0
 8004bd2:	0c0a      	lsrs	r2, r1, #16
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bd8:	3106      	adds	r1, #6
 8004bda:	6838      	ldr	r0, [r7, #0]
 8004bdc:	4401      	add	r1, r0
 8004bde:	b2d3      	uxtb	r3, r2
 8004be0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 8004be2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	0e0a      	lsrs	r2, r1, #24
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bf4:	3107      	adds	r1, #7
 8004bf6:	6838      	ldr	r0, [r7, #0]
 8004bf8:	4401      	add	r1, r0
 8004bfa:	b2d3      	uxtb	r3, r2
 8004bfc:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 8004bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c00:	3308      	adds	r3, #8
 8004c02:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_w;
      u_w.real = this->w;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c0a:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_w.base >> (8 * 0)) & 0xFF;
 8004c0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c14:	6838      	ldr	r0, [r7, #0]
 8004c16:	4401      	add	r1, r0
 8004c18:	b2d3      	uxtb	r3, r2
 8004c1a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_w.base >> (8 * 1)) & 0xFF;
 8004c1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	0a02      	lsrs	r2, r0, #8
 8004c2a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004c2e:	0a0b      	lsrs	r3, r1, #8
 8004c30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c32:	3101      	adds	r1, #1
 8004c34:	6838      	ldr	r0, [r7, #0]
 8004c36:	4401      	add	r1, r0
 8004c38:	b2d3      	uxtb	r3, r2
 8004c3a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_w.base >> (8 * 2)) & 0xFF;
 8004c3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	0c02      	lsrs	r2, r0, #16
 8004c4a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004c4e:	0c0b      	lsrs	r3, r1, #16
 8004c50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c52:	3102      	adds	r1, #2
 8004c54:	6838      	ldr	r0, [r7, #0]
 8004c56:	4401      	add	r1, r0
 8004c58:	b2d3      	uxtb	r3, r2
 8004c5a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_w.base >> (8 * 3)) & 0xFF;
 8004c5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	0e02      	lsrs	r2, r0, #24
 8004c6a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004c6e:	0e0b      	lsrs	r3, r1, #24
 8004c70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c72:	3103      	adds	r1, #3
 8004c74:	6838      	ldr	r0, [r7, #0]
 8004c76:	4401      	add	r1, r0
 8004c78:	b2d3      	uxtb	r3, r2
 8004c7a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_w.base >> (8 * 4)) & 0xFF;
 8004c7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	000a      	movs	r2, r1
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c8e:	3104      	adds	r1, #4
 8004c90:	6838      	ldr	r0, [r7, #0]
 8004c92:	4401      	add	r1, r0
 8004c94:	b2d3      	uxtb	r3, r2
 8004c96:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_w.base >> (8 * 5)) & 0xFF;
 8004c98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c9c:	f04f 0200 	mov.w	r2, #0
 8004ca0:	f04f 0300 	mov.w	r3, #0
 8004ca4:	0a0a      	lsrs	r2, r1, #8
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004caa:	3105      	adds	r1, #5
 8004cac:	6838      	ldr	r0, [r7, #0]
 8004cae:	4401      	add	r1, r0
 8004cb0:	b2d3      	uxtb	r3, r2
 8004cb2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_w.base >> (8 * 6)) & 0xFF;
 8004cb4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cb8:	f04f 0200 	mov.w	r2, #0
 8004cbc:	f04f 0300 	mov.w	r3, #0
 8004cc0:	0c0a      	lsrs	r2, r1, #16
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cc6:	3106      	adds	r1, #6
 8004cc8:	6838      	ldr	r0, [r7, #0]
 8004cca:	4401      	add	r1, r0
 8004ccc:	b2d3      	uxtb	r3, r2
 8004cce:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_w.base >> (8 * 7)) & 0xFF;
 8004cd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	0e0a      	lsrs	r2, r1, #24
 8004cde:	2300      	movs	r3, #0
 8004ce0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ce2:	3107      	adds	r1, #7
 8004ce4:	6838      	ldr	r0, [r7, #0]
 8004ce6:	4401      	add	r1, r0
 8004ce8:	b2d3      	uxtb	r3, r2
 8004cea:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->w);
 8004cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cee:	3308      	adds	r3, #8
 8004cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
      return offset;
 8004cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3734      	adds	r7, #52	; 0x34
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <_ZN13geometry_msgs10Quaternion11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8004d00:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004d04:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
 8004d0e:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
    {
      int offset = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	f04f 0300 	mov.w	r3, #0
 8004d20:	e9c7 238a 	strd	r2, r3, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8004d24:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004d28:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 8004d2c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004d30:	4413      	add	r3, r2
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2200      	movs	r2, #0
 8004d38:	461c      	mov	r4, r3
 8004d3a:	4615      	mov	r5, r2
 8004d3c:	ea40 0804 	orr.w	r8, r0, r4
 8004d40:	ea41 0905 	orr.w	r9, r1, r5
 8004d44:	e9c7 898a 	strd	r8, r9, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8004d48:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004d4c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004d56:	4413      	add	r3, r2
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	469a      	mov	sl, r3
 8004d60:	4693      	mov	fp, r2
 8004d62:	f04f 0200 	mov.w	r2, #0
 8004d66:	f04f 0300 	mov.w	r3, #0
 8004d6a:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8004d6e:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8004d72:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8004d76:	ea40 0402 	orr.w	r4, r0, r2
 8004d7a:	f8c7 4200 	str.w	r4, [r7, #512]	; 0x200
 8004d7e:	430b      	orrs	r3, r1
 8004d80:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8004d84:	e9d7 3480 	ldrd	r3, r4, [r7, #512]	; 0x200
 8004d88:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8004d8c:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004d90:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004d94:	1c9a      	adds	r2, r3, #2
 8004d96:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004d9a:	4413      	add	r3, r2
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2200      	movs	r2, #0
 8004da2:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8004da6:	f8c7 21fc 	str.w	r2, [r7, #508]	; 0x1fc
 8004daa:	f04f 0200 	mov.w	r2, #0
 8004dae:	f04f 0300 	mov.w	r3, #0
 8004db2:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	; 0x1f8
 8004db6:	464c      	mov	r4, r9
 8004db8:	0423      	lsls	r3, r4, #16
 8004dba:	4644      	mov	r4, r8
 8004dbc:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8004dc0:	4644      	mov	r4, r8
 8004dc2:	0422      	lsls	r2, r4, #16
 8004dc4:	ea40 0402 	orr.w	r4, r0, r2
 8004dc8:	f8c7 41f0 	str.w	r4, [r7, #496]	; 0x1f0
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8004dd2:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8004dd6:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8004dda:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004dde:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004de2:	1cda      	adds	r2, r3, #3
 8004de4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004de8:	4413      	add	r3, r2
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2200      	movs	r2, #0
 8004df0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004df4:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
 8004df8:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	; 0x1e8
 8004dfc:	4623      	mov	r3, r4
 8004dfe:	0a1b      	lsrs	r3, r3, #8
 8004e00:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004e04:	4623      	mov	r3, r4
 8004e06:	061b      	lsls	r3, r3, #24
 8004e08:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004e0c:	e9d7 4578 	ldrd	r4, r5, [r7, #480]	; 0x1e0
 8004e10:	4623      	mov	r3, r4
 8004e12:	4303      	orrs	r3, r0
 8004e14:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8004e18:	462b      	mov	r3, r5
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004e20:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	; 0x1d8
 8004e24:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8004e28:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004e2c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004e30:	1d1a      	adds	r2, r3, #4
 8004e32:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004e36:	4413      	add	r3, r2
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8004e42:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
 8004e46:	f04f 0200 	mov.w	r2, #0
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	f8d7 41d0 	ldr.w	r4, [r7, #464]	; 0x1d0
 8004e52:	0023      	movs	r3, r4
 8004e54:	2200      	movs	r2, #0
 8004e56:	ea40 0402 	orr.w	r4, r0, r2
 8004e5a:	f8c7 41c8 	str.w	r4, [r7, #456]	; 0x1c8
 8004e5e:	430b      	orrs	r3, r1
 8004e60:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8004e64:	e9d7 3472 	ldrd	r3, r4, [r7, #456]	; 0x1c8
 8004e68:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8004e6c:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004e70:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004e74:	1d5a      	adds	r2, r3, #5
 8004e76:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004e7a:	4413      	add	r3, r2
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2200      	movs	r2, #0
 8004e82:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004e86:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8004e8a:	f04f 0200 	mov.w	r2, #0
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	f8d7 41c0 	ldr.w	r4, [r7, #448]	; 0x1c0
 8004e96:	0223      	lsls	r3, r4, #8
 8004e98:	2200      	movs	r2, #0
 8004e9a:	ea40 0402 	orr.w	r4, r0, r2
 8004e9e:	f8c7 41b8 	str.w	r4, [r7, #440]	; 0x1b8
 8004ea2:	430b      	orrs	r3, r1
 8004ea4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004ea8:	e9d7 346e 	ldrd	r3, r4, [r7, #440]	; 0x1b8
 8004eac:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8004eb0:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004eb4:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004eb8:	1d9a      	adds	r2, r3, #6
 8004eba:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004ebe:	4413      	add	r3, r2
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8004eca:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	f04f 0300 	mov.w	r3, #0
 8004ed6:	f8d7 41b0 	ldr.w	r4, [r7, #432]	; 0x1b0
 8004eda:	0423      	lsls	r3, r4, #16
 8004edc:	2200      	movs	r2, #0
 8004ede:	ea40 0402 	orr.w	r4, r0, r2
 8004ee2:	f8c7 41a8 	str.w	r4, [r7, #424]	; 0x1a8
 8004ee6:	430b      	orrs	r3, r1
 8004ee8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8004eec:	e9d7 346a 	ldrd	r3, r4, [r7, #424]	; 0x1a8
 8004ef0:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8004ef4:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004ef8:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004efc:	1dda      	adds	r2, r3, #7
 8004efe:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004f02:	4413      	add	r3, r2
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004f0e:	f8c7 21a4 	str.w	r2, [r7, #420]	; 0x1a4
 8004f12:	f04f 0200 	mov.w	r2, #0
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	f8d7 41a0 	ldr.w	r4, [r7, #416]	; 0x1a0
 8004f1e:	0623      	lsls	r3, r4, #24
 8004f20:	2200      	movs	r2, #0
 8004f22:	ea40 0402 	orr.w	r4, r0, r2
 8004f26:	f8c7 4198 	str.w	r4, [r7, #408]	; 0x198
 8004f2a:	430b      	orrs	r3, r1
 8004f2c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004f30:	e9d7 3466 	ldrd	r3, r4, [r7, #408]	; 0x198
 8004f34:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      this->x = u_x.real;
 8004f38:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8004f3c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8004f40:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8004f44:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004f48:	3308      	adds	r3, #8
 8004f4a:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8004f4e:	f04f 0200 	mov.w	r2, #0
 8004f52:	f04f 0300 	mov.w	r3, #0
 8004f56:	e9c7 2388 	strd	r2, r3, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8004f5a:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8004f5e:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 8004f62:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004f66:	4413      	add	r3, r2
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8004f72:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8004f76:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	; 0x190
 8004f7a:	4623      	mov	r3, r4
 8004f7c:	4303      	orrs	r3, r0
 8004f7e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004f82:	462b      	mov	r3, r5
 8004f84:	430b      	orrs	r3, r1
 8004f86:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8004f8a:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 8004f8e:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8004f92:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8004f96:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004fa0:	4413      	add	r3, r2
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004fac:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8004fb0:	f04f 0200 	mov.w	r2, #0
 8004fb4:	f04f 0300 	mov.w	r3, #0
 8004fb8:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	; 0x180
 8004fbc:	464c      	mov	r4, r9
 8004fbe:	0223      	lsls	r3, r4, #8
 8004fc0:	4644      	mov	r4, r8
 8004fc2:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004fc6:	4644      	mov	r4, r8
 8004fc8:	0222      	lsls	r2, r4, #8
 8004fca:	ea40 0402 	orr.w	r4, r0, r2
 8004fce:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8004fd2:	430b      	orrs	r3, r1
 8004fd4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004fd8:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8004fdc:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8004fe0:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8004fe4:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8004fe8:	1c9a      	adds	r2, r3, #2
 8004fea:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004fee:	4413      	add	r3, r2
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8004ffa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8004ffe:	f04f 0200 	mov.w	r2, #0
 8005002:	f04f 0300 	mov.w	r3, #0
 8005006:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 800500a:	464c      	mov	r4, r9
 800500c:	0423      	lsls	r3, r4, #16
 800500e:	4644      	mov	r4, r8
 8005010:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005014:	4644      	mov	r4, r8
 8005016:	0422      	lsls	r2, r4, #16
 8005018:	ea40 0402 	orr.w	r4, r0, r2
 800501c:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 8005020:	430b      	orrs	r3, r1
 8005022:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8005026:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 800502a:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800502e:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005032:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005036:	1cda      	adds	r2, r3, #3
 8005038:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800503c:	4413      	add	r3, r2
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2200      	movs	r2, #0
 8005044:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8005048:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 800504c:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8005050:	4623      	mov	r3, r4
 8005052:	0a1b      	lsrs	r3, r3, #8
 8005054:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8005058:	4623      	mov	r3, r4
 800505a:	061b      	lsls	r3, r3, #24
 800505c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8005060:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8005064:	4623      	mov	r3, r4
 8005066:	4303      	orrs	r3, r0
 8005068:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800506c:	462b      	mov	r3, r5
 800506e:	430b      	orrs	r3, r1
 8005070:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005074:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 8005078:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800507c:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005080:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005084:	1d1a      	adds	r2, r3, #4
 8005086:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800508a:	4413      	add	r3, r2
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2200      	movs	r2, #0
 8005092:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8005096:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800509a:	f04f 0200 	mov.w	r2, #0
 800509e:	f04f 0300 	mov.w	r3, #0
 80050a2:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 80050a6:	0023      	movs	r3, r4
 80050a8:	2200      	movs	r2, #0
 80050aa:	ea40 0402 	orr.w	r4, r0, r2
 80050ae:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 80050b2:	430b      	orrs	r3, r1
 80050b4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80050b8:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80050bc:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80050c0:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 80050c4:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80050c8:	1d5a      	adds	r2, r3, #5
 80050ca:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80050ce:	4413      	add	r3, r2
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2200      	movs	r2, #0
 80050d6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80050da:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	f04f 0300 	mov.w	r3, #0
 80050e6:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 80050ea:	0223      	lsls	r3, r4, #8
 80050ec:	2200      	movs	r2, #0
 80050ee:	ea40 0402 	orr.w	r4, r0, r2
 80050f2:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 80050f6:	430b      	orrs	r3, r1
 80050f8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80050fc:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8005100:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005104:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005108:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800510c:	1d9a      	adds	r2, r3, #6
 800510e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005112:	4413      	add	r3, r2
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2200      	movs	r2, #0
 800511a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800511e:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 800512e:	0423      	lsls	r3, r4, #16
 8005130:	2200      	movs	r2, #0
 8005132:	ea40 0402 	orr.w	r4, r0, r2
 8005136:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 800513a:	430b      	orrs	r3, r1
 800513c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005140:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8005144:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005148:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 800514c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005150:	1dda      	adds	r2, r3, #7
 8005152:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005156:	4413      	add	r3, r2
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2200      	movs	r2, #0
 800515e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005162:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8005172:	0623      	lsls	r3, r4, #24
 8005174:	2200      	movs	r2, #0
 8005176:	ea40 0402 	orr.w	r4, r0, r2
 800517a:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 800517e:	430b      	orrs	r3, r1
 8005180:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005184:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8005188:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      this->y = u_y.real;
 800518c:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005190:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005194:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8005198:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800519c:	3308      	adds	r3, #8
 800519e:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 80051a2:	f04f 0200 	mov.w	r2, #0
 80051a6:	f04f 0300 	mov.w	r3, #0
 80051aa:	e9c7 2386 	strd	r2, r3, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80051ae:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80051b2:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 80051b6:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80051ba:	4413      	add	r3, r2
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2200      	movs	r2, #0
 80051c2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80051c6:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 80051ca:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 80051ce:	4623      	mov	r3, r4
 80051d0:	4303      	orrs	r3, r0
 80051d2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80051d6:	462b      	mov	r3, r5
 80051d8:	430b      	orrs	r3, r1
 80051da:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80051de:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 80051e2:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80051e6:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80051ea:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80051ee:	1c5a      	adds	r2, r3, #1
 80051f0:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80051f4:	4413      	add	r3, r2
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2200      	movs	r2, #0
 80051fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005200:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8005204:	f04f 0200 	mov.w	r2, #0
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8005210:	464c      	mov	r4, r9
 8005212:	0223      	lsls	r3, r4, #8
 8005214:	4644      	mov	r4, r8
 8005216:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800521a:	4644      	mov	r4, r8
 800521c:	0222      	lsls	r2, r4, #8
 800521e:	ea40 0402 	orr.w	r4, r0, r2
 8005222:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8005226:	430b      	orrs	r3, r1
 8005228:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800522c:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8005230:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005234:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005238:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800523c:	1c9a      	adds	r2, r3, #2
 800523e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005242:	4413      	add	r3, r2
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2200      	movs	r2, #0
 800524a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800524e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005252:	f04f 0200 	mov.w	r2, #0
 8005256:	f04f 0300 	mov.w	r3, #0
 800525a:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800525e:	464c      	mov	r4, r9
 8005260:	0423      	lsls	r3, r4, #16
 8005262:	4644      	mov	r4, r8
 8005264:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005268:	4644      	mov	r4, r8
 800526a:	0422      	lsls	r2, r4, #16
 800526c:	ea40 0402 	orr.w	r4, r0, r2
 8005270:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8005274:	430b      	orrs	r3, r1
 8005276:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800527a:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 800527e:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005282:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005286:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800528a:	1cda      	adds	r2, r3, #3
 800528c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005290:	4413      	add	r3, r2
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2200      	movs	r2, #0
 8005298:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800529c:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80052a0:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80052a4:	4623      	mov	r3, r4
 80052a6:	0a1b      	lsrs	r3, r3, #8
 80052a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80052ac:	4623      	mov	r3, r4
 80052ae:	061b      	lsls	r3, r3, #24
 80052b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052b4:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80052b8:	4623      	mov	r3, r4
 80052ba:	4303      	orrs	r3, r0
 80052bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80052c0:	462b      	mov	r3, r5
 80052c2:	430b      	orrs	r3, r1
 80052c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80052c8:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 80052cc:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 80052d0:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80052d4:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80052d8:	1d1a      	adds	r2, r3, #4
 80052da:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80052de:	4413      	add	r3, r2
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2200      	movs	r2, #0
 80052e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052ea:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80052ee:	f04f 0200 	mov.w	r2, #0
 80052f2:	f04f 0300 	mov.w	r3, #0
 80052f6:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 80052fa:	0023      	movs	r3, r4
 80052fc:	2200      	movs	r2, #0
 80052fe:	ea40 0402 	orr.w	r4, r0, r2
 8005302:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8005306:	430b      	orrs	r3, r1
 8005308:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800530c:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8005310:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8005314:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005318:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800531c:	1d5a      	adds	r2, r3, #5
 800531e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005322:	4413      	add	r3, r2
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2200      	movs	r2, #0
 800532a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800532e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8005332:	f04f 0200 	mov.w	r2, #0
 8005336:	f04f 0300 	mov.w	r3, #0
 800533a:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 800533e:	0223      	lsls	r3, r4, #8
 8005340:	2200      	movs	r2, #0
 8005342:	ea40 0402 	orr.w	r4, r0, r2
 8005346:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800534a:	430b      	orrs	r3, r1
 800534c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005350:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005354:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005358:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 800535c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005360:	1d9a      	adds	r2, r3, #6
 8005362:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005366:	4413      	add	r3, r2
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2200      	movs	r2, #0
 800536e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005372:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005376:	f04f 0200 	mov.w	r2, #0
 800537a:	f04f 0300 	mov.w	r3, #0
 800537e:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8005382:	0423      	lsls	r3, r4, #16
 8005384:	2200      	movs	r2, #0
 8005386:	ea40 0402 	orr.w	r4, r0, r2
 800538a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800538e:	430b      	orrs	r3, r1
 8005390:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005394:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005398:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 800539c:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80053a0:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80053a4:	1dda      	adds	r2, r3, #7
 80053a6:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80053aa:	4413      	add	r3, r2
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2200      	movs	r2, #0
 80053b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80053b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80053ba:	f04f 0200 	mov.w	r2, #0
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 80053c6:	0623      	lsls	r3, r4, #24
 80053c8:	2200      	movs	r2, #0
 80053ca:	ea40 0402 	orr.w	r4, r0, r2
 80053ce:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 80053d2:	430b      	orrs	r3, r1
 80053d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80053d8:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80053dc:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      this->z = u_z.real;
 80053e0:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80053e4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80053e8:	e9c3 0106 	strd	r0, r1, [r3, #24]
      offset += sizeof(this->z);
 80053ec:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80053f0:	3308      	adds	r3, #8
 80053f2:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_w;
      u_w.base = 0;
 80053f6:	f04f 0200 	mov.w	r2, #0
 80053fa:	f04f 0300 	mov.w	r3, #0
 80053fe:	e9c7 2384 	strd	r2, r3, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005402:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005406:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 800540a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800540e:	4413      	add	r3, r2
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2200      	movs	r2, #0
 8005416:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800541a:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800541e:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8005422:	4623      	mov	r3, r4
 8005424:	4303      	orrs	r3, r0
 8005426:	67bb      	str	r3, [r7, #120]	; 0x78
 8005428:	462b      	mov	r3, r5
 800542a:	430b      	orrs	r3, r1
 800542c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800542e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005432:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005436:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 800543a:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005444:	4413      	add	r3, r2
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2200      	movs	r2, #0
 800544c:	673b      	str	r3, [r7, #112]	; 0x70
 800544e:	677a      	str	r2, [r7, #116]	; 0x74
 8005450:	f04f 0200 	mov.w	r2, #0
 8005454:	f04f 0300 	mov.w	r3, #0
 8005458:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800545c:	464c      	mov	r4, r9
 800545e:	0223      	lsls	r3, r4, #8
 8005460:	4644      	mov	r4, r8
 8005462:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005466:	4644      	mov	r4, r8
 8005468:	0222      	lsls	r2, r4, #8
 800546a:	ea40 0402 	orr.w	r4, r0, r2
 800546e:	66bc      	str	r4, [r7, #104]	; 0x68
 8005470:	430b      	orrs	r3, r1
 8005472:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005474:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005478:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800547c:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005480:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005484:	1c9a      	adds	r2, r3, #2
 8005486:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800548a:	4413      	add	r3, r2
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2200      	movs	r2, #0
 8005492:	663b      	str	r3, [r7, #96]	; 0x60
 8005494:	667a      	str	r2, [r7, #100]	; 0x64
 8005496:	f04f 0200 	mov.w	r2, #0
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80054a2:	464c      	mov	r4, r9
 80054a4:	0423      	lsls	r3, r4, #16
 80054a6:	4644      	mov	r4, r8
 80054a8:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80054ac:	4644      	mov	r4, r8
 80054ae:	0422      	lsls	r2, r4, #16
 80054b0:	ea40 0402 	orr.w	r4, r0, r2
 80054b4:	65bc      	str	r4, [r7, #88]	; 0x58
 80054b6:	430b      	orrs	r3, r1
 80054b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054ba:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80054be:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80054c2:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 80054c6:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80054ca:	1cda      	adds	r2, r3, #3
 80054cc:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80054d0:	4413      	add	r3, r2
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2200      	movs	r2, #0
 80054d8:	653b      	str	r3, [r7, #80]	; 0x50
 80054da:	657a      	str	r2, [r7, #84]	; 0x54
 80054dc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80054e0:	4623      	mov	r3, r4
 80054e2:	0a1b      	lsrs	r3, r3, #8
 80054e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054e6:	4623      	mov	r3, r4
 80054e8:	061b      	lsls	r3, r3, #24
 80054ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80054ec:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80054f0:	4623      	mov	r3, r4
 80054f2:	4303      	orrs	r3, r0
 80054f4:	643b      	str	r3, [r7, #64]	; 0x40
 80054f6:	462b      	mov	r3, r5
 80054f8:	430b      	orrs	r3, r1
 80054fa:	647b      	str	r3, [r7, #68]	; 0x44
 80054fc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8005500:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005504:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005508:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800550c:	1d1a      	adds	r2, r3, #4
 800550e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005512:	4413      	add	r3, r2
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2200      	movs	r2, #0
 800551a:	63bb      	str	r3, [r7, #56]	; 0x38
 800551c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8005528:	0023      	movs	r3, r4
 800552a:	2200      	movs	r2, #0
 800552c:	ea40 0402 	orr.w	r4, r0, r2
 8005530:	633c      	str	r4, [r7, #48]	; 0x30
 8005532:	430b      	orrs	r3, r1
 8005534:	637b      	str	r3, [r7, #52]	; 0x34
 8005536:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800553a:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800553e:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005542:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005546:	1d5a      	adds	r2, r3, #5
 8005548:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800554c:	4413      	add	r3, r2
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2200      	movs	r2, #0
 8005554:	62bb      	str	r3, [r7, #40]	; 0x28
 8005556:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005558:	f04f 0200 	mov.w	r2, #0
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8005562:	0223      	lsls	r3, r4, #8
 8005564:	2200      	movs	r2, #0
 8005566:	ea40 0402 	orr.w	r4, r0, r2
 800556a:	623c      	str	r4, [r7, #32]
 800556c:	430b      	orrs	r3, r1
 800556e:	627b      	str	r3, [r7, #36]	; 0x24
 8005570:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005574:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005578:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 800557c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005580:	3306      	adds	r3, #6
 8005582:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 8005586:	4413      	add	r3, r2
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2200      	movs	r2, #0
 800558e:	61bb      	str	r3, [r7, #24]
 8005590:	61fa      	str	r2, [r7, #28]
 8005592:	f04f 0200 	mov.w	r2, #0
 8005596:	f04f 0300 	mov.w	r3, #0
 800559a:	69bc      	ldr	r4, [r7, #24]
 800559c:	0423      	lsls	r3, r4, #16
 800559e:	2200      	movs	r2, #0
 80055a0:	ea40 0402 	orr.w	r4, r0, r2
 80055a4:	613c      	str	r4, [r7, #16]
 80055a6:	430b      	orrs	r3, r1
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80055ae:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80055b2:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 80055b6:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80055ba:	3307      	adds	r3, #7
 80055bc:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 80055c0:	4413      	add	r3, r2
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2200      	movs	r2, #0
 80055c8:	60bb      	str	r3, [r7, #8]
 80055ca:	60fa      	str	r2, [r7, #12]
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	68bc      	ldr	r4, [r7, #8]
 80055d6:	0623      	lsls	r3, r4, #24
 80055d8:	2200      	movs	r2, #0
 80055da:	ea40 0402 	orr.w	r4, r0, r2
 80055de:	603c      	str	r4, [r7, #0]
 80055e0:	430b      	orrs	r3, r1
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80055e8:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      this->w = u_w.real;
 80055ec:	e9d7 2384 	ldrd	r2, r3, [r7, #528]	; 0x210
 80055f0:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 80055f4:	e9c1 2308 	strd	r2, r3, [r1, #32]
      offset += sizeof(this->w);
 80055f8:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80055fc:	3308      	adds	r3, #8
 80055fe:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
     return offset;
 8005602:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
    }
 8005606:	4618      	mov	r0, r3
 8005608:	f507 770f 	add.w	r7, r7, #572	; 0x23c
 800560c:	46bd      	mov	sp, r7
 800560e:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005612:	4770      	bx	lr

08005614 <_ZN13geometry_msgs10Quaternion7getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Quaternion"; };
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	4b03      	ldr	r3, [pc, #12]	; (800562c <_ZN13geometry_msgs10Quaternion7getTypeEv+0x18>)
 800561e:	4618      	mov	r0, r3
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	08014758 	.word	0x08014758

08005630 <_ZN13geometry_msgs10Quaternion6getMD5Ev>:
    virtual const char * getMD5() override { return "a779879fadf0160734f906b8c19c7004"; };
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	4b03      	ldr	r3, [pc, #12]	; (8005648 <_ZN13geometry_msgs10Quaternion6getMD5Ev+0x18>)
 800563a:	4618      	mov	r0, r3
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	08014774 	.word	0x08014774

0800564c <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4618      	mov	r0, r3
 8005658:	f7fe f99a 	bl	8003990 <_ZN3ros3MsgC1Ev>
 800565c:	4a0e      	ldr	r2, [pc, #56]	; (8005698 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	601a      	str	r2, [r3, #0]
      x(0),
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	f04f 0200 	mov.w	r2, #0
 8005668:	f04f 0300 	mov.w	r3, #0
 800566c:	e9c1 2302 	strd	r2, r3, [r1, #8]
      y(0),
 8005670:	6879      	ldr	r1, [r7, #4]
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	e9c1 2304 	strd	r2, r3, [r1, #16]
      z(0)
 800567e:	6879      	ldr	r1, [r7, #4]
 8005680:	f04f 0200 	mov.w	r2, #0
 8005684:	f04f 0300 	mov.w	r3, #0
 8005688:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	08014a14 	.word	0x08014a14

0800569c <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 800569c:	b480      	push	{r7}
 800569e:	b08b      	sub	sp, #44	; 0x2c
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80056b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 80056b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056ba:	6838      	ldr	r0, [r7, #0]
 80056bc:	4401      	add	r1, r0
 80056be:	b2d3      	uxtb	r3, r2
 80056c0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 80056c2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80056c6:	f04f 0200 	mov.w	r2, #0
 80056ca:	f04f 0300 	mov.w	r3, #0
 80056ce:	0a02      	lsrs	r2, r0, #8
 80056d0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80056d4:	0a0b      	lsrs	r3, r1, #8
 80056d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056d8:	3101      	adds	r1, #1
 80056da:	6838      	ldr	r0, [r7, #0]
 80056dc:	4401      	add	r1, r0
 80056de:	b2d3      	uxtb	r3, r2
 80056e0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 80056e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80056e6:	f04f 0200 	mov.w	r2, #0
 80056ea:	f04f 0300 	mov.w	r3, #0
 80056ee:	0c02      	lsrs	r2, r0, #16
 80056f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80056f4:	0c0b      	lsrs	r3, r1, #16
 80056f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056f8:	3102      	adds	r1, #2
 80056fa:	6838      	ldr	r0, [r7, #0]
 80056fc:	4401      	add	r1, r0
 80056fe:	b2d3      	uxtb	r3, r2
 8005700:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8005702:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	0e02      	lsrs	r2, r0, #24
 8005710:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005714:	0e0b      	lsrs	r3, r1, #24
 8005716:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005718:	3103      	adds	r1, #3
 800571a:	6838      	ldr	r0, [r7, #0]
 800571c:	4401      	add	r1, r0
 800571e:	b2d3      	uxtb	r3, r2
 8005720:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 8005722:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005726:	f04f 0200 	mov.w	r2, #0
 800572a:	f04f 0300 	mov.w	r3, #0
 800572e:	000a      	movs	r2, r1
 8005730:	2300      	movs	r3, #0
 8005732:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005734:	3104      	adds	r1, #4
 8005736:	6838      	ldr	r0, [r7, #0]
 8005738:	4401      	add	r1, r0
 800573a:	b2d3      	uxtb	r3, r2
 800573c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 800573e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	0a0a      	lsrs	r2, r1, #8
 800574c:	2300      	movs	r3, #0
 800574e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005750:	3105      	adds	r1, #5
 8005752:	6838      	ldr	r0, [r7, #0]
 8005754:	4401      	add	r1, r0
 8005756:	b2d3      	uxtb	r3, r2
 8005758:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 800575a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	f04f 0300 	mov.w	r3, #0
 8005766:	0c0a      	lsrs	r2, r1, #16
 8005768:	2300      	movs	r3, #0
 800576a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800576c:	3106      	adds	r1, #6
 800576e:	6838      	ldr	r0, [r7, #0]
 8005770:	4401      	add	r1, r0
 8005772:	b2d3      	uxtb	r3, r2
 8005774:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8005776:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800577a:	f04f 0200 	mov.w	r2, #0
 800577e:	f04f 0300 	mov.w	r3, #0
 8005782:	0e0a      	lsrs	r2, r1, #24
 8005784:	2300      	movs	r3, #0
 8005786:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005788:	3107      	adds	r1, #7
 800578a:	6838      	ldr	r0, [r7, #0]
 800578c:	4401      	add	r1, r0
 800578e:	b2d3      	uxtb	r3, r2
 8005790:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	3308      	adds	r3, #8
 8005796:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800579e:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 80057a2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80057a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057a8:	6838      	ldr	r0, [r7, #0]
 80057aa:	4401      	add	r1, r0
 80057ac:	b2d3      	uxtb	r3, r2
 80057ae:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 80057b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	f04f 0300 	mov.w	r3, #0
 80057bc:	0a02      	lsrs	r2, r0, #8
 80057be:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80057c2:	0a0b      	lsrs	r3, r1, #8
 80057c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057c6:	3101      	adds	r1, #1
 80057c8:	6838      	ldr	r0, [r7, #0]
 80057ca:	4401      	add	r1, r0
 80057cc:	b2d3      	uxtb	r3, r2
 80057ce:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 80057d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057d4:	f04f 0200 	mov.w	r2, #0
 80057d8:	f04f 0300 	mov.w	r3, #0
 80057dc:	0c02      	lsrs	r2, r0, #16
 80057de:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80057e2:	0c0b      	lsrs	r3, r1, #16
 80057e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057e6:	3102      	adds	r1, #2
 80057e8:	6838      	ldr	r0, [r7, #0]
 80057ea:	4401      	add	r1, r0
 80057ec:	b2d3      	uxtb	r3, r2
 80057ee:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 80057f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057f4:	f04f 0200 	mov.w	r2, #0
 80057f8:	f04f 0300 	mov.w	r3, #0
 80057fc:	0e02      	lsrs	r2, r0, #24
 80057fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005802:	0e0b      	lsrs	r3, r1, #24
 8005804:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005806:	3103      	adds	r1, #3
 8005808:	6838      	ldr	r0, [r7, #0]
 800580a:	4401      	add	r1, r0
 800580c:	b2d3      	uxtb	r3, r2
 800580e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8005810:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	000a      	movs	r2, r1
 800581e:	2300      	movs	r3, #0
 8005820:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005822:	3104      	adds	r1, #4
 8005824:	6838      	ldr	r0, [r7, #0]
 8005826:	4401      	add	r1, r0
 8005828:	b2d3      	uxtb	r3, r2
 800582a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 800582c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005830:	f04f 0200 	mov.w	r2, #0
 8005834:	f04f 0300 	mov.w	r3, #0
 8005838:	0a0a      	lsrs	r2, r1, #8
 800583a:	2300      	movs	r3, #0
 800583c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800583e:	3105      	adds	r1, #5
 8005840:	6838      	ldr	r0, [r7, #0]
 8005842:	4401      	add	r1, r0
 8005844:	b2d3      	uxtb	r3, r2
 8005846:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8005848:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	f04f 0300 	mov.w	r3, #0
 8005854:	0c0a      	lsrs	r2, r1, #16
 8005856:	2300      	movs	r3, #0
 8005858:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800585a:	3106      	adds	r1, #6
 800585c:	6838      	ldr	r0, [r7, #0]
 800585e:	4401      	add	r1, r0
 8005860:	b2d3      	uxtb	r3, r2
 8005862:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8005864:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005868:	f04f 0200 	mov.w	r2, #0
 800586c:	f04f 0300 	mov.w	r3, #0
 8005870:	0e0a      	lsrs	r2, r1, #24
 8005872:	2300      	movs	r3, #0
 8005874:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005876:	3107      	adds	r1, #7
 8005878:	6838      	ldr	r0, [r7, #0]
 800587a:	4401      	add	r1, r0
 800587c:	b2d3      	uxtb	r3, r2
 800587e:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8005880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005882:	3308      	adds	r3, #8
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800588c:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8005890:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005894:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005896:	6838      	ldr	r0, [r7, #0]
 8005898:	4401      	add	r1, r0
 800589a:	b2d3      	uxtb	r3, r2
 800589c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 800589e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058a2:	f04f 0200 	mov.w	r2, #0
 80058a6:	f04f 0300 	mov.w	r3, #0
 80058aa:	0a02      	lsrs	r2, r0, #8
 80058ac:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80058b0:	0a0b      	lsrs	r3, r1, #8
 80058b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058b4:	3101      	adds	r1, #1
 80058b6:	6838      	ldr	r0, [r7, #0]
 80058b8:	4401      	add	r1, r0
 80058ba:	b2d3      	uxtb	r3, r2
 80058bc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 80058be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	0c02      	lsrs	r2, r0, #16
 80058cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80058d0:	0c0b      	lsrs	r3, r1, #16
 80058d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058d4:	3102      	adds	r1, #2
 80058d6:	6838      	ldr	r0, [r7, #0]
 80058d8:	4401      	add	r1, r0
 80058da:	b2d3      	uxtb	r3, r2
 80058dc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 80058de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058e2:	f04f 0200 	mov.w	r2, #0
 80058e6:	f04f 0300 	mov.w	r3, #0
 80058ea:	0e02      	lsrs	r2, r0, #24
 80058ec:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80058f0:	0e0b      	lsrs	r3, r1, #24
 80058f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058f4:	3103      	adds	r1, #3
 80058f6:	6838      	ldr	r0, [r7, #0]
 80058f8:	4401      	add	r1, r0
 80058fa:	b2d3      	uxtb	r3, r2
 80058fc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 80058fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005902:	f04f 0200 	mov.w	r2, #0
 8005906:	f04f 0300 	mov.w	r3, #0
 800590a:	000a      	movs	r2, r1
 800590c:	2300      	movs	r3, #0
 800590e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005910:	3104      	adds	r1, #4
 8005912:	6838      	ldr	r0, [r7, #0]
 8005914:	4401      	add	r1, r0
 8005916:	b2d3      	uxtb	r3, r2
 8005918:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 800591a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800591e:	f04f 0200 	mov.w	r2, #0
 8005922:	f04f 0300 	mov.w	r3, #0
 8005926:	0a0a      	lsrs	r2, r1, #8
 8005928:	2300      	movs	r3, #0
 800592a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800592c:	3105      	adds	r1, #5
 800592e:	6838      	ldr	r0, [r7, #0]
 8005930:	4401      	add	r1, r0
 8005932:	b2d3      	uxtb	r3, r2
 8005934:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 8005936:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800593a:	f04f 0200 	mov.w	r2, #0
 800593e:	f04f 0300 	mov.w	r3, #0
 8005942:	0c0a      	lsrs	r2, r1, #16
 8005944:	2300      	movs	r3, #0
 8005946:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005948:	3106      	adds	r1, #6
 800594a:	6838      	ldr	r0, [r7, #0]
 800594c:	4401      	add	r1, r0
 800594e:	b2d3      	uxtb	r3, r2
 8005950:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 8005952:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	f04f 0300 	mov.w	r3, #0
 800595e:	0e0a      	lsrs	r2, r1, #24
 8005960:	2300      	movs	r3, #0
 8005962:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005964:	3107      	adds	r1, #7
 8005966:	6838      	ldr	r0, [r7, #0]
 8005968:	4401      	add	r1, r0
 800596a:	b2d3      	uxtb	r3, r2
 800596c:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 800596e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005970:	3308      	adds	r3, #8
 8005972:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 8005974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8005976:	4618      	mov	r0, r3
 8005978:	372c      	adds	r7, #44	; 0x2c
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8005982:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005986:	b0eb      	sub	sp, #428	; 0x1ac
 8005988:	af00      	add	r7, sp, #0
 800598a:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 800598e:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 8005992:	2300      	movs	r3, #0
 8005994:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8005998:	f04f 0200 	mov.w	r2, #0
 800599c:	f04f 0300 	mov.w	r3, #0
 80059a0:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80059a4:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80059a8:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80059ac:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80059b0:	4413      	add	r3, r2
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2200      	movs	r2, #0
 80059b8:	461c      	mov	r4, r3
 80059ba:	4615      	mov	r5, r2
 80059bc:	ea40 0804 	orr.w	r8, r0, r4
 80059c0:	ea41 0905 	orr.w	r9, r1, r5
 80059c4:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80059c8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80059cc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80059d0:	1c5a      	adds	r2, r3, #1
 80059d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80059d6:	4413      	add	r3, r2
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2200      	movs	r2, #0
 80059de:	469a      	mov	sl, r3
 80059e0:	4693      	mov	fp, r2
 80059e2:	f04f 0200 	mov.w	r2, #0
 80059e6:	f04f 0300 	mov.w	r3, #0
 80059ea:	ea4f 230b 	mov.w	r3, fp, lsl #8
 80059ee:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 80059f2:	ea4f 220a 	mov.w	r2, sl, lsl #8
 80059f6:	ea40 0402 	orr.w	r4, r0, r2
 80059fa:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 80059fe:	430b      	orrs	r3, r1
 8005a00:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005a04:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8005a08:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005a0c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005a10:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005a14:	1c9a      	adds	r2, r3, #2
 8005a16:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005a1a:	4413      	add	r3, r2
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2200      	movs	r2, #0
 8005a22:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8005a26:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8005a2a:	f04f 0200 	mov.w	r2, #0
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 8005a36:	464c      	mov	r4, r9
 8005a38:	0423      	lsls	r3, r4, #16
 8005a3a:	4644      	mov	r4, r8
 8005a3c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005a40:	4644      	mov	r4, r8
 8005a42:	0422      	lsls	r2, r4, #16
 8005a44:	ea40 0402 	orr.w	r4, r0, r2
 8005a48:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 8005a4c:	430b      	orrs	r3, r1
 8005a4e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8005a52:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8005a56:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005a5a:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005a5e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005a62:	1cda      	adds	r2, r3, #3
 8005a64:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005a68:	4413      	add	r3, r2
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8005a74:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8005a78:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8005a7c:	4623      	mov	r3, r4
 8005a7e:	0a1b      	lsrs	r3, r3, #8
 8005a80:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8005a84:	4623      	mov	r3, r4
 8005a86:	061b      	lsls	r3, r3, #24
 8005a88:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8005a8c:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8005a90:	4623      	mov	r3, r4
 8005a92:	4303      	orrs	r3, r0
 8005a94:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005a98:	462b      	mov	r3, r5
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005aa0:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 8005aa4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005aa8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005aac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005ab0:	1d1a      	adds	r2, r3, #4
 8005ab2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005ab6:	4413      	add	r3, r2
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	2200      	movs	r2, #0
 8005abe:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8005ac2:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 8005ad2:	0023      	movs	r3, r4
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	ea40 0402 	orr.w	r4, r0, r2
 8005ada:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8005ae4:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8005ae8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8005aec:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005af0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005af4:	1d5a      	adds	r2, r3, #5
 8005af6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005afa:	4413      	add	r3, r2
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2200      	movs	r2, #0
 8005b02:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8005b06:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	f04f 0300 	mov.w	r3, #0
 8005b12:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 8005b16:	0223      	lsls	r3, r4, #8
 8005b18:	2200      	movs	r2, #0
 8005b1a:	ea40 0402 	orr.w	r4, r0, r2
 8005b1e:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 8005b22:	430b      	orrs	r3, r1
 8005b24:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8005b28:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8005b2c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005b30:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005b34:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005b38:	1d9a      	adds	r2, r3, #6
 8005b3a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005b3e:	4413      	add	r3, r2
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2200      	movs	r2, #0
 8005b46:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005b4a:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8005b4e:	f04f 0200 	mov.w	r2, #0
 8005b52:	f04f 0300 	mov.w	r3, #0
 8005b56:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 8005b5a:	0423      	lsls	r3, r4, #16
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	ea40 0402 	orr.w	r4, r0, r2
 8005b62:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 8005b66:	430b      	orrs	r3, r1
 8005b68:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005b6c:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8005b70:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005b74:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005b78:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005b7c:	1dda      	adds	r2, r3, #7
 8005b7e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005b82:	4413      	add	r3, r2
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005b8e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005b92:	f04f 0200 	mov.w	r2, #0
 8005b96:	f04f 0300 	mov.w	r3, #0
 8005b9a:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8005b9e:	0623      	lsls	r3, r4, #24
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	ea40 0402 	orr.w	r4, r0, r2
 8005ba6:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8005baa:	430b      	orrs	r3, r1
 8005bac:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005bb0:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8005bb4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8005bb8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005bbc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8005bc0:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8005bc4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005bc8:	3308      	adds	r3, #8
 8005bca:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8005bce:	f04f 0200 	mov.w	r2, #0
 8005bd2:	f04f 0300 	mov.w	r3, #0
 8005bd6:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005bda:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005bde:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8005be2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005be6:	4413      	add	r3, r2
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2200      	movs	r2, #0
 8005bee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005bf2:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8005bf6:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8005bfa:	4623      	mov	r3, r4
 8005bfc:	4303      	orrs	r3, r0
 8005bfe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005c02:	462b      	mov	r3, r5
 8005c04:	430b      	orrs	r3, r1
 8005c06:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005c0a:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8005c0e:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005c12:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005c16:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005c1a:	1c5a      	adds	r2, r3, #1
 8005c1c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005c20:	4413      	add	r3, r2
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2200      	movs	r2, #0
 8005c28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c2c:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8005c30:	f04f 0200 	mov.w	r2, #0
 8005c34:	f04f 0300 	mov.w	r3, #0
 8005c38:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8005c3c:	464c      	mov	r4, r9
 8005c3e:	0223      	lsls	r3, r4, #8
 8005c40:	4644      	mov	r4, r8
 8005c42:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c46:	4644      	mov	r4, r8
 8005c48:	0222      	lsls	r2, r4, #8
 8005c4a:	ea40 0402 	orr.w	r4, r0, r2
 8005c4e:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8005c52:	430b      	orrs	r3, r1
 8005c54:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005c58:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8005c5c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005c60:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005c64:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005c68:	1c9a      	adds	r2, r3, #2
 8005c6a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005c6e:	4413      	add	r3, r2
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2200      	movs	r2, #0
 8005c76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005c7e:	f04f 0200 	mov.w	r2, #0
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8005c8a:	464c      	mov	r4, r9
 8005c8c:	0423      	lsls	r3, r4, #16
 8005c8e:	4644      	mov	r4, r8
 8005c90:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005c94:	4644      	mov	r4, r8
 8005c96:	0422      	lsls	r2, r4, #16
 8005c98:	ea40 0402 	orr.w	r4, r0, r2
 8005c9c:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ca6:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8005caa:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005cae:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005cb2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005cb6:	1cda      	adds	r2, r3, #3
 8005cb8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005cbc:	4413      	add	r3, r2
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005cc8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005ccc:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8005cd0:	4623      	mov	r3, r4
 8005cd2:	0a1b      	lsrs	r3, r3, #8
 8005cd4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005cd8:	4623      	mov	r3, r4
 8005cda:	061b      	lsls	r3, r3, #24
 8005cdc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ce0:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8005ce4:	4623      	mov	r3, r4
 8005ce6:	4303      	orrs	r3, r0
 8005ce8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005cec:	462b      	mov	r3, r5
 8005cee:	430b      	orrs	r3, r1
 8005cf0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005cf4:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8005cf8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005cfc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005d00:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005d04:	1d1a      	adds	r2, r3, #4
 8005d06:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005d0a:	4413      	add	r3, r2
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	2200      	movs	r2, #0
 8005d12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005d16:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005d1a:	f04f 0200 	mov.w	r2, #0
 8005d1e:	f04f 0300 	mov.w	r3, #0
 8005d22:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8005d26:	0023      	movs	r3, r4
 8005d28:	2200      	movs	r2, #0
 8005d2a:	ea40 0402 	orr.w	r4, r0, r2
 8005d2e:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8005d32:	430b      	orrs	r3, r1
 8005d34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005d38:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8005d3c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8005d40:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005d44:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005d48:	1d5a      	adds	r2, r3, #5
 8005d4a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005d4e:	4413      	add	r3, r2
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	2200      	movs	r2, #0
 8005d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d5a:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8005d5e:	f04f 0200 	mov.w	r2, #0
 8005d62:	f04f 0300 	mov.w	r3, #0
 8005d66:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 8005d6a:	0223      	lsls	r3, r4, #8
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	ea40 0402 	orr.w	r4, r0, r2
 8005d72:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8005d76:	430b      	orrs	r3, r1
 8005d78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d7c:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005d80:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005d84:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005d88:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005d8c:	1d9a      	adds	r2, r3, #6
 8005d8e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005d92:	4413      	add	r3, r2
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005da2:	f04f 0200 	mov.w	r2, #0
 8005da6:	f04f 0300 	mov.w	r3, #0
 8005daa:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8005dae:	0423      	lsls	r3, r4, #16
 8005db0:	2200      	movs	r2, #0
 8005db2:	ea40 0402 	orr.w	r4, r0, r2
 8005db6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8005dba:	430b      	orrs	r3, r1
 8005dbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005dc0:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005dc4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005dc8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005dcc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005dd0:	1dda      	adds	r2, r3, #7
 8005dd2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005dd6:	4413      	add	r3, r2
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005de2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005de6:	f04f 0200 	mov.w	r2, #0
 8005dea:	f04f 0300 	mov.w	r3, #0
 8005dee:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8005df2:	0623      	lsls	r3, r4, #24
 8005df4:	2200      	movs	r2, #0
 8005df6:	ea40 0402 	orr.w	r4, r0, r2
 8005dfa:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8005dfe:	430b      	orrs	r3, r1
 8005e00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005e04:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8005e08:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8005e0c:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005e10:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8005e14:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8005e18:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005e1c:	3308      	adds	r3, #8
 8005e1e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	f04f 0300 	mov.w	r3, #0
 8005e2a:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005e2e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005e32:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8005e36:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005e3a:	4413      	add	r3, r2
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2200      	movs	r2, #0
 8005e42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e46:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8005e4a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8005e4e:	4623      	mov	r3, r4
 8005e50:	4303      	orrs	r3, r0
 8005e52:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e54:	462b      	mov	r3, r5
 8005e56:	430b      	orrs	r3, r1
 8005e58:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005e5a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005e5e:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005e62:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005e66:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005e70:	4413      	add	r3, r2
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2200      	movs	r2, #0
 8005e78:	673b      	str	r3, [r7, #112]	; 0x70
 8005e7a:	677a      	str	r2, [r7, #116]	; 0x74
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e88:	464c      	mov	r4, r9
 8005e8a:	0223      	lsls	r3, r4, #8
 8005e8c:	4644      	mov	r4, r8
 8005e8e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005e92:	4644      	mov	r4, r8
 8005e94:	0222      	lsls	r2, r4, #8
 8005e96:	ea40 0402 	orr.w	r4, r0, r2
 8005e9a:	66bc      	str	r4, [r7, #104]	; 0x68
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ea0:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005ea4:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005ea8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005eac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005eb0:	1c9a      	adds	r2, r3, #2
 8005eb2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005eb6:	4413      	add	r3, r2
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	663b      	str	r3, [r7, #96]	; 0x60
 8005ec0:	667a      	str	r2, [r7, #100]	; 0x64
 8005ec2:	f04f 0200 	mov.w	r2, #0
 8005ec6:	f04f 0300 	mov.w	r3, #0
 8005eca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005ece:	464c      	mov	r4, r9
 8005ed0:	0423      	lsls	r3, r4, #16
 8005ed2:	4644      	mov	r4, r8
 8005ed4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005ed8:	4644      	mov	r4, r8
 8005eda:	0422      	lsls	r2, r4, #16
 8005edc:	ea40 0402 	orr.w	r4, r0, r2
 8005ee0:	65bc      	str	r4, [r7, #88]	; 0x58
 8005ee2:	430b      	orrs	r3, r1
 8005ee4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ee6:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8005eea:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005eee:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005ef2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005ef6:	1cda      	adds	r2, r3, #3
 8005ef8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005efc:	4413      	add	r3, r2
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2200      	movs	r2, #0
 8005f04:	653b      	str	r3, [r7, #80]	; 0x50
 8005f06:	657a      	str	r2, [r7, #84]	; 0x54
 8005f08:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8005f0c:	4623      	mov	r3, r4
 8005f0e:	0a1b      	lsrs	r3, r3, #8
 8005f10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f12:	4623      	mov	r3, r4
 8005f14:	061b      	lsls	r3, r3, #24
 8005f16:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f18:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8005f1c:	4623      	mov	r3, r4
 8005f1e:	4303      	orrs	r3, r0
 8005f20:	643b      	str	r3, [r7, #64]	; 0x40
 8005f22:	462b      	mov	r3, r5
 8005f24:	430b      	orrs	r3, r1
 8005f26:	647b      	str	r3, [r7, #68]	; 0x44
 8005f28:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8005f2c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005f30:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005f34:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005f38:	1d1a      	adds	r2, r3, #4
 8005f3a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005f3e:	4413      	add	r3, r2
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2200      	movs	r2, #0
 8005f46:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f48:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005f4a:	f04f 0200 	mov.w	r2, #0
 8005f4e:	f04f 0300 	mov.w	r3, #0
 8005f52:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8005f54:	0023      	movs	r3, r4
 8005f56:	2200      	movs	r2, #0
 8005f58:	ea40 0402 	orr.w	r4, r0, r2
 8005f5c:	633c      	str	r4, [r7, #48]	; 0x30
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	637b      	str	r3, [r7, #52]	; 0x34
 8005f62:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005f66:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8005f6a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005f6e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005f72:	1d5a      	adds	r2, r3, #5
 8005f74:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005f78:	4413      	add	r3, r2
 8005f7a:	781b      	ldrb	r3, [r3, #0]
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2200      	movs	r2, #0
 8005f80:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f84:	f04f 0200 	mov.w	r2, #0
 8005f88:	f04f 0300 	mov.w	r3, #0
 8005f8c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8005f8e:	0223      	lsls	r3, r4, #8
 8005f90:	2200      	movs	r2, #0
 8005f92:	ea40 0402 	orr.w	r4, r0, r2
 8005f96:	623c      	str	r4, [r7, #32]
 8005f98:	430b      	orrs	r3, r1
 8005f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f9c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005fa0:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005fa4:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005fa8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005fac:	3306      	adds	r3, #6
 8005fae:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8005fb2:	4413      	add	r3, r2
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2200      	movs	r2, #0
 8005fba:	61bb      	str	r3, [r7, #24]
 8005fbc:	61fa      	str	r2, [r7, #28]
 8005fbe:	f04f 0200 	mov.w	r2, #0
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	69bc      	ldr	r4, [r7, #24]
 8005fc8:	0423      	lsls	r3, r4, #16
 8005fca:	2200      	movs	r2, #0
 8005fcc:	ea40 0402 	orr.w	r4, r0, r2
 8005fd0:	613c      	str	r4, [r7, #16]
 8005fd2:	430b      	orrs	r3, r1
 8005fd4:	617b      	str	r3, [r7, #20]
 8005fd6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005fda:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005fde:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005fe2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005fe6:	3307      	adds	r3, #7
 8005fe8:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8005fec:	4413      	add	r3, r2
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	60bb      	str	r3, [r7, #8]
 8005ff6:	60fa      	str	r2, [r7, #12]
 8005ff8:	f04f 0200 	mov.w	r2, #0
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	68bc      	ldr	r4, [r7, #8]
 8006002:	0623      	lsls	r3, r4, #24
 8006004:	2200      	movs	r2, #0
 8006006:	ea40 0402 	orr.w	r4, r0, r2
 800600a:	603c      	str	r4, [r7, #0]
 800600c:	430b      	orrs	r3, r1
 800600e:	607b      	str	r3, [r7, #4]
 8006010:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006014:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8006018:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 800601c:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8006020:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8006024:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006028:	3308      	adds	r3, #8
 800602a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 800602e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 8006032:	4618      	mov	r0, r3
 8006034:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8006038:	46bd      	mov	sp, r7
 800603a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800603e:	4770      	bx	lr

08006040 <_ZN13geometry_msgs7Vector37getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Vector3"; };
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	4b03      	ldr	r3, [pc, #12]	; (8006058 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 800604a:	4618      	mov	r0, r3
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	08014798 	.word	0x08014798

0800605c <_ZN13geometry_msgs7Vector36getMD5Ev>:
    virtual const char * getMD5() override { return "4a842b65f413084dc2b10fb484ea7f17"; };
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	4b03      	ldr	r3, [pc, #12]	; (8006074 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8006066:	4618      	mov	r0, r3
 8006068:	370c      	adds	r7, #12
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	080147b0 	.word	0x080147b0

08006078 <_ZN8std_msgs7Float32C1Ev>:
  {
    public:
      typedef float _data_type;
      _data_type data;

    Float32():
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
      data(0)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4618      	mov	r0, r3
 8006084:	f7fd fc84 	bl	8003990 <_ZN3ros3MsgC1Ev>
 8006088:	4a05      	ldr	r2, [pc, #20]	; (80060a0 <_ZN8std_msgs7Float32C1Ev+0x28>)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f04f 0200 	mov.w	r2, #0
 8006094:	605a      	str	r2, [r3, #4]
    {
    }
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4618      	mov	r0, r3
 800609a:	3708      	adds	r7, #8
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	080149fc 	.word	0x080149fc

080060a4 <_ZNK8std_msgs7Float329serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80060ae:	2300      	movs	r3, #0
 80060b0:	60fb      	str	r3, [r7, #12]
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	60bb      	str	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 80060b8:	68b9      	ldr	r1, [r7, #8]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	4413      	add	r3, r2
 80060c0:	b2ca      	uxtb	r2, r1
 80060c2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	0a19      	lsrs	r1, r3, #8
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3301      	adds	r3, #1
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	4413      	add	r3, r2
 80060d0:	b2ca      	uxtb	r2, r1
 80060d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	0c19      	lsrs	r1, r3, #16
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3302      	adds	r3, #2
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	4413      	add	r3, r2
 80060e0:	b2ca      	uxtb	r2, r1
 80060e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	0e19      	lsrs	r1, r3, #24
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	3303      	adds	r3, #3
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	4413      	add	r3, r2
 80060f0:	b2ca      	uxtb	r2, r1
 80060f2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	3304      	adds	r3, #4
 80060f8:	60fb      	str	r3, [r7, #12]
      return offset;
 80060fa:	68fb      	ldr	r3, [r7, #12]
    }
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <_ZN8std_msgs7Float3211deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8006112:	2300      	movs	r3, #0
 8006114:	60fb      	str	r3, [r7, #12]
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.base = 0;
 8006116:	2300      	movs	r3, #0
 8006118:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	6839      	ldr	r1, [r7, #0]
 8006120:	440a      	add	r2, r1
 8006122:	7812      	ldrb	r2, [r2, #0]
 8006124:	4313      	orrs	r3, r2
 8006126:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	3301      	adds	r3, #1
 800612e:	6839      	ldr	r1, [r7, #0]
 8006130:	440b      	add	r3, r1
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	021b      	lsls	r3, r3, #8
 8006136:	4313      	orrs	r3, r2
 8006138:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800613a:	68ba      	ldr	r2, [r7, #8]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	3302      	adds	r3, #2
 8006140:	6839      	ldr	r1, [r7, #0]
 8006142:	440b      	add	r3, r1
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	041b      	lsls	r3, r3, #16
 8006148:	4313      	orrs	r3, r2
 800614a:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	3303      	adds	r3, #3
 8006152:	6839      	ldr	r1, [r7, #0]
 8006154:	440b      	add	r3, r1
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	061b      	lsls	r3, r3, #24
 800615a:	4313      	orrs	r3, r2
 800615c:	60bb      	str	r3, [r7, #8]
      this->data = u_data.real;
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	3304      	adds	r3, #4
 8006168:	60fb      	str	r3, [r7, #12]
     return offset;
 800616a:	68fb      	ldr	r3, [r7, #12]
    }
 800616c:	4618      	mov	r0, r3
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <_ZN8std_msgs7Float327getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Float32"; };
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	4b03      	ldr	r3, [pc, #12]	; (8006190 <_ZN8std_msgs7Float327getTypeEv+0x18>)
 8006182:	4618      	mov	r0, r3
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	080147d4 	.word	0x080147d4

08006194 <_ZN8std_msgs7Float326getMD5Ev>:
    virtual const char * getMD5() override { return "73fcbf46b49191e672908e50842a83d4"; };
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	4b03      	ldr	r3, [pc, #12]	; (80061ac <_ZN8std_msgs7Float326getMD5Ev+0x18>)
 800619e:	4618      	mov	r0, r3
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	080147e8 	.word	0x080147e8

080061b0 <_ZN8std_msgs4BoolC1Ev>:
  {
    public:
      typedef bool _data_type;
      _data_type data;

    Bool():
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
      data(0)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7fd fbe8 	bl	8003990 <_ZN3ros3MsgC1Ev>
 80061c0:	4a05      	ldr	r2, [pc, #20]	; (80061d8 <_ZN8std_msgs4BoolC1Ev+0x28>)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	601a      	str	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	711a      	strb	r2, [r3, #4]
    {
    }
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	080149e4 	.word	0x080149e4

080061dc <_ZNK8std_msgs4Bool9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80061e6:	2300      	movs	r3, #0
 80061e8:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	791b      	ldrb	r3, [r3, #4]
 80061ee:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	4413      	add	r3, r2
 80061f6:	7a3a      	ldrb	r2, [r7, #8]
 80061f8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	3301      	adds	r3, #1
 80061fe:	60fb      	str	r3, [r7, #12]
      return offset;
 8006200:	68fb      	ldr	r3, [r7, #12]
    }
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <_ZN8std_msgs4Bool11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800620e:	b480      	push	{r7}
 8006210:	b085      	sub	sp, #20
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
 8006216:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 800621c:	2300      	movs	r3, #0
 800621e:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8006220:	7a3a      	ldrb	r2, [r7, #8]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6839      	ldr	r1, [r7, #0]
 8006226:	440b      	add	r3, r1
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	4313      	orrs	r3, r2
 800622c:	b2db      	uxtb	r3, r3
 800622e:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 8006230:	7a3a      	ldrb	r2, [r7, #8]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	3301      	adds	r3, #1
 800623a:	60fb      	str	r3, [r7, #12]
     return offset;
 800623c:	68fb      	ldr	r3, [r7, #12]
    }
 800623e:	4618      	mov	r0, r3
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <_ZN8std_msgs4Bool7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Bool"; };
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	4b03      	ldr	r3, [pc, #12]	; (8006264 <_ZN8std_msgs4Bool7getTypeEv+0x18>)
 8006256:	4618      	mov	r0, r3
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	0801480c 	.word	0x0801480c

08006268 <_ZN8std_msgs4Bool6getMD5Ev>:
    virtual const char * getMD5() override { return "8b94c1b53db61fb6aed406028ad6332a"; };
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	4b03      	ldr	r3, [pc, #12]	; (8006280 <_ZN8std_msgs4Bool6getMD5Ev+0x18>)
 8006272:	4618      	mov	r0, r3
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	0801481c 	.word	0x0801481c

08006284 <_Z11kinCallbackRKN13geometry_msgs7Vector3E>:
float Aksendbg[3];
float errorPub;
float InvTarget[3];
bool stateInv;

void kinCallback(const geometry_msgs::Vector3 &data){
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
	xtarget = data.x;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006292:	4610      	mov	r0, r2
 8006294:	4619      	mov	r1, r3
 8006296:	f7fa fc97 	bl	8000bc8 <__aeabi_d2f>
 800629a:	4603      	mov	r3, r0
 800629c:	4a0c      	ldr	r2, [pc, #48]	; (80062d0 <_Z11kinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 800629e:	6013      	str	r3, [r2, #0]
	ytarget = data.y;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80062a6:	4610      	mov	r0, r2
 80062a8:	4619      	mov	r1, r3
 80062aa:	f7fa fc8d 	bl	8000bc8 <__aeabi_d2f>
 80062ae:	4603      	mov	r3, r0
 80062b0:	4a08      	ldr	r2, [pc, #32]	; (80062d4 <_Z11kinCallbackRKN13geometry_msgs7Vector3E+0x50>)
 80062b2:	6013      	str	r3, [r2, #0]
	thtarget = data.z;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80062ba:	4610      	mov	r0, r2
 80062bc:	4619      	mov	r1, r3
 80062be:	f7fa fc83 	bl	8000bc8 <__aeabi_d2f>
 80062c2:	4603      	mov	r3, r0
 80062c4:	4a04      	ldr	r2, [pc, #16]	; (80062d8 <_Z11kinCallbackRKN13geometry_msgs7Vector3E+0x54>)
 80062c6:	6013      	str	r3, [r2, #0]
}
 80062c8:	bf00      	nop
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	200005f4 	.word	0x200005f4
 80062d4:	200005f8 	.word	0x200005f8
 80062d8:	200005fc 	.word	0x200005fc

080062dc <_Z14invkinCallbackRKN13geometry_msgs7Vector3E>:

void invkinCallback(const geometry_msgs::Vector3 &data){
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
	InvTarget[0] = data.x;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80062ea:	4610      	mov	r0, r2
 80062ec:	4619      	mov	r1, r3
 80062ee:	f7fa fc6b 	bl	8000bc8 <__aeabi_d2f>
 80062f2:	4603      	mov	r3, r0
 80062f4:	4a0c      	ldr	r2, [pc, #48]	; (8006328 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 80062f6:	6013      	str	r3, [r2, #0]
	InvTarget[1] = data.y;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80062fe:	4610      	mov	r0, r2
 8006300:	4619      	mov	r1, r3
 8006302:	f7fa fc61 	bl	8000bc8 <__aeabi_d2f>
 8006306:	4603      	mov	r3, r0
 8006308:	4a07      	ldr	r2, [pc, #28]	; (8006328 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 800630a:	6053      	str	r3, [r2, #4]
	InvTarget[2] = data.z;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006312:	4610      	mov	r0, r2
 8006314:	4619      	mov	r1, r3
 8006316:	f7fa fc57 	bl	8000bc8 <__aeabi_d2f>
 800631a:	4603      	mov	r3, r0
 800631c:	4a02      	ldr	r2, [pc, #8]	; (8006328 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 800631e:	6093      	str	r3, [r2, #8]
}
 8006320:	bf00      	nop
 8006322:	3708      	adds	r7, #8
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	20000604 	.word	0x20000604

0800632c <_Z15stateInverseKinRKN8std_msgs4BoolE>:

void stateInverseKin(const std_msgs::Bool &data){
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
	stateInv = data.data;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	791a      	ldrb	r2, [r3, #4]
 8006338:	4b03      	ldr	r3, [pc, #12]	; (8006348 <_Z15stateInverseKinRKN8std_msgs4BoolE+0x1c>)
 800633a:	701a      	strb	r2, [r3, #0]
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	20000610 	.word	0x20000610

0800634c <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	4a04      	ldr	r2, [pc, #16]	; (8006368 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	601a      	str	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4618      	mov	r0, r3
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	08014a5c 	.word	0x08014a5c

0800636c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 1024, //512
         int OUTPUT_SIZE = 1024> //512
class NodeHandle_ : public NodeHandleBase_
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4618      	mov	r0, r3
 8006378:	f7ff ffe8 	bl	800634c <_ZN3ros15NodeHandleBase_C1Ev>
 800637c:	4a45      	ldr	r2, [pc, #276]	; (8006494 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x128>)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	3304      	adds	r3, #4
 8006386:	4618      	mov	r0, r3
 8006388:	f7fe f98c 	bl	80046a4 <_ZN13STM32HardwareC1Ev>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f603 0324 	addw	r3, r3, #2084	; 0x824
 80063b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80063b6:	2100      	movs	r1, #0
 80063b8:	4618      	mov	r0, r3
 80063ba:	f00b ff7b 	bl	80122b4 <memset>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 80063c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80063c8:	2100      	movs	r1, #0
 80063ca:	4618      	mov	r0, r3
 80063cc:	f00b ff72 	bl	80122b4 <memset>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063d6:	3324      	adds	r3, #36	; 0x24
 80063d8:	2264      	movs	r2, #100	; 0x64
 80063da:	2100      	movs	r1, #0
 80063dc:	4618      	mov	r0, r3
 80063de:	f00b ff69 	bl	80122b4 <memset>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063e8:	3388      	adds	r3, #136	; 0x88
 80063ea:	2264      	movs	r2, #100	; 0x64
 80063ec:	2100      	movs	r1, #0
 80063ee:	4618      	mov	r0, r3
 80063f0:	f00b ff60 	bl	80122b4 <memset>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063fa:	461a      	mov	r2, r3
 80063fc:	2300      	movs	r3, #0
 80063fe:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006408:	461a      	mov	r2, r3
 800640a:	2300      	movs	r3, #0
 800640c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006416:	461a      	mov	r2, r3
 8006418:	2300      	movs	r3, #0
 800641a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006424:	461a      	mov	r2, r3
 8006426:	2300      	movs	r3, #0
 8006428:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006432:	461a      	mov	r2, r3
 8006434:	2300      	movs	r3, #0
 8006436:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800644c:	461a      	mov	r2, r3
 800644e:	2300      	movs	r3, #0
 8006450:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800645a:	461a      	mov	r2, r3
 800645c:	2300      	movs	r3, #0
 800645e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006468:	461a      	mov	r2, r3
 800646a:	2300      	movs	r3, #0
 800646c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8006482:	3314      	adds	r3, #20
 8006484:	4618      	mov	r0, r3
 8006486:	f7fd fdf7 	bl	8004078 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4618      	mov	r0, r3
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	080149d0 	.word	0x080149d0

08006498 <HAL_UART_TxCpltCallback>:
ros::Subscriber<std_msgs::Bool> stateInv_Sub("robot/stateInv", &stateInverseKin);
ros::Publisher errorArr("robot/Error_Aksen", &error_arr_msg);
//ros::Publisher AksenPub("robot/aksen", &aksenMsg);


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
	nh.getHardware()->flush();
 80064a0:	4805      	ldr	r0, [pc, #20]	; (80064b8 <HAL_UART_TxCpltCallback+0x20>)
 80064a2:	f000 f8ff 	bl	80066a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 80064a6:	4603      	mov	r3, r0
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fe f961 	bl	8004770 <_ZN13STM32Hardware5flushEv>
}
 80064ae:	bf00      	nop
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	20000614 	.word	0x20000614

080064bc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
	nh.getHardware()->reset_rbuf();
 80064c4:	4805      	ldr	r0, [pc, #20]	; (80064dc <HAL_UART_RxCpltCallback+0x20>)
 80064c6:	f000 f8ed 	bl	80066a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 80064ca:	4603      	mov	r3, r0
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fe f910 	bl	80046f2 <_ZN13STM32Hardware10reset_rbufEv>
}
 80064d2:	bf00      	nop
 80064d4:	3708      	adds	r7, #8
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	20000614 	.word	0x20000614

080064e0 <setup>:

void AksenPublish();
void errorArrPublish();

void setup(void) {
 80064e0:	b580      	push	{r7, lr}
 80064e2:	af00      	add	r7, sp, #0
	nh.initNode();
 80064e4:	480b      	ldr	r0, [pc, #44]	; (8006514 <setup+0x34>)
 80064e6:	f000 f8e9 	bl	80066bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>
//	nh.advertise(AksenPub);
	nh.advertise(errorArr);
 80064ea:	490b      	ldr	r1, [pc, #44]	; (8006518 <setup+0x38>)
 80064ec:	4809      	ldr	r0, [pc, #36]	; (8006514 <setup+0x34>)
 80064ee:	f000 f90e 	bl	800670e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
	nh.subscribe(invKinematic);
 80064f2:	490a      	ldr	r1, [pc, #40]	; (800651c <setup+0x3c>)
 80064f4:	4807      	ldr	r0, [pc, #28]	; (8006514 <setup+0x34>)
 80064f6:	f000 f93a 	bl	800676e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E>
	nh.subscribe(kinematic);
 80064fa:	4909      	ldr	r1, [pc, #36]	; (8006520 <setup+0x40>)
 80064fc:	4805      	ldr	r0, [pc, #20]	; (8006514 <setup+0x34>)
 80064fe:	f000 f936 	bl	800676e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E>
	nh.subscribe(stateInv_Sub);
 8006502:	4908      	ldr	r1, [pc, #32]	; (8006524 <setup+0x44>)
 8006504:	4803      	ldr	r0, [pc, #12]	; (8006514 <setup+0x34>)
 8006506:	f000 f932 	bl	800676e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E>
//	nh.negotiateTopics();
	HAL_Delay(100);
 800650a:	2064      	movs	r0, #100	; 0x64
 800650c:	f001 fc6a 	bl	8007de4 <HAL_Delay>
}
 8006510:	bf00      	nop
 8006512:	bd80      	pop	{r7, pc}
 8006514:	20000614 	.word	0x20000614
 8006518:	20001874 	.word	0x20001874
 800651c:	20001820 	.word	0x20001820
 8006520:	200017e8 	.word	0x200017e8
 8006524:	20001858 	.word	0x20001858

08006528 <loop>:

void loop(){
 8006528:	b580      	push	{r7, lr}
 800652a:	af00      	add	r7, sp, #0
	errorArrPublish();
 800652c:	f000 f80a 	bl	8006544 <_Z15errorArrPublishv>
//	AksenPublish();
	nh.spinOnce();
 8006530:	4803      	ldr	r0, [pc, #12]	; (8006540 <loop+0x18>)
 8006532:	f000 f947 	bl	80067c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>
	HAL_Delay(10);
 8006536:	200a      	movs	r0, #10
 8006538:	f001 fc54 	bl	8007de4 <HAL_Delay>
}
 800653c:	bf00      	nop
 800653e:	bd80      	pop	{r7, pc}
 8006540:	20000614 	.word	0x20000614

08006544 <_Z15errorArrPublishv>:
	aksenMsg.y = Aksendbg[1];
	aksenMsg.z = Aksendbg[2];
//	AksenPub.publish(&aksenMsg);
}

void errorArrPublish(){
 8006544:	b580      	push	{r7, lr}
 8006546:	af00      	add	r7, sp, #0
	error_arr_msg.data = errorPub;
 8006548:	4b04      	ldr	r3, [pc, #16]	; (800655c <_Z15errorArrPublishv+0x18>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a04      	ldr	r2, [pc, #16]	; (8006560 <_Z15errorArrPublishv+0x1c>)
 800654e:	6053      	str	r3, [r2, #4]
	errorArr.publish(&error_arr_msg);
 8006550:	4903      	ldr	r1, [pc, #12]	; (8006560 <_Z15errorArrPublishv+0x1c>)
 8006552:	4804      	ldr	r0, [pc, #16]	; (8006564 <_Z15errorArrPublishv+0x20>)
 8006554:	f7fe f873 	bl	800463e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
}
 8006558:	bf00      	nop
 800655a:	bd80      	pop	{r7, pc}
 800655c:	20000600 	.word	0x20000600
 8006560:	200017e0 	.word	0x200017e0
 8006564:	20001874 	.word	0x20001874

08006568 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8006572:	2300      	movs	r3, #0
 8006574:	60fb      	str	r3, [r7, #12]
 8006576:	e00c      	b.n	8006592 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	00db      	lsls	r3, r3, #3
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	fa22 f103 	lsr.w	r1, r2, r3
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	4413      	add	r3, r2
 8006588:	b2ca      	uxtb	r2, r1
 800658a:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	3301      	adds	r3, #1
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2b03      	cmp	r3, #3
 8006596:	d9ef      	bls.n	8006578 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 8006598:	bf00      	nop
 800659a:	bf00      	nop
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80065a6:	b480      	push	{r7}
 80065a8:	b085      	sub	sp, #20
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80065b6:	2300      	movs	r3, #0
 80065b8:	60fb      	str	r3, [r7, #12]
 80065ba:	e010      	b.n	80065de <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6839      	ldr	r1, [r7, #0]
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	440a      	add	r2, r1
 80065c6:	7812      	ldrb	r2, [r2, #0]
 80065c8:	4611      	mov	r1, r2
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	00d2      	lsls	r2, r2, #3
 80065ce:	fa01 f202 	lsl.w	r2, r1, r2
 80065d2:	431a      	orrs	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	3301      	adds	r3, #1
 80065dc:	60fb      	str	r3, [r7, #12]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d9eb      	bls.n	80065bc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	3714      	adds	r7, #20
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
	...

080065f4 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	4a04      	ldr	r2, [pc, #16]	; (8006610 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	601a      	str	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4618      	mov	r0, r3
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	08014a44 	.word	0x08014a44

08006614 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	607a      	str	r2, [r7, #4]
 8006620:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	4618      	mov	r0, r3
 8006626:	f7ff ffe5 	bl	80065f4 <_ZN3ros11Subscriber_C1Ev>
 800662a:	4a0b      	ldr	r2, [pc, #44]	; (8006658 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei+0x44>)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	3310      	adds	r3, #16
 8006634:	4618      	mov	r0, r3
 8006636:	f7ff f809 	bl	800564c <_ZN13geometry_msgs7Vector3C1Ev>
    cb_(cb),
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	631a      	str	r2, [r3, #48]	; 0x30
    endpoint_(endpoint)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	635a      	str	r2, [r3, #52]	; 0x34
  {
    topic_ = topic_name;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	609a      	str	r2, [r3, #8]
  };
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	080149b8 	.word	0x080149b8

0800665c <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei>:
  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	607a      	str	r2, [r7, #4]
 8006668:	603b      	str	r3, [r7, #0]
    endpoint_(endpoint)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	4618      	mov	r0, r3
 800666e:	f7ff ffc1 	bl	80065f4 <_ZN3ros11Subscriber_C1Ev>
 8006672:	4a0b      	ldr	r2, [pc, #44]	; (80066a0 <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei+0x44>)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	601a      	str	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	330c      	adds	r3, #12
 800667c:	4618      	mov	r0, r3
 800667e:	f7ff fd97 	bl	80061b0 <_ZN8std_msgs4BoolC1Ev>
    cb_(cb),
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	615a      	str	r2, [r3, #20]
    endpoint_(endpoint)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	683a      	ldr	r2, [r7, #0]
 800668c:	619a      	str	r2, [r3, #24]
    topic_ = topic_name;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	609a      	str	r2, [r3, #8]
  };
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	080149a0 	.word	0x080149a0

080066a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	3304      	adds	r3, #4
  }
 80066b0:	4618      	mov	r0, r3
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3304      	adds	r3, #4
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7fe f807 	bl	80046dc <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066d4:	461a      	mov	r2, r3
 80066d6:	2300      	movs	r3, #0
 80066d8:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
    bytes_ = 0;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066e2:	461a      	mov	r2, r3
 80066e4:	2300      	movs	r3, #0
 80066e6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    index_ = 0;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066f0:	461a      	mov	r2, r3
 80066f2:	2300      	movs	r3, #0
 80066f4:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
    topic_ = 0;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066fe:	461a      	mov	r2, r3
 8006700:	2300      	movs	r3, #0
 8006702:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
  };
 8006706:	bf00      	nop
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 800670e:	b480      	push	{r7}
 8006710:	b085      	sub	sp, #20
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8006718:	2300      	movs	r3, #0
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	e01d      	b.n	800675a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x4c>
    {
      if (publishers[i] == 0) // empty slot
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4413      	add	r3, r2
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d111      	bne.n	8006754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x46>
      {
        publishers[i] = &p;
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	60da      	str	r2, [r3, #12]
        return true;
 8006750:	2301      	movs	r3, #1
 8006752:	e006      	b.n	8006762 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	3301      	adds	r3, #1
 8006758:	60fb      	str	r3, [r7, #12]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2b18      	cmp	r3, #24
 800675e:	ddde      	ble.n	800671e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x10>
      }
    }
    return false;
 8006760:	2300      	movs	r3, #0
  }
 8006762:	4618      	mov	r0, r3
 8006764:	3714      	adds	r7, #20
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E>:

  /* Register a new subscriber */
  bool subscribe(Subscriber_& s)
 800676e:	b480      	push	{r7}
 8006770:	b085      	sub	sp, #20
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006778:	2300      	movs	r3, #0
 800677a:	60fb      	str	r3, [r7, #12]
 800677c:	e018      	b.n	80067b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x42>
    {
      if (subscribers[i] == 0) // empty slot
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10d      	bne.n	80067aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x3c>
      {
        subscribers[i] = &s;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006796:	6839      	ldr	r1, [r7, #0]
 8006798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	605a      	str	r2, [r3, #4]
        return true;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e006      	b.n	80067b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	3301      	adds	r3, #1
 80067ae:	60fb      	str	r3, [r7, #12]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2b18      	cmp	r3, #24
 80067b4:	dde3      	ble.n	800677e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x10>
      }
    }
    return false;
 80067b6:	2300      	movs	r3, #0
  }
 80067b8:	4618      	mov	r0, r3
 80067ba:	3714      	adds	r7, #20
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>:
  virtual int spinOnce() override
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b086      	sub	sp, #24
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	3304      	adds	r3, #4
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fe f871 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 80067d6:	6138      	str	r0, [r7, #16]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067de:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d905      	bls.n	80067fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x36>
      configured_ = false;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    if (mode_ != MODE_FIRST_FF)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006800:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00e      	beq.n	8006826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800680e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	429a      	cmp	r2, r3
 8006816:	d906      	bls.n	8006826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800681e:	461a      	mov	r2, r3
 8006820:	2300      	movs	r3, #0
 8006822:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
    bool tx_stop_requested = false;
 8006826:	2300      	movs	r3, #0
 8006828:	75fb      	strb	r3, [r7, #23]
    bool saw_time_msg = false;
 800682a:	2300      	movs	r3, #0
 800682c:	75bb      	strb	r3, [r7, #22]
      if (spin_timeout_ > 0)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8006834:	2b00      	cmp	r3, #0
 8006836:	d014      	beq.n	8006862 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x9e>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3304      	adds	r3, #4
 800683c:	4618      	mov	r0, r3
 800683e:	f7fe f83b 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 8006842:	4602      	mov	r2, r0
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	1ad2      	subs	r2, r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 800684e:	429a      	cmp	r2, r3
 8006850:	bf8c      	ite	hi
 8006852:	2301      	movhi	r3, #1
 8006854:	2300      	movls	r3, #0
 8006856:	b2db      	uxtb	r3, r3
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x9e>
          return SPIN_TIMEOUT;
 800685c:	f06f 0301 	mvn.w	r3, #1
 8006860:	e232      	b.n	8006cc8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x504>
      int data = hardware_.read();
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	3304      	adds	r3, #4
 8006866:	4618      	mov	r0, r3
 8006868:	f7fd ff54 	bl	8004714 <_ZN13STM32Hardware4readEv>
 800686c:	60f8      	str	r0, [r7, #12]
      if (data < 0)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b00      	cmp	r3, #0
 8006872:	f2c0 81fe 	blt.w	8006c72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4ae>
      checksum_ += data;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800687c:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4413      	add	r3, r2
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800688a:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006894:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006898:	2b07      	cmp	r3, #7
 800689a:	d12b      	bne.n	80068f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x130>
        message_in[index_++] = data;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068a2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80068a6:	1c5a      	adds	r2, r3, #1
 80068a8:	6879      	ldr	r1, [r7, #4]
 80068aa:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80068ae:	f8c1 20f8 	str.w	r2, [r1, #248]	; 0xf8
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	b2d1      	uxtb	r1, r2
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	4413      	add	r3, r2
 80068ba:	460a      	mov	r2, r1
 80068bc:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
        bytes_--;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80068ca:	3b01      	subs	r3, #1
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80068d2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1a4      	bne.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          mode_ = MODE_MSG_CHECKSUM;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068ea:	461a      	mov	r2, r3
 80068ec:	2308      	movs	r3, #8
 80068ee:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80068f2:	e79c      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_FIRST_FF)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068fa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d130      	bne.n	8006964 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1a0>
        if (data == 0xff)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2bff      	cmp	r3, #255	; 0xff
 8006906:	d112      	bne.n	800692e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x16a>
          mode_++;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800690e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006912:	3301      	adds	r3, #1
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800691a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	3314      	adds	r3, #20
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006928:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800692c:	e77f      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	3304      	adds	r3, #4
 8006932:	4618      	mov	r0, r3
 8006934:	f7fd ffc0 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006942:	4293      	cmp	r3, r2
 8006944:	bf8c      	ite	hi
 8006946:	2301      	movhi	r3, #1
 8006948:	2300      	movls	r3, #0
 800694a:	b2db      	uxtb	r3, r3
 800694c:	2b00      	cmp	r3, #0
 800694e:	f43f af6e 	beq.w	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          configured_ = false;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006958:	2200      	movs	r2, #0
 800695a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
          return SPIN_TIMEOUT;
 800695e:	f06f 0301 	mvn.w	r3, #1
 8006962:	e1b1      	b.n	8006cc8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x504>
      else if (mode_ == MODE_PROTOCOL_VER)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800696a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800696e:	2b01      	cmp	r3, #1
 8006970:	d121      	bne.n	80069b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1f2>
        if (data == PROTOCOL_VER)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2bfe      	cmp	r3, #254	; 0xfe
 8006976:	d10b      	bne.n	8006990 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1cc>
          mode_++;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800697e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006982:	3301      	adds	r3, #1
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800698a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800698e:	e74e      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          mode_ = MODE_FIRST_FF;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006996:	461a      	mov	r2, r3
 8006998:	2300      	movs	r3, #0
 800699a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
          if (configured_ == false)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069a4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f47f af40 	bne.w	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
            requestSyncTime();  /* send a msg back showing our protocol version */
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f98e 	bl	8006cd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
 80069b4:	e73b      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069bc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d120      	bne.n	8006a06 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x242>
        bytes_ = data;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069ca:	461a      	mov	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        index_ = 0;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069d8:	461a      	mov	r2, r3
 80069da:	2300      	movs	r3, #0
 80069dc:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
        mode_++;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80069ea:	3301      	adds	r3, #1
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80069f2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        checksum_ = data;               /* first byte for calculating size checksum */
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069fc:	461a      	mov	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 8006a04:	e713      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a0c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006a10:	2b03      	cmp	r3, #3
 8006a12:	d118      	bne.n	8006a46 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x282>
        bytes_ += data << 8;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a1a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	021b      	lsls	r3, r3, #8
 8006a22:	4413      	add	r3, r2
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006a2a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        mode_++;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a34:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006a38:	3301      	adds	r3, #1
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006a40:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8006a44:	e6f3      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a4c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006a50:	2b04      	cmp	r3, #4
 8006a52:	d11f      	bne.n	8006a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2d0>
        if ((checksum_ % 256) == 255)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a5a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8006a5e:	425a      	negs	r2, r3
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	b2d2      	uxtb	r2, r2
 8006a64:	bf58      	it	pl
 8006a66:	4253      	negpl	r3, r2
 8006a68:	2bff      	cmp	r3, #255	; 0xff
 8006a6a:	d10b      	bne.n	8006a84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2c0>
          mode_++;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a72:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006a76:	3301      	adds	r3, #1
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006a7e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8006a82:	e6d4      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8006a92:	e6cc      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a9a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006a9e:	2b05      	cmp	r3, #5
 8006aa0:	d119      	bne.n	8006ad6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x312>
        topic_ = data;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
        mode_++;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ab6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006aba:	3301      	adds	r3, #1
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006ac2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        checksum_ = data;               /* first byte included in checksum */
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006acc:	461a      	mov	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 8006ad4:	e6ab      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006adc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006ae0:	2b06      	cmp	r3, #6
 8006ae2:	d123      	bne.n	8006b2c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x368>
        topic_ += data << 8;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006aea:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	4413      	add	r3, r2
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006afa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
        mode_ = MODE_MESSAGE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b04:	461a      	mov	r2, r3
 8006b06:	2307      	movs	r3, #7
 8006b08:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        if (bytes_ == 0)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f47f ae89 	bne.w	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          mode_ = MODE_MSG_CHECKSUM;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b22:	461a      	mov	r2, r3
 8006b24:	2308      	movs	r3, #8
 8006b26:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8006b2a:	e680      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b32:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8006b36:	2b08      	cmp	r3, #8
 8006b38:	f47f ae79 	bne.w	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
        mode_ = MODE_FIRST_FF;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b42:	461a      	mov	r2, r3
 8006b44:	2300      	movs	r3, #0
 8006b46:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        if ((checksum_ % 256) == 255)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b50:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8006b54:	425a      	negs	r2, r3
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	b2d2      	uxtb	r2, r2
 8006b5a:	bf58      	it	pl
 8006b5c:	4253      	negpl	r3, r2
 8006b5e:	2bff      	cmp	r3, #255	; 0xff
 8006b60:	f47f ae65 	bne.w	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d116      	bne.n	8006ba0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3dc>
            requestSyncTime();
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f8ac 	bl	8006cd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
            negotiateTopics();
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f8c7 	bl	8006d0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b84:	461a      	mov	r2, r3
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
            last_sync_receive_time = c_time;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b92:	461a      	mov	r2, r3
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            return SPIN_ERR;
 8006b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b9e:	e093      	b.n	8006cc8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x504>
          else if (topic_ == TopicInfo::ID_TIME)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ba6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006baa:	2b0a      	cmp	r3, #10
 8006bac:	d109      	bne.n	8006bc2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3fe>
            saw_time_msg = true;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	75bb      	strb	r3, [r7, #22]
            syncTime(message_in);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8006bb8:	4619      	mov	r1, r3
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f988 	bl	8006ed0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>
 8006bc0:	e635      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006bc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006bcc:	2b06      	cmp	r3, #6
 8006bce:	d111      	bne.n	8006bf4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x430>
            req_param_resp.deserialize(message_in);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8006bd6:	3314      	adds	r3, #20
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8006bde:	4611      	mov	r1, r2
 8006be0:	4618      	mov	r0, r3
 8006be2:	f7fd fb88 	bl	80042f6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8006bf2:	e61c      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006bfa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006bfe:	2b0b      	cmp	r3, #11
 8006c00:	d108      	bne.n	8006c14 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x450>
            configured_ = false;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
            tx_stop_requested = true;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	75fb      	strb	r3, [r7, #23]
 8006c12:	e60c      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
            if (subscribers[topic_ - 100])
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c1e:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f43f adfe 	beq.w	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
              subscribers[topic_ - 100]->callback(message_in);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c3c:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006c46:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c54:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8006c6c:	4611      	mov	r1, r2
 8006c6e:	4798      	blx	r3
    while (true)
 8006c70:	e5dd      	b.n	800682e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x6a>
        break;
 8006c72:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c7a:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d014      	beq.n	8006cac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4e8>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c88:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	1ad3      	subs	r3, r2, r3
 8006c90:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d909      	bls.n	8006cac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4e8>
      requestSyncTime();
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 f819 	bl	8006cd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    return saw_time_msg ? SPIN_TIME_RECV : (tx_stop_requested ? SPIN_TX_STOP_REQUESTED : SPIN_OK);
 8006cac:	7dbb      	ldrb	r3, [r7, #22]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d002      	beq.n	8006cb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4f4>
 8006cb2:	f06f 0303 	mvn.w	r3, #3
 8006cb6:	e006      	b.n	8006cc6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x502>
 8006cb8:	7dfb      	ldrb	r3, [r7, #23]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x500>
 8006cbe:	f06f 0302 	mvn.w	r3, #2
 8006cc2:	e000      	b.n	8006cc6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x502>
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	bf00      	nop
  }
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3718      	adds	r7, #24
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>:
  void requestSyncTime()
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8006cd8:	f107 030c 	add.w	r3, r7, #12
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7fc fe67 	bl	80039b0 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f107 020c 	add.w	r2, r7, #12
 8006cec:	210a      	movs	r1, #10
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	4798      	blx	r3
    rt_time = hardware_.time();
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fd fdde 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  }
 8006d04:	bf00      	nop
 8006d06:	3718      	adds	r7, #24
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8006d0c:	b590      	push	{r4, r7, lr}
 8006d0e:	b08b      	sub	sp, #44	; 0x2c
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8006d14:	f107 030c 	add.w	r3, r7, #12
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fc ff39 	bl	8003b90 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8006d1e:	2300      	movs	r3, #0
 8006d20:	627b      	str	r3, [r7, #36]	; 0x24
 8006d22:	e062      	b.n	8006dea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xde>
    {
      if (publishers[i] != 0) // non-empty slot
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	4413      	add	r3, r2
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d056      	beq.n	8006de4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xd8>
      {
        ti.topic_id = publishers[i]->id_;
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d60:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	6859      	ldr	r1, [r3, #4]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d70:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	4413      	add	r3, r2
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	3308      	adds	r3, #8
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4608      	mov	r0, r1
 8006d84:	4798      	blx	r3
 8006d86:	4603      	mov	r3, r0
 8006d88:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	6859      	ldr	r1, [r3, #4]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	330c      	adds	r3, #12
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4608      	mov	r0, r1
 8006db2:	4798      	blx	r3
 8006db4:	4603      	mov	r3, r0
 8006db6:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8006db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dbc:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681c      	ldr	r4, [r3, #0]
 8006dc4:	687a      	ldr	r2, [r7, #4]
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc8:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	4413      	add	r3, r2
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fd fc47 	bl	8004666 <_ZN3ros9Publisher15getEndpointTypeEv>
 8006dd8:	4601      	mov	r1, r0
 8006dda:	f107 030c 	add.w	r3, r7, #12
 8006dde:	461a      	mov	r2, r3
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	3301      	adds	r3, #1
 8006de8:	627b      	str	r3, [r7, #36]	; 0x24
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	2b18      	cmp	r3, #24
 8006dee:	dd99      	ble.n	8006d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8006df0:	2300      	movs	r3, #0
 8006df2:	627b      	str	r3, [r7, #36]	; 0x24
 8006df4:	e05e      	b.n	8006eb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1a8>
    {
      if (subscribers[i] != 0) // non-empty slot
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dfa:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d053      	beq.n	8006eae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1a2>
      {
        ti.topic_id = subscribers[i]->id_;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e0a:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e1c:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e2c:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e38:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3308      	adds	r3, #8
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4608      	mov	r0, r1
 8006e48:	4798      	blx	r3
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e52:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e5e:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	330c      	adds	r3, #12
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4608      	mov	r0, r1
 8006e6e:	4798      	blx	r3
 8006e70:	4603      	mov	r3, r0
 8006e72:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8006e74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e78:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681c      	ldr	r4, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e84:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e90:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8006e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	3304      	adds	r3, #4
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4608      	mov	r0, r1
 8006ea0:	4798      	blx	r3
 8006ea2:	4601      	mov	r1, r0
 8006ea4:	f107 030c 	add.w	r3, r7, #12
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb6:	2b18      	cmp	r3, #24
 8006eb8:	dd9d      	ble.n	8006df6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xea>
      }
    }
    configured_ = true;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
  }
 8006ec6:	bf00      	nop
 8006ec8:	372c      	adds	r7, #44	; 0x2c
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd90      	pop	{r4, r7, pc}
	...

08006ed0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8006eda:	f107 0308 	add.w	r3, r7, #8
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7fc fd66 	bl	80039b0 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7fd fce5 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8006ef6:	1ad3      	subs	r3, r2, r3
 8006ef8:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8006efa:	f107 0308 	add.w	r3, r7, #8
 8006efe:	6839      	ldr	r1, [r7, #0]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7fc fdc5 	bl	8003a90 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	4916      	ldr	r1, [pc, #88]	; (8006f64 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x94>)
 8006f0c:	fba1 1303 	umull	r1, r3, r1, r3
 8006f10:	099b      	lsrs	r3, r3, #6
 8006f12:	4413      	add	r3, r2
 8006f14:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8006f16:	6939      	ldr	r1, [r7, #16]
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	4b12      	ldr	r3, [pc, #72]	; (8006f64 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x94>)
 8006f1c:	fba3 0302 	umull	r0, r3, r3, r2
 8006f20:	099b      	lsrs	r3, r3, #6
 8006f22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006f26:	fb00 f303 	mul.w	r3, r0, r3
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	4a0e      	ldr	r2, [pc, #56]	; (8006f68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x98>)
 8006f2e:	fb02 f303 	mul.w	r3, r2, r3
 8006f32:	440b      	add	r3, r1
 8006f34:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8006f36:	f107 0308 	add.w	r3, r7, #8
 8006f3a:	3304      	adds	r3, #4
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f8aa 	bl	8007098 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	3304      	adds	r3, #4
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7fd fcb5 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f56:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  }
 8006f5a:	bf00      	nop
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	10624dd3 	.word	0x10624dd3
 8006f68:	000f4240 	.word	0x000f4240

08006f6c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b63      	cmp	r3, #99	; 0x63
 8006f7c:	dd0b      	ble.n	8006f96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x2a>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f84:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8006f88:	f083 0301 	eor.w	r3, r3, #1
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d001      	beq.n	8006f96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 8006f92:	2300      	movs	r3, #0
 8006f94:	e079      	b.n	800708a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11e>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	f602 4224 	addw	r2, r2, #3108	; 0xc24
 8006fa2:	3207      	adds	r2, #7
 8006fa4:	4611      	mov	r1, r2
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	4798      	blx	r3
 8006faa:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	22ff      	movs	r2, #255	; 0xff
 8006fb0:	f883 2c24 	strb.w	r2, [r3, #3108]	; 0xc24
    message_out[1] = PROTOCOL_VER;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	22fe      	movs	r2, #254	; 0xfe
 8006fb8:	f883 2c25 	strb.w	r2, [r3, #3109]	; 0xc25
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f883 2c26 	strb.w	r2, [r3, #3110]	; 0xc26
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	0a1b      	lsrs	r3, r3, #8
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	b2da      	uxtb	r2, r3
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f883 2c27 	strb.w	r2, [r3, #3111]	; 0xc27
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f893 2c26 	ldrb.w	r2, [r3, #3110]	; 0xc26
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f893 3c27 	ldrb.w	r3, [r3, #3111]	; 0xc27
 8006fe2:	4413      	add	r3, r2
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	43db      	mvns	r3, r3
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f883 2c28 	strb.w	r2, [r3, #3112]	; 0xc28
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	b2da      	uxtb	r2, r3
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f883 2c29 	strb.w	r2, [r3, #3113]	; 0xc29
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	b21b      	sxth	r3, r3
 8006ffe:	121b      	asrs	r3, r3, #8
 8007000:	b21b      	sxth	r3, r3
 8007002:	b2da      	uxtb	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f883 2c2a 	strb.w	r2, [r3, #3114]	; 0xc2a

    /* calculate checksum */
    int chk = 0;
 800700a:	2300      	movs	r3, #0
 800700c:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800700e:	2305      	movs	r3, #5
 8007010:	61bb      	str	r3, [r7, #24]
 8007012:	e00c      	b.n	800702e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xc2>
      chk += message_out[i];
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	4413      	add	r3, r2
 800701a:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	461a      	mov	r2, r3
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	4413      	add	r3, r2
 8007026:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	3301      	adds	r3, #1
 800702c:	61bb      	str	r3, [r7, #24]
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	3306      	adds	r3, #6
 8007032:	69ba      	ldr	r2, [r7, #24]
 8007034:	429a      	cmp	r2, r3
 8007036:	dded      	ble.n	8007014 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xa8>
    l += 7;
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	3307      	adds	r3, #7
 800703c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	425a      	negs	r2, r3
 8007042:	b2db      	uxtb	r3, r3
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	bf58      	it	pl
 8007048:	4253      	negpl	r3, r2
 800704a:	b2da      	uxtb	r2, r3
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	1c59      	adds	r1, r3, #1
 8007050:	6179      	str	r1, [r7, #20]
 8007052:	43d2      	mvns	r2, r2
 8007054:	b2d1      	uxtb	r1, r2
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	4413      	add	r3, r2
 800705a:	460a      	mov	r2, r1
 800705c:	f883 2c24 	strb.w	r2, [r3, #3108]	; 0xc24

    if (l <= OUTPUT_SIZE)
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007066:	dc0a      	bgt.n	800707e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x112>
    {
      hardware_.write(message_out, l);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	1d18      	adds	r0, r3, #4
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	4619      	mov	r1, r3
 8007076:	f7fd fbd9 	bl	800482c <_ZN13STM32Hardware5writeEPhi>
      return l;
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	e005      	b.n	800708a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11e>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 800707e:	4905      	ldr	r1, [pc, #20]	; (8007094 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x128>)
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 f849 	bl	8007118 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>
      return -1;
 8007086:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 800708a:	4618      	mov	r0, r3
 800708c:	3720      	adds	r7, #32
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	08014840 	.word	0x08014840

08007098 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3304      	adds	r3, #4
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7fd fc06 	bl	80048b8 <_ZN13STM32Hardware4timeEv>
 80070ac:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	4915      	ldr	r1, [pc, #84]	; (800710c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x74>)
 80070b6:	fba1 1303 	umull	r1, r3, r1, r3
 80070ba:	099b      	lsrs	r3, r3, #6
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	1e5a      	subs	r2, r3, #1
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	6859      	ldr	r1, [r3, #4]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	4b0f      	ldr	r3, [pc, #60]	; (800710c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x74>)
 80070ce:	fba3 0302 	umull	r0, r3, r3, r2
 80070d2:	099b      	lsrs	r3, r3, #6
 80070d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80070d8:	fb00 f303 	mul.w	r3, r0, r3
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	4a0c      	ldr	r2, [pc, #48]	; (8007110 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x78>)
 80070e0:	fb02 f303 	mul.w	r3, r2, r3
 80070e4:	1aca      	subs	r2, r1, r3
 80070e6:	4b0b      	ldr	r3, [pc, #44]	; (8007114 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x7c>)
 80070e8:	4413      	add	r3, r2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c
    normalizeSecNSec(sec_offset, nsec_offset);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f603 0218 	addw	r2, r3, #2072	; 0x818
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f603 031c 	addw	r3, r3, #2076	; 0x81c
 80070fc:	4619      	mov	r1, r3
 80070fe:	4610      	mov	r0, r2
 8007100:	f000 fdd8 	bl	8007cb4 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8007104:	bf00      	nop
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	10624dd3 	.word	0x10624dd3
 8007110:	000f4240 	.word	0x000f4240
 8007114:	3b9aca00 	.word	0x3b9aca00

08007118 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	2103      	movs	r1, #3
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 f804 	bl	8007134 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 800712c:	bf00      	nop
 800712e:	3708      	adds	r7, #8
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>:
  void log(char byte, const char * msg)
 8007134:	b580      	push	{r7, lr}
 8007136:	b088      	sub	sp, #32
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	460b      	mov	r3, r1
 800713e:	607a      	str	r2, [r7, #4]
 8007140:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8007142:	f107 0314 	add.w	r3, r7, #20
 8007146:	4618      	mov	r0, r3
 8007148:	f7fc fee6 	bl	8003f18 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800714c:	7afb      	ldrb	r3, [r7, #11]
 800714e:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f107 0214 	add.w	r2, r7, #20
 800715e:	2107      	movs	r1, #7
 8007160:	68f8      	ldr	r0, [r7, #12]
 8007162:	4798      	blx	r3
  }
 8007164:	bf00      	nop
 8007166:	3720      	adds	r7, #32
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <_Z41__static_initialization_and_destruction_0ii>:
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d131      	bne.n	80071e0 <_Z41__static_initialization_and_destruction_0ii+0x74>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007182:	4293      	cmp	r3, r2
 8007184:	d12c      	bne.n	80071e0 <_Z41__static_initialization_and_destruction_0ii+0x74>
ros::NodeHandle nh;
 8007186:	4818      	ldr	r0, [pc, #96]	; (80071e8 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8007188:	f7ff f8f0 	bl	800636c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>
geometry_msgs::Vector3 kinMsg;
 800718c:	4817      	ldr	r0, [pc, #92]	; (80071ec <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800718e:	f7fe fa5d 	bl	800564c <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 KinTarget_msg;
 8007192:	4817      	ldr	r0, [pc, #92]	; (80071f0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8007194:	f7fe fa5a 	bl	800564c <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 aksenMsg;
 8007198:	4816      	ldr	r0, [pc, #88]	; (80071f4 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800719a:	f7fe fa57 	bl	800564c <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Quaternion sensMsg;
 800719e:	4816      	ldr	r0, [pc, #88]	; (80071f8 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80071a0:	f7fd fb96 	bl	80048d0 <_ZN13geometry_msgs10QuaternionC1Ev>
std_msgs::Bool stateInv_msg;
 80071a4:	4815      	ldr	r0, [pc, #84]	; (80071fc <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80071a6:	f7ff f803 	bl	80061b0 <_ZN8std_msgs4BoolC1Ev>
std_msgs::Float32 error_arr_msg;
 80071aa:	4815      	ldr	r0, [pc, #84]	; (8007200 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80071ac:	f7fe ff64 	bl	8006078 <_ZN8std_msgs7Float32C1Ev>
ros::Subscriber<geometry_msgs::Vector3> kinematic("robot/target_kinematic", &kinCallback);
 80071b0:	2301      	movs	r3, #1
 80071b2:	4a14      	ldr	r2, [pc, #80]	; (8007204 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80071b4:	4914      	ldr	r1, [pc, #80]	; (8007208 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80071b6:	4815      	ldr	r0, [pc, #84]	; (800720c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80071b8:	f7ff fa2c 	bl	8006614 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<geometry_msgs::Vector3> invKinematic("robot/inv_target_kinematic", &invkinCallback);
 80071bc:	2301      	movs	r3, #1
 80071be:	4a14      	ldr	r2, [pc, #80]	; (8007210 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80071c0:	4914      	ldr	r1, [pc, #80]	; (8007214 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80071c2:	4815      	ldr	r0, [pc, #84]	; (8007218 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80071c4:	f7ff fa26 	bl	8006614 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Bool> stateInv_Sub("robot/stateInv", &stateInverseKin);
 80071c8:	2301      	movs	r3, #1
 80071ca:	4a14      	ldr	r2, [pc, #80]	; (800721c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80071cc:	4914      	ldr	r1, [pc, #80]	; (8007220 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80071ce:	4815      	ldr	r0, [pc, #84]	; (8007224 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80071d0:	f7ff fa44 	bl	800665c <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei>
ros::Publisher errorArr("robot/Error_Aksen", &error_arr_msg);
 80071d4:	2300      	movs	r3, #0
 80071d6:	4a0a      	ldr	r2, [pc, #40]	; (8007200 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80071d8:	4913      	ldr	r1, [pc, #76]	; (8007228 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80071da:	4814      	ldr	r0, [pc, #80]	; (800722c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 80071dc:	f7fd fa18 	bl	8004610 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 80071e0:	bf00      	nop
 80071e2:	3708      	adds	r7, #8
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	20000614 	.word	0x20000614
 80071ec:	20001750 	.word	0x20001750
 80071f0:	20001770 	.word	0x20001770
 80071f4:	20001790 	.word	0x20001790
 80071f8:	200017b0 	.word	0x200017b0
 80071fc:	200017d8 	.word	0x200017d8
 8007200:	200017e0 	.word	0x200017e0
 8007204:	08006285 	.word	0x08006285
 8007208:	0801487c 	.word	0x0801487c
 800720c:	200017e8 	.word	0x200017e8
 8007210:	080062dd 	.word	0x080062dd
 8007214:	08014894 	.word	0x08014894
 8007218:	20001820 	.word	0x20001820
 800721c:	0800632d 	.word	0x0800632d
 8007220:	080148b0 	.word	0x080148b0
 8007224:	20001858 	.word	0x20001858
 8007228:	080148c0 	.word	0x080148c0
 800722c:	20001874 	.word	0x20001874

08007230 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE8callbackEPh>:

  virtual void callback(unsigned char* data) override
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	330c      	adds	r3, #12
 800723e:	6839      	ldr	r1, [r7, #0]
 8007240:	4618      	mov	r0, r3
 8007242:	f7fe ffe4 	bl	800620e <_ZN8std_msgs4Bool11deserializeEPh>
    this->cb_(msg);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	320c      	adds	r2, #12
 800724e:	4610      	mov	r0, r2
 8007250:	4798      	blx	r3
  }
 8007252:	bf00      	nop
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <_ZN3ros10SubscriberIN8std_msgs4BoolEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5() override
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType() override
 800725a:	b480      	push	{r7}
 800725c:	b083      	sub	sp, #12
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	699b      	ldr	r3, [r3, #24]
  }
 8007266:	4618      	mov	r0, r3
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 8007272:	b580      	push	{r7, lr}
 8007274:	b082      	sub	sp, #8
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	330c      	adds	r3, #12
 800727e:	4618      	mov	r0, r3
 8007280:	f7fe ffe4 	bl	800624c <_ZN8std_msgs4Bool7getTypeEv>
 8007284:	4603      	mov	r3, r0
  }
 8007286:	4618      	mov	r0, r3
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <_ZN3ros10SubscriberIN8std_msgs4BoolEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 800728e:	b580      	push	{r7, lr}
 8007290:	b082      	sub	sp, #8
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	330c      	adds	r3, #12
 800729a:	4618      	mov	r0, r3
 800729c:	f7fe ffe4 	bl	8006268 <_ZN8std_msgs4Bool6getMD5Ev>
 80072a0:	4603      	mov	r3, r0
  }
 80072a2:	4618      	mov	r0, r3
 80072a4:	3708      	adds	r7, #8
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}

080072aa <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE8callbackEPh>:
  virtual void callback(unsigned char* data) override
 80072aa:	b580      	push	{r7, lr}
 80072ac:	b082      	sub	sp, #8
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
 80072b2:	6039      	str	r1, [r7, #0]
    msg.deserialize(data);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	3310      	adds	r3, #16
 80072b8:	6839      	ldr	r1, [r7, #0]
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fe fb61 	bl	8005982 <_ZN13geometry_msgs7Vector311deserializeEPh>
    this->cb_(msg);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	3210      	adds	r2, #16
 80072c8:	4610      	mov	r0, r2
 80072ca:	4798      	blx	r3
  }
 80072cc:	bf00      	nop
 80072ce:	3708      	adds	r7, #8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE15getEndpointTypeEv>:
  virtual int getEndpointType() override
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
    return endpoint_;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
 80072e0:	4618      	mov	r0, r3
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	3310      	adds	r3, #16
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7fe fea1 	bl	8006040 <_ZN13geometry_msgs7Vector37getTypeEv>
 80072fe:	4603      	mov	r3, r0
  }
 8007300:	4618      	mov	r0, r3
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	3310      	adds	r3, #16
 8007314:	4618      	mov	r0, r3
 8007316:	f7fe fea1 	bl	800605c <_ZN13geometry_msgs7Vector36getMD5Ev>
 800731a:	4603      	mov	r3, r0
  }
 800731c:	4618      	mov	r0, r3
 800731e:	3708      	adds	r7, #8
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9connectedEv>:
  virtual bool connected() override
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
    return configured_;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007332:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
  };
 8007336:	4618      	mov	r0, r3
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr

08007342 <_GLOBAL__sub_I_xtarget>:
 8007342:	b580      	push	{r7, lr}
 8007344:	af00      	add	r7, sp, #0
 8007346:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800734a:	2001      	movs	r0, #1
 800734c:	f7ff ff0e 	bl	800716c <_Z41__static_initialization_and_destruction_0ii>
 8007350:	bd80      	pop	{r7, pc}
	...

08007354 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800735a:	2300      	movs	r3, #0
 800735c:	607b      	str	r3, [r7, #4]
 800735e:	4b12      	ldr	r3, [pc, #72]	; (80073a8 <HAL_MspInit+0x54>)
 8007360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007362:	4a11      	ldr	r2, [pc, #68]	; (80073a8 <HAL_MspInit+0x54>)
 8007364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007368:	6453      	str	r3, [r2, #68]	; 0x44
 800736a:	4b0f      	ldr	r3, [pc, #60]	; (80073a8 <HAL_MspInit+0x54>)
 800736c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800736e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007372:	607b      	str	r3, [r7, #4]
 8007374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007376:	2300      	movs	r3, #0
 8007378:	603b      	str	r3, [r7, #0]
 800737a:	4b0b      	ldr	r3, [pc, #44]	; (80073a8 <HAL_MspInit+0x54>)
 800737c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737e:	4a0a      	ldr	r2, [pc, #40]	; (80073a8 <HAL_MspInit+0x54>)
 8007380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007384:	6413      	str	r3, [r2, #64]	; 0x40
 8007386:	4b08      	ldr	r3, [pc, #32]	; (80073a8 <HAL_MspInit+0x54>)
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800738e:	603b      	str	r3, [r7, #0]
 8007390:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007392:	2200      	movs	r2, #0
 8007394:	210f      	movs	r1, #15
 8007396:	f06f 0001 	mvn.w	r0, #1
 800739a:	f000 fdff 	bl	8007f9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800739e:	bf00      	nop
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	40023800 	.word	0x40023800

080073ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b08c      	sub	sp, #48	; 0x30
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073b4:	f107 031c 	add.w	r3, r7, #28
 80073b8:	2200      	movs	r2, #0
 80073ba:	601a      	str	r2, [r3, #0]
 80073bc:	605a      	str	r2, [r3, #4]
 80073be:	609a      	str	r2, [r3, #8]
 80073c0:	60da      	str	r2, [r3, #12]
 80073c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a71      	ldr	r2, [pc, #452]	; (8007590 <HAL_I2C_MspInit+0x1e4>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	f040 808c 	bne.w	80074e8 <HAL_I2C_MspInit+0x13c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80073d0:	2300      	movs	r3, #0
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	4b6f      	ldr	r3, [pc, #444]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 80073d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073d8:	4a6e      	ldr	r2, [pc, #440]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 80073da:	f043 0302 	orr.w	r3, r3, #2
 80073de:	6313      	str	r3, [r2, #48]	; 0x30
 80073e0:	4b6c      	ldr	r3, [pc, #432]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 80073e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	61bb      	str	r3, [r7, #24]
 80073ea:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80073ec:	f44f 7310 	mov.w	r3, #576	; 0x240
 80073f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80073f2:	2312      	movs	r3, #18
 80073f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073f6:	2300      	movs	r3, #0
 80073f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073fa:	2303      	movs	r3, #3
 80073fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80073fe:	2304      	movs	r3, #4
 8007400:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007402:	f107 031c 	add.w	r3, r7, #28
 8007406:	4619      	mov	r1, r3
 8007408:	4863      	ldr	r0, [pc, #396]	; (8007598 <HAL_I2C_MspInit+0x1ec>)
 800740a:	f001 f9f3 	bl	80087f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800740e:	2300      	movs	r3, #0
 8007410:	617b      	str	r3, [r7, #20]
 8007412:	4b60      	ldr	r3, [pc, #384]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007416:	4a5f      	ldr	r2, [pc, #380]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007418:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800741c:	6413      	str	r3, [r2, #64]	; 0x40
 800741e:	4b5d      	ldr	r3, [pc, #372]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007422:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007426:	617b      	str	r3, [r7, #20]
 8007428:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800742a:	4b5c      	ldr	r3, [pc, #368]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 800742c:	4a5c      	ldr	r2, [pc, #368]	; (80075a0 <HAL_I2C_MspInit+0x1f4>)
 800742e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8007430:	4b5a      	ldr	r3, [pc, #360]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007432:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007436:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007438:	4b58      	ldr	r3, [pc, #352]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 800743a:	2200      	movs	r2, #0
 800743c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800743e:	4b57      	ldr	r3, [pc, #348]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007440:	2200      	movs	r2, #0
 8007442:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007444:	4b55      	ldr	r3, [pc, #340]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007446:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800744a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800744c:	4b53      	ldr	r3, [pc, #332]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 800744e:	2200      	movs	r2, #0
 8007450:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007452:	4b52      	ldr	r3, [pc, #328]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007454:	2200      	movs	r2, #0
 8007456:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8007458:	4b50      	ldr	r3, [pc, #320]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 800745a:	2200      	movs	r2, #0
 800745c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800745e:	4b4f      	ldr	r3, [pc, #316]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007460:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007464:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007466:	4b4d      	ldr	r3, [pc, #308]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007468:	2200      	movs	r2, #0
 800746a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800746c:	484b      	ldr	r0, [pc, #300]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 800746e:	f000 fdbf 	bl	8007ff0 <HAL_DMA_Init>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d001      	beq.n	800747c <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 8007478:	f7fc fa74 	bl	8003964 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a47      	ldr	r2, [pc, #284]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007480:	639a      	str	r2, [r3, #56]	; 0x38
 8007482:	4a46      	ldr	r2, [pc, #280]	; (800759c <HAL_I2C_MspInit+0x1f0>)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8007488:	4b46      	ldr	r3, [pc, #280]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 800748a:	4a47      	ldr	r2, [pc, #284]	; (80075a8 <HAL_I2C_MspInit+0x1fc>)
 800748c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800748e:	4b45      	ldr	r3, [pc, #276]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 8007490:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007494:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007496:	4b43      	ldr	r3, [pc, #268]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 8007498:	2240      	movs	r2, #64	; 0x40
 800749a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800749c:	4b41      	ldr	r3, [pc, #260]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 800749e:	2200      	movs	r2, #0
 80074a0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80074a2:	4b40      	ldr	r3, [pc, #256]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80074a8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80074aa:	4b3e      	ldr	r3, [pc, #248]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80074b0:	4b3c      	ldr	r3, [pc, #240]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80074b6:	4b3b      	ldr	r3, [pc, #236]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80074bc:	4b39      	ldr	r3, [pc, #228]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80074c2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80074c4:	4b37      	ldr	r3, [pc, #220]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80074ca:	4836      	ldr	r0, [pc, #216]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074cc:	f000 fd90 	bl	8007ff0 <HAL_DMA_Init>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <HAL_I2C_MspInit+0x12e>
    {
      Error_Handler();
 80074d6:	f7fc fa45 	bl	8003964 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a31      	ldr	r2, [pc, #196]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074de:	635a      	str	r2, [r3, #52]	; 0x34
 80074e0:	4a30      	ldr	r2, [pc, #192]	; (80075a4 <HAL_I2C_MspInit+0x1f8>)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80074e6:	e04f      	b.n	8007588 <HAL_I2C_MspInit+0x1dc>
  else if(hi2c->Instance==I2C2)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a2f      	ldr	r2, [pc, #188]	; (80075ac <HAL_I2C_MspInit+0x200>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d14a      	bne.n	8007588 <HAL_I2C_MspInit+0x1dc>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80074f2:	2300      	movs	r3, #0
 80074f4:	613b      	str	r3, [r7, #16]
 80074f6:	4b27      	ldr	r3, [pc, #156]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 80074f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074fa:	4a26      	ldr	r2, [pc, #152]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 80074fc:	f043 0320 	orr.w	r3, r3, #32
 8007500:	6313      	str	r3, [r2, #48]	; 0x30
 8007502:	4b24      	ldr	r3, [pc, #144]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007506:	f003 0320 	and.w	r3, r3, #32
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800750e:	2300      	movs	r3, #0
 8007510:	60fb      	str	r3, [r7, #12]
 8007512:	4b20      	ldr	r3, [pc, #128]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007516:	4a1f      	ldr	r2, [pc, #124]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007518:	f043 0302 	orr.w	r3, r3, #2
 800751c:	6313      	str	r3, [r2, #48]	; 0x30
 800751e:	4b1d      	ldr	r3, [pc, #116]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800752a:	2301      	movs	r3, #1
 800752c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800752e:	2312      	movs	r3, #18
 8007530:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007532:	2300      	movs	r3, #0
 8007534:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007536:	2303      	movs	r3, #3
 8007538:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800753a:	2304      	movs	r3, #4
 800753c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800753e:	f107 031c 	add.w	r3, r7, #28
 8007542:	4619      	mov	r1, r3
 8007544:	481a      	ldr	r0, [pc, #104]	; (80075b0 <HAL_I2C_MspInit+0x204>)
 8007546:	f001 f955 	bl	80087f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800754a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800754e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007550:	2312      	movs	r3, #18
 8007552:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007554:	2300      	movs	r3, #0
 8007556:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007558:	2303      	movs	r3, #3
 800755a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800755c:	2304      	movs	r3, #4
 800755e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007560:	f107 031c 	add.w	r3, r7, #28
 8007564:	4619      	mov	r1, r3
 8007566:	480c      	ldr	r0, [pc, #48]	; (8007598 <HAL_I2C_MspInit+0x1ec>)
 8007568:	f001 f944 	bl	80087f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800756c:	2300      	movs	r3, #0
 800756e:	60bb      	str	r3, [r7, #8]
 8007570:	4b08      	ldr	r3, [pc, #32]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007574:	4a07      	ldr	r2, [pc, #28]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 8007576:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800757a:	6413      	str	r3, [r2, #64]	; 0x40
 800757c:	4b05      	ldr	r3, [pc, #20]	; (8007594 <HAL_I2C_MspInit+0x1e8>)
 800757e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007580:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007584:	60bb      	str	r3, [r7, #8]
 8007586:	68bb      	ldr	r3, [r7, #8]
}
 8007588:	bf00      	nop
 800758a:	3730      	adds	r7, #48	; 0x30
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	40005400 	.word	0x40005400
 8007594:	40023800 	.word	0x40023800
 8007598:	40020400 	.word	0x40020400
 800759c:	200002ec 	.word	0x200002ec
 80075a0:	40026010 	.word	0x40026010
 80075a4:	2000034c 	.word	0x2000034c
 80075a8:	400260a0 	.word	0x400260a0
 80075ac:	40005800 	.word	0x40005800
 80075b0:	40021400 	.word	0x40021400

080075b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a22      	ldr	r2, [pc, #136]	; (800764c <HAL_TIM_Base_MspInit+0x98>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d10e      	bne.n	80075e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80075c6:	2300      	movs	r3, #0
 80075c8:	617b      	str	r3, [r7, #20]
 80075ca:	4b21      	ldr	r3, [pc, #132]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 80075cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ce:	4a20      	ldr	r2, [pc, #128]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 80075d0:	f043 0301 	orr.w	r3, r3, #1
 80075d4:	6453      	str	r3, [r2, #68]	; 0x44
 80075d6:	4b1e      	ldr	r3, [pc, #120]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 80075d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	617b      	str	r3, [r7, #20]
 80075e0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80075e2:	e02e      	b.n	8007642 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a1a      	ldr	r2, [pc, #104]	; (8007654 <HAL_TIM_Base_MspInit+0xa0>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d10e      	bne.n	800760c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80075ee:	2300      	movs	r3, #0
 80075f0:	613b      	str	r3, [r7, #16]
 80075f2:	4b17      	ldr	r3, [pc, #92]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 80075f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f6:	4a16      	ldr	r2, [pc, #88]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 80075f8:	f043 0302 	orr.w	r3, r3, #2
 80075fc:	6413      	str	r3, [r2, #64]	; 0x40
 80075fe:	4b14      	ldr	r3, [pc, #80]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 8007600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007602:	f003 0302 	and.w	r3, r3, #2
 8007606:	613b      	str	r3, [r7, #16]
 8007608:	693b      	ldr	r3, [r7, #16]
}
 800760a:	e01a      	b.n	8007642 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM13)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a11      	ldr	r2, [pc, #68]	; (8007658 <HAL_TIM_Base_MspInit+0xa4>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d115      	bne.n	8007642 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8007616:	2300      	movs	r3, #0
 8007618:	60fb      	str	r3, [r7, #12]
 800761a:	4b0d      	ldr	r3, [pc, #52]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	4a0c      	ldr	r2, [pc, #48]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 8007620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007624:	6413      	str	r3, [r2, #64]	; 0x40
 8007626:	4b0a      	ldr	r3, [pc, #40]	; (8007650 <HAL_TIM_Base_MspInit+0x9c>)
 8007628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800762e:	60fb      	str	r3, [r7, #12]
 8007630:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8007632:	2200      	movs	r2, #0
 8007634:	2105      	movs	r1, #5
 8007636:	202c      	movs	r0, #44	; 0x2c
 8007638:	f000 fcb0 	bl	8007f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800763c:	202c      	movs	r0, #44	; 0x2c
 800763e:	f000 fcc9 	bl	8007fd4 <HAL_NVIC_EnableIRQ>
}
 8007642:	bf00      	nop
 8007644:	3718      	adds	r7, #24
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	40010000 	.word	0x40010000
 8007650:	40023800 	.word	0x40023800
 8007654:	40000400 	.word	0x40000400
 8007658:	40001c00 	.word	0x40001c00

0800765c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b08c      	sub	sp, #48	; 0x30
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007664:	f107 031c 	add.w	r3, r7, #28
 8007668:	2200      	movs	r2, #0
 800766a:	601a      	str	r2, [r3, #0]
 800766c:	605a      	str	r2, [r3, #4]
 800766e:	609a      	str	r2, [r3, #8]
 8007670:	60da      	str	r2, [r3, #12]
 8007672:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a43      	ldr	r2, [pc, #268]	; (8007788 <HAL_TIM_MspPostInit+0x12c>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d11f      	bne.n	80076be <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800767e:	2300      	movs	r3, #0
 8007680:	61bb      	str	r3, [r7, #24]
 8007682:	4b42      	ldr	r3, [pc, #264]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 8007684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007686:	4a41      	ldr	r2, [pc, #260]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 8007688:	f043 0310 	orr.w	r3, r3, #16
 800768c:	6313      	str	r3, [r2, #48]	; 0x30
 800768e:	4b3f      	ldr	r3, [pc, #252]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 8007690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007692:	f003 0310 	and.w	r3, r3, #16
 8007696:	61bb      	str	r3, [r7, #24]
 8007698:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800769a:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800769e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076a0:	2302      	movs	r3, #2
 80076a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076a4:	2300      	movs	r3, #0
 80076a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076a8:	2300      	movs	r3, #0
 80076aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80076ac:	2301      	movs	r3, #1
 80076ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80076b0:	f107 031c 	add.w	r3, r7, #28
 80076b4:	4619      	mov	r1, r3
 80076b6:	4836      	ldr	r0, [pc, #216]	; (8007790 <HAL_TIM_MspPostInit+0x134>)
 80076b8:	f001 f89c 	bl	80087f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80076bc:	e05f      	b.n	800777e <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a34      	ldr	r2, [pc, #208]	; (8007794 <HAL_TIM_MspPostInit+0x138>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d15a      	bne.n	800777e <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076c8:	2300      	movs	r3, #0
 80076ca:	617b      	str	r3, [r7, #20]
 80076cc:	4b2f      	ldr	r3, [pc, #188]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 80076ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d0:	4a2e      	ldr	r2, [pc, #184]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 80076d2:	f043 0301 	orr.w	r3, r3, #1
 80076d6:	6313      	str	r3, [r2, #48]	; 0x30
 80076d8:	4b2c      	ldr	r3, [pc, #176]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 80076da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076dc:	f003 0301 	and.w	r3, r3, #1
 80076e0:	617b      	str	r3, [r7, #20]
 80076e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80076e4:	2300      	movs	r3, #0
 80076e6:	613b      	str	r3, [r7, #16]
 80076e8:	4b28      	ldr	r3, [pc, #160]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 80076ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ec:	4a27      	ldr	r2, [pc, #156]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 80076ee:	f043 0302 	orr.w	r3, r3, #2
 80076f2:	6313      	str	r3, [r2, #48]	; 0x30
 80076f4:	4b25      	ldr	r3, [pc, #148]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 80076f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f8:	f003 0302 	and.w	r3, r3, #2
 80076fc:	613b      	str	r3, [r7, #16]
 80076fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007700:	2300      	movs	r3, #0
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	4b21      	ldr	r3, [pc, #132]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 8007706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007708:	4a20      	ldr	r2, [pc, #128]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 800770a:	f043 0304 	orr.w	r3, r3, #4
 800770e:	6313      	str	r3, [r2, #48]	; 0x30
 8007710:	4b1e      	ldr	r3, [pc, #120]	; (800778c <HAL_TIM_MspPostInit+0x130>)
 8007712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007714:	f003 0304 	and.w	r3, r3, #4
 8007718:	60fb      	str	r3, [r7, #12]
 800771a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800771c:	23c0      	movs	r3, #192	; 0xc0
 800771e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007720:	2302      	movs	r3, #2
 8007722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007724:	2300      	movs	r3, #0
 8007726:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007728:	2300      	movs	r3, #0
 800772a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800772c:	2302      	movs	r3, #2
 800772e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007730:	f107 031c 	add.w	r3, r7, #28
 8007734:	4619      	mov	r1, r3
 8007736:	4818      	ldr	r0, [pc, #96]	; (8007798 <HAL_TIM_MspPostInit+0x13c>)
 8007738:	f001 f85c 	bl	80087f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800773c:	2302      	movs	r3, #2
 800773e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007740:	2302      	movs	r3, #2
 8007742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007744:	2300      	movs	r3, #0
 8007746:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007748:	2300      	movs	r3, #0
 800774a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800774c:	2302      	movs	r3, #2
 800774e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007750:	f107 031c 	add.w	r3, r7, #28
 8007754:	4619      	mov	r1, r3
 8007756:	4811      	ldr	r0, [pc, #68]	; (800779c <HAL_TIM_MspPostInit+0x140>)
 8007758:	f001 f84c 	bl	80087f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800775c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007762:	2302      	movs	r3, #2
 8007764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007766:	2300      	movs	r3, #0
 8007768:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800776a:	2300      	movs	r3, #0
 800776c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800776e:	2302      	movs	r3, #2
 8007770:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007772:	f107 031c 	add.w	r3, r7, #28
 8007776:	4619      	mov	r1, r3
 8007778:	4809      	ldr	r0, [pc, #36]	; (80077a0 <HAL_TIM_MspPostInit+0x144>)
 800777a:	f001 f83b 	bl	80087f4 <HAL_GPIO_Init>
}
 800777e:	bf00      	nop
 8007780:	3730      	adds	r7, #48	; 0x30
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	40010000 	.word	0x40010000
 800778c:	40023800 	.word	0x40023800
 8007790:	40021000 	.word	0x40021000
 8007794:	40000400 	.word	0x40000400
 8007798:	40020000 	.word	0x40020000
 800779c:	40020400 	.word	0x40020400
 80077a0:	40020800 	.word	0x40020800

080077a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b08a      	sub	sp, #40	; 0x28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077ac:	f107 0314 	add.w	r3, r7, #20
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	605a      	str	r2, [r3, #4]
 80077b6:	609a      	str	r2, [r3, #8]
 80077b8:	60da      	str	r2, [r3, #12]
 80077ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a4d      	ldr	r2, [pc, #308]	; (80078f8 <HAL_UART_MspInit+0x154>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	f040 8093 	bne.w	80078ee <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80077c8:	2300      	movs	r3, #0
 80077ca:	613b      	str	r3, [r7, #16]
 80077cc:	4b4b      	ldr	r3, [pc, #300]	; (80078fc <HAL_UART_MspInit+0x158>)
 80077ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d0:	4a4a      	ldr	r2, [pc, #296]	; (80078fc <HAL_UART_MspInit+0x158>)
 80077d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80077d6:	6413      	str	r3, [r2, #64]	; 0x40
 80077d8:	4b48      	ldr	r3, [pc, #288]	; (80078fc <HAL_UART_MspInit+0x158>)
 80077da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077e0:	613b      	str	r3, [r7, #16]
 80077e2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80077e4:	2300      	movs	r3, #0
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	4b44      	ldr	r3, [pc, #272]	; (80078fc <HAL_UART_MspInit+0x158>)
 80077ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ec:	4a43      	ldr	r2, [pc, #268]	; (80078fc <HAL_UART_MspInit+0x158>)
 80077ee:	f043 0308 	orr.w	r3, r3, #8
 80077f2:	6313      	str	r3, [r2, #48]	; 0x30
 80077f4:	4b41      	ldr	r3, [pc, #260]	; (80078fc <HAL_UART_MspInit+0x158>)
 80077f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f8:	f003 0308 	and.w	r3, r3, #8
 80077fc:	60fb      	str	r3, [r7, #12]
 80077fe:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007800:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007806:	2302      	movs	r3, #2
 8007808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800780a:	2300      	movs	r3, #0
 800780c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800780e:	2303      	movs	r3, #3
 8007810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007812:	2307      	movs	r3, #7
 8007814:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007816:	f107 0314 	add.w	r3, r7, #20
 800781a:	4619      	mov	r1, r3
 800781c:	4838      	ldr	r0, [pc, #224]	; (8007900 <HAL_UART_MspInit+0x15c>)
 800781e:	f000 ffe9 	bl	80087f4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8007822:	4b38      	ldr	r3, [pc, #224]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007824:	4a38      	ldr	r2, [pc, #224]	; (8007908 <HAL_UART_MspInit+0x164>)
 8007826:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8007828:	4b36      	ldr	r3, [pc, #216]	; (8007904 <HAL_UART_MspInit+0x160>)
 800782a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800782e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007830:	4b34      	ldr	r3, [pc, #208]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007832:	2200      	movs	r2, #0
 8007834:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007836:	4b33      	ldr	r3, [pc, #204]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007838:	2200      	movs	r2, #0
 800783a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800783c:	4b31      	ldr	r3, [pc, #196]	; (8007904 <HAL_UART_MspInit+0x160>)
 800783e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007842:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007844:	4b2f      	ldr	r3, [pc, #188]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007846:	2200      	movs	r2, #0
 8007848:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800784a:	4b2e      	ldr	r3, [pc, #184]	; (8007904 <HAL_UART_MspInit+0x160>)
 800784c:	2200      	movs	r2, #0
 800784e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8007850:	4b2c      	ldr	r3, [pc, #176]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007852:	2200      	movs	r2, #0
 8007854:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8007856:	4b2b      	ldr	r3, [pc, #172]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007858:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800785c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800785e:	4b29      	ldr	r3, [pc, #164]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007860:	2200      	movs	r2, #0
 8007862:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8007864:	4827      	ldr	r0, [pc, #156]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007866:	f000 fbc3 	bl	8007ff0 <HAL_DMA_Init>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8007870:	f7fc f878 	bl	8003964 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a23      	ldr	r2, [pc, #140]	; (8007904 <HAL_UART_MspInit+0x160>)
 8007878:	63da      	str	r2, [r3, #60]	; 0x3c
 800787a:	4a22      	ldr	r2, [pc, #136]	; (8007904 <HAL_UART_MspInit+0x160>)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8007880:	4b22      	ldr	r3, [pc, #136]	; (800790c <HAL_UART_MspInit+0x168>)
 8007882:	4a23      	ldr	r2, [pc, #140]	; (8007910 <HAL_UART_MspInit+0x16c>)
 8007884:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8007886:	4b21      	ldr	r3, [pc, #132]	; (800790c <HAL_UART_MspInit+0x168>)
 8007888:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800788c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800788e:	4b1f      	ldr	r3, [pc, #124]	; (800790c <HAL_UART_MspInit+0x168>)
 8007890:	2240      	movs	r2, #64	; 0x40
 8007892:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007894:	4b1d      	ldr	r3, [pc, #116]	; (800790c <HAL_UART_MspInit+0x168>)
 8007896:	2200      	movs	r2, #0
 8007898:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800789a:	4b1c      	ldr	r3, [pc, #112]	; (800790c <HAL_UART_MspInit+0x168>)
 800789c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80078a0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80078a2:	4b1a      	ldr	r3, [pc, #104]	; (800790c <HAL_UART_MspInit+0x168>)
 80078a4:	2200      	movs	r2, #0
 80078a6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80078a8:	4b18      	ldr	r3, [pc, #96]	; (800790c <HAL_UART_MspInit+0x168>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80078ae:	4b17      	ldr	r3, [pc, #92]	; (800790c <HAL_UART_MspInit+0x168>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80078b4:	4b15      	ldr	r3, [pc, #84]	; (800790c <HAL_UART_MspInit+0x168>)
 80078b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80078ba:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80078bc:	4b13      	ldr	r3, [pc, #76]	; (800790c <HAL_UART_MspInit+0x168>)
 80078be:	2200      	movs	r2, #0
 80078c0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80078c2:	4812      	ldr	r0, [pc, #72]	; (800790c <HAL_UART_MspInit+0x168>)
 80078c4:	f000 fb94 	bl	8007ff0 <HAL_DMA_Init>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d001      	beq.n	80078d2 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80078ce:	f7fc f849 	bl	8003964 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a0d      	ldr	r2, [pc, #52]	; (800790c <HAL_UART_MspInit+0x168>)
 80078d6:	639a      	str	r2, [r3, #56]	; 0x38
 80078d8:	4a0c      	ldr	r2, [pc, #48]	; (800790c <HAL_UART_MspInit+0x168>)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80078de:	2200      	movs	r2, #0
 80078e0:	2105      	movs	r1, #5
 80078e2:	2027      	movs	r0, #39	; 0x27
 80078e4:	f000 fb5a 	bl	8007f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80078e8:	2027      	movs	r0, #39	; 0x27
 80078ea:	f000 fb73 	bl	8007fd4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80078ee:	bf00      	nop
 80078f0:	3728      	adds	r7, #40	; 0x28
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	40004800 	.word	0x40004800
 80078fc:	40023800 	.word	0x40023800
 8007900:	40020c00 	.word	0x40020c00
 8007904:	200004cc 	.word	0x200004cc
 8007908:	40026028 	.word	0x40026028
 800790c:	2000052c 	.word	0x2000052c
 8007910:	40026058 	.word	0x40026058

08007914 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b08e      	sub	sp, #56	; 0x38
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8007920:	2300      	movs	r3, #0
 8007922:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8007924:	2300      	movs	r3, #0
 8007926:	60fb      	str	r3, [r7, #12]
 8007928:	4b33      	ldr	r3, [pc, #204]	; (80079f8 <HAL_InitTick+0xe4>)
 800792a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800792c:	4a32      	ldr	r2, [pc, #200]	; (80079f8 <HAL_InitTick+0xe4>)
 800792e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007932:	6413      	str	r3, [r2, #64]	; 0x40
 8007934:	4b30      	ldr	r3, [pc, #192]	; (80079f8 <HAL_InitTick+0xe4>)
 8007936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800793c:	60fb      	str	r3, [r7, #12]
 800793e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007940:	f107 0210 	add.w	r2, r7, #16
 8007944:	f107 0314 	add.w	r3, r7, #20
 8007948:	4611      	mov	r1, r2
 800794a:	4618      	mov	r0, r3
 800794c:	f002 fe30 	bl	800a5b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8007950:	6a3b      	ldr	r3, [r7, #32]
 8007952:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8007954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007956:	2b00      	cmp	r3, #0
 8007958:	d103      	bne.n	8007962 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800795a:	f002 fe01 	bl	800a560 <HAL_RCC_GetPCLK1Freq>
 800795e:	6378      	str	r0, [r7, #52]	; 0x34
 8007960:	e004      	b.n	800796c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8007962:	f002 fdfd 	bl	800a560 <HAL_RCC_GetPCLK1Freq>
 8007966:	4603      	mov	r3, r0
 8007968:	005b      	lsls	r3, r3, #1
 800796a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800796c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800796e:	4a23      	ldr	r2, [pc, #140]	; (80079fc <HAL_InitTick+0xe8>)
 8007970:	fba2 2303 	umull	r2, r3, r2, r3
 8007974:	0c9b      	lsrs	r3, r3, #18
 8007976:	3b01      	subs	r3, #1
 8007978:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 800797a:	4b21      	ldr	r3, [pc, #132]	; (8007a00 <HAL_InitTick+0xec>)
 800797c:	4a21      	ldr	r2, [pc, #132]	; (8007a04 <HAL_InitTick+0xf0>)
 800797e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8007980:	4b1f      	ldr	r3, [pc, #124]	; (8007a00 <HAL_InitTick+0xec>)
 8007982:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007986:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8007988:	4a1d      	ldr	r2, [pc, #116]	; (8007a00 <HAL_InitTick+0xec>)
 800798a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800798c:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 800798e:	4b1c      	ldr	r3, [pc, #112]	; (8007a00 <HAL_InitTick+0xec>)
 8007990:	2200      	movs	r2, #0
 8007992:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007994:	4b1a      	ldr	r3, [pc, #104]	; (8007a00 <HAL_InitTick+0xec>)
 8007996:	2200      	movs	r2, #0
 8007998:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800799a:	4b19      	ldr	r3, [pc, #100]	; (8007a00 <HAL_InitTick+0xec>)
 800799c:	2200      	movs	r2, #0
 800799e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80079a0:	4817      	ldr	r0, [pc, #92]	; (8007a00 <HAL_InitTick+0xec>)
 80079a2:	f002 fe37 	bl	800a614 <HAL_TIM_Base_Init>
 80079a6:	4603      	mov	r3, r0
 80079a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80079ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d11b      	bne.n	80079ec <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 80079b4:	4812      	ldr	r0, [pc, #72]	; (8007a00 <HAL_InitTick+0xec>)
 80079b6:	f002 fe7d 	bl	800a6b4 <HAL_TIM_Base_Start_IT>
 80079ba:	4603      	mov	r3, r0
 80079bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80079c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d111      	bne.n	80079ec <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80079c8:	202d      	movs	r0, #45	; 0x2d
 80079ca:	f000 fb03 	bl	8007fd4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2b0f      	cmp	r3, #15
 80079d2:	d808      	bhi.n	80079e6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 80079d4:	2200      	movs	r2, #0
 80079d6:	6879      	ldr	r1, [r7, #4]
 80079d8:	202d      	movs	r0, #45	; 0x2d
 80079da:	f000 fadf 	bl	8007f9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80079de:	4a0a      	ldr	r2, [pc, #40]	; (8007a08 <HAL_InitTick+0xf4>)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6013      	str	r3, [r2, #0]
 80079e4:	e002      	b.n	80079ec <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80079ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3738      	adds	r7, #56	; 0x38
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	40023800 	.word	0x40023800
 80079fc:	431bde83 	.word	0x431bde83
 8007a00:	20001888 	.word	0x20001888
 8007a04:	40002000 	.word	0x40002000
 8007a08:	20000010 	.word	0x20000010

08007a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007a10:	e7fe      	b.n	8007a10 <NMI_Handler+0x4>

08007a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007a12:	b480      	push	{r7}
 8007a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007a16:	e7fe      	b.n	8007a16 <HardFault_Handler+0x4>

08007a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007a1c:	e7fe      	b.n	8007a1c <MemManage_Handler+0x4>

08007a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007a22:	e7fe      	b.n	8007a22 <BusFault_Handler+0x4>

08007a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007a24:	b480      	push	{r7}
 8007a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007a28:	e7fe      	b.n	8007a28 <UsageFault_Handler+0x4>

08007a2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007a2e:	bf00      	nop
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT3_B_Pin);
 8007a3c:	2008      	movs	r0, #8
 8007a3e:	f001 f8b7 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8007a42:	bf00      	nop
 8007a44:	bd80      	pop	{r7, pc}
	...

08007a48 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8007a4c:	4802      	ldr	r0, [pc, #8]	; (8007a58 <DMA1_Stream0_IRQHandler+0x10>)
 8007a4e:	f000 fc67 	bl	8008320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8007a52:	bf00      	nop
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	200002ec 	.word	0x200002ec

08007a5c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007a60:	4802      	ldr	r0, [pc, #8]	; (8007a6c <DMA1_Stream1_IRQHandler+0x10>)
 8007a62:	f000 fc5d 	bl	8008320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8007a66:	bf00      	nop
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	200004cc 	.word	0x200004cc

08007a70 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007a74:	4802      	ldr	r0, [pc, #8]	; (8007a80 <DMA1_Stream3_IRQHandler+0x10>)
 8007a76:	f000 fc53 	bl	8008320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007a7a:	bf00      	nop
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	2000052c 	.word	0x2000052c

08007a84 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8007a88:	4802      	ldr	r0, [pc, #8]	; (8007a94 <DMA1_Stream6_IRQHandler+0x10>)
 8007a8a:	f000 fc49 	bl	8008320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8007a8e:	bf00      	nop
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	2000034c 	.word	0x2000034c

08007a98 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007a9c:	4802      	ldr	r0, [pc, #8]	; (8007aa8 <USART3_IRQHandler+0x10>)
 8007a9e:	f003 ff21 	bl	800b8e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007aa2:	bf00      	nop
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	20000484 	.word	0x20000484

08007aac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT1_A_Pin);
 8007ab0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007ab4:	f001 f87c 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT2_A_Pin);
 8007ab8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007abc:	f001 f878 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT3_A_Pin);
 8007ac0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007ac4:	f001 f874 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT1_B_Pin);
 8007ac8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007acc:	f001 f870 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT2_B_Pin);
 8007ad0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007ad4:	f001 f86c 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007ad8:	bf00      	nop
 8007ada:	bd80      	pop	{r7, pc}

08007adc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8007ae0:	4802      	ldr	r0, [pc, #8]	; (8007aec <TIM8_UP_TIM13_IRQHandler+0x10>)
 8007ae2:	f002 ff79 	bl	800a9d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8007ae6:	bf00      	nop
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	2000043c 	.word	0x2000043c

08007af0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8007af4:	4802      	ldr	r0, [pc, #8]	; (8007b00 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8007af6:	f002 ff6f 	bl	800a9d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8007afa:	bf00      	nop
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20001888 	.word	0x20001888

08007b04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007b04:	b480      	push	{r7}
 8007b06:	af00      	add	r7, sp, #0
  return 1;
 8007b08:	2301      	movs	r3, #1
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <_kill>:

int _kill(int pid, int sig)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007b1e:	f00a fc71 	bl	8012404 <__errno>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2216      	movs	r2, #22
 8007b26:	601a      	str	r2, [r3, #0]
  return -1;
 8007b28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3708      	adds	r7, #8
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <_exit>:

void _exit (int status)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f7ff ffe7 	bl	8007b14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007b46:	e7fe      	b.n	8007b46 <_exit+0x12>

08007b48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b086      	sub	sp, #24
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007b54:	2300      	movs	r3, #0
 8007b56:	617b      	str	r3, [r7, #20]
 8007b58:	e00a      	b.n	8007b70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007b5a:	f3af 8000 	nop.w
 8007b5e:	4601      	mov	r1, r0
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	1c5a      	adds	r2, r3, #1
 8007b64:	60ba      	str	r2, [r7, #8]
 8007b66:	b2ca      	uxtb	r2, r1
 8007b68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	617b      	str	r3, [r7, #20]
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	429a      	cmp	r2, r3
 8007b76:	dbf0      	blt.n	8007b5a <_read+0x12>
  }

  return len;
 8007b78:	687b      	ldr	r3, [r7, #4]
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3718      	adds	r7, #24
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b086      	sub	sp, #24
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	60f8      	str	r0, [r7, #12]
 8007b8a:	60b9      	str	r1, [r7, #8]
 8007b8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007b8e:	2300      	movs	r3, #0
 8007b90:	617b      	str	r3, [r7, #20]
 8007b92:	e009      	b.n	8007ba8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	1c5a      	adds	r2, r3, #1
 8007b98:	60ba      	str	r2, [r7, #8]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	dbf1      	blt.n	8007b94 <_write+0x12>
  }
  return len;
 8007bb0:	687b      	ldr	r3, [r7, #4]
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3718      	adds	r7, #24
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <_close>:

int _close(int file)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b083      	sub	sp, #12
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007bc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b083      	sub	sp, #12
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
 8007bda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007be2:	605a      	str	r2, [r3, #4]
  return 0;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	370c      	adds	r7, #12
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr

08007bf2 <_isatty>:

int _isatty(int file)
{
 8007bf2:	b480      	push	{r7}
 8007bf4:	b083      	sub	sp, #12
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007bfa:	2301      	movs	r3, #1
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b085      	sub	sp, #20
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
	...

08007c24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b086      	sub	sp, #24
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007c2c:	4a14      	ldr	r2, [pc, #80]	; (8007c80 <_sbrk+0x5c>)
 8007c2e:	4b15      	ldr	r3, [pc, #84]	; (8007c84 <_sbrk+0x60>)
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007c38:	4b13      	ldr	r3, [pc, #76]	; (8007c88 <_sbrk+0x64>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d102      	bne.n	8007c46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007c40:	4b11      	ldr	r3, [pc, #68]	; (8007c88 <_sbrk+0x64>)
 8007c42:	4a12      	ldr	r2, [pc, #72]	; (8007c8c <_sbrk+0x68>)
 8007c44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007c46:	4b10      	ldr	r3, [pc, #64]	; (8007c88 <_sbrk+0x64>)
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d207      	bcs.n	8007c64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007c54:	f00a fbd6 	bl	8012404 <__errno>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	220c      	movs	r2, #12
 8007c5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c62:	e009      	b.n	8007c78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007c64:	4b08      	ldr	r3, [pc, #32]	; (8007c88 <_sbrk+0x64>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007c6a:	4b07      	ldr	r3, [pc, #28]	; (8007c88 <_sbrk+0x64>)
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4413      	add	r3, r2
 8007c72:	4a05      	ldr	r2, [pc, #20]	; (8007c88 <_sbrk+0x64>)
 8007c74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007c76:	68fb      	ldr	r3, [r7, #12]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	20030000 	.word	0x20030000
 8007c84:	00000400 	.word	0x00000400
 8007c88:	200018d0 	.word	0x200018d0
 8007c8c:	20006410 	.word	0x20006410

08007c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007c90:	b480      	push	{r7}
 8007c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007c94:	4b06      	ldr	r3, [pc, #24]	; (8007cb0 <SystemInit+0x20>)
 8007c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c9a:	4a05      	ldr	r2, [pc, #20]	; (8007cb0 <SystemInit+0x20>)
 8007c9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007ca0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007ca4:	bf00      	nop
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	e000ed00 	.word	0xe000ed00

08007cb4 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	0a5a      	lsrs	r2, r3, #9
 8007cc4:	490f      	ldr	r1, [pc, #60]	; (8007d04 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8007cc6:	fba1 1202 	umull	r1, r2, r1, r2
 8007cca:	09d2      	lsrs	r2, r2, #7
 8007ccc:	490e      	ldr	r1, [pc, #56]	; (8007d08 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8007cce:	fb01 f202 	mul.w	r2, r1, r2
 8007cd2:	1a9b      	subs	r3, r3, r2
 8007cd4:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	0a5b      	lsrs	r3, r3, #9
 8007cdc:	4a09      	ldr	r2, [pc, #36]	; (8007d04 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8007cde:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce2:	09db      	lsrs	r3, r3, #7
 8007ce4:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	441a      	add	r2, r3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	601a      	str	r2, [r3, #0]
}
 8007cf8:	bf00      	nop
 8007cfa:	3714      	adds	r7, #20
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr
 8007d04:	00044b83 	.word	0x00044b83
 8007d08:	3b9aca00 	.word	0x3b9aca00

08007d0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8007d0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007d44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8007d10:	f7ff ffbe 	bl	8007c90 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007d14:	480c      	ldr	r0, [pc, #48]	; (8007d48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007d16:	490d      	ldr	r1, [pc, #52]	; (8007d4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007d18:	4a0d      	ldr	r2, [pc, #52]	; (8007d50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007d1c:	e002      	b.n	8007d24 <LoopCopyDataInit>

08007d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007d22:	3304      	adds	r3, #4

08007d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007d28:	d3f9      	bcc.n	8007d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007d2a:	4a0a      	ldr	r2, [pc, #40]	; (8007d54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007d2c:	4c0a      	ldr	r4, [pc, #40]	; (8007d58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8007d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d30:	e001      	b.n	8007d36 <LoopFillZerobss>

08007d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d34:	3204      	adds	r2, #4

08007d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d38:	d3fb      	bcc.n	8007d32 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8007d3a:	f00a fb69 	bl	8012410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007d3e:	f7fa fd37 	bl	80027b0 <main>
  bx  lr    
 8007d42:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8007d44:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8007d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007d4c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8007d50:	08015090 	.word	0x08015090
  ldr r2, =_sbss
 8007d54:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8007d58:	2000640c 	.word	0x2000640c

08007d5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007d5c:	e7fe      	b.n	8007d5c <ADC_IRQHandler>
	...

08007d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d64:	4b0e      	ldr	r3, [pc, #56]	; (8007da0 <HAL_Init+0x40>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a0d      	ldr	r2, [pc, #52]	; (8007da0 <HAL_Init+0x40>)
 8007d6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007d70:	4b0b      	ldr	r3, [pc, #44]	; (8007da0 <HAL_Init+0x40>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a0a      	ldr	r2, [pc, #40]	; (8007da0 <HAL_Init+0x40>)
 8007d76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007d7c:	4b08      	ldr	r3, [pc, #32]	; (8007da0 <HAL_Init+0x40>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a07      	ldr	r2, [pc, #28]	; (8007da0 <HAL_Init+0x40>)
 8007d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d88:	2003      	movs	r0, #3
 8007d8a:	f000 f8fc 	bl	8007f86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007d8e:	200f      	movs	r0, #15
 8007d90:	f7ff fdc0 	bl	8007914 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007d94:	f7ff fade 	bl	8007354 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	40023c00 	.word	0x40023c00

08007da4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007da4:	b480      	push	{r7}
 8007da6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007da8:	4b06      	ldr	r3, [pc, #24]	; (8007dc4 <HAL_IncTick+0x20>)
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	461a      	mov	r2, r3
 8007dae:	4b06      	ldr	r3, [pc, #24]	; (8007dc8 <HAL_IncTick+0x24>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4413      	add	r3, r2
 8007db4:	4a04      	ldr	r2, [pc, #16]	; (8007dc8 <HAL_IncTick+0x24>)
 8007db6:	6013      	str	r3, [r2, #0]
}
 8007db8:	bf00      	nop
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	20000014 	.word	0x20000014
 8007dc8:	200018d4 	.word	0x200018d4

08007dcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	af00      	add	r7, sp, #0
  return uwTick;
 8007dd0:	4b03      	ldr	r3, [pc, #12]	; (8007de0 <HAL_GetTick+0x14>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	200018d4 	.word	0x200018d4

08007de4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007dec:	f7ff ffee 	bl	8007dcc <HAL_GetTick>
 8007df0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfc:	d005      	beq.n	8007e0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007dfe:	4b0a      	ldr	r3, [pc, #40]	; (8007e28 <HAL_Delay+0x44>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007e0a:	bf00      	nop
 8007e0c:	f7ff ffde 	bl	8007dcc <HAL_GetTick>
 8007e10:	4602      	mov	r2, r0
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	1ad3      	subs	r3, r2, r3
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d8f7      	bhi.n	8007e0c <HAL_Delay+0x28>
  {
  }
}
 8007e1c:	bf00      	nop
 8007e1e:	bf00      	nop
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20000014 	.word	0x20000014

08007e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f003 0307 	and.w	r3, r3, #7
 8007e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007e3c:	4b0c      	ldr	r3, [pc, #48]	; (8007e70 <__NVIC_SetPriorityGrouping+0x44>)
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007e48:	4013      	ands	r3, r2
 8007e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e5e:	4a04      	ldr	r2, [pc, #16]	; (8007e70 <__NVIC_SetPriorityGrouping+0x44>)
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	60d3      	str	r3, [r2, #12]
}
 8007e64:	bf00      	nop
 8007e66:	3714      	adds	r7, #20
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr
 8007e70:	e000ed00 	.word	0xe000ed00

08007e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e74:	b480      	push	{r7}
 8007e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e78:	4b04      	ldr	r3, [pc, #16]	; (8007e8c <__NVIC_GetPriorityGrouping+0x18>)
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	0a1b      	lsrs	r3, r3, #8
 8007e7e:	f003 0307 	and.w	r3, r3, #7
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr
 8007e8c:	e000ed00 	.word	0xe000ed00

08007e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b083      	sub	sp, #12
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	4603      	mov	r3, r0
 8007e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	db0b      	blt.n	8007eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007ea2:	79fb      	ldrb	r3, [r7, #7]
 8007ea4:	f003 021f 	and.w	r2, r3, #31
 8007ea8:	4907      	ldr	r1, [pc, #28]	; (8007ec8 <__NVIC_EnableIRQ+0x38>)
 8007eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007eae:	095b      	lsrs	r3, r3, #5
 8007eb0:	2001      	movs	r0, #1
 8007eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8007eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007eba:	bf00      	nop
 8007ebc:	370c      	adds	r7, #12
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	e000e100 	.word	0xe000e100

08007ecc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	6039      	str	r1, [r7, #0]
 8007ed6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	db0a      	blt.n	8007ef6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	b2da      	uxtb	r2, r3
 8007ee4:	490c      	ldr	r1, [pc, #48]	; (8007f18 <__NVIC_SetPriority+0x4c>)
 8007ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007eea:	0112      	lsls	r2, r2, #4
 8007eec:	b2d2      	uxtb	r2, r2
 8007eee:	440b      	add	r3, r1
 8007ef0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007ef4:	e00a      	b.n	8007f0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	b2da      	uxtb	r2, r3
 8007efa:	4908      	ldr	r1, [pc, #32]	; (8007f1c <__NVIC_SetPriority+0x50>)
 8007efc:	79fb      	ldrb	r3, [r7, #7]
 8007efe:	f003 030f 	and.w	r3, r3, #15
 8007f02:	3b04      	subs	r3, #4
 8007f04:	0112      	lsls	r2, r2, #4
 8007f06:	b2d2      	uxtb	r2, r2
 8007f08:	440b      	add	r3, r1
 8007f0a:	761a      	strb	r2, [r3, #24]
}
 8007f0c:	bf00      	nop
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	e000e100 	.word	0xe000e100
 8007f1c:	e000ed00 	.word	0xe000ed00

08007f20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b089      	sub	sp, #36	; 0x24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f003 0307 	and.w	r3, r3, #7
 8007f32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	f1c3 0307 	rsb	r3, r3, #7
 8007f3a:	2b04      	cmp	r3, #4
 8007f3c:	bf28      	it	cs
 8007f3e:	2304      	movcs	r3, #4
 8007f40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007f42:	69fb      	ldr	r3, [r7, #28]
 8007f44:	3304      	adds	r3, #4
 8007f46:	2b06      	cmp	r3, #6
 8007f48:	d902      	bls.n	8007f50 <NVIC_EncodePriority+0x30>
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	3b03      	subs	r3, #3
 8007f4e:	e000      	b.n	8007f52 <NVIC_EncodePriority+0x32>
 8007f50:	2300      	movs	r3, #0
 8007f52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f54:	f04f 32ff 	mov.w	r2, #4294967295
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5e:	43da      	mvns	r2, r3
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	401a      	ands	r2, r3
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f68:	f04f 31ff 	mov.w	r1, #4294967295
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f72:	43d9      	mvns	r1, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f78:	4313      	orrs	r3, r2
         );
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3724      	adds	r7, #36	; 0x24
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b082      	sub	sp, #8
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7ff ff4c 	bl	8007e2c <__NVIC_SetPriorityGrouping>
}
 8007f94:	bf00      	nop
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	607a      	str	r2, [r7, #4]
 8007fa8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007faa:	2300      	movs	r3, #0
 8007fac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007fae:	f7ff ff61 	bl	8007e74 <__NVIC_GetPriorityGrouping>
 8007fb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	68b9      	ldr	r1, [r7, #8]
 8007fb8:	6978      	ldr	r0, [r7, #20]
 8007fba:	f7ff ffb1 	bl	8007f20 <NVIC_EncodePriority>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fc4:	4611      	mov	r1, r2
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f7ff ff80 	bl	8007ecc <__NVIC_SetPriority>
}
 8007fcc:	bf00      	nop
 8007fce:	3718      	adds	r7, #24
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	4603      	mov	r3, r0
 8007fdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f7ff ff54 	bl	8007e90 <__NVIC_EnableIRQ>
}
 8007fe8:	bf00      	nop
 8007fea:	3708      	adds	r7, #8
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007ffc:	f7ff fee6 	bl	8007dcc <HAL_GetTick>
 8008000:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e099      	b.n	8008140 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2202      	movs	r2, #2
 8008010:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2200      	movs	r2, #0
 8008018:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0201 	bic.w	r2, r2, #1
 800802a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800802c:	e00f      	b.n	800804e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800802e:	f7ff fecd 	bl	8007dcc <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b05      	cmp	r3, #5
 800803a:	d908      	bls.n	800804e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2220      	movs	r2, #32
 8008040:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2203      	movs	r2, #3
 8008046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800804a:	2303      	movs	r3, #3
 800804c:	e078      	b.n	8008140 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e8      	bne.n	800802e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	4b38      	ldr	r3, [pc, #224]	; (8008148 <HAL_DMA_Init+0x158>)
 8008068:	4013      	ands	r3, r2
 800806a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	685a      	ldr	r2, [r3, #4]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800807a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008086:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008092:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a1b      	ldr	r3, [r3, #32]
 8008098:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800809a:	697a      	ldr	r2, [r7, #20]
 800809c:	4313      	orrs	r3, r2
 800809e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a4:	2b04      	cmp	r3, #4
 80080a6:	d107      	bne.n	80080b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080b0:	4313      	orrs	r3, r2
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	697a      	ldr	r2, [r7, #20]
 80080be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	695b      	ldr	r3, [r3, #20]
 80080c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	f023 0307 	bic.w	r3, r3, #7
 80080ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080de:	2b04      	cmp	r3, #4
 80080e0:	d117      	bne.n	8008112 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00e      	beq.n	8008112 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fb01 	bl	80086fc <DMA_CheckFifoParam>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d008      	beq.n	8008112 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2240      	movs	r2, #64	; 0x40
 8008104:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2201      	movs	r2, #1
 800810a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800810e:	2301      	movs	r3, #1
 8008110:	e016      	b.n	8008140 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fab8 	bl	8008690 <DMA_CalcBaseAndBitshift>
 8008120:	4603      	mov	r3, r0
 8008122:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008128:	223f      	movs	r2, #63	; 0x3f
 800812a:	409a      	lsls	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2201      	movs	r2, #1
 800813a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3718      	adds	r7, #24
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	f010803f 	.word	0xf010803f

0800814c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b086      	sub	sp, #24
 8008150:	af00      	add	r7, sp, #0
 8008152:	60f8      	str	r0, [r7, #12]
 8008154:	60b9      	str	r1, [r7, #8]
 8008156:	607a      	str	r2, [r7, #4]
 8008158:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800815a:	2300      	movs	r3, #0
 800815c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008162:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800816a:	2b01      	cmp	r3, #1
 800816c:	d101      	bne.n	8008172 <HAL_DMA_Start_IT+0x26>
 800816e:	2302      	movs	r3, #2
 8008170:	e040      	b.n	80081f4 <HAL_DMA_Start_IT+0xa8>
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2201      	movs	r2, #1
 8008176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b01      	cmp	r3, #1
 8008184:	d12f      	bne.n	80081e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2202      	movs	r2, #2
 800818a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	68b9      	ldr	r1, [r7, #8]
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 fa4a 	bl	8008634 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081a4:	223f      	movs	r2, #63	; 0x3f
 80081a6:	409a      	lsls	r2, r3
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f042 0216 	orr.w	r2, r2, #22
 80081ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d007      	beq.n	80081d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f042 0208 	orr.w	r2, r2, #8
 80081d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f042 0201 	orr.w	r2, r2, #1
 80081e2:	601a      	str	r2, [r3, #0]
 80081e4:	e005      	b.n	80081f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80081ee:	2302      	movs	r3, #2
 80081f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80081f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3718      	adds	r7, #24
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008208:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800820a:	f7ff fddf 	bl	8007dcc <HAL_GetTick>
 800820e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b02      	cmp	r3, #2
 800821a:	d008      	beq.n	800822e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2280      	movs	r2, #128	; 0x80
 8008220:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e052      	b.n	80082d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f022 0216 	bic.w	r2, r2, #22
 800823c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	695a      	ldr	r2, [r3, #20]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800824c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008252:	2b00      	cmp	r3, #0
 8008254:	d103      	bne.n	800825e <HAL_DMA_Abort+0x62>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800825a:	2b00      	cmp	r3, #0
 800825c:	d007      	beq.n	800826e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f022 0208 	bic.w	r2, r2, #8
 800826c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 0201 	bic.w	r2, r2, #1
 800827c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800827e:	e013      	b.n	80082a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008280:	f7ff fda4 	bl	8007dcc <HAL_GetTick>
 8008284:	4602      	mov	r2, r0
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	2b05      	cmp	r3, #5
 800828c:	d90c      	bls.n	80082a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2220      	movs	r2, #32
 8008292:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2203      	movs	r2, #3
 8008298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e015      	b.n	80082d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1e4      	bne.n	8008280 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082ba:	223f      	movs	r2, #63	; 0x3f
 80082bc:	409a      	lsls	r2, r3
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2201      	movs	r2, #1
 80082c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80082d2:	2300      	movs	r3, #0
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d004      	beq.n	80082fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2280      	movs	r2, #128	; 0x80
 80082f4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e00c      	b.n	8008314 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2205      	movs	r2, #5
 80082fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f022 0201 	bic.w	r2, r2, #1
 8008310:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008328:	2300      	movs	r3, #0
 800832a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800832c:	4b8e      	ldr	r3, [pc, #568]	; (8008568 <HAL_DMA_IRQHandler+0x248>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a8e      	ldr	r2, [pc, #568]	; (800856c <HAL_DMA_IRQHandler+0x24c>)
 8008332:	fba2 2303 	umull	r2, r3, r2, r3
 8008336:	0a9b      	lsrs	r3, r3, #10
 8008338:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800833e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800834a:	2208      	movs	r2, #8
 800834c:	409a      	lsls	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	4013      	ands	r3, r2
 8008352:	2b00      	cmp	r3, #0
 8008354:	d01a      	beq.n	800838c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	2b00      	cmp	r3, #0
 8008362:	d013      	beq.n	800838c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f022 0204 	bic.w	r2, r2, #4
 8008372:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008378:	2208      	movs	r2, #8
 800837a:	409a      	lsls	r2, r3
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008384:	f043 0201 	orr.w	r2, r3, #1
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008390:	2201      	movs	r2, #1
 8008392:	409a      	lsls	r2, r3
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4013      	ands	r3, r2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d012      	beq.n	80083c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00b      	beq.n	80083c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ae:	2201      	movs	r2, #1
 80083b0:	409a      	lsls	r2, r3
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ba:	f043 0202 	orr.w	r2, r3, #2
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083c6:	2204      	movs	r2, #4
 80083c8:	409a      	lsls	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	4013      	ands	r3, r2
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d012      	beq.n	80083f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f003 0302 	and.w	r3, r3, #2
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00b      	beq.n	80083f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e4:	2204      	movs	r2, #4
 80083e6:	409a      	lsls	r2, r3
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083f0:	f043 0204 	orr.w	r2, r3, #4
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083fc:	2210      	movs	r2, #16
 80083fe:	409a      	lsls	r2, r3
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	4013      	ands	r3, r2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d043      	beq.n	8008490 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 0308 	and.w	r3, r3, #8
 8008412:	2b00      	cmp	r3, #0
 8008414:	d03c      	beq.n	8008490 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800841a:	2210      	movs	r2, #16
 800841c:	409a      	lsls	r2, r3
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d018      	beq.n	8008462 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d108      	bne.n	8008450 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008442:	2b00      	cmp	r3, #0
 8008444:	d024      	beq.n	8008490 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	4798      	blx	r3
 800844e:	e01f      	b.n	8008490 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008454:	2b00      	cmp	r3, #0
 8008456:	d01b      	beq.n	8008490 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	4798      	blx	r3
 8008460:	e016      	b.n	8008490 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800846c:	2b00      	cmp	r3, #0
 800846e:	d107      	bne.n	8008480 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f022 0208 	bic.w	r2, r2, #8
 800847e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008484:	2b00      	cmp	r3, #0
 8008486:	d003      	beq.n	8008490 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008494:	2220      	movs	r2, #32
 8008496:	409a      	lsls	r2, r3
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	4013      	ands	r3, r2
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 808f 	beq.w	80085c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f003 0310 	and.w	r3, r3, #16
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	f000 8087 	beq.w	80085c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084b6:	2220      	movs	r2, #32
 80084b8:	409a      	lsls	r2, r3
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b05      	cmp	r3, #5
 80084c8:	d136      	bne.n	8008538 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f022 0216 	bic.w	r2, r2, #22
 80084d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	695a      	ldr	r2, [r3, #20]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d103      	bne.n	80084fa <HAL_DMA_IRQHandler+0x1da>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d007      	beq.n	800850a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f022 0208 	bic.w	r2, r2, #8
 8008508:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800850e:	223f      	movs	r2, #63	; 0x3f
 8008510:	409a      	lsls	r2, r3
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800852a:	2b00      	cmp	r3, #0
 800852c:	d07e      	beq.n	800862c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	4798      	blx	r3
        }
        return;
 8008536:	e079      	b.n	800862c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d01d      	beq.n	8008582 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10d      	bne.n	8008570 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008558:	2b00      	cmp	r3, #0
 800855a:	d031      	beq.n	80085c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	4798      	blx	r3
 8008564:	e02c      	b.n	80085c0 <HAL_DMA_IRQHandler+0x2a0>
 8008566:	bf00      	nop
 8008568:	2000000c 	.word	0x2000000c
 800856c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008574:	2b00      	cmp	r3, #0
 8008576:	d023      	beq.n	80085c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	4798      	blx	r3
 8008580:	e01e      	b.n	80085c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800858c:	2b00      	cmp	r3, #0
 800858e:	d10f      	bne.n	80085b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f022 0210 	bic.w	r2, r2, #16
 800859e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d003      	beq.n	80085c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d032      	beq.n	800862e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085cc:	f003 0301 	and.w	r3, r3, #1
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d022      	beq.n	800861a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2205      	movs	r2, #5
 80085d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f022 0201 	bic.w	r2, r2, #1
 80085ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	3301      	adds	r3, #1
 80085f0:	60bb      	str	r3, [r7, #8]
 80085f2:	697a      	ldr	r2, [r7, #20]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d307      	bcc.n	8008608 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1f2      	bne.n	80085ec <HAL_DMA_IRQHandler+0x2cc>
 8008606:	e000      	b.n	800860a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008608:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800861e:	2b00      	cmp	r3, #0
 8008620:	d005      	beq.n	800862e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	4798      	blx	r3
 800862a:	e000      	b.n	800862e <HAL_DMA_IRQHandler+0x30e>
        return;
 800862c:	bf00      	nop
    }
  }
}
 800862e:	3718      	adds	r7, #24
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
 8008640:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008650:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	2b40      	cmp	r3, #64	; 0x40
 8008660:	d108      	bne.n	8008674 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008672:	e007      	b.n	8008684 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	60da      	str	r2, [r3, #12]
}
 8008684:	bf00      	nop
 8008686:	3714      	adds	r7, #20
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	b2db      	uxtb	r3, r3
 800869e:	3b10      	subs	r3, #16
 80086a0:	4a14      	ldr	r2, [pc, #80]	; (80086f4 <DMA_CalcBaseAndBitshift+0x64>)
 80086a2:	fba2 2303 	umull	r2, r3, r2, r3
 80086a6:	091b      	lsrs	r3, r3, #4
 80086a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80086aa:	4a13      	ldr	r2, [pc, #76]	; (80086f8 <DMA_CalcBaseAndBitshift+0x68>)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4413      	add	r3, r2
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2b03      	cmp	r3, #3
 80086bc:	d909      	bls.n	80086d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086c6:	f023 0303 	bic.w	r3, r3, #3
 80086ca:	1d1a      	adds	r2, r3, #4
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	659a      	str	r2, [r3, #88]	; 0x58
 80086d0:	e007      	b.n	80086e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086da:	f023 0303 	bic.w	r3, r3, #3
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	aaaaaaab 	.word	0xaaaaaaab
 80086f8:	08014af8 	.word	0x08014af8

080086fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008704:	2300      	movs	r3, #0
 8008706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800870c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	699b      	ldr	r3, [r3, #24]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d11f      	bne.n	8008756 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	2b03      	cmp	r3, #3
 800871a:	d856      	bhi.n	80087ca <DMA_CheckFifoParam+0xce>
 800871c:	a201      	add	r2, pc, #4	; (adr r2, 8008724 <DMA_CheckFifoParam+0x28>)
 800871e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008722:	bf00      	nop
 8008724:	08008735 	.word	0x08008735
 8008728:	08008747 	.word	0x08008747
 800872c:	08008735 	.word	0x08008735
 8008730:	080087cb 	.word	0x080087cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d046      	beq.n	80087ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008744:	e043      	b.n	80087ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800874e:	d140      	bne.n	80087d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008754:	e03d      	b.n	80087d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800875e:	d121      	bne.n	80087a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2b03      	cmp	r3, #3
 8008764:	d837      	bhi.n	80087d6 <DMA_CheckFifoParam+0xda>
 8008766:	a201      	add	r2, pc, #4	; (adr r2, 800876c <DMA_CheckFifoParam+0x70>)
 8008768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800876c:	0800877d 	.word	0x0800877d
 8008770:	08008783 	.word	0x08008783
 8008774:	0800877d 	.word	0x0800877d
 8008778:	08008795 	.word	0x08008795
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	73fb      	strb	r3, [r7, #15]
      break;
 8008780:	e030      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d025      	beq.n	80087da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008792:	e022      	b.n	80087da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008798:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800879c:	d11f      	bne.n	80087de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80087a2:	e01c      	b.n	80087de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d903      	bls.n	80087b2 <DMA_CheckFifoParam+0xb6>
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	2b03      	cmp	r3, #3
 80087ae:	d003      	beq.n	80087b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80087b0:	e018      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	73fb      	strb	r3, [r7, #15]
      break;
 80087b6:	e015      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00e      	beq.n	80087e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	73fb      	strb	r3, [r7, #15]
      break;
 80087c8:	e00b      	b.n	80087e2 <DMA_CheckFifoParam+0xe6>
      break;
 80087ca:	bf00      	nop
 80087cc:	e00a      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087ce:	bf00      	nop
 80087d0:	e008      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087d2:	bf00      	nop
 80087d4:	e006      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087d6:	bf00      	nop
 80087d8:	e004      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087da:	bf00      	nop
 80087dc:	e002      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80087de:	bf00      	nop
 80087e0:	e000      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087e2:	bf00      	nop
    }
  } 
  
  return status; 
 80087e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop

080087f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b089      	sub	sp, #36	; 0x24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80087fe:	2300      	movs	r3, #0
 8008800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008802:	2300      	movs	r3, #0
 8008804:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008806:	2300      	movs	r3, #0
 8008808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800880a:	2300      	movs	r3, #0
 800880c:	61fb      	str	r3, [r7, #28]
 800880e:	e177      	b.n	8008b00 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008810:	2201      	movs	r2, #1
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	fa02 f303 	lsl.w	r3, r2, r3
 8008818:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	4013      	ands	r3, r2
 8008822:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	429a      	cmp	r2, r3
 800882a:	f040 8166 	bne.w	8008afa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	f003 0303 	and.w	r3, r3, #3
 8008836:	2b01      	cmp	r3, #1
 8008838:	d005      	beq.n	8008846 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008842:	2b02      	cmp	r3, #2
 8008844:	d130      	bne.n	80088a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800884c:	69fb      	ldr	r3, [r7, #28]
 800884e:	005b      	lsls	r3, r3, #1
 8008850:	2203      	movs	r2, #3
 8008852:	fa02 f303 	lsl.w	r3, r2, r3
 8008856:	43db      	mvns	r3, r3
 8008858:	69ba      	ldr	r2, [r7, #24]
 800885a:	4013      	ands	r3, r2
 800885c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	68da      	ldr	r2, [r3, #12]
 8008862:	69fb      	ldr	r3, [r7, #28]
 8008864:	005b      	lsls	r3, r3, #1
 8008866:	fa02 f303 	lsl.w	r3, r2, r3
 800886a:	69ba      	ldr	r2, [r7, #24]
 800886c:	4313      	orrs	r3, r2
 800886e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	69ba      	ldr	r2, [r7, #24]
 8008874:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800887c:	2201      	movs	r2, #1
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	fa02 f303 	lsl.w	r3, r2, r3
 8008884:	43db      	mvns	r3, r3
 8008886:	69ba      	ldr	r2, [r7, #24]
 8008888:	4013      	ands	r3, r2
 800888a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	091b      	lsrs	r3, r3, #4
 8008892:	f003 0201 	and.w	r2, r3, #1
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	fa02 f303 	lsl.w	r3, r2, r3
 800889c:	69ba      	ldr	r2, [r7, #24]
 800889e:	4313      	orrs	r3, r2
 80088a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	69ba      	ldr	r2, [r7, #24]
 80088a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	f003 0303 	and.w	r3, r3, #3
 80088b0:	2b03      	cmp	r3, #3
 80088b2:	d017      	beq.n	80088e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	005b      	lsls	r3, r3, #1
 80088be:	2203      	movs	r2, #3
 80088c0:	fa02 f303 	lsl.w	r3, r2, r3
 80088c4:	43db      	mvns	r3, r3
 80088c6:	69ba      	ldr	r2, [r7, #24]
 80088c8:	4013      	ands	r3, r2
 80088ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	005b      	lsls	r3, r3, #1
 80088d4:	fa02 f303 	lsl.w	r3, r2, r3
 80088d8:	69ba      	ldr	r2, [r7, #24]
 80088da:	4313      	orrs	r3, r2
 80088dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	69ba      	ldr	r2, [r7, #24]
 80088e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f003 0303 	and.w	r3, r3, #3
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d123      	bne.n	8008938 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	08da      	lsrs	r2, r3, #3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	3208      	adds	r2, #8
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	220f      	movs	r2, #15
 8008908:	fa02 f303 	lsl.w	r3, r2, r3
 800890c:	43db      	mvns	r3, r3
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	4013      	ands	r3, r2
 8008912:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	691a      	ldr	r2, [r3, #16]
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	fa02 f303 	lsl.w	r3, r2, r3
 8008924:	69ba      	ldr	r2, [r7, #24]
 8008926:	4313      	orrs	r3, r2
 8008928:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	08da      	lsrs	r2, r3, #3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	3208      	adds	r2, #8
 8008932:	69b9      	ldr	r1, [r7, #24]
 8008934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800893e:	69fb      	ldr	r3, [r7, #28]
 8008940:	005b      	lsls	r3, r3, #1
 8008942:	2203      	movs	r2, #3
 8008944:	fa02 f303 	lsl.w	r3, r2, r3
 8008948:	43db      	mvns	r3, r3
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	4013      	ands	r3, r2
 800894e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f003 0203 	and.w	r2, r3, #3
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	fa02 f303 	lsl.w	r3, r2, r3
 8008960:	69ba      	ldr	r2, [r7, #24]
 8008962:	4313      	orrs	r3, r2
 8008964:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	69ba      	ldr	r2, [r7, #24]
 800896a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 80c0 	beq.w	8008afa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800897a:	2300      	movs	r3, #0
 800897c:	60fb      	str	r3, [r7, #12]
 800897e:	4b66      	ldr	r3, [pc, #408]	; (8008b18 <HAL_GPIO_Init+0x324>)
 8008980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008982:	4a65      	ldr	r2, [pc, #404]	; (8008b18 <HAL_GPIO_Init+0x324>)
 8008984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008988:	6453      	str	r3, [r2, #68]	; 0x44
 800898a:	4b63      	ldr	r3, [pc, #396]	; (8008b18 <HAL_GPIO_Init+0x324>)
 800898c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800898e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008996:	4a61      	ldr	r2, [pc, #388]	; (8008b1c <HAL_GPIO_Init+0x328>)
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	089b      	lsrs	r3, r3, #2
 800899c:	3302      	adds	r3, #2
 800899e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	f003 0303 	and.w	r3, r3, #3
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	220f      	movs	r2, #15
 80089ae:	fa02 f303 	lsl.w	r3, r2, r3
 80089b2:	43db      	mvns	r3, r3
 80089b4:	69ba      	ldr	r2, [r7, #24]
 80089b6:	4013      	ands	r3, r2
 80089b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a58      	ldr	r2, [pc, #352]	; (8008b20 <HAL_GPIO_Init+0x32c>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d037      	beq.n	8008a32 <HAL_GPIO_Init+0x23e>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a57      	ldr	r2, [pc, #348]	; (8008b24 <HAL_GPIO_Init+0x330>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d031      	beq.n	8008a2e <HAL_GPIO_Init+0x23a>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a56      	ldr	r2, [pc, #344]	; (8008b28 <HAL_GPIO_Init+0x334>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d02b      	beq.n	8008a2a <HAL_GPIO_Init+0x236>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a55      	ldr	r2, [pc, #340]	; (8008b2c <HAL_GPIO_Init+0x338>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d025      	beq.n	8008a26 <HAL_GPIO_Init+0x232>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a54      	ldr	r2, [pc, #336]	; (8008b30 <HAL_GPIO_Init+0x33c>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d01f      	beq.n	8008a22 <HAL_GPIO_Init+0x22e>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a53      	ldr	r2, [pc, #332]	; (8008b34 <HAL_GPIO_Init+0x340>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d019      	beq.n	8008a1e <HAL_GPIO_Init+0x22a>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a52      	ldr	r2, [pc, #328]	; (8008b38 <HAL_GPIO_Init+0x344>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d013      	beq.n	8008a1a <HAL_GPIO_Init+0x226>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a51      	ldr	r2, [pc, #324]	; (8008b3c <HAL_GPIO_Init+0x348>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d00d      	beq.n	8008a16 <HAL_GPIO_Init+0x222>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a50      	ldr	r2, [pc, #320]	; (8008b40 <HAL_GPIO_Init+0x34c>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d007      	beq.n	8008a12 <HAL_GPIO_Init+0x21e>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a4f      	ldr	r2, [pc, #316]	; (8008b44 <HAL_GPIO_Init+0x350>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d101      	bne.n	8008a0e <HAL_GPIO_Init+0x21a>
 8008a0a:	2309      	movs	r3, #9
 8008a0c:	e012      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a0e:	230a      	movs	r3, #10
 8008a10:	e010      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a12:	2308      	movs	r3, #8
 8008a14:	e00e      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a16:	2307      	movs	r3, #7
 8008a18:	e00c      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a1a:	2306      	movs	r3, #6
 8008a1c:	e00a      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a1e:	2305      	movs	r3, #5
 8008a20:	e008      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a22:	2304      	movs	r3, #4
 8008a24:	e006      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a26:	2303      	movs	r3, #3
 8008a28:	e004      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a2a:	2302      	movs	r3, #2
 8008a2c:	e002      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e000      	b.n	8008a34 <HAL_GPIO_Init+0x240>
 8008a32:	2300      	movs	r3, #0
 8008a34:	69fa      	ldr	r2, [r7, #28]
 8008a36:	f002 0203 	and.w	r2, r2, #3
 8008a3a:	0092      	lsls	r2, r2, #2
 8008a3c:	4093      	lsls	r3, r2
 8008a3e:	69ba      	ldr	r2, [r7, #24]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a44:	4935      	ldr	r1, [pc, #212]	; (8008b1c <HAL_GPIO_Init+0x328>)
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	089b      	lsrs	r3, r3, #2
 8008a4a:	3302      	adds	r3, #2
 8008a4c:	69ba      	ldr	r2, [r7, #24]
 8008a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008a52:	4b3d      	ldr	r3, [pc, #244]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	43db      	mvns	r3, r3
 8008a5c:	69ba      	ldr	r2, [r7, #24]
 8008a5e:	4013      	ands	r3, r2
 8008a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d003      	beq.n	8008a76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008a6e:	69ba      	ldr	r2, [r7, #24]
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008a76:	4a34      	ldr	r2, [pc, #208]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008a78:	69bb      	ldr	r3, [r7, #24]
 8008a7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008a7c:	4b32      	ldr	r3, [pc, #200]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	43db      	mvns	r3, r3
 8008a86:	69ba      	ldr	r2, [r7, #24]
 8008a88:	4013      	ands	r3, r2
 8008a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d003      	beq.n	8008aa0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008a98:	69ba      	ldr	r2, [r7, #24]
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008aa0:	4a29      	ldr	r2, [pc, #164]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008aa6:	4b28      	ldr	r3, [pc, #160]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	43db      	mvns	r3, r3
 8008ab0:	69ba      	ldr	r2, [r7, #24]
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008aca:	4a1f      	ldr	r2, [pc, #124]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008ad0:	4b1d      	ldr	r3, [pc, #116]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	43db      	mvns	r3, r3
 8008ada:	69ba      	ldr	r2, [r7, #24]
 8008adc:	4013      	ands	r3, r2
 8008ade:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d003      	beq.n	8008af4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008aec:	69ba      	ldr	r2, [r7, #24]
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008af4:	4a14      	ldr	r2, [pc, #80]	; (8008b48 <HAL_GPIO_Init+0x354>)
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	3301      	adds	r3, #1
 8008afe:	61fb      	str	r3, [r7, #28]
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	2b0f      	cmp	r3, #15
 8008b04:	f67f ae84 	bls.w	8008810 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008b08:	bf00      	nop
 8008b0a:	bf00      	nop
 8008b0c:	3724      	adds	r7, #36	; 0x24
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b14:	4770      	bx	lr
 8008b16:	bf00      	nop
 8008b18:	40023800 	.word	0x40023800
 8008b1c:	40013800 	.word	0x40013800
 8008b20:	40020000 	.word	0x40020000
 8008b24:	40020400 	.word	0x40020400
 8008b28:	40020800 	.word	0x40020800
 8008b2c:	40020c00 	.word	0x40020c00
 8008b30:	40021000 	.word	0x40021000
 8008b34:	40021400 	.word	0x40021400
 8008b38:	40021800 	.word	0x40021800
 8008b3c:	40021c00 	.word	0x40021c00
 8008b40:	40022000 	.word	0x40022000
 8008b44:	40022400 	.word	0x40022400
 8008b48:	40013c00 	.word	0x40013c00

08008b4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	691a      	ldr	r2, [r3, #16]
 8008b5c:	887b      	ldrh	r3, [r7, #2]
 8008b5e:	4013      	ands	r3, r2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d002      	beq.n	8008b6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008b64:	2301      	movs	r3, #1
 8008b66:	73fb      	strb	r3, [r7, #15]
 8008b68:	e001      	b.n	8008b6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	460b      	mov	r3, r1
 8008b86:	807b      	strh	r3, [r7, #2]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008b8c:	787b      	ldrb	r3, [r7, #1]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d003      	beq.n	8008b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008b92:	887a      	ldrh	r2, [r7, #2]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008b98:	e003      	b.n	8008ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008b9a:	887b      	ldrh	r3, [r7, #2]
 8008b9c:	041a      	lsls	r2, r3, #16
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	619a      	str	r2, [r3, #24]
}
 8008ba2:	bf00      	nop
 8008ba4:	370c      	adds	r7, #12
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr
	...

08008bb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008bba:	4b08      	ldr	r3, [pc, #32]	; (8008bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008bbc:	695a      	ldr	r2, [r3, #20]
 8008bbe:	88fb      	ldrh	r3, [r7, #6]
 8008bc0:	4013      	ands	r3, r2
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d006      	beq.n	8008bd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008bc6:	4a05      	ldr	r2, [pc, #20]	; (8008bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008bc8:	88fb      	ldrh	r3, [r7, #6]
 8008bca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008bcc:	88fb      	ldrh	r3, [r7, #6]
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fa fb30 	bl	8003234 <HAL_GPIO_EXTI_Callback>
  }
}
 8008bd4:	bf00      	nop
 8008bd6:	3708      	adds	r7, #8
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	40013c00 	.word	0x40013c00

08008be0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e12b      	b.n	8008e4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d106      	bne.n	8008c0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7fe fbd0 	bl	80073ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2224      	movs	r2, #36	; 0x24
 8008c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f022 0201 	bic.w	r2, r2, #1
 8008c22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008c44:	f001 fc8c 	bl	800a560 <HAL_RCC_GetPCLK1Freq>
 8008c48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	4a81      	ldr	r2, [pc, #516]	; (8008e54 <HAL_I2C_Init+0x274>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d807      	bhi.n	8008c64 <HAL_I2C_Init+0x84>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	4a80      	ldr	r2, [pc, #512]	; (8008e58 <HAL_I2C_Init+0x278>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	bf94      	ite	ls
 8008c5c:	2301      	movls	r3, #1
 8008c5e:	2300      	movhi	r3, #0
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	e006      	b.n	8008c72 <HAL_I2C_Init+0x92>
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	4a7d      	ldr	r2, [pc, #500]	; (8008e5c <HAL_I2C_Init+0x27c>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	bf94      	ite	ls
 8008c6c:	2301      	movls	r3, #1
 8008c6e:	2300      	movhi	r3, #0
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d001      	beq.n	8008c7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e0e7      	b.n	8008e4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	4a78      	ldr	r2, [pc, #480]	; (8008e60 <HAL_I2C_Init+0x280>)
 8008c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c82:	0c9b      	lsrs	r3, r3, #18
 8008c84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	68ba      	ldr	r2, [r7, #8]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	4a6a      	ldr	r2, [pc, #424]	; (8008e54 <HAL_I2C_Init+0x274>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d802      	bhi.n	8008cb4 <HAL_I2C_Init+0xd4>
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	e009      	b.n	8008cc8 <HAL_I2C_Init+0xe8>
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008cba:	fb02 f303 	mul.w	r3, r2, r3
 8008cbe:	4a69      	ldr	r2, [pc, #420]	; (8008e64 <HAL_I2C_Init+0x284>)
 8008cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cc4:	099b      	lsrs	r3, r3, #6
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	6812      	ldr	r2, [r2, #0]
 8008ccc:	430b      	orrs	r3, r1
 8008cce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008cda:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	495c      	ldr	r1, [pc, #368]	; (8008e54 <HAL_I2C_Init+0x274>)
 8008ce4:	428b      	cmp	r3, r1
 8008ce6:	d819      	bhi.n	8008d1c <HAL_I2C_Init+0x13c>
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	1e59      	subs	r1, r3, #1
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	005b      	lsls	r3, r3, #1
 8008cf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8008cf6:	1c59      	adds	r1, r3, #1
 8008cf8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008cfc:	400b      	ands	r3, r1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d00a      	beq.n	8008d18 <HAL_I2C_Init+0x138>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	1e59      	subs	r1, r3, #1
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	005b      	lsls	r3, r3, #1
 8008d0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008d10:	3301      	adds	r3, #1
 8008d12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d16:	e051      	b.n	8008dbc <HAL_I2C_Init+0x1dc>
 8008d18:	2304      	movs	r3, #4
 8008d1a:	e04f      	b.n	8008dbc <HAL_I2C_Init+0x1dc>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d111      	bne.n	8008d48 <HAL_I2C_Init+0x168>
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	1e58      	subs	r0, r3, #1
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6859      	ldr	r1, [r3, #4]
 8008d2c:	460b      	mov	r3, r1
 8008d2e:	005b      	lsls	r3, r3, #1
 8008d30:	440b      	add	r3, r1
 8008d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d36:	3301      	adds	r3, #1
 8008d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	bf0c      	ite	eq
 8008d40:	2301      	moveq	r3, #1
 8008d42:	2300      	movne	r3, #0
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	e012      	b.n	8008d6e <HAL_I2C_Init+0x18e>
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	1e58      	subs	r0, r3, #1
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6859      	ldr	r1, [r3, #4]
 8008d50:	460b      	mov	r3, r1
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	440b      	add	r3, r1
 8008d56:	0099      	lsls	r1, r3, #2
 8008d58:	440b      	add	r3, r1
 8008d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d5e:	3301      	adds	r3, #1
 8008d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bf0c      	ite	eq
 8008d68:	2301      	moveq	r3, #1
 8008d6a:	2300      	movne	r3, #0
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d001      	beq.n	8008d76 <HAL_I2C_Init+0x196>
 8008d72:	2301      	movs	r3, #1
 8008d74:	e022      	b.n	8008dbc <HAL_I2C_Init+0x1dc>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d10e      	bne.n	8008d9c <HAL_I2C_Init+0x1bc>
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	1e58      	subs	r0, r3, #1
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6859      	ldr	r1, [r3, #4]
 8008d86:	460b      	mov	r3, r1
 8008d88:	005b      	lsls	r3, r3, #1
 8008d8a:	440b      	add	r3, r1
 8008d8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d90:	3301      	adds	r3, #1
 8008d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d9a:	e00f      	b.n	8008dbc <HAL_I2C_Init+0x1dc>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	1e58      	subs	r0, r3, #1
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6859      	ldr	r1, [r3, #4]
 8008da4:	460b      	mov	r3, r1
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	440b      	add	r3, r1
 8008daa:	0099      	lsls	r1, r3, #2
 8008dac:	440b      	add	r3, r1
 8008dae:	fbb0 f3f3 	udiv	r3, r0, r3
 8008db2:	3301      	adds	r3, #1
 8008db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008db8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	6809      	ldr	r1, [r1, #0]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	69da      	ldr	r2, [r3, #28]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6a1b      	ldr	r3, [r3, #32]
 8008dd6:	431a      	orrs	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	430a      	orrs	r2, r1
 8008dde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008dea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	6911      	ldr	r1, [r2, #16]
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	68d2      	ldr	r2, [r2, #12]
 8008df6:	4311      	orrs	r1, r2
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	6812      	ldr	r2, [r2, #0]
 8008dfc:	430b      	orrs	r3, r1
 8008dfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	695a      	ldr	r2, [r3, #20]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	431a      	orrs	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	430a      	orrs	r2, r1
 8008e1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f042 0201 	orr.w	r2, r2, #1
 8008e2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2220      	movs	r2, #32
 8008e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	000186a0 	.word	0x000186a0
 8008e58:	001e847f 	.word	0x001e847f
 8008e5c:	003d08ff 	.word	0x003d08ff
 8008e60:	431bde83 	.word	0x431bde83
 8008e64:	10624dd3 	.word	0x10624dd3

08008e68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b088      	sub	sp, #32
 8008e6c:	af02      	add	r7, sp, #8
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	607a      	str	r2, [r7, #4]
 8008e72:	461a      	mov	r2, r3
 8008e74:	460b      	mov	r3, r1
 8008e76:	817b      	strh	r3, [r7, #10]
 8008e78:	4613      	mov	r3, r2
 8008e7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008e7c:	f7fe ffa6 	bl	8007dcc <HAL_GetTick>
 8008e80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	2b20      	cmp	r3, #32
 8008e8c:	f040 80e0 	bne.w	8009050 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	2319      	movs	r3, #25
 8008e96:	2201      	movs	r2, #1
 8008e98:	4970      	ldr	r1, [pc, #448]	; (800905c <HAL_I2C_Master_Transmit+0x1f4>)
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f000 fc7e 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d001      	beq.n	8008eaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	e0d3      	b.n	8009052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d101      	bne.n	8008eb8 <HAL_I2C_Master_Transmit+0x50>
 8008eb4:	2302      	movs	r3, #2
 8008eb6:	e0cc      	b.n	8009052 <HAL_I2C_Master_Transmit+0x1ea>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0301 	and.w	r3, r3, #1
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d007      	beq.n	8008ede <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f042 0201 	orr.w	r2, r2, #1
 8008edc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008eec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2221      	movs	r2, #33	; 0x21
 8008ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2210      	movs	r2, #16
 8008efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	893a      	ldrh	r2, [r7, #8]
 8008f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f14:	b29a      	uxth	r2, r3
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	4a50      	ldr	r2, [pc, #320]	; (8009060 <HAL_I2C_Master_Transmit+0x1f8>)
 8008f1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008f20:	8979      	ldrh	r1, [r7, #10]
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	6a3a      	ldr	r2, [r7, #32]
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f000 fae8 	bl	80094fc <I2C_MasterRequestWrite>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d001      	beq.n	8008f36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008f32:	2301      	movs	r3, #1
 8008f34:	e08d      	b.n	8009052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f36:	2300      	movs	r3, #0
 8008f38:	613b      	str	r3, [r7, #16]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	695b      	ldr	r3, [r3, #20]
 8008f40:	613b      	str	r3, [r7, #16]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	699b      	ldr	r3, [r3, #24]
 8008f48:	613b      	str	r3, [r7, #16]
 8008f4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008f4c:	e066      	b.n	800901c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f4e:	697a      	ldr	r2, [r7, #20]
 8008f50:	6a39      	ldr	r1, [r7, #32]
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f000 fd3c 	bl	80099d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d00d      	beq.n	8008f7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f62:	2b04      	cmp	r3, #4
 8008f64:	d107      	bne.n	8008f76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	e06b      	b.n	8009052 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7e:	781a      	ldrb	r2, [r3, #0]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8a:	1c5a      	adds	r2, r3, #1
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	3b01      	subs	r3, #1
 8008f98:	b29a      	uxth	r2, r3
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	b29a      	uxth	r2, r3
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	f003 0304 	and.w	r3, r3, #4
 8008fb4:	2b04      	cmp	r3, #4
 8008fb6:	d11b      	bne.n	8008ff0 <HAL_I2C_Master_Transmit+0x188>
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d017      	beq.n	8008ff0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc4:	781a      	ldrb	r2, [r3, #0]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd0:	1c5a      	adds	r2, r3, #1
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	3b01      	subs	r3, #1
 8008fde:	b29a      	uxth	r2, r3
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fe8:	3b01      	subs	r3, #1
 8008fea:	b29a      	uxth	r2, r3
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ff0:	697a      	ldr	r2, [r7, #20]
 8008ff2:	6a39      	ldr	r1, [r7, #32]
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f000 fd33 	bl	8009a60 <I2C_WaitOnBTFFlagUntilTimeout>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00d      	beq.n	800901c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009004:	2b04      	cmp	r3, #4
 8009006:	d107      	bne.n	8009018 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009016:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	e01a      	b.n	8009052 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009020:	2b00      	cmp	r3, #0
 8009022:	d194      	bne.n	8008f4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009032:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2220      	movs	r2, #32
 8009038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2200      	movs	r2, #0
 8009040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2200      	movs	r2, #0
 8009048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800904c:	2300      	movs	r3, #0
 800904e:	e000      	b.n	8009052 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009050:	2302      	movs	r3, #2
  }
}
 8009052:	4618      	mov	r0, r3
 8009054:	3718      	adds	r7, #24
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	00100002 	.word	0x00100002
 8009060:	ffff0000 	.word	0xffff0000

08009064 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b08c      	sub	sp, #48	; 0x30
 8009068:	af02      	add	r7, sp, #8
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	607a      	str	r2, [r7, #4]
 800906e:	461a      	mov	r2, r3
 8009070:	460b      	mov	r3, r1
 8009072:	817b      	strh	r3, [r7, #10]
 8009074:	4613      	mov	r3, r2
 8009076:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009078:	f7fe fea8 	bl	8007dcc <HAL_GetTick>
 800907c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009084:	b2db      	uxtb	r3, r3
 8009086:	2b20      	cmp	r3, #32
 8009088:	f040 8217 	bne.w	80094ba <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800908c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908e:	9300      	str	r3, [sp, #0]
 8009090:	2319      	movs	r3, #25
 8009092:	2201      	movs	r2, #1
 8009094:	497c      	ldr	r1, [pc, #496]	; (8009288 <HAL_I2C_Master_Receive+0x224>)
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 fb80 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d001      	beq.n	80090a6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80090a2:	2302      	movs	r3, #2
 80090a4:	e20a      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d101      	bne.n	80090b4 <HAL_I2C_Master_Receive+0x50>
 80090b0:	2302      	movs	r3, #2
 80090b2:	e203      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2201      	movs	r2, #1
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d007      	beq.n	80090da <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f042 0201 	orr.w	r2, r2, #1
 80090d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2222      	movs	r2, #34	; 0x22
 80090ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2210      	movs	r2, #16
 80090f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2200      	movs	r2, #0
 80090fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	893a      	ldrh	r2, [r7, #8]
 800910a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009110:	b29a      	uxth	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	4a5c      	ldr	r2, [pc, #368]	; (800928c <HAL_I2C_Master_Receive+0x228>)
 800911a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800911c:	8979      	ldrh	r1, [r7, #10]
 800911e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 fa6c 	bl	8009600 <I2C_MasterRequestRead>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d001      	beq.n	8009132 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	e1c4      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009136:	2b00      	cmp	r3, #0
 8009138:	d113      	bne.n	8009162 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800913a:	2300      	movs	r3, #0
 800913c:	623b      	str	r3, [r7, #32]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	623b      	str	r3, [r7, #32]
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	699b      	ldr	r3, [r3, #24]
 800914c:	623b      	str	r3, [r7, #32]
 800914e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800915e:	601a      	str	r2, [r3, #0]
 8009160:	e198      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009166:	2b01      	cmp	r3, #1
 8009168:	d11b      	bne.n	80091a2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800917a:	2300      	movs	r3, #0
 800917c:	61fb      	str	r3, [r7, #28]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	61fb      	str	r3, [r7, #28]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	699b      	ldr	r3, [r3, #24]
 800918c:	61fb      	str	r3, [r7, #28]
 800918e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	e178      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d11b      	bne.n	80091e2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091ca:	2300      	movs	r3, #0
 80091cc:	61bb      	str	r3, [r7, #24]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	61bb      	str	r3, [r7, #24]
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	699b      	ldr	r3, [r3, #24]
 80091dc:	61bb      	str	r3, [r7, #24]
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	e158      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80091f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091f2:	2300      	movs	r3, #0
 80091f4:	617b      	str	r3, [r7, #20]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	695b      	ldr	r3, [r3, #20]
 80091fc:	617b      	str	r3, [r7, #20]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	699b      	ldr	r3, [r3, #24]
 8009204:	617b      	str	r3, [r7, #20]
 8009206:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009208:	e144      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800920e:	2b03      	cmp	r3, #3
 8009210:	f200 80f1 	bhi.w	80093f6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009218:	2b01      	cmp	r3, #1
 800921a:	d123      	bne.n	8009264 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800921c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800921e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009220:	68f8      	ldr	r0, [r7, #12]
 8009222:	f000 fc65 	bl	8009af0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d001      	beq.n	8009230 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e145      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	691a      	ldr	r2, [r3, #16]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800923a:	b2d2      	uxtb	r2, r2
 800923c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009242:	1c5a      	adds	r2, r3, #1
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800924c:	3b01      	subs	r3, #1
 800924e:	b29a      	uxth	r2, r3
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009258:	b29b      	uxth	r3, r3
 800925a:	3b01      	subs	r3, #1
 800925c:	b29a      	uxth	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009262:	e117      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009268:	2b02      	cmp	r3, #2
 800926a:	d14e      	bne.n	800930a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800926c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009272:	2200      	movs	r2, #0
 8009274:	4906      	ldr	r1, [pc, #24]	; (8009290 <HAL_I2C_Master_Receive+0x22c>)
 8009276:	68f8      	ldr	r0, [r7, #12]
 8009278:	f000 fa90 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 800927c:	4603      	mov	r3, r0
 800927e:	2b00      	cmp	r3, #0
 8009280:	d008      	beq.n	8009294 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e11a      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
 8009286:	bf00      	nop
 8009288:	00100002 	.word	0x00100002
 800928c:	ffff0000 	.word	0xffff0000
 8009290:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	691a      	ldr	r2, [r3, #16]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ae:	b2d2      	uxtb	r2, r2
 80092b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092b6:	1c5a      	adds	r2, r3, #1
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092c0:	3b01      	subs	r3, #1
 80092c2:	b29a      	uxth	r2, r3
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	3b01      	subs	r3, #1
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	691a      	ldr	r2, [r3, #16]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e0:	b2d2      	uxtb	r2, r2
 80092e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e8:	1c5a      	adds	r2, r3, #1
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092f2:	3b01      	subs	r3, #1
 80092f4:	b29a      	uxth	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092fe:	b29b      	uxth	r3, r3
 8009300:	3b01      	subs	r3, #1
 8009302:	b29a      	uxth	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009308:	e0c4      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930c:	9300      	str	r3, [sp, #0]
 800930e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009310:	2200      	movs	r2, #0
 8009312:	496c      	ldr	r1, [pc, #432]	; (80094c4 <HAL_I2C_Master_Receive+0x460>)
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 fa41 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d001      	beq.n	8009324 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	e0cb      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	691a      	ldr	r2, [r3, #16]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933e:	b2d2      	uxtb	r2, r2
 8009340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009346:	1c5a      	adds	r2, r3, #1
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009350:	3b01      	subs	r3, #1
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800935c:	b29b      	uxth	r3, r3
 800935e:	3b01      	subs	r3, #1
 8009360:	b29a      	uxth	r2, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009368:	9300      	str	r3, [sp, #0]
 800936a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800936c:	2200      	movs	r2, #0
 800936e:	4955      	ldr	r1, [pc, #340]	; (80094c4 <HAL_I2C_Master_Receive+0x460>)
 8009370:	68f8      	ldr	r0, [r7, #12]
 8009372:	f000 fa13 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d001      	beq.n	8009380 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	e09d      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800938e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	691a      	ldr	r2, [r3, #16]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800939a:	b2d2      	uxtb	r2, r2
 800939c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a2:	1c5a      	adds	r2, r3, #1
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ac:	3b01      	subs	r3, #1
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	3b01      	subs	r3, #1
 80093bc:	b29a      	uxth	r2, r3
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	691a      	ldr	r2, [r3, #16]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093cc:	b2d2      	uxtb	r2, r2
 80093ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d4:	1c5a      	adds	r2, r3, #1
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093de:	3b01      	subs	r3, #1
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	3b01      	subs	r3, #1
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093f4:	e04e      	b.n	8009494 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80093fa:	68f8      	ldr	r0, [r7, #12]
 80093fc:	f000 fb78 	bl	8009af0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d001      	beq.n	800940a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009406:	2301      	movs	r3, #1
 8009408:	e058      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	691a      	ldr	r2, [r3, #16]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009414:	b2d2      	uxtb	r2, r2
 8009416:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800941c:	1c5a      	adds	r2, r3, #1
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009426:	3b01      	subs	r3, #1
 8009428:	b29a      	uxth	r2, r3
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009432:	b29b      	uxth	r3, r3
 8009434:	3b01      	subs	r3, #1
 8009436:	b29a      	uxth	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	f003 0304 	and.w	r3, r3, #4
 8009446:	2b04      	cmp	r3, #4
 8009448:	d124      	bne.n	8009494 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800944e:	2b03      	cmp	r3, #3
 8009450:	d107      	bne.n	8009462 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009460:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	691a      	ldr	r2, [r3, #16]
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800946c:	b2d2      	uxtb	r2, r2
 800946e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009474:	1c5a      	adds	r2, r3, #1
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800947e:	3b01      	subs	r3, #1
 8009480:	b29a      	uxth	r2, r3
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800948a:	b29b      	uxth	r3, r3
 800948c:	3b01      	subs	r3, #1
 800948e:	b29a      	uxth	r2, r3
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009498:	2b00      	cmp	r3, #0
 800949a:	f47f aeb6 	bne.w	800920a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2220      	movs	r2, #32
 80094a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80094b6:	2300      	movs	r3, #0
 80094b8:	e000      	b.n	80094bc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80094ba:	2302      	movs	r3, #2
  }
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3728      	adds	r7, #40	; 0x28
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	00010004 	.word	0x00010004

080094c8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b083      	sub	sp, #12
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094d6:	b2db      	uxtb	r3, r3
}
 80094d8:	4618      	mov	r0, r3
 80094da:	370c      	adds	r7, #12
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr

080094e4 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b083      	sub	sp, #12
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	370c      	adds	r7, #12
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b088      	sub	sp, #32
 8009500:	af02      	add	r7, sp, #8
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	607a      	str	r2, [r7, #4]
 8009506:	603b      	str	r3, [r7, #0]
 8009508:	460b      	mov	r3, r1
 800950a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009510:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	2b08      	cmp	r3, #8
 8009516:	d006      	beq.n	8009526 <I2C_MasterRequestWrite+0x2a>
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	2b01      	cmp	r3, #1
 800951c:	d003      	beq.n	8009526 <I2C_MasterRequestWrite+0x2a>
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009524:	d108      	bne.n	8009538 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	e00b      	b.n	8009550 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800953c:	2b12      	cmp	r3, #18
 800953e:	d107      	bne.n	8009550 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800954e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800955c:	68f8      	ldr	r0, [r7, #12]
 800955e:	f000 f91d 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009562:	4603      	mov	r3, r0
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00d      	beq.n	8009584 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009572:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009576:	d103      	bne.n	8009580 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800957e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009580:	2303      	movs	r3, #3
 8009582:	e035      	b.n	80095f0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	691b      	ldr	r3, [r3, #16]
 8009588:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800958c:	d108      	bne.n	80095a0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800958e:	897b      	ldrh	r3, [r7, #10]
 8009590:	b2db      	uxtb	r3, r3
 8009592:	461a      	mov	r2, r3
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800959c:	611a      	str	r2, [r3, #16]
 800959e:	e01b      	b.n	80095d8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80095a0:	897b      	ldrh	r3, [r7, #10]
 80095a2:	11db      	asrs	r3, r3, #7
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	f003 0306 	and.w	r3, r3, #6
 80095aa:	b2db      	uxtb	r3, r3
 80095ac:	f063 030f 	orn	r3, r3, #15
 80095b0:	b2da      	uxtb	r2, r3
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	490e      	ldr	r1, [pc, #56]	; (80095f8 <I2C_MasterRequestWrite+0xfc>)
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f000 f966 	bl	8009890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d001      	beq.n	80095ce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80095ca:	2301      	movs	r3, #1
 80095cc:	e010      	b.n	80095f0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80095ce:	897b      	ldrh	r3, [r7, #10]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	4907      	ldr	r1, [pc, #28]	; (80095fc <I2C_MasterRequestWrite+0x100>)
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 f956 	bl	8009890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d001      	beq.n	80095ee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e000      	b.n	80095f0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3718      	adds	r7, #24
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	00010008 	.word	0x00010008
 80095fc:	00010002 	.word	0x00010002

08009600 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b088      	sub	sp, #32
 8009604:	af02      	add	r7, sp, #8
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	607a      	str	r2, [r7, #4]
 800960a:	603b      	str	r3, [r7, #0]
 800960c:	460b      	mov	r3, r1
 800960e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009614:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009624:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	2b08      	cmp	r3, #8
 800962a:	d006      	beq.n	800963a <I2C_MasterRequestRead+0x3a>
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d003      	beq.n	800963a <I2C_MasterRequestRead+0x3a>
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009638:	d108      	bne.n	800964c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009648:	601a      	str	r2, [r3, #0]
 800964a:	e00b      	b.n	8009664 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009650:	2b11      	cmp	r3, #17
 8009652:	d107      	bne.n	8009664 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009662:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	9300      	str	r3, [sp, #0]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f000 f893 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00d      	beq.n	8009698 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800968a:	d103      	bne.n	8009694 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009692:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009694:	2303      	movs	r3, #3
 8009696:	e079      	b.n	800978c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	691b      	ldr	r3, [r3, #16]
 800969c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096a0:	d108      	bne.n	80096b4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80096a2:	897b      	ldrh	r3, [r7, #10]
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	f043 0301 	orr.w	r3, r3, #1
 80096aa:	b2da      	uxtb	r2, r3
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	611a      	str	r2, [r3, #16]
 80096b2:	e05f      	b.n	8009774 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80096b4:	897b      	ldrh	r3, [r7, #10]
 80096b6:	11db      	asrs	r3, r3, #7
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	f003 0306 	and.w	r3, r3, #6
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	f063 030f 	orn	r3, r3, #15
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	4930      	ldr	r1, [pc, #192]	; (8009794 <I2C_MasterRequestRead+0x194>)
 80096d2:	68f8      	ldr	r0, [r7, #12]
 80096d4:	f000 f8dc 	bl	8009890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e054      	b.n	800978c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80096e2:	897b      	ldrh	r3, [r7, #10]
 80096e4:	b2da      	uxtb	r2, r3
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	4929      	ldr	r1, [pc, #164]	; (8009798 <I2C_MasterRequestRead+0x198>)
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f000 f8cc 	bl	8009890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d001      	beq.n	8009702 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	e044      	b.n	800978c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009702:	2300      	movs	r3, #0
 8009704:	613b      	str	r3, [r7, #16]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	695b      	ldr	r3, [r3, #20]
 800970c:	613b      	str	r3, [r7, #16]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	613b      	str	r3, [r7, #16]
 8009716:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009726:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	9300      	str	r3, [sp, #0]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2200      	movs	r2, #0
 8009730:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009734:	68f8      	ldr	r0, [r7, #12]
 8009736:	f000 f831 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d00d      	beq.n	800975c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800974a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800974e:	d103      	bne.n	8009758 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009756:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009758:	2303      	movs	r3, #3
 800975a:	e017      	b.n	800978c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800975c:	897b      	ldrh	r3, [r7, #10]
 800975e:	11db      	asrs	r3, r3, #7
 8009760:	b2db      	uxtb	r3, r3
 8009762:	f003 0306 	and.w	r3, r3, #6
 8009766:	b2db      	uxtb	r3, r3
 8009768:	f063 030e 	orn	r3, r3, #14
 800976c:	b2da      	uxtb	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	687a      	ldr	r2, [r7, #4]
 8009778:	4907      	ldr	r1, [pc, #28]	; (8009798 <I2C_MasterRequestRead+0x198>)
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f000 f888 	bl	8009890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e000      	b.n	800978c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3718      	adds	r7, #24
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	00010008 	.word	0x00010008
 8009798:	00010002 	.word	0x00010002

0800979c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	4613      	mov	r3, r2
 80097aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097ac:	e048      	b.n	8009840 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097b4:	d044      	beq.n	8009840 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097b6:	f7fe fb09 	bl	8007dcc <HAL_GetTick>
 80097ba:	4602      	mov	r2, r0
 80097bc:	69bb      	ldr	r3, [r7, #24]
 80097be:	1ad3      	subs	r3, r2, r3
 80097c0:	683a      	ldr	r2, [r7, #0]
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d302      	bcc.n	80097cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d139      	bne.n	8009840 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	0c1b      	lsrs	r3, r3, #16
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d10d      	bne.n	80097f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	695b      	ldr	r3, [r3, #20]
 80097dc:	43da      	mvns	r2, r3
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	4013      	ands	r3, r2
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	bf0c      	ite	eq
 80097e8:	2301      	moveq	r3, #1
 80097ea:	2300      	movne	r3, #0
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	461a      	mov	r2, r3
 80097f0:	e00c      	b.n	800980c <I2C_WaitOnFlagUntilTimeout+0x70>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	699b      	ldr	r3, [r3, #24]
 80097f8:	43da      	mvns	r2, r3
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	4013      	ands	r3, r2
 80097fe:	b29b      	uxth	r3, r3
 8009800:	2b00      	cmp	r3, #0
 8009802:	bf0c      	ite	eq
 8009804:	2301      	moveq	r3, #1
 8009806:	2300      	movne	r3, #0
 8009808:	b2db      	uxtb	r3, r3
 800980a:	461a      	mov	r2, r3
 800980c:	79fb      	ldrb	r3, [r7, #7]
 800980e:	429a      	cmp	r2, r3
 8009810:	d116      	bne.n	8009840 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2220      	movs	r2, #32
 800981c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800982c:	f043 0220 	orr.w	r2, r3, #32
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800983c:	2301      	movs	r3, #1
 800983e:	e023      	b.n	8009888 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	0c1b      	lsrs	r3, r3, #16
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b01      	cmp	r3, #1
 8009848:	d10d      	bne.n	8009866 <I2C_WaitOnFlagUntilTimeout+0xca>
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	695b      	ldr	r3, [r3, #20]
 8009850:	43da      	mvns	r2, r3
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	4013      	ands	r3, r2
 8009856:	b29b      	uxth	r3, r3
 8009858:	2b00      	cmp	r3, #0
 800985a:	bf0c      	ite	eq
 800985c:	2301      	moveq	r3, #1
 800985e:	2300      	movne	r3, #0
 8009860:	b2db      	uxtb	r3, r3
 8009862:	461a      	mov	r2, r3
 8009864:	e00c      	b.n	8009880 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	699b      	ldr	r3, [r3, #24]
 800986c:	43da      	mvns	r2, r3
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	4013      	ands	r3, r2
 8009872:	b29b      	uxth	r3, r3
 8009874:	2b00      	cmp	r3, #0
 8009876:	bf0c      	ite	eq
 8009878:	2301      	moveq	r3, #1
 800987a:	2300      	movne	r3, #0
 800987c:	b2db      	uxtb	r3, r3
 800987e:	461a      	mov	r2, r3
 8009880:	79fb      	ldrb	r3, [r7, #7]
 8009882:	429a      	cmp	r2, r3
 8009884:	d093      	beq.n	80097ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	607a      	str	r2, [r7, #4]
 800989c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800989e:	e071      	b.n	8009984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	695b      	ldr	r3, [r3, #20]
 80098a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098ae:	d123      	bne.n	80098f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80098c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2200      	movs	r2, #0
 80098ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2220      	movs	r2, #32
 80098d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098e4:	f043 0204 	orr.w	r2, r3, #4
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2200      	movs	r2, #0
 80098f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80098f4:	2301      	movs	r3, #1
 80098f6:	e067      	b.n	80099c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fe:	d041      	beq.n	8009984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009900:	f7fe fa64 	bl	8007dcc <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	429a      	cmp	r2, r3
 800990e:	d302      	bcc.n	8009916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d136      	bne.n	8009984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	0c1b      	lsrs	r3, r3, #16
 800991a:	b2db      	uxtb	r3, r3
 800991c:	2b01      	cmp	r3, #1
 800991e:	d10c      	bne.n	800993a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	695b      	ldr	r3, [r3, #20]
 8009926:	43da      	mvns	r2, r3
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	4013      	ands	r3, r2
 800992c:	b29b      	uxth	r3, r3
 800992e:	2b00      	cmp	r3, #0
 8009930:	bf14      	ite	ne
 8009932:	2301      	movne	r3, #1
 8009934:	2300      	moveq	r3, #0
 8009936:	b2db      	uxtb	r3, r3
 8009938:	e00b      	b.n	8009952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	699b      	ldr	r3, [r3, #24]
 8009940:	43da      	mvns	r2, r3
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	4013      	ands	r3, r2
 8009946:	b29b      	uxth	r3, r3
 8009948:	2b00      	cmp	r3, #0
 800994a:	bf14      	ite	ne
 800994c:	2301      	movne	r3, #1
 800994e:	2300      	moveq	r3, #0
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b00      	cmp	r3, #0
 8009954:	d016      	beq.n	8009984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2200      	movs	r2, #0
 800995a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2220      	movs	r2, #32
 8009960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2200      	movs	r2, #0
 8009968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009970:	f043 0220 	orr.w	r2, r3, #32
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2200      	movs	r2, #0
 800997c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	e021      	b.n	80099c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	0c1b      	lsrs	r3, r3, #16
 8009988:	b2db      	uxtb	r3, r3
 800998a:	2b01      	cmp	r3, #1
 800998c:	d10c      	bne.n	80099a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	695b      	ldr	r3, [r3, #20]
 8009994:	43da      	mvns	r2, r3
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	4013      	ands	r3, r2
 800999a:	b29b      	uxth	r3, r3
 800999c:	2b00      	cmp	r3, #0
 800999e:	bf14      	ite	ne
 80099a0:	2301      	movne	r3, #1
 80099a2:	2300      	moveq	r3, #0
 80099a4:	b2db      	uxtb	r3, r3
 80099a6:	e00b      	b.n	80099c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	699b      	ldr	r3, [r3, #24]
 80099ae:	43da      	mvns	r2, r3
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	4013      	ands	r3, r2
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	bf14      	ite	ne
 80099ba:	2301      	movne	r3, #1
 80099bc:	2300      	moveq	r3, #0
 80099be:	b2db      	uxtb	r3, r3
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	f47f af6d 	bne.w	80098a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80099c6:	2300      	movs	r3, #0
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3710      	adds	r7, #16
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80099dc:	e034      	b.n	8009a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80099de:	68f8      	ldr	r0, [r7, #12]
 80099e0:	f000 f8e3 	bl	8009baa <I2C_IsAcknowledgeFailed>
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d001      	beq.n	80099ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80099ea:	2301      	movs	r3, #1
 80099ec:	e034      	b.n	8009a58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099f4:	d028      	beq.n	8009a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099f6:	f7fe f9e9 	bl	8007dcc <HAL_GetTick>
 80099fa:	4602      	mov	r2, r0
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	1ad3      	subs	r3, r2, r3
 8009a00:	68ba      	ldr	r2, [r7, #8]
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d302      	bcc.n	8009a0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d11d      	bne.n	8009a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	695b      	ldr	r3, [r3, #20]
 8009a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a16:	2b80      	cmp	r3, #128	; 0x80
 8009a18:	d016      	beq.n	8009a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2220      	movs	r2, #32
 8009a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a34:	f043 0220 	orr.w	r2, r3, #32
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009a44:	2301      	movs	r3, #1
 8009a46:	e007      	b.n	8009a58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	695b      	ldr	r3, [r3, #20]
 8009a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a52:	2b80      	cmp	r3, #128	; 0x80
 8009a54:	d1c3      	bne.n	80099de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	60b9      	str	r1, [r7, #8]
 8009a6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009a6c:	e034      	b.n	8009ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f000 f89b 	bl	8009baa <I2C_IsAcknowledgeFailed>
 8009a74:	4603      	mov	r3, r0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d001      	beq.n	8009a7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e034      	b.n	8009ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a84:	d028      	beq.n	8009ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a86:	f7fe f9a1 	bl	8007dcc <HAL_GetTick>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	1ad3      	subs	r3, r2, r3
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d302      	bcc.n	8009a9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d11d      	bne.n	8009ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	f003 0304 	and.w	r3, r3, #4
 8009aa6:	2b04      	cmp	r3, #4
 8009aa8:	d016      	beq.n	8009ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2200      	movs	r2, #0
 8009aae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2220      	movs	r2, #32
 8009ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ac4:	f043 0220 	orr.w	r2, r3, #32
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e007      	b.n	8009ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	695b      	ldr	r3, [r3, #20]
 8009ade:	f003 0304 	and.w	r3, r3, #4
 8009ae2:	2b04      	cmp	r3, #4
 8009ae4:	d1c3      	bne.n	8009a6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3710      	adds	r7, #16
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009afc:	e049      	b.n	8009b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	695b      	ldr	r3, [r3, #20]
 8009b04:	f003 0310 	and.w	r3, r3, #16
 8009b08:	2b10      	cmp	r3, #16
 8009b0a:	d119      	bne.n	8009b40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f06f 0210 	mvn.w	r2, #16
 8009b14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2220      	movs	r2, #32
 8009b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2200      	movs	r2, #0
 8009b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e030      	b.n	8009ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b40:	f7fe f944 	bl	8007dcc <HAL_GetTick>
 8009b44:	4602      	mov	r2, r0
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	68ba      	ldr	r2, [r7, #8]
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d302      	bcc.n	8009b56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d11d      	bne.n	8009b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	695b      	ldr	r3, [r3, #20]
 8009b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b60:	2b40      	cmp	r3, #64	; 0x40
 8009b62:	d016      	beq.n	8009b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2200      	movs	r2, #0
 8009b68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2220      	movs	r2, #32
 8009b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2200      	movs	r2, #0
 8009b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b7e:	f043 0220 	orr.w	r2, r3, #32
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e007      	b.n	8009ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	695b      	ldr	r3, [r3, #20]
 8009b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b9c:	2b40      	cmp	r3, #64	; 0x40
 8009b9e:	d1ae      	bne.n	8009afe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009baa:	b480      	push	{r7}
 8009bac:	b083      	sub	sp, #12
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	695b      	ldr	r3, [r3, #20]
 8009bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bc0:	d11b      	bne.n	8009bfa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009bca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2220      	movs	r2, #32
 8009bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be6:	f043 0204 	orr.w	r2, r3, #4
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e000      	b.n	8009bfc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	370c      	adds	r7, #12
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b20      	cmp	r3, #32
 8009c1c:	d129      	bne.n	8009c72 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2224      	movs	r2, #36	; 0x24
 8009c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f022 0201 	bic.w	r2, r2, #1
 8009c34:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f022 0210 	bic.w	r2, r2, #16
 8009c44:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	430a      	orrs	r2, r1
 8009c54:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f042 0201 	orr.w	r2, r2, #1
 8009c64:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2220      	movs	r2, #32
 8009c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	e000      	b.n	8009c74 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8009c72:	2302      	movs	r3, #2
  }
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	370c      	adds	r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	2b20      	cmp	r3, #32
 8009c98:	d12a      	bne.n	8009cf0 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2224      	movs	r2, #36	; 0x24
 8009c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f022 0201 	bic.w	r2, r2, #1
 8009cb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb8:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8009cba:	89fb      	ldrh	r3, [r7, #14]
 8009cbc:	f023 030f 	bic.w	r3, r3, #15
 8009cc0:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	b29a      	uxth	r2, r3
 8009cc6:	89fb      	ldrh	r3, [r7, #14]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	89fa      	ldrh	r2, [r7, #14]
 8009cd2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f042 0201 	orr.w	r2, r2, #1
 8009ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2220      	movs	r2, #32
 8009ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009cec:	2300      	movs	r3, #0
 8009cee:	e000      	b.n	8009cf2 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8009cf0:	2302      	movs	r3, #2
  }
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3714      	adds	r7, #20
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr
	...

08009d00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b086      	sub	sp, #24
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d101      	bne.n	8009d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	e267      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f003 0301 	and.w	r3, r3, #1
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d075      	beq.n	8009e0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009d1e:	4b88      	ldr	r3, [pc, #544]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d20:	689b      	ldr	r3, [r3, #8]
 8009d22:	f003 030c 	and.w	r3, r3, #12
 8009d26:	2b04      	cmp	r3, #4
 8009d28:	d00c      	beq.n	8009d44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d2a:	4b85      	ldr	r3, [pc, #532]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009d32:	2b08      	cmp	r3, #8
 8009d34:	d112      	bne.n	8009d5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d36:	4b82      	ldr	r3, [pc, #520]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d42:	d10b      	bne.n	8009d5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d44:	4b7e      	ldr	r3, [pc, #504]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d05b      	beq.n	8009e08 <HAL_RCC_OscConfig+0x108>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d157      	bne.n	8009e08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e242      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d64:	d106      	bne.n	8009d74 <HAL_RCC_OscConfig+0x74>
 8009d66:	4b76      	ldr	r3, [pc, #472]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a75      	ldr	r2, [pc, #468]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d70:	6013      	str	r3, [r2, #0]
 8009d72:	e01d      	b.n	8009db0 <HAL_RCC_OscConfig+0xb0>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	685b      	ldr	r3, [r3, #4]
 8009d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009d7c:	d10c      	bne.n	8009d98 <HAL_RCC_OscConfig+0x98>
 8009d7e:	4b70      	ldr	r3, [pc, #448]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a6f      	ldr	r2, [pc, #444]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009d88:	6013      	str	r3, [r2, #0]
 8009d8a:	4b6d      	ldr	r3, [pc, #436]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a6c      	ldr	r2, [pc, #432]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d94:	6013      	str	r3, [r2, #0]
 8009d96:	e00b      	b.n	8009db0 <HAL_RCC_OscConfig+0xb0>
 8009d98:	4b69      	ldr	r3, [pc, #420]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a68      	ldr	r2, [pc, #416]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009da2:	6013      	str	r3, [r2, #0]
 8009da4:	4b66      	ldr	r3, [pc, #408]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4a65      	ldr	r2, [pc, #404]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009dae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d013      	beq.n	8009de0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009db8:	f7fe f808 	bl	8007dcc <HAL_GetTick>
 8009dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dbe:	e008      	b.n	8009dd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009dc0:	f7fe f804 	bl	8007dcc <HAL_GetTick>
 8009dc4:	4602      	mov	r2, r0
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	1ad3      	subs	r3, r2, r3
 8009dca:	2b64      	cmp	r3, #100	; 0x64
 8009dcc:	d901      	bls.n	8009dd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e207      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dd2:	4b5b      	ldr	r3, [pc, #364]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d0f0      	beq.n	8009dc0 <HAL_RCC_OscConfig+0xc0>
 8009dde:	e014      	b.n	8009e0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009de0:	f7fd fff4 	bl	8007dcc <HAL_GetTick>
 8009de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009de6:	e008      	b.n	8009dfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009de8:	f7fd fff0 	bl	8007dcc <HAL_GetTick>
 8009dec:	4602      	mov	r2, r0
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	1ad3      	subs	r3, r2, r3
 8009df2:	2b64      	cmp	r3, #100	; 0x64
 8009df4:	d901      	bls.n	8009dfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e1f3      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009dfa:	4b51      	ldr	r3, [pc, #324]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d1f0      	bne.n	8009de8 <HAL_RCC_OscConfig+0xe8>
 8009e06:	e000      	b.n	8009e0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f003 0302 	and.w	r3, r3, #2
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d063      	beq.n	8009ede <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009e16:	4b4a      	ldr	r3, [pc, #296]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	f003 030c 	and.w	r3, r3, #12
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00b      	beq.n	8009e3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e22:	4b47      	ldr	r3, [pc, #284]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e24:	689b      	ldr	r3, [r3, #8]
 8009e26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009e2a:	2b08      	cmp	r3, #8
 8009e2c:	d11c      	bne.n	8009e68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e2e:	4b44      	ldr	r3, [pc, #272]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d116      	bne.n	8009e68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e3a:	4b41      	ldr	r3, [pc, #260]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f003 0302 	and.w	r3, r3, #2
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d005      	beq.n	8009e52 <HAL_RCC_OscConfig+0x152>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d001      	beq.n	8009e52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e1c7      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e52:	4b3b      	ldr	r3, [pc, #236]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	00db      	lsls	r3, r3, #3
 8009e60:	4937      	ldr	r1, [pc, #220]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e62:	4313      	orrs	r3, r2
 8009e64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e66:	e03a      	b.n	8009ede <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d020      	beq.n	8009eb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e70:	4b34      	ldr	r3, [pc, #208]	; (8009f44 <HAL_RCC_OscConfig+0x244>)
 8009e72:	2201      	movs	r2, #1
 8009e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e76:	f7fd ffa9 	bl	8007dcc <HAL_GetTick>
 8009e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e7c:	e008      	b.n	8009e90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009e7e:	f7fd ffa5 	bl	8007dcc <HAL_GetTick>
 8009e82:	4602      	mov	r2, r0
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	1ad3      	subs	r3, r2, r3
 8009e88:	2b02      	cmp	r3, #2
 8009e8a:	d901      	bls.n	8009e90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009e8c:	2303      	movs	r3, #3
 8009e8e:	e1a8      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e90:	4b2b      	ldr	r3, [pc, #172]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f003 0302 	and.w	r3, r3, #2
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d0f0      	beq.n	8009e7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e9c:	4b28      	ldr	r3, [pc, #160]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	691b      	ldr	r3, [r3, #16]
 8009ea8:	00db      	lsls	r3, r3, #3
 8009eaa:	4925      	ldr	r1, [pc, #148]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009eac:	4313      	orrs	r3, r2
 8009eae:	600b      	str	r3, [r1, #0]
 8009eb0:	e015      	b.n	8009ede <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009eb2:	4b24      	ldr	r3, [pc, #144]	; (8009f44 <HAL_RCC_OscConfig+0x244>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eb8:	f7fd ff88 	bl	8007dcc <HAL_GetTick>
 8009ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ebe:	e008      	b.n	8009ed2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009ec0:	f7fd ff84 	bl	8007dcc <HAL_GetTick>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d901      	bls.n	8009ed2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009ece:	2303      	movs	r3, #3
 8009ed0:	e187      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ed2:	4b1b      	ldr	r3, [pc, #108]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 0302 	and.w	r3, r3, #2
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1f0      	bne.n	8009ec0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 0308 	and.w	r3, r3, #8
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d036      	beq.n	8009f58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	695b      	ldr	r3, [r3, #20]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d016      	beq.n	8009f20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ef2:	4b15      	ldr	r3, [pc, #84]	; (8009f48 <HAL_RCC_OscConfig+0x248>)
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ef8:	f7fd ff68 	bl	8007dcc <HAL_GetTick>
 8009efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009efe:	e008      	b.n	8009f12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f00:	f7fd ff64 	bl	8007dcc <HAL_GetTick>
 8009f04:	4602      	mov	r2, r0
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d901      	bls.n	8009f12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009f0e:	2303      	movs	r3, #3
 8009f10:	e167      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f12:	4b0b      	ldr	r3, [pc, #44]	; (8009f40 <HAL_RCC_OscConfig+0x240>)
 8009f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f16:	f003 0302 	and.w	r3, r3, #2
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d0f0      	beq.n	8009f00 <HAL_RCC_OscConfig+0x200>
 8009f1e:	e01b      	b.n	8009f58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f20:	4b09      	ldr	r3, [pc, #36]	; (8009f48 <HAL_RCC_OscConfig+0x248>)
 8009f22:	2200      	movs	r2, #0
 8009f24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009f26:	f7fd ff51 	bl	8007dcc <HAL_GetTick>
 8009f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f2c:	e00e      	b.n	8009f4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f2e:	f7fd ff4d 	bl	8007dcc <HAL_GetTick>
 8009f32:	4602      	mov	r2, r0
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	1ad3      	subs	r3, r2, r3
 8009f38:	2b02      	cmp	r3, #2
 8009f3a:	d907      	bls.n	8009f4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009f3c:	2303      	movs	r3, #3
 8009f3e:	e150      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
 8009f40:	40023800 	.word	0x40023800
 8009f44:	42470000 	.word	0x42470000
 8009f48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f4c:	4b88      	ldr	r3, [pc, #544]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f50:	f003 0302 	and.w	r3, r3, #2
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d1ea      	bne.n	8009f2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f003 0304 	and.w	r3, r3, #4
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	f000 8097 	beq.w	800a094 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f66:	2300      	movs	r3, #0
 8009f68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f6a:	4b81      	ldr	r3, [pc, #516]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d10f      	bne.n	8009f96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f76:	2300      	movs	r3, #0
 8009f78:	60bb      	str	r3, [r7, #8]
 8009f7a:	4b7d      	ldr	r3, [pc, #500]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f7e:	4a7c      	ldr	r2, [pc, #496]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f84:	6413      	str	r3, [r2, #64]	; 0x40
 8009f86:	4b7a      	ldr	r3, [pc, #488]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f8e:	60bb      	str	r3, [r7, #8]
 8009f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f92:	2301      	movs	r3, #1
 8009f94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f96:	4b77      	ldr	r3, [pc, #476]	; (800a174 <HAL_RCC_OscConfig+0x474>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d118      	bne.n	8009fd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009fa2:	4b74      	ldr	r3, [pc, #464]	; (800a174 <HAL_RCC_OscConfig+0x474>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a73      	ldr	r2, [pc, #460]	; (800a174 <HAL_RCC_OscConfig+0x474>)
 8009fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009fae:	f7fd ff0d 	bl	8007dcc <HAL_GetTick>
 8009fb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fb4:	e008      	b.n	8009fc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fb6:	f7fd ff09 	bl	8007dcc <HAL_GetTick>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	1ad3      	subs	r3, r2, r3
 8009fc0:	2b02      	cmp	r3, #2
 8009fc2:	d901      	bls.n	8009fc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009fc4:	2303      	movs	r3, #3
 8009fc6:	e10c      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fc8:	4b6a      	ldr	r3, [pc, #424]	; (800a174 <HAL_RCC_OscConfig+0x474>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d0f0      	beq.n	8009fb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d106      	bne.n	8009fea <HAL_RCC_OscConfig+0x2ea>
 8009fdc:	4b64      	ldr	r3, [pc, #400]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fe0:	4a63      	ldr	r2, [pc, #396]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009fe2:	f043 0301 	orr.w	r3, r3, #1
 8009fe6:	6713      	str	r3, [r2, #112]	; 0x70
 8009fe8:	e01c      	b.n	800a024 <HAL_RCC_OscConfig+0x324>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	2b05      	cmp	r3, #5
 8009ff0:	d10c      	bne.n	800a00c <HAL_RCC_OscConfig+0x30c>
 8009ff2:	4b5f      	ldr	r3, [pc, #380]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ff6:	4a5e      	ldr	r2, [pc, #376]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 8009ff8:	f043 0304 	orr.w	r3, r3, #4
 8009ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8009ffe:	4b5c      	ldr	r3, [pc, #368]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a002:	4a5b      	ldr	r2, [pc, #364]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a004:	f043 0301 	orr.w	r3, r3, #1
 800a008:	6713      	str	r3, [r2, #112]	; 0x70
 800a00a:	e00b      	b.n	800a024 <HAL_RCC_OscConfig+0x324>
 800a00c:	4b58      	ldr	r3, [pc, #352]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a00e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a010:	4a57      	ldr	r2, [pc, #348]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a012:	f023 0301 	bic.w	r3, r3, #1
 800a016:	6713      	str	r3, [r2, #112]	; 0x70
 800a018:	4b55      	ldr	r3, [pc, #340]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a01a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a01c:	4a54      	ldr	r2, [pc, #336]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a01e:	f023 0304 	bic.w	r3, r3, #4
 800a022:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d015      	beq.n	800a058 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a02c:	f7fd fece 	bl	8007dcc <HAL_GetTick>
 800a030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a032:	e00a      	b.n	800a04a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a034:	f7fd feca 	bl	8007dcc <HAL_GetTick>
 800a038:	4602      	mov	r2, r0
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	1ad3      	subs	r3, r2, r3
 800a03e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a042:	4293      	cmp	r3, r2
 800a044:	d901      	bls.n	800a04a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a046:	2303      	movs	r3, #3
 800a048:	e0cb      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a04a:	4b49      	ldr	r3, [pc, #292]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a04c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b00      	cmp	r3, #0
 800a054:	d0ee      	beq.n	800a034 <HAL_RCC_OscConfig+0x334>
 800a056:	e014      	b.n	800a082 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a058:	f7fd feb8 	bl	8007dcc <HAL_GetTick>
 800a05c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a05e:	e00a      	b.n	800a076 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a060:	f7fd feb4 	bl	8007dcc <HAL_GetTick>
 800a064:	4602      	mov	r2, r0
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	1ad3      	subs	r3, r2, r3
 800a06a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a06e:	4293      	cmp	r3, r2
 800a070:	d901      	bls.n	800a076 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a072:	2303      	movs	r3, #3
 800a074:	e0b5      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a076:	4b3e      	ldr	r3, [pc, #248]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a07a:	f003 0302 	and.w	r3, r3, #2
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1ee      	bne.n	800a060 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a082:	7dfb      	ldrb	r3, [r7, #23]
 800a084:	2b01      	cmp	r3, #1
 800a086:	d105      	bne.n	800a094 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a088:	4b39      	ldr	r3, [pc, #228]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a08a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a08c:	4a38      	ldr	r2, [pc, #224]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a08e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a092:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	699b      	ldr	r3, [r3, #24]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f000 80a1 	beq.w	800a1e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a09e:	4b34      	ldr	r3, [pc, #208]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	f003 030c 	and.w	r3, r3, #12
 800a0a6:	2b08      	cmp	r3, #8
 800a0a8:	d05c      	beq.n	800a164 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d141      	bne.n	800a136 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a0b2:	4b31      	ldr	r3, [pc, #196]	; (800a178 <HAL_RCC_OscConfig+0x478>)
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0b8:	f7fd fe88 	bl	8007dcc <HAL_GetTick>
 800a0bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0be:	e008      	b.n	800a0d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a0c0:	f7fd fe84 	bl	8007dcc <HAL_GetTick>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	1ad3      	subs	r3, r2, r3
 800a0ca:	2b02      	cmp	r3, #2
 800a0cc:	d901      	bls.n	800a0d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a0ce:	2303      	movs	r3, #3
 800a0d0:	e087      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0d2:	4b27      	ldr	r3, [pc, #156]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1f0      	bne.n	800a0c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	69da      	ldr	r2, [r3, #28]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	431a      	orrs	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0ec:	019b      	lsls	r3, r3, #6
 800a0ee:	431a      	orrs	r2, r3
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f4:	085b      	lsrs	r3, r3, #1
 800a0f6:	3b01      	subs	r3, #1
 800a0f8:	041b      	lsls	r3, r3, #16
 800a0fa:	431a      	orrs	r2, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a100:	061b      	lsls	r3, r3, #24
 800a102:	491b      	ldr	r1, [pc, #108]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a104:	4313      	orrs	r3, r2
 800a106:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a108:	4b1b      	ldr	r3, [pc, #108]	; (800a178 <HAL_RCC_OscConfig+0x478>)
 800a10a:	2201      	movs	r2, #1
 800a10c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a10e:	f7fd fe5d 	bl	8007dcc <HAL_GetTick>
 800a112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a114:	e008      	b.n	800a128 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a116:	f7fd fe59 	bl	8007dcc <HAL_GetTick>
 800a11a:	4602      	mov	r2, r0
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	1ad3      	subs	r3, r2, r3
 800a120:	2b02      	cmp	r3, #2
 800a122:	d901      	bls.n	800a128 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a124:	2303      	movs	r3, #3
 800a126:	e05c      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a128:	4b11      	ldr	r3, [pc, #68]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a130:	2b00      	cmp	r3, #0
 800a132:	d0f0      	beq.n	800a116 <HAL_RCC_OscConfig+0x416>
 800a134:	e054      	b.n	800a1e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a136:	4b10      	ldr	r3, [pc, #64]	; (800a178 <HAL_RCC_OscConfig+0x478>)
 800a138:	2200      	movs	r2, #0
 800a13a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a13c:	f7fd fe46 	bl	8007dcc <HAL_GetTick>
 800a140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a142:	e008      	b.n	800a156 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a144:	f7fd fe42 	bl	8007dcc <HAL_GetTick>
 800a148:	4602      	mov	r2, r0
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	1ad3      	subs	r3, r2, r3
 800a14e:	2b02      	cmp	r3, #2
 800a150:	d901      	bls.n	800a156 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a152:	2303      	movs	r3, #3
 800a154:	e045      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a156:	4b06      	ldr	r3, [pc, #24]	; (800a170 <HAL_RCC_OscConfig+0x470>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d1f0      	bne.n	800a144 <HAL_RCC_OscConfig+0x444>
 800a162:	e03d      	b.n	800a1e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	699b      	ldr	r3, [r3, #24]
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d107      	bne.n	800a17c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e038      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
 800a170:	40023800 	.word	0x40023800
 800a174:	40007000 	.word	0x40007000
 800a178:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a17c:	4b1b      	ldr	r3, [pc, #108]	; (800a1ec <HAL_RCC_OscConfig+0x4ec>)
 800a17e:	685b      	ldr	r3, [r3, #4]
 800a180:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	699b      	ldr	r3, [r3, #24]
 800a186:	2b01      	cmp	r3, #1
 800a188:	d028      	beq.n	800a1dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a194:	429a      	cmp	r2, r3
 800a196:	d121      	bne.n	800a1dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d11a      	bne.n	800a1dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a1ac:	4013      	ands	r3, r2
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a1b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d111      	bne.n	800a1dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1c2:	085b      	lsrs	r3, r3, #1
 800a1c4:	3b01      	subs	r3, #1
 800a1c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d107      	bne.n	800a1dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d001      	beq.n	800a1e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800a1dc:	2301      	movs	r3, #1
 800a1de:	e000      	b.n	800a1e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a1e0:	2300      	movs	r3, #0
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3718      	adds	r7, #24
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop
 800a1ec:	40023800 	.word	0x40023800

0800a1f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
 800a1f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d101      	bne.n	800a204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	e0cc      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a204:	4b68      	ldr	r3, [pc, #416]	; (800a3a8 <HAL_RCC_ClockConfig+0x1b8>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 030f 	and.w	r3, r3, #15
 800a20c:	683a      	ldr	r2, [r7, #0]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d90c      	bls.n	800a22c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a212:	4b65      	ldr	r3, [pc, #404]	; (800a3a8 <HAL_RCC_ClockConfig+0x1b8>)
 800a214:	683a      	ldr	r2, [r7, #0]
 800a216:	b2d2      	uxtb	r2, r2
 800a218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a21a:	4b63      	ldr	r3, [pc, #396]	; (800a3a8 <HAL_RCC_ClockConfig+0x1b8>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 030f 	and.w	r3, r3, #15
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	429a      	cmp	r2, r3
 800a226:	d001      	beq.n	800a22c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a228:	2301      	movs	r3, #1
 800a22a:	e0b8      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 0302 	and.w	r3, r3, #2
 800a234:	2b00      	cmp	r3, #0
 800a236:	d020      	beq.n	800a27a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f003 0304 	and.w	r3, r3, #4
 800a240:	2b00      	cmp	r3, #0
 800a242:	d005      	beq.n	800a250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a244:	4b59      	ldr	r3, [pc, #356]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	4a58      	ldr	r2, [pc, #352]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a24a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a24e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0308 	and.w	r3, r3, #8
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d005      	beq.n	800a268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a25c:	4b53      	ldr	r3, [pc, #332]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	4a52      	ldr	r2, [pc, #328]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a268:	4b50      	ldr	r3, [pc, #320]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a26a:	689b      	ldr	r3, [r3, #8]
 800a26c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	494d      	ldr	r1, [pc, #308]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a276:	4313      	orrs	r3, r2
 800a278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f003 0301 	and.w	r3, r3, #1
 800a282:	2b00      	cmp	r3, #0
 800a284:	d044      	beq.n	800a310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d107      	bne.n	800a29e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a28e:	4b47      	ldr	r3, [pc, #284]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a296:	2b00      	cmp	r3, #0
 800a298:	d119      	bne.n	800a2ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	e07f      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	2b02      	cmp	r3, #2
 800a2a4:	d003      	beq.n	800a2ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a2aa:	2b03      	cmp	r3, #3
 800a2ac:	d107      	bne.n	800a2be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a2ae:	4b3f      	ldr	r3, [pc, #252]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d109      	bne.n	800a2ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e06f      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a2be:	4b3b      	ldr	r3, [pc, #236]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f003 0302 	and.w	r3, r3, #2
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d101      	bne.n	800a2ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	e067      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a2ce:	4b37      	ldr	r3, [pc, #220]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a2d0:	689b      	ldr	r3, [r3, #8]
 800a2d2:	f023 0203 	bic.w	r2, r3, #3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	4934      	ldr	r1, [pc, #208]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a2e0:	f7fd fd74 	bl	8007dcc <HAL_GetTick>
 800a2e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2e6:	e00a      	b.n	800a2fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a2e8:	f7fd fd70 	bl	8007dcc <HAL_GetTick>
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d901      	bls.n	800a2fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a2fa:	2303      	movs	r3, #3
 800a2fc:	e04f      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2fe:	4b2b      	ldr	r3, [pc, #172]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	f003 020c 	and.w	r2, r3, #12
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	009b      	lsls	r3, r3, #2
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d1eb      	bne.n	800a2e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a310:	4b25      	ldr	r3, [pc, #148]	; (800a3a8 <HAL_RCC_ClockConfig+0x1b8>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f003 030f 	and.w	r3, r3, #15
 800a318:	683a      	ldr	r2, [r7, #0]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d20c      	bcs.n	800a338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a31e:	4b22      	ldr	r3, [pc, #136]	; (800a3a8 <HAL_RCC_ClockConfig+0x1b8>)
 800a320:	683a      	ldr	r2, [r7, #0]
 800a322:	b2d2      	uxtb	r2, r2
 800a324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a326:	4b20      	ldr	r3, [pc, #128]	; (800a3a8 <HAL_RCC_ClockConfig+0x1b8>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f003 030f 	and.w	r3, r3, #15
 800a32e:	683a      	ldr	r2, [r7, #0]
 800a330:	429a      	cmp	r2, r3
 800a332:	d001      	beq.n	800a338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e032      	b.n	800a39e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 0304 	and.w	r3, r3, #4
 800a340:	2b00      	cmp	r3, #0
 800a342:	d008      	beq.n	800a356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a344:	4b19      	ldr	r3, [pc, #100]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	4916      	ldr	r1, [pc, #88]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a352:	4313      	orrs	r3, r2
 800a354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 0308 	and.w	r3, r3, #8
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d009      	beq.n	800a376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a362:	4b12      	ldr	r3, [pc, #72]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	691b      	ldr	r3, [r3, #16]
 800a36e:	00db      	lsls	r3, r3, #3
 800a370:	490e      	ldr	r1, [pc, #56]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a372:	4313      	orrs	r3, r2
 800a374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a376:	f000 f821 	bl	800a3bc <HAL_RCC_GetSysClockFreq>
 800a37a:	4602      	mov	r2, r0
 800a37c:	4b0b      	ldr	r3, [pc, #44]	; (800a3ac <HAL_RCC_ClockConfig+0x1bc>)
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	091b      	lsrs	r3, r3, #4
 800a382:	f003 030f 	and.w	r3, r3, #15
 800a386:	490a      	ldr	r1, [pc, #40]	; (800a3b0 <HAL_RCC_ClockConfig+0x1c0>)
 800a388:	5ccb      	ldrb	r3, [r1, r3]
 800a38a:	fa22 f303 	lsr.w	r3, r2, r3
 800a38e:	4a09      	ldr	r2, [pc, #36]	; (800a3b4 <HAL_RCC_ClockConfig+0x1c4>)
 800a390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a392:	4b09      	ldr	r3, [pc, #36]	; (800a3b8 <HAL_RCC_ClockConfig+0x1c8>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4618      	mov	r0, r3
 800a398:	f7fd fabc 	bl	8007914 <HAL_InitTick>

  return HAL_OK;
 800a39c:	2300      	movs	r3, #0
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3710      	adds	r7, #16
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	40023c00 	.word	0x40023c00
 800a3ac:	40023800 	.word	0x40023800
 800a3b0:	08014ae0 	.word	0x08014ae0
 800a3b4:	2000000c 	.word	0x2000000c
 800a3b8:	20000010 	.word	0x20000010

0800a3bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a3bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3c0:	b090      	sub	sp, #64	; 0x40
 800a3c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	637b      	str	r3, [r7, #52]	; 0x34
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a3d4:	4b59      	ldr	r3, [pc, #356]	; (800a53c <HAL_RCC_GetSysClockFreq+0x180>)
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	f003 030c 	and.w	r3, r3, #12
 800a3dc:	2b08      	cmp	r3, #8
 800a3de:	d00d      	beq.n	800a3fc <HAL_RCC_GetSysClockFreq+0x40>
 800a3e0:	2b08      	cmp	r3, #8
 800a3e2:	f200 80a1 	bhi.w	800a528 <HAL_RCC_GetSysClockFreq+0x16c>
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d002      	beq.n	800a3f0 <HAL_RCC_GetSysClockFreq+0x34>
 800a3ea:	2b04      	cmp	r3, #4
 800a3ec:	d003      	beq.n	800a3f6 <HAL_RCC_GetSysClockFreq+0x3a>
 800a3ee:	e09b      	b.n	800a528 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a3f0:	4b53      	ldr	r3, [pc, #332]	; (800a540 <HAL_RCC_GetSysClockFreq+0x184>)
 800a3f2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800a3f4:	e09b      	b.n	800a52e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a3f6:	4b53      	ldr	r3, [pc, #332]	; (800a544 <HAL_RCC_GetSysClockFreq+0x188>)
 800a3f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a3fa:	e098      	b.n	800a52e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a3fc:	4b4f      	ldr	r3, [pc, #316]	; (800a53c <HAL_RCC_GetSysClockFreq+0x180>)
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a404:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a406:	4b4d      	ldr	r3, [pc, #308]	; (800a53c <HAL_RCC_GetSysClockFreq+0x180>)
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d028      	beq.n	800a464 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a412:	4b4a      	ldr	r3, [pc, #296]	; (800a53c <HAL_RCC_GetSysClockFreq+0x180>)
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	099b      	lsrs	r3, r3, #6
 800a418:	2200      	movs	r2, #0
 800a41a:	623b      	str	r3, [r7, #32]
 800a41c:	627a      	str	r2, [r7, #36]	; 0x24
 800a41e:	6a3b      	ldr	r3, [r7, #32]
 800a420:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800a424:	2100      	movs	r1, #0
 800a426:	4b47      	ldr	r3, [pc, #284]	; (800a544 <HAL_RCC_GetSysClockFreq+0x188>)
 800a428:	fb03 f201 	mul.w	r2, r3, r1
 800a42c:	2300      	movs	r3, #0
 800a42e:	fb00 f303 	mul.w	r3, r0, r3
 800a432:	4413      	add	r3, r2
 800a434:	4a43      	ldr	r2, [pc, #268]	; (800a544 <HAL_RCC_GetSysClockFreq+0x188>)
 800a436:	fba0 1202 	umull	r1, r2, r0, r2
 800a43a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a43c:	460a      	mov	r2, r1
 800a43e:	62ba      	str	r2, [r7, #40]	; 0x28
 800a440:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a442:	4413      	add	r3, r2
 800a444:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a448:	2200      	movs	r2, #0
 800a44a:	61bb      	str	r3, [r7, #24]
 800a44c:	61fa      	str	r2, [r7, #28]
 800a44e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a452:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a456:	f7f6 fc07 	bl	8000c68 <__aeabi_uldivmod>
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	4613      	mov	r3, r2
 800a460:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a462:	e053      	b.n	800a50c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a464:	4b35      	ldr	r3, [pc, #212]	; (800a53c <HAL_RCC_GetSysClockFreq+0x180>)
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	099b      	lsrs	r3, r3, #6
 800a46a:	2200      	movs	r2, #0
 800a46c:	613b      	str	r3, [r7, #16]
 800a46e:	617a      	str	r2, [r7, #20]
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800a476:	f04f 0b00 	mov.w	fp, #0
 800a47a:	4652      	mov	r2, sl
 800a47c:	465b      	mov	r3, fp
 800a47e:	f04f 0000 	mov.w	r0, #0
 800a482:	f04f 0100 	mov.w	r1, #0
 800a486:	0159      	lsls	r1, r3, #5
 800a488:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a48c:	0150      	lsls	r0, r2, #5
 800a48e:	4602      	mov	r2, r0
 800a490:	460b      	mov	r3, r1
 800a492:	ebb2 080a 	subs.w	r8, r2, sl
 800a496:	eb63 090b 	sbc.w	r9, r3, fp
 800a49a:	f04f 0200 	mov.w	r2, #0
 800a49e:	f04f 0300 	mov.w	r3, #0
 800a4a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a4a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a4aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a4ae:	ebb2 0408 	subs.w	r4, r2, r8
 800a4b2:	eb63 0509 	sbc.w	r5, r3, r9
 800a4b6:	f04f 0200 	mov.w	r2, #0
 800a4ba:	f04f 0300 	mov.w	r3, #0
 800a4be:	00eb      	lsls	r3, r5, #3
 800a4c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a4c4:	00e2      	lsls	r2, r4, #3
 800a4c6:	4614      	mov	r4, r2
 800a4c8:	461d      	mov	r5, r3
 800a4ca:	eb14 030a 	adds.w	r3, r4, sl
 800a4ce:	603b      	str	r3, [r7, #0]
 800a4d0:	eb45 030b 	adc.w	r3, r5, fp
 800a4d4:	607b      	str	r3, [r7, #4]
 800a4d6:	f04f 0200 	mov.w	r2, #0
 800a4da:	f04f 0300 	mov.w	r3, #0
 800a4de:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a4e2:	4629      	mov	r1, r5
 800a4e4:	028b      	lsls	r3, r1, #10
 800a4e6:	4621      	mov	r1, r4
 800a4e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a4ec:	4621      	mov	r1, r4
 800a4ee:	028a      	lsls	r2, r1, #10
 800a4f0:	4610      	mov	r0, r2
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	60bb      	str	r3, [r7, #8]
 800a4fa:	60fa      	str	r2, [r7, #12]
 800a4fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a500:	f7f6 fbb2 	bl	8000c68 <__aeabi_uldivmod>
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	4613      	mov	r3, r2
 800a50a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a50c:	4b0b      	ldr	r3, [pc, #44]	; (800a53c <HAL_RCC_GetSysClockFreq+0x180>)
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	0c1b      	lsrs	r3, r3, #16
 800a512:	f003 0303 	and.w	r3, r3, #3
 800a516:	3301      	adds	r3, #1
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800a51c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a520:	fbb2 f3f3 	udiv	r3, r2, r3
 800a524:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a526:	e002      	b.n	800a52e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a528:	4b05      	ldr	r3, [pc, #20]	; (800a540 <HAL_RCC_GetSysClockFreq+0x184>)
 800a52a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a52c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a52e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a530:	4618      	mov	r0, r3
 800a532:	3740      	adds	r7, #64	; 0x40
 800a534:	46bd      	mov	sp, r7
 800a536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a53a:	bf00      	nop
 800a53c:	40023800 	.word	0x40023800
 800a540:	00f42400 	.word	0x00f42400
 800a544:	017d7840 	.word	0x017d7840

0800a548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a548:	b480      	push	{r7}
 800a54a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a54c:	4b03      	ldr	r3, [pc, #12]	; (800a55c <HAL_RCC_GetHCLKFreq+0x14>)
 800a54e:	681b      	ldr	r3, [r3, #0]
}
 800a550:	4618      	mov	r0, r3
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr
 800a55a:	bf00      	nop
 800a55c:	2000000c 	.word	0x2000000c

0800a560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a564:	f7ff fff0 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800a568:	4602      	mov	r2, r0
 800a56a:	4b05      	ldr	r3, [pc, #20]	; (800a580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	0a9b      	lsrs	r3, r3, #10
 800a570:	f003 0307 	and.w	r3, r3, #7
 800a574:	4903      	ldr	r1, [pc, #12]	; (800a584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a576:	5ccb      	ldrb	r3, [r1, r3]
 800a578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	40023800 	.word	0x40023800
 800a584:	08014af0 	.word	0x08014af0

0800a588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a58c:	f7ff ffdc 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800a590:	4602      	mov	r2, r0
 800a592:	4b05      	ldr	r3, [pc, #20]	; (800a5a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	0b5b      	lsrs	r3, r3, #13
 800a598:	f003 0307 	and.w	r3, r3, #7
 800a59c:	4903      	ldr	r1, [pc, #12]	; (800a5ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800a59e:	5ccb      	ldrb	r3, [r1, r3]
 800a5a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	40023800 	.word	0x40023800
 800a5ac:	08014af0 	.word	0x08014af0

0800a5b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b083      	sub	sp, #12
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	220f      	movs	r2, #15
 800a5be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a5c0:	4b12      	ldr	r3, [pc, #72]	; (800a60c <HAL_RCC_GetClockConfig+0x5c>)
 800a5c2:	689b      	ldr	r3, [r3, #8]
 800a5c4:	f003 0203 	and.w	r2, r3, #3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a5cc:	4b0f      	ldr	r3, [pc, #60]	; (800a60c <HAL_RCC_GetClockConfig+0x5c>)
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a5d8:	4b0c      	ldr	r3, [pc, #48]	; (800a60c <HAL_RCC_GetClockConfig+0x5c>)
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a5e4:	4b09      	ldr	r3, [pc, #36]	; (800a60c <HAL_RCC_GetClockConfig+0x5c>)
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	08db      	lsrs	r3, r3, #3
 800a5ea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a5f2:	4b07      	ldr	r3, [pc, #28]	; (800a610 <HAL_RCC_GetClockConfig+0x60>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f003 020f 	and.w	r2, r3, #15
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	601a      	str	r2, [r3, #0]
}
 800a5fe:	bf00      	nop
 800a600:	370c      	adds	r7, #12
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	40023800 	.word	0x40023800
 800a610:	40023c00 	.word	0x40023c00

0800a614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d101      	bne.n	800a626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	e041      	b.n	800a6aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d106      	bne.n	800a640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7fc ffba 	bl	80075b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2202      	movs	r2, #2
 800a644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681a      	ldr	r2, [r3, #0]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	3304      	adds	r3, #4
 800a650:	4619      	mov	r1, r3
 800a652:	4610      	mov	r0, r2
 800a654:	f000 fc62 	bl	800af1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2201      	movs	r2, #1
 800a65c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2201      	movs	r2, #1
 800a664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2201      	movs	r2, #1
 800a674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2201      	movs	r2, #1
 800a67c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2201      	movs	r2, #1
 800a68c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2201      	movs	r2, #1
 800a694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a6a8:	2300      	movs	r3, #0
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3708      	adds	r7, #8
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
	...

0800a6b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	d001      	beq.n	800a6cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e04e      	b.n	800a76a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2202      	movs	r2, #2
 800a6d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68da      	ldr	r2, [r3, #12]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f042 0201 	orr.w	r2, r2, #1
 800a6e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a23      	ldr	r2, [pc, #140]	; (800a778 <HAL_TIM_Base_Start_IT+0xc4>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d022      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6f6:	d01d      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a1f      	ldr	r2, [pc, #124]	; (800a77c <HAL_TIM_Base_Start_IT+0xc8>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d018      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a1e      	ldr	r2, [pc, #120]	; (800a780 <HAL_TIM_Base_Start_IT+0xcc>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d013      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a1c      	ldr	r2, [pc, #112]	; (800a784 <HAL_TIM_Base_Start_IT+0xd0>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d00e      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4a1b      	ldr	r2, [pc, #108]	; (800a788 <HAL_TIM_Base_Start_IT+0xd4>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d009      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a19      	ldr	r2, [pc, #100]	; (800a78c <HAL_TIM_Base_Start_IT+0xd8>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d004      	beq.n	800a734 <HAL_TIM_Base_Start_IT+0x80>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a18      	ldr	r2, [pc, #96]	; (800a790 <HAL_TIM_Base_Start_IT+0xdc>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d111      	bne.n	800a758 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	f003 0307 	and.w	r3, r3, #7
 800a73e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2b06      	cmp	r3, #6
 800a744:	d010      	beq.n	800a768 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f042 0201 	orr.w	r2, r2, #1
 800a754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a756:	e007      	b.n	800a768 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f042 0201 	orr.w	r2, r2, #1
 800a766:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a768:	2300      	movs	r3, #0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3714      	adds	r7, #20
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
 800a776:	bf00      	nop
 800a778:	40010000 	.word	0x40010000
 800a77c:	40000400 	.word	0x40000400
 800a780:	40000800 	.word	0x40000800
 800a784:	40000c00 	.word	0x40000c00
 800a788:	40010400 	.word	0x40010400
 800a78c:	40014000 	.word	0x40014000
 800a790:	40001800 	.word	0x40001800

0800a794 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b082      	sub	sp, #8
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d101      	bne.n	800a7a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	e041      	b.n	800a82a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d106      	bne.n	800a7c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 f839 	bl	800a832 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2202      	movs	r2, #2
 800a7c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	3304      	adds	r3, #4
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	4610      	mov	r0, r2
 800a7d4:	f000 fba2 	bl	800af1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2201      	movs	r2, #1
 800a804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2201      	movs	r2, #1
 800a80c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2201      	movs	r2, #1
 800a814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2201      	movs	r2, #1
 800a81c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2201      	movs	r2, #1
 800a824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a828:	2300      	movs	r3, #0
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}

0800a832 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a832:	b480      	push	{r7}
 800a834:	b083      	sub	sp, #12
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a83a:	bf00      	nop
 800a83c:	370c      	adds	r7, #12
 800a83e:	46bd      	mov	sp, r7
 800a840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a844:	4770      	bx	lr
	...

0800a848 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d109      	bne.n	800a86c <HAL_TIM_PWM_Start+0x24>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a85e:	b2db      	uxtb	r3, r3
 800a860:	2b01      	cmp	r3, #1
 800a862:	bf14      	ite	ne
 800a864:	2301      	movne	r3, #1
 800a866:	2300      	moveq	r3, #0
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	e022      	b.n	800a8b2 <HAL_TIM_PWM_Start+0x6a>
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	2b04      	cmp	r3, #4
 800a870:	d109      	bne.n	800a886 <HAL_TIM_PWM_Start+0x3e>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a878:	b2db      	uxtb	r3, r3
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	bf14      	ite	ne
 800a87e:	2301      	movne	r3, #1
 800a880:	2300      	moveq	r3, #0
 800a882:	b2db      	uxtb	r3, r3
 800a884:	e015      	b.n	800a8b2 <HAL_TIM_PWM_Start+0x6a>
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	2b08      	cmp	r3, #8
 800a88a:	d109      	bne.n	800a8a0 <HAL_TIM_PWM_Start+0x58>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a892:	b2db      	uxtb	r3, r3
 800a894:	2b01      	cmp	r3, #1
 800a896:	bf14      	ite	ne
 800a898:	2301      	movne	r3, #1
 800a89a:	2300      	moveq	r3, #0
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	e008      	b.n	800a8b2 <HAL_TIM_PWM_Start+0x6a>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	bf14      	ite	ne
 800a8ac:	2301      	movne	r3, #1
 800a8ae:	2300      	moveq	r3, #0
 800a8b0:	b2db      	uxtb	r3, r3
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d001      	beq.n	800a8ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	e07c      	b.n	800a9b4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d104      	bne.n	800a8ca <HAL_TIM_PWM_Start+0x82>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2202      	movs	r2, #2
 800a8c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a8c8:	e013      	b.n	800a8f2 <HAL_TIM_PWM_Start+0xaa>
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	2b04      	cmp	r3, #4
 800a8ce:	d104      	bne.n	800a8da <HAL_TIM_PWM_Start+0x92>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2202      	movs	r2, #2
 800a8d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a8d8:	e00b      	b.n	800a8f2 <HAL_TIM_PWM_Start+0xaa>
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	2b08      	cmp	r3, #8
 800a8de:	d104      	bne.n	800a8ea <HAL_TIM_PWM_Start+0xa2>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a8e8:	e003      	b.n	800a8f2 <HAL_TIM_PWM_Start+0xaa>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2202      	movs	r2, #2
 800a8ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	6839      	ldr	r1, [r7, #0]
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f000 fe04 	bl	800b508 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a2d      	ldr	r2, [pc, #180]	; (800a9bc <HAL_TIM_PWM_Start+0x174>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d004      	beq.n	800a914 <HAL_TIM_PWM_Start+0xcc>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a2c      	ldr	r2, [pc, #176]	; (800a9c0 <HAL_TIM_PWM_Start+0x178>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d101      	bne.n	800a918 <HAL_TIM_PWM_Start+0xd0>
 800a914:	2301      	movs	r3, #1
 800a916:	e000      	b.n	800a91a <HAL_TIM_PWM_Start+0xd2>
 800a918:	2300      	movs	r3, #0
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d007      	beq.n	800a92e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a92c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4a22      	ldr	r2, [pc, #136]	; (800a9bc <HAL_TIM_PWM_Start+0x174>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d022      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a940:	d01d      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a1f      	ldr	r2, [pc, #124]	; (800a9c4 <HAL_TIM_PWM_Start+0x17c>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d018      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a1d      	ldr	r2, [pc, #116]	; (800a9c8 <HAL_TIM_PWM_Start+0x180>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d013      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4a1c      	ldr	r2, [pc, #112]	; (800a9cc <HAL_TIM_PWM_Start+0x184>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d00e      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a16      	ldr	r2, [pc, #88]	; (800a9c0 <HAL_TIM_PWM_Start+0x178>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d009      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a18      	ldr	r2, [pc, #96]	; (800a9d0 <HAL_TIM_PWM_Start+0x188>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d004      	beq.n	800a97e <HAL_TIM_PWM_Start+0x136>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	4a16      	ldr	r2, [pc, #88]	; (800a9d4 <HAL_TIM_PWM_Start+0x18c>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d111      	bne.n	800a9a2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	689b      	ldr	r3, [r3, #8]
 800a984:	f003 0307 	and.w	r3, r3, #7
 800a988:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2b06      	cmp	r3, #6
 800a98e:	d010      	beq.n	800a9b2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f042 0201 	orr.w	r2, r2, #1
 800a99e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9a0:	e007      	b.n	800a9b2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f042 0201 	orr.w	r2, r2, #1
 800a9b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a9b2:	2300      	movs	r3, #0
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3710      	adds	r7, #16
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}
 800a9bc:	40010000 	.word	0x40010000
 800a9c0:	40010400 	.word	0x40010400
 800a9c4:	40000400 	.word	0x40000400
 800a9c8:	40000800 	.word	0x40000800
 800a9cc:	40000c00 	.word	0x40000c00
 800a9d0:	40014000 	.word	0x40014000
 800a9d4:	40001800 	.word	0x40001800

0800a9d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b084      	sub	sp, #16
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	691b      	ldr	r3, [r3, #16]
 800a9ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	f003 0302 	and.w	r3, r3, #2
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d020      	beq.n	800aa3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f003 0302 	and.w	r3, r3, #2
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d01b      	beq.n	800aa3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f06f 0202 	mvn.w	r2, #2
 800aa0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2201      	movs	r2, #1
 800aa12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	699b      	ldr	r3, [r3, #24]
 800aa1a:	f003 0303 	and.w	r3, r3, #3
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d003      	beq.n	800aa2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 fa5b 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800aa28:	e005      	b.n	800aa36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 fa4d 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 fa5e 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	f003 0304 	and.w	r3, r3, #4
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d020      	beq.n	800aa88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f003 0304 	and.w	r3, r3, #4
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d01b      	beq.n	800aa88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f06f 0204 	mvn.w	r2, #4
 800aa58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2202      	movs	r2, #2
 800aa5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d003      	beq.n	800aa76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 fa35 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800aa74:	e005      	b.n	800aa82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 fa27 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fa38 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2200      	movs	r2, #0
 800aa86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	f003 0308 	and.w	r3, r3, #8
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d020      	beq.n	800aad4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f003 0308 	and.w	r3, r3, #8
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d01b      	beq.n	800aad4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f06f 0208 	mvn.w	r2, #8
 800aaa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2204      	movs	r2, #4
 800aaaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	69db      	ldr	r3, [r3, #28]
 800aab2:	f003 0303 	and.w	r3, r3, #3
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d003      	beq.n	800aac2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 fa0f 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800aac0:	e005      	b.n	800aace <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 fa01 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f000 fa12 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2200      	movs	r2, #0
 800aad2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	f003 0310 	and.w	r3, r3, #16
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d020      	beq.n	800ab20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f003 0310 	and.w	r3, r3, #16
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d01b      	beq.n	800ab20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f06f 0210 	mvn.w	r2, #16
 800aaf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2208      	movs	r2, #8
 800aaf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	69db      	ldr	r3, [r3, #28]
 800aafe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d003      	beq.n	800ab0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f9e9 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800ab0c:	e005      	b.n	800ab1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f9db 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 f9ec 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	f003 0301 	and.w	r3, r3, #1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d00c      	beq.n	800ab44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	f003 0301 	and.w	r3, r3, #1
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d007      	beq.n	800ab44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f06f 0201 	mvn.w	r2, #1
 800ab3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f7f8 fed0 	bl	80038e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d00c      	beq.n	800ab68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d007      	beq.n	800ab68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ab60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f000 fdce 	bl	800b704 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00c      	beq.n	800ab8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d007      	beq.n	800ab8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ab84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 f9bd 	bl	800af06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	f003 0320 	and.w	r3, r3, #32
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d00c      	beq.n	800abb0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f003 0320 	and.w	r3, r3, #32
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d007      	beq.n	800abb0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f06f 0220 	mvn.w	r2, #32
 800aba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 fda0 	bl	800b6f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800abb0:	bf00      	nop
 800abb2:	3710      	adds	r7, #16
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bd80      	pop	{r7, pc}

0800abb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b086      	sub	sp, #24
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d101      	bne.n	800abd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800abd2:	2302      	movs	r3, #2
 800abd4:	e0ae      	b.n	800ad34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2201      	movs	r2, #1
 800abda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2b0c      	cmp	r3, #12
 800abe2:	f200 809f 	bhi.w	800ad24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800abe6:	a201      	add	r2, pc, #4	; (adr r2, 800abec <HAL_TIM_PWM_ConfigChannel+0x34>)
 800abe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abec:	0800ac21 	.word	0x0800ac21
 800abf0:	0800ad25 	.word	0x0800ad25
 800abf4:	0800ad25 	.word	0x0800ad25
 800abf8:	0800ad25 	.word	0x0800ad25
 800abfc:	0800ac61 	.word	0x0800ac61
 800ac00:	0800ad25 	.word	0x0800ad25
 800ac04:	0800ad25 	.word	0x0800ad25
 800ac08:	0800ad25 	.word	0x0800ad25
 800ac0c:	0800aca3 	.word	0x0800aca3
 800ac10:	0800ad25 	.word	0x0800ad25
 800ac14:	0800ad25 	.word	0x0800ad25
 800ac18:	0800ad25 	.word	0x0800ad25
 800ac1c:	0800ace3 	.word	0x0800ace3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	68b9      	ldr	r1, [r7, #8]
 800ac26:	4618      	mov	r0, r3
 800ac28:	f000 fa24 	bl	800b074 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	699a      	ldr	r2, [r3, #24]
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f042 0208 	orr.w	r2, r2, #8
 800ac3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	699a      	ldr	r2, [r3, #24]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f022 0204 	bic.w	r2, r2, #4
 800ac4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	6999      	ldr	r1, [r3, #24]
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	691a      	ldr	r2, [r3, #16]
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	430a      	orrs	r2, r1
 800ac5c:	619a      	str	r2, [r3, #24]
      break;
 800ac5e:	e064      	b.n	800ad2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	68b9      	ldr	r1, [r7, #8]
 800ac66:	4618      	mov	r0, r3
 800ac68:	f000 fa74 	bl	800b154 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	699a      	ldr	r2, [r3, #24]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	699a      	ldr	r2, [r3, #24]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6999      	ldr	r1, [r3, #24]
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	691b      	ldr	r3, [r3, #16]
 800ac96:	021a      	lsls	r2, r3, #8
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	430a      	orrs	r2, r1
 800ac9e:	619a      	str	r2, [r3, #24]
      break;
 800aca0:	e043      	b.n	800ad2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	68b9      	ldr	r1, [r7, #8]
 800aca8:	4618      	mov	r0, r3
 800acaa:	f000 fac9 	bl	800b240 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	69da      	ldr	r2, [r3, #28]
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f042 0208 	orr.w	r2, r2, #8
 800acbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	69da      	ldr	r2, [r3, #28]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f022 0204 	bic.w	r2, r2, #4
 800accc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	69d9      	ldr	r1, [r3, #28]
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	691a      	ldr	r2, [r3, #16]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	430a      	orrs	r2, r1
 800acde:	61da      	str	r2, [r3, #28]
      break;
 800ace0:	e023      	b.n	800ad2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	68b9      	ldr	r1, [r7, #8]
 800ace8:	4618      	mov	r0, r3
 800acea:	f000 fb1d 	bl	800b328 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	69da      	ldr	r2, [r3, #28]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800acfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	69da      	ldr	r2, [r3, #28]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ad0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	69d9      	ldr	r1, [r3, #28]
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	691b      	ldr	r3, [r3, #16]
 800ad18:	021a      	lsls	r2, r3, #8
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	430a      	orrs	r2, r1
 800ad20:	61da      	str	r2, [r3, #28]
      break;
 800ad22:	e002      	b.n	800ad2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ad24:	2301      	movs	r3, #1
 800ad26:	75fb      	strb	r3, [r7, #23]
      break;
 800ad28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad32:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3718      	adds	r7, #24
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad46:	2300      	movs	r3, #0
 800ad48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d101      	bne.n	800ad58 <HAL_TIM_ConfigClockSource+0x1c>
 800ad54:	2302      	movs	r3, #2
 800ad56:	e0b4      	b.n	800aec2 <HAL_TIM_ConfigClockSource+0x186>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2202      	movs	r2, #2
 800ad64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ad76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad90:	d03e      	beq.n	800ae10 <HAL_TIM_ConfigClockSource+0xd4>
 800ad92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad96:	f200 8087 	bhi.w	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800ad9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad9e:	f000 8086 	beq.w	800aeae <HAL_TIM_ConfigClockSource+0x172>
 800ada2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ada6:	d87f      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800ada8:	2b70      	cmp	r3, #112	; 0x70
 800adaa:	d01a      	beq.n	800ade2 <HAL_TIM_ConfigClockSource+0xa6>
 800adac:	2b70      	cmp	r3, #112	; 0x70
 800adae:	d87b      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adb0:	2b60      	cmp	r3, #96	; 0x60
 800adb2:	d050      	beq.n	800ae56 <HAL_TIM_ConfigClockSource+0x11a>
 800adb4:	2b60      	cmp	r3, #96	; 0x60
 800adb6:	d877      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adb8:	2b50      	cmp	r3, #80	; 0x50
 800adba:	d03c      	beq.n	800ae36 <HAL_TIM_ConfigClockSource+0xfa>
 800adbc:	2b50      	cmp	r3, #80	; 0x50
 800adbe:	d873      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adc0:	2b40      	cmp	r3, #64	; 0x40
 800adc2:	d058      	beq.n	800ae76 <HAL_TIM_ConfigClockSource+0x13a>
 800adc4:	2b40      	cmp	r3, #64	; 0x40
 800adc6:	d86f      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adc8:	2b30      	cmp	r3, #48	; 0x30
 800adca:	d064      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800adcc:	2b30      	cmp	r3, #48	; 0x30
 800adce:	d86b      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800add0:	2b20      	cmp	r3, #32
 800add2:	d060      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800add4:	2b20      	cmp	r3, #32
 800add6:	d867      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800add8:	2b00      	cmp	r3, #0
 800adda:	d05c      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800addc:	2b10      	cmp	r3, #16
 800adde:	d05a      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800ade0:	e062      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800adf2:	f000 fb69 	bl	800b4c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ae04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	68ba      	ldr	r2, [r7, #8]
 800ae0c:	609a      	str	r2, [r3, #8]
      break;
 800ae0e:	e04f      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ae20:	f000 fb52 	bl	800b4c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	689a      	ldr	r2, [r3, #8]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ae32:	609a      	str	r2, [r3, #8]
      break;
 800ae34:	e03c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae42:	461a      	mov	r2, r3
 800ae44:	f000 fac6 	bl	800b3d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2150      	movs	r1, #80	; 0x50
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f000 fb1f 	bl	800b492 <TIM_ITRx_SetConfig>
      break;
 800ae54:	e02c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae62:	461a      	mov	r2, r3
 800ae64:	f000 fae5 	bl	800b432 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2160      	movs	r1, #96	; 0x60
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f000 fb0f 	bl	800b492 <TIM_ITRx_SetConfig>
      break;
 800ae74:	e01c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae82:	461a      	mov	r2, r3
 800ae84:	f000 faa6 	bl	800b3d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	2140      	movs	r1, #64	; 0x40
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f000 faff 	bl	800b492 <TIM_ITRx_SetConfig>
      break;
 800ae94:	e00c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681a      	ldr	r2, [r3, #0]
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4610      	mov	r0, r2
 800aea2:	f000 faf6 	bl	800b492 <TIM_ITRx_SetConfig>
      break;
 800aea6:	e003      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aea8:	2301      	movs	r3, #1
 800aeaa:	73fb      	strb	r3, [r7, #15]
      break;
 800aeac:	e000      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aeae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aec0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3710      	adds	r7, #16
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aeca:	b480      	push	{r7}
 800aecc:	b083      	sub	sp, #12
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aed2:	bf00      	nop
 800aed4:	370c      	adds	r7, #12
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aede:	b480      	push	{r7}
 800aee0:	b083      	sub	sp, #12
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aee6:	bf00      	nop
 800aee8:	370c      	adds	r7, #12
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr

0800aef2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b083      	sub	sp, #12
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aefa:	bf00      	nop
 800aefc:	370c      	adds	r7, #12
 800aefe:	46bd      	mov	sp, r7
 800af00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af04:	4770      	bx	lr

0800af06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800af06:	b480      	push	{r7}
 800af08:	b083      	sub	sp, #12
 800af0a:	af00      	add	r7, sp, #0
 800af0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800af0e:	bf00      	nop
 800af10:	370c      	adds	r7, #12
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
	...

0800af1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a46      	ldr	r2, [pc, #280]	; (800b048 <TIM_Base_SetConfig+0x12c>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d013      	beq.n	800af5c <TIM_Base_SetConfig+0x40>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af3a:	d00f      	beq.n	800af5c <TIM_Base_SetConfig+0x40>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a43      	ldr	r2, [pc, #268]	; (800b04c <TIM_Base_SetConfig+0x130>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d00b      	beq.n	800af5c <TIM_Base_SetConfig+0x40>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a42      	ldr	r2, [pc, #264]	; (800b050 <TIM_Base_SetConfig+0x134>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d007      	beq.n	800af5c <TIM_Base_SetConfig+0x40>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	4a41      	ldr	r2, [pc, #260]	; (800b054 <TIM_Base_SetConfig+0x138>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d003      	beq.n	800af5c <TIM_Base_SetConfig+0x40>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	4a40      	ldr	r2, [pc, #256]	; (800b058 <TIM_Base_SetConfig+0x13c>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d108      	bne.n	800af6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	68fa      	ldr	r2, [r7, #12]
 800af6a:	4313      	orrs	r3, r2
 800af6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	4a35      	ldr	r2, [pc, #212]	; (800b048 <TIM_Base_SetConfig+0x12c>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d02b      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af7c:	d027      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a32      	ldr	r2, [pc, #200]	; (800b04c <TIM_Base_SetConfig+0x130>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d023      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a31      	ldr	r2, [pc, #196]	; (800b050 <TIM_Base_SetConfig+0x134>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d01f      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a30      	ldr	r2, [pc, #192]	; (800b054 <TIM_Base_SetConfig+0x138>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d01b      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a2f      	ldr	r2, [pc, #188]	; (800b058 <TIM_Base_SetConfig+0x13c>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d017      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a2e      	ldr	r2, [pc, #184]	; (800b05c <TIM_Base_SetConfig+0x140>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d013      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a2d      	ldr	r2, [pc, #180]	; (800b060 <TIM_Base_SetConfig+0x144>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d00f      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4a2c      	ldr	r2, [pc, #176]	; (800b064 <TIM_Base_SetConfig+0x148>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d00b      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	4a2b      	ldr	r2, [pc, #172]	; (800b068 <TIM_Base_SetConfig+0x14c>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d007      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4a2a      	ldr	r2, [pc, #168]	; (800b06c <TIM_Base_SetConfig+0x150>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d003      	beq.n	800afce <TIM_Base_SetConfig+0xb2>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	4a29      	ldr	r2, [pc, #164]	; (800b070 <TIM_Base_SetConfig+0x154>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d108      	bne.n	800afe0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	68db      	ldr	r3, [r3, #12]
 800afda:	68fa      	ldr	r2, [r7, #12]
 800afdc:	4313      	orrs	r3, r2
 800afde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	695b      	ldr	r3, [r3, #20]
 800afea:	4313      	orrs	r3, r2
 800afec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	689a      	ldr	r2, [r3, #8]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4a10      	ldr	r2, [pc, #64]	; (800b048 <TIM_Base_SetConfig+0x12c>)
 800b008:	4293      	cmp	r3, r2
 800b00a:	d003      	beq.n	800b014 <TIM_Base_SetConfig+0xf8>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	4a12      	ldr	r2, [pc, #72]	; (800b058 <TIM_Base_SetConfig+0x13c>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d103      	bne.n	800b01c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	691a      	ldr	r2, [r3, #16]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2201      	movs	r2, #1
 800b020:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	691b      	ldr	r3, [r3, #16]
 800b026:	f003 0301 	and.w	r3, r3, #1
 800b02a:	2b01      	cmp	r3, #1
 800b02c:	d105      	bne.n	800b03a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	691b      	ldr	r3, [r3, #16]
 800b032:	f023 0201 	bic.w	r2, r3, #1
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	611a      	str	r2, [r3, #16]
  }
}
 800b03a:	bf00      	nop
 800b03c:	3714      	adds	r7, #20
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	40010000 	.word	0x40010000
 800b04c:	40000400 	.word	0x40000400
 800b050:	40000800 	.word	0x40000800
 800b054:	40000c00 	.word	0x40000c00
 800b058:	40010400 	.word	0x40010400
 800b05c:	40014000 	.word	0x40014000
 800b060:	40014400 	.word	0x40014400
 800b064:	40014800 	.word	0x40014800
 800b068:	40001800 	.word	0x40001800
 800b06c:	40001c00 	.word	0x40001c00
 800b070:	40002000 	.word	0x40002000

0800b074 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b074:	b480      	push	{r7}
 800b076:	b087      	sub	sp, #28
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6a1b      	ldr	r3, [r3, #32]
 800b082:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6a1b      	ldr	r3, [r3, #32]
 800b088:	f023 0201 	bic.w	r2, r3, #1
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	699b      	ldr	r3, [r3, #24]
 800b09a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f023 0303 	bic.w	r3, r3, #3
 800b0aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	68fa      	ldr	r2, [r7, #12]
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	f023 0302 	bic.w	r3, r3, #2
 800b0bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	689b      	ldr	r3, [r3, #8]
 800b0c2:	697a      	ldr	r2, [r7, #20]
 800b0c4:	4313      	orrs	r3, r2
 800b0c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	4a20      	ldr	r2, [pc, #128]	; (800b14c <TIM_OC1_SetConfig+0xd8>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d003      	beq.n	800b0d8 <TIM_OC1_SetConfig+0x64>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	4a1f      	ldr	r2, [pc, #124]	; (800b150 <TIM_OC1_SetConfig+0xdc>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d10c      	bne.n	800b0f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	f023 0308 	bic.w	r3, r3, #8
 800b0de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	68db      	ldr	r3, [r3, #12]
 800b0e4:	697a      	ldr	r2, [r7, #20]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f023 0304 	bic.w	r3, r3, #4
 800b0f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a15      	ldr	r2, [pc, #84]	; (800b14c <TIM_OC1_SetConfig+0xd8>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d003      	beq.n	800b102 <TIM_OC1_SetConfig+0x8e>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a14      	ldr	r2, [pc, #80]	; (800b150 <TIM_OC1_SetConfig+0xdc>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d111      	bne.n	800b126 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	695b      	ldr	r3, [r3, #20]
 800b116:	693a      	ldr	r2, [r7, #16]
 800b118:	4313      	orrs	r3, r2
 800b11a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	699b      	ldr	r3, [r3, #24]
 800b120:	693a      	ldr	r2, [r7, #16]
 800b122:	4313      	orrs	r3, r2
 800b124:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	693a      	ldr	r2, [r7, #16]
 800b12a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	68fa      	ldr	r2, [r7, #12]
 800b130:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	685a      	ldr	r2, [r3, #4]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	697a      	ldr	r2, [r7, #20]
 800b13e:	621a      	str	r2, [r3, #32]
}
 800b140:	bf00      	nop
 800b142:	371c      	adds	r7, #28
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr
 800b14c:	40010000 	.word	0x40010000
 800b150:	40010400 	.word	0x40010400

0800b154 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b154:	b480      	push	{r7}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6a1b      	ldr	r3, [r3, #32]
 800b162:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6a1b      	ldr	r3, [r3, #32]
 800b168:	f023 0210 	bic.w	r2, r3, #16
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	699b      	ldr	r3, [r3, #24]
 800b17a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b18a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	021b      	lsls	r3, r3, #8
 800b192:	68fa      	ldr	r2, [r7, #12]
 800b194:	4313      	orrs	r3, r2
 800b196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	f023 0320 	bic.w	r3, r3, #32
 800b19e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	011b      	lsls	r3, r3, #4
 800b1a6:	697a      	ldr	r2, [r7, #20]
 800b1a8:	4313      	orrs	r3, r2
 800b1aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	4a22      	ldr	r2, [pc, #136]	; (800b238 <TIM_OC2_SetConfig+0xe4>)
 800b1b0:	4293      	cmp	r3, r2
 800b1b2:	d003      	beq.n	800b1bc <TIM_OC2_SetConfig+0x68>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	4a21      	ldr	r2, [pc, #132]	; (800b23c <TIM_OC2_SetConfig+0xe8>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d10d      	bne.n	800b1d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b1c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	68db      	ldr	r3, [r3, #12]
 800b1c8:	011b      	lsls	r3, r3, #4
 800b1ca:	697a      	ldr	r2, [r7, #20]
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b1d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	4a17      	ldr	r2, [pc, #92]	; (800b238 <TIM_OC2_SetConfig+0xe4>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d003      	beq.n	800b1e8 <TIM_OC2_SetConfig+0x94>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	4a16      	ldr	r2, [pc, #88]	; (800b23c <TIM_OC2_SetConfig+0xe8>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d113      	bne.n	800b210 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b1ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b1f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	695b      	ldr	r3, [r3, #20]
 800b1fc:	009b      	lsls	r3, r3, #2
 800b1fe:	693a      	ldr	r2, [r7, #16]
 800b200:	4313      	orrs	r3, r2
 800b202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	699b      	ldr	r3, [r3, #24]
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	693a      	ldr	r2, [r7, #16]
 800b20c:	4313      	orrs	r3, r2
 800b20e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	693a      	ldr	r2, [r7, #16]
 800b214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	68fa      	ldr	r2, [r7, #12]
 800b21a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	685a      	ldr	r2, [r3, #4]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	697a      	ldr	r2, [r7, #20]
 800b228:	621a      	str	r2, [r3, #32]
}
 800b22a:	bf00      	nop
 800b22c:	371c      	adds	r7, #28
 800b22e:	46bd      	mov	sp, r7
 800b230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b234:	4770      	bx	lr
 800b236:	bf00      	nop
 800b238:	40010000 	.word	0x40010000
 800b23c:	40010400 	.word	0x40010400

0800b240 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b240:	b480      	push	{r7}
 800b242:	b087      	sub	sp, #28
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6a1b      	ldr	r3, [r3, #32]
 800b24e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	6a1b      	ldr	r3, [r3, #32]
 800b254:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	69db      	ldr	r3, [r3, #28]
 800b266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b26e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	f023 0303 	bic.w	r3, r3, #3
 800b276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	68fa      	ldr	r2, [r7, #12]
 800b27e:	4313      	orrs	r3, r2
 800b280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	689b      	ldr	r3, [r3, #8]
 800b28e:	021b      	lsls	r3, r3, #8
 800b290:	697a      	ldr	r2, [r7, #20]
 800b292:	4313      	orrs	r3, r2
 800b294:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a21      	ldr	r2, [pc, #132]	; (800b320 <TIM_OC3_SetConfig+0xe0>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d003      	beq.n	800b2a6 <TIM_OC3_SetConfig+0x66>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a20      	ldr	r2, [pc, #128]	; (800b324 <TIM_OC3_SetConfig+0xe4>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d10d      	bne.n	800b2c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b2ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	021b      	lsls	r3, r3, #8
 800b2b4:	697a      	ldr	r2, [r7, #20]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b2c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	4a16      	ldr	r2, [pc, #88]	; (800b320 <TIM_OC3_SetConfig+0xe0>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d003      	beq.n	800b2d2 <TIM_OC3_SetConfig+0x92>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4a15      	ldr	r2, [pc, #84]	; (800b324 <TIM_OC3_SetConfig+0xe4>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d113      	bne.n	800b2fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b2d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b2e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	695b      	ldr	r3, [r3, #20]
 800b2e6:	011b      	lsls	r3, r3, #4
 800b2e8:	693a      	ldr	r2, [r7, #16]
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	699b      	ldr	r3, [r3, #24]
 800b2f2:	011b      	lsls	r3, r3, #4
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	693a      	ldr	r2, [r7, #16]
 800b2fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	68fa      	ldr	r2, [r7, #12]
 800b304:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	685a      	ldr	r2, [r3, #4]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	697a      	ldr	r2, [r7, #20]
 800b312:	621a      	str	r2, [r3, #32]
}
 800b314:	bf00      	nop
 800b316:	371c      	adds	r7, #28
 800b318:	46bd      	mov	sp, r7
 800b31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31e:	4770      	bx	lr
 800b320:	40010000 	.word	0x40010000
 800b324:	40010400 	.word	0x40010400

0800b328 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b328:	b480      	push	{r7}
 800b32a:	b087      	sub	sp, #28
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6a1b      	ldr	r3, [r3, #32]
 800b33c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	69db      	ldr	r3, [r3, #28]
 800b34e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b35e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	021b      	lsls	r3, r3, #8
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	4313      	orrs	r3, r2
 800b36a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b372:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	689b      	ldr	r3, [r3, #8]
 800b378:	031b      	lsls	r3, r3, #12
 800b37a:	693a      	ldr	r2, [r7, #16]
 800b37c:	4313      	orrs	r3, r2
 800b37e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	4a12      	ldr	r2, [pc, #72]	; (800b3cc <TIM_OC4_SetConfig+0xa4>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d003      	beq.n	800b390 <TIM_OC4_SetConfig+0x68>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	4a11      	ldr	r2, [pc, #68]	; (800b3d0 <TIM_OC4_SetConfig+0xa8>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d109      	bne.n	800b3a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b396:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	695b      	ldr	r3, [r3, #20]
 800b39c:	019b      	lsls	r3, r3, #6
 800b39e:	697a      	ldr	r2, [r7, #20]
 800b3a0:	4313      	orrs	r3, r2
 800b3a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	697a      	ldr	r2, [r7, #20]
 800b3a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	68fa      	ldr	r2, [r7, #12]
 800b3ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	685a      	ldr	r2, [r3, #4]
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	693a      	ldr	r2, [r7, #16]
 800b3bc:	621a      	str	r2, [r3, #32]
}
 800b3be:	bf00      	nop
 800b3c0:	371c      	adds	r7, #28
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr
 800b3ca:	bf00      	nop
 800b3cc:	40010000 	.word	0x40010000
 800b3d0:	40010400 	.word	0x40010400

0800b3d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b087      	sub	sp, #28
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6a1b      	ldr	r3, [r3, #32]
 800b3e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	6a1b      	ldr	r3, [r3, #32]
 800b3ea:	f023 0201 	bic.w	r2, r3, #1
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	699b      	ldr	r3, [r3, #24]
 800b3f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b3fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	011b      	lsls	r3, r3, #4
 800b404:	693a      	ldr	r2, [r7, #16]
 800b406:	4313      	orrs	r3, r2
 800b408:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	f023 030a 	bic.w	r3, r3, #10
 800b410:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b412:	697a      	ldr	r2, [r7, #20]
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	4313      	orrs	r3, r2
 800b418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	697a      	ldr	r2, [r7, #20]
 800b424:	621a      	str	r2, [r3, #32]
}
 800b426:	bf00      	nop
 800b428:	371c      	adds	r7, #28
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr

0800b432 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b432:	b480      	push	{r7}
 800b434:	b087      	sub	sp, #28
 800b436:	af00      	add	r7, sp, #0
 800b438:	60f8      	str	r0, [r7, #12]
 800b43a:	60b9      	str	r1, [r7, #8]
 800b43c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	6a1b      	ldr	r3, [r3, #32]
 800b448:	f023 0210 	bic.w	r2, r3, #16
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	699b      	ldr	r3, [r3, #24]
 800b454:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b456:	693b      	ldr	r3, [r7, #16]
 800b458:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b45c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	031b      	lsls	r3, r3, #12
 800b462:	693a      	ldr	r2, [r7, #16]
 800b464:	4313      	orrs	r3, r2
 800b466:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b468:	697b      	ldr	r3, [r7, #20]
 800b46a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b46e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	011b      	lsls	r3, r3, #4
 800b474:	697a      	ldr	r2, [r7, #20]
 800b476:	4313      	orrs	r3, r2
 800b478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	693a      	ldr	r2, [r7, #16]
 800b47e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	697a      	ldr	r2, [r7, #20]
 800b484:	621a      	str	r2, [r3, #32]
}
 800b486:	bf00      	nop
 800b488:	371c      	adds	r7, #28
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr

0800b492 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b492:	b480      	push	{r7}
 800b494:	b085      	sub	sp, #20
 800b496:	af00      	add	r7, sp, #0
 800b498:	6078      	str	r0, [r7, #4]
 800b49a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	f043 0307 	orr.w	r3, r3, #7
 800b4b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68fa      	ldr	r2, [r7, #12]
 800b4ba:	609a      	str	r2, [r3, #8]
}
 800b4bc:	bf00      	nop
 800b4be:	3714      	adds	r7, #20
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr

0800b4c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b087      	sub	sp, #28
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	60f8      	str	r0, [r7, #12]
 800b4d0:	60b9      	str	r1, [r7, #8]
 800b4d2:	607a      	str	r2, [r7, #4]
 800b4d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b4e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	021a      	lsls	r2, r3, #8
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	431a      	orrs	r2, r3
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	697a      	ldr	r2, [r7, #20]
 800b4f2:	4313      	orrs	r3, r2
 800b4f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	697a      	ldr	r2, [r7, #20]
 800b4fa:	609a      	str	r2, [r3, #8]
}
 800b4fc:	bf00      	nop
 800b4fe:	371c      	adds	r7, #28
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b508:	b480      	push	{r7}
 800b50a:	b087      	sub	sp, #28
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	60f8      	str	r0, [r7, #12]
 800b510:	60b9      	str	r1, [r7, #8]
 800b512:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	f003 031f 	and.w	r3, r3, #31
 800b51a:	2201      	movs	r2, #1
 800b51c:	fa02 f303 	lsl.w	r3, r2, r3
 800b520:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	6a1a      	ldr	r2, [r3, #32]
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	43db      	mvns	r3, r3
 800b52a:	401a      	ands	r2, r3
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	6a1a      	ldr	r2, [r3, #32]
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	f003 031f 	and.w	r3, r3, #31
 800b53a:	6879      	ldr	r1, [r7, #4]
 800b53c:	fa01 f303 	lsl.w	r3, r1, r3
 800b540:	431a      	orrs	r2, r3
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	621a      	str	r2, [r3, #32]
}
 800b546:	bf00      	nop
 800b548:	371c      	adds	r7, #28
 800b54a:	46bd      	mov	sp, r7
 800b54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b550:	4770      	bx	lr
	...

0800b554 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b564:	2b01      	cmp	r3, #1
 800b566:	d101      	bne.n	800b56c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b568:	2302      	movs	r3, #2
 800b56a:	e05a      	b.n	800b622 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2201      	movs	r2, #1
 800b570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2202      	movs	r2, #2
 800b578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	689b      	ldr	r3, [r3, #8]
 800b58a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b592:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	4313      	orrs	r3, r2
 800b59c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	68fa      	ldr	r2, [r7, #12]
 800b5a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4a21      	ldr	r2, [pc, #132]	; (800b630 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d022      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5b8:	d01d      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a1d      	ldr	r2, [pc, #116]	; (800b634 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d018      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a1b      	ldr	r2, [pc, #108]	; (800b638 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d013      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a1a      	ldr	r2, [pc, #104]	; (800b63c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d00e      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4a18      	ldr	r2, [pc, #96]	; (800b640 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d009      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	4a17      	ldr	r2, [pc, #92]	; (800b644 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	d004      	beq.n	800b5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4a15      	ldr	r2, [pc, #84]	; (800b648 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d10c      	bne.n	800b610 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b5fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	68ba      	ldr	r2, [r7, #8]
 800b604:	4313      	orrs	r3, r2
 800b606:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68ba      	ldr	r2, [r7, #8]
 800b60e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2201      	movs	r2, #1
 800b614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2200      	movs	r2, #0
 800b61c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b620:	2300      	movs	r3, #0
}
 800b622:	4618      	mov	r0, r3
 800b624:	3714      	adds	r7, #20
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop
 800b630:	40010000 	.word	0x40010000
 800b634:	40000400 	.word	0x40000400
 800b638:	40000800 	.word	0x40000800
 800b63c:	40000c00 	.word	0x40000c00
 800b640:	40010400 	.word	0x40010400
 800b644:	40014000 	.word	0x40014000
 800b648:	40001800 	.word	0x40001800

0800b64c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b085      	sub	sp, #20
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
 800b654:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b656:	2300      	movs	r3, #0
 800b658:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b660:	2b01      	cmp	r3, #1
 800b662:	d101      	bne.n	800b668 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b664:	2302      	movs	r3, #2
 800b666:	e03d      	b.n	800b6e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2201      	movs	r2, #1
 800b66c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	68db      	ldr	r3, [r3, #12]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	689b      	ldr	r3, [r3, #8]
 800b688:	4313      	orrs	r3, r2
 800b68a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	4313      	orrs	r3, r2
 800b698:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	691b      	ldr	r3, [r3, #16]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	695b      	ldr	r3, [r3, #20]
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	69db      	ldr	r3, [r3, #28]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b6e2:	2300      	movs	r3, #0
}
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	3714      	adds	r7, #20
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ee:	4770      	bx	lr

0800b6f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b083      	sub	sp, #12
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b6f8:	bf00      	nop
 800b6fa:	370c      	adds	r7, #12
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr

0800b704 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b704:	b480      	push	{r7}
 800b706:	b083      	sub	sp, #12
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b70c:	bf00      	nop
 800b70e:	370c      	adds	r7, #12
 800b710:	46bd      	mov	sp, r7
 800b712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b716:	4770      	bx	lr

0800b718 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b082      	sub	sp, #8
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d101      	bne.n	800b72a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b726:	2301      	movs	r3, #1
 800b728:	e042      	b.n	800b7b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b730:	b2db      	uxtb	r3, r3
 800b732:	2b00      	cmp	r3, #0
 800b734:	d106      	bne.n	800b744 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2200      	movs	r2, #0
 800b73a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f7fc f830 	bl	80077a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2224      	movs	r2, #36	; 0x24
 800b748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	68da      	ldr	r2, [r3, #12]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b75a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 ff37 	bl	800c5d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	691a      	ldr	r2, [r3, #16]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b770:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	695a      	ldr	r2, [r3, #20]
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b780:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	68da      	ldr	r2, [r3, #12]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b790:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2200      	movs	r2, #0
 800b796:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2220      	movs	r2, #32
 800b79c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2220      	movs	r2, #32
 800b7a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b7ae:	2300      	movs	r3, #0
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3708      	adds	r7, #8
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b08c      	sub	sp, #48	; 0x30
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	60b9      	str	r1, [r7, #8]
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7cc:	b2db      	uxtb	r3, r3
 800b7ce:	2b20      	cmp	r3, #32
 800b7d0:	d156      	bne.n	800b880 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d002      	beq.n	800b7de <HAL_UART_Transmit_DMA+0x26>
 800b7d8:	88fb      	ldrh	r3, [r7, #6]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d101      	bne.n	800b7e2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e04f      	b.n	800b882 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800b7e2:	68ba      	ldr	r2, [r7, #8]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	88fa      	ldrh	r2, [r7, #6]
 800b7ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	88fa      	ldrh	r2, [r7, #6]
 800b7f2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2221      	movs	r2, #33	; 0x21
 800b7fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b806:	4a21      	ldr	r2, [pc, #132]	; (800b88c <HAL_UART_Transmit_DMA+0xd4>)
 800b808:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b80e:	4a20      	ldr	r2, [pc, #128]	; (800b890 <HAL_UART_Transmit_DMA+0xd8>)
 800b810:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b816:	4a1f      	ldr	r2, [pc, #124]	; (800b894 <HAL_UART_Transmit_DMA+0xdc>)
 800b818:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b81e:	2200      	movs	r2, #0
 800b820:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800b822:	f107 0308 	add.w	r3, r7, #8
 800b826:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b82e:	6819      	ldr	r1, [r3, #0]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	3304      	adds	r3, #4
 800b836:	461a      	mov	r2, r3
 800b838:	88fb      	ldrh	r3, [r7, #6]
 800b83a:	f7fc fc87 	bl	800814c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b846:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	3314      	adds	r3, #20
 800b84e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b850:	69bb      	ldr	r3, [r7, #24]
 800b852:	e853 3f00 	ldrex	r3, [r3]
 800b856:	617b      	str	r3, [r7, #20]
   return(result);
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b85e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	3314      	adds	r3, #20
 800b866:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b868:	627a      	str	r2, [r7, #36]	; 0x24
 800b86a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86c:	6a39      	ldr	r1, [r7, #32]
 800b86e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b870:	e841 2300 	strex	r3, r2, [r1]
 800b874:	61fb      	str	r3, [r7, #28]
   return(result);
 800b876:	69fb      	ldr	r3, [r7, #28]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d1e5      	bne.n	800b848 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800b87c:	2300      	movs	r3, #0
 800b87e:	e000      	b.n	800b882 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800b880:	2302      	movs	r3, #2
  }
}
 800b882:	4618      	mov	r0, r3
 800b884:	3730      	adds	r7, #48	; 0x30
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	0800be5d 	.word	0x0800be5d
 800b890:	0800bef7 	.word	0x0800bef7
 800b894:	0800c07b 	.word	0x0800c07b

0800b898 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b084      	sub	sp, #16
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	60b9      	str	r1, [r7, #8]
 800b8a2:	4613      	mov	r3, r2
 800b8a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b8ac:	b2db      	uxtb	r3, r3
 800b8ae:	2b20      	cmp	r3, #32
 800b8b0:	d112      	bne.n	800b8d8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d002      	beq.n	800b8be <HAL_UART_Receive_DMA+0x26>
 800b8b8:	88fb      	ldrh	r3, [r7, #6]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e00b      	b.n	800b8da <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b8c8:	88fb      	ldrh	r3, [r7, #6]
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	68b9      	ldr	r1, [r7, #8]
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 fc1e 	bl	800c110 <UART_Start_Receive_DMA>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	e000      	b.n	800b8da <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800b8d8:	2302      	movs	r3, #2
  }
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3710      	adds	r7, #16
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}
	...

0800b8e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b0ba      	sub	sp, #232	; 0xe8
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	695b      	ldr	r3, [r3, #20]
 800b906:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b90a:	2300      	movs	r3, #0
 800b90c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b910:	2300      	movs	r3, #0
 800b912:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b91a:	f003 030f 	and.w	r3, r3, #15
 800b91e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b922:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b926:	2b00      	cmp	r3, #0
 800b928:	d10f      	bne.n	800b94a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b92a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b92e:	f003 0320 	and.w	r3, r3, #32
 800b932:	2b00      	cmp	r3, #0
 800b934:	d009      	beq.n	800b94a <HAL_UART_IRQHandler+0x66>
 800b936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b93a:	f003 0320 	and.w	r3, r3, #32
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d003      	beq.n	800b94a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 fd85 	bl	800c452 <UART_Receive_IT>
      return;
 800b948:	e25b      	b.n	800be02 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b94a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b94e:	2b00      	cmp	r3, #0
 800b950:	f000 80de 	beq.w	800bb10 <HAL_UART_IRQHandler+0x22c>
 800b954:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b958:	f003 0301 	and.w	r3, r3, #1
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d106      	bne.n	800b96e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b964:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f000 80d1 	beq.w	800bb10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b96e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b972:	f003 0301 	and.w	r3, r3, #1
 800b976:	2b00      	cmp	r3, #0
 800b978:	d00b      	beq.n	800b992 <HAL_UART_IRQHandler+0xae>
 800b97a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b97e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b982:	2b00      	cmp	r3, #0
 800b984:	d005      	beq.n	800b992 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b98a:	f043 0201 	orr.w	r2, r3, #1
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b996:	f003 0304 	and.w	r3, r3, #4
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d00b      	beq.n	800b9b6 <HAL_UART_IRQHandler+0xd2>
 800b99e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9a2:	f003 0301 	and.w	r3, r3, #1
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d005      	beq.n	800b9b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ae:	f043 0202 	orr.w	r2, r3, #2
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b9b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9ba:	f003 0302 	and.w	r3, r3, #2
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d00b      	beq.n	800b9da <HAL_UART_IRQHandler+0xf6>
 800b9c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9c6:	f003 0301 	and.w	r3, r3, #1
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d005      	beq.n	800b9da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9d2:	f043 0204 	orr.w	r2, r3, #4
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b9da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9de:	f003 0308 	and.w	r3, r3, #8
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d011      	beq.n	800ba0a <HAL_UART_IRQHandler+0x126>
 800b9e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9ea:	f003 0320 	and.w	r3, r3, #32
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d105      	bne.n	800b9fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b9f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9f6:	f003 0301 	and.w	r3, r3, #1
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d005      	beq.n	800ba0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba02:	f043 0208 	orr.w	r2, r3, #8
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	f000 81f2 	beq.w	800bdf8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ba14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba18:	f003 0320 	and.w	r3, r3, #32
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d008      	beq.n	800ba32 <HAL_UART_IRQHandler+0x14e>
 800ba20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba24:	f003 0320 	and.w	r3, r3, #32
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d002      	beq.n	800ba32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 fd10 	bl	800c452 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	695b      	ldr	r3, [r3, #20]
 800ba38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba3c:	2b40      	cmp	r3, #64	; 0x40
 800ba3e:	bf0c      	ite	eq
 800ba40:	2301      	moveq	r3, #1
 800ba42:	2300      	movne	r3, #0
 800ba44:	b2db      	uxtb	r3, r3
 800ba46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba4e:	f003 0308 	and.w	r3, r3, #8
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d103      	bne.n	800ba5e <HAL_UART_IRQHandler+0x17a>
 800ba56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d04f      	beq.n	800bafe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	f000 fc18 	bl	800c294 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	695b      	ldr	r3, [r3, #20]
 800ba6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba6e:	2b40      	cmp	r3, #64	; 0x40
 800ba70:	d141      	bne.n	800baf6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	3314      	adds	r3, #20
 800ba78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ba80:	e853 3f00 	ldrex	r3, [r3]
 800ba84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ba88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ba8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	3314      	adds	r3, #20
 800ba9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ba9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800baa2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800baaa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800baae:	e841 2300 	strex	r3, r2, [r1]
 800bab2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bab6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800baba:	2b00      	cmp	r3, #0
 800babc:	d1d9      	bne.n	800ba72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d013      	beq.n	800baee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baca:	4a7e      	ldr	r2, [pc, #504]	; (800bcc4 <HAL_UART_IRQHandler+0x3e0>)
 800bacc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7fc fc02 	bl	80082dc <HAL_DMA_Abort_IT>
 800bad8:	4603      	mov	r3, r0
 800bada:	2b00      	cmp	r3, #0
 800badc:	d016      	beq.n	800bb0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bae8:	4610      	mov	r0, r2
 800baea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baec:	e00e      	b.n	800bb0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 f99e 	bl	800be30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baf4:	e00a      	b.n	800bb0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 f99a 	bl	800be30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bafc:	e006      	b.n	800bb0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f000 f996 	bl	800be30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800bb0a:	e175      	b.n	800bdf8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb0c:	bf00      	nop
    return;
 800bb0e:	e173      	b.n	800bdf8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb14:	2b01      	cmp	r3, #1
 800bb16:	f040 814f 	bne.w	800bdb8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bb1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb1e:	f003 0310 	and.w	r3, r3, #16
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	f000 8148 	beq.w	800bdb8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bb28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb2c:	f003 0310 	and.w	r3, r3, #16
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	f000 8141 	beq.w	800bdb8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bb36:	2300      	movs	r3, #0
 800bb38:	60bb      	str	r3, [r7, #8]
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	60bb      	str	r3, [r7, #8]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	60bb      	str	r3, [r7, #8]
 800bb4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	695b      	ldr	r3, [r3, #20]
 800bb52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb56:	2b40      	cmp	r3, #64	; 0x40
 800bb58:	f040 80b6 	bne.w	800bcc8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	685b      	ldr	r3, [r3, #4]
 800bb64:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bb68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	f000 8145 	beq.w	800bdfc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bb76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	f080 813e 	bcs.w	800bdfc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bb86:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb8c:	69db      	ldr	r3, [r3, #28]
 800bb8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb92:	f000 8088 	beq.w	800bca6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	330c      	adds	r3, #12
 800bb9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bba0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bba4:	e853 3f00 	ldrex	r3, [r3]
 800bba8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bbac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bbb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bbb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	330c      	adds	r3, #12
 800bbbe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bbc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bbc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bbce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bbd2:	e841 2300 	strex	r3, r2, [r1]
 800bbd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bbda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d1d9      	bne.n	800bb96 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	3314      	adds	r3, #20
 800bbe8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bbec:	e853 3f00 	ldrex	r3, [r3]
 800bbf0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bbf2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bbf4:	f023 0301 	bic.w	r3, r3, #1
 800bbf8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	3314      	adds	r3, #20
 800bc02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bc06:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bc0a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bc0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bc12:	e841 2300 	strex	r3, r2, [r1]
 800bc16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bc18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d1e1      	bne.n	800bbe2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	3314      	adds	r3, #20
 800bc24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bc28:	e853 3f00 	ldrex	r3, [r3]
 800bc2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bc2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	3314      	adds	r3, #20
 800bc3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bc42:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bc44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bc48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bc4a:	e841 2300 	strex	r3, r2, [r1]
 800bc4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bc50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d1e3      	bne.n	800bc1e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2220      	movs	r2, #32
 800bc5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2200      	movs	r2, #0
 800bc62:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	330c      	adds	r3, #12
 800bc6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc6e:	e853 3f00 	ldrex	r3, [r3]
 800bc72:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bc74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bc76:	f023 0310 	bic.w	r3, r3, #16
 800bc7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	330c      	adds	r3, #12
 800bc84:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bc88:	65ba      	str	r2, [r7, #88]	; 0x58
 800bc8a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bc90:	e841 2300 	strex	r3, r2, [r1]
 800bc94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bc96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d1e3      	bne.n	800bc64 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bca0:	4618      	mov	r0, r3
 800bca2:	f7fc faab 	bl	80081fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2202      	movs	r2, #2
 800bcaa:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	1ad3      	subs	r3, r2, r3
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	4619      	mov	r1, r3
 800bcbc:	6878      	ldr	r0, [r7, #4]
 800bcbe:	f000 f8c1 	bl	800be44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bcc2:	e09b      	b.n	800bdfc <HAL_UART_IRQHandler+0x518>
 800bcc4:	0800c35b 	.word	0x0800c35b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	1ad3      	subs	r3, r2, r3
 800bcd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bcdc:	b29b      	uxth	r3, r3
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	f000 808e 	beq.w	800be00 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800bce4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	f000 8089 	beq.w	800be00 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	330c      	adds	r3, #12
 800bcf4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcf8:	e853 3f00 	ldrex	r3, [r3]
 800bcfc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bcfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bd04:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	330c      	adds	r3, #12
 800bd0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800bd12:	647a      	str	r2, [r7, #68]	; 0x44
 800bd14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd16:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bd18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd1a:	e841 2300 	strex	r3, r2, [r1]
 800bd1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bd20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d1e3      	bne.n	800bcee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	3314      	adds	r3, #20
 800bd2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd30:	e853 3f00 	ldrex	r3, [r3]
 800bd34:	623b      	str	r3, [r7, #32]
   return(result);
 800bd36:	6a3b      	ldr	r3, [r7, #32]
 800bd38:	f023 0301 	bic.w	r3, r3, #1
 800bd3c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	3314      	adds	r3, #20
 800bd46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bd4a:	633a      	str	r2, [r7, #48]	; 0x30
 800bd4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bd50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd52:	e841 2300 	strex	r3, r2, [r1]
 800bd56:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bd58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d1e3      	bne.n	800bd26 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2220      	movs	r2, #32
 800bd62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	330c      	adds	r3, #12
 800bd72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	e853 3f00 	ldrex	r3, [r3]
 800bd7a:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f023 0310 	bic.w	r3, r3, #16
 800bd82:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	330c      	adds	r3, #12
 800bd8c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800bd90:	61fa      	str	r2, [r7, #28]
 800bd92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd94:	69b9      	ldr	r1, [r7, #24]
 800bd96:	69fa      	ldr	r2, [r7, #28]
 800bd98:	e841 2300 	strex	r3, r2, [r1]
 800bd9c:	617b      	str	r3, [r7, #20]
   return(result);
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d1e3      	bne.n	800bd6c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2202      	movs	r2, #2
 800bda8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bdaa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bdae:	4619      	mov	r1, r3
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f000 f847 	bl	800be44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bdb6:	e023      	b.n	800be00 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bdb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d009      	beq.n	800bdd8 <HAL_UART_IRQHandler+0x4f4>
 800bdc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d003      	beq.n	800bdd8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f000 fad6 	bl	800c382 <UART_Transmit_IT>
    return;
 800bdd6:	e014      	b.n	800be02 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bdd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d00e      	beq.n	800be02 <HAL_UART_IRQHandler+0x51e>
 800bde4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bde8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d008      	beq.n	800be02 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f000 fb16 	bl	800c422 <UART_EndTransmit_IT>
    return;
 800bdf6:	e004      	b.n	800be02 <HAL_UART_IRQHandler+0x51e>
    return;
 800bdf8:	bf00      	nop
 800bdfa:	e002      	b.n	800be02 <HAL_UART_IRQHandler+0x51e>
      return;
 800bdfc:	bf00      	nop
 800bdfe:	e000      	b.n	800be02 <HAL_UART_IRQHandler+0x51e>
      return;
 800be00:	bf00      	nop
  }
}
 800be02:	37e8      	adds	r7, #232	; 0xe8
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800be08:	b480      	push	{r7}
 800be0a:	b083      	sub	sp, #12
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800be10:	bf00      	nop
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr

0800be1c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b083      	sub	sp, #12
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800be24:	bf00      	nop
 800be26:	370c      	adds	r7, #12
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr

0800be30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800be30:	b480      	push	{r7}
 800be32:	b083      	sub	sp, #12
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800be38:	bf00      	nop
 800be3a:	370c      	adds	r7, #12
 800be3c:	46bd      	mov	sp, r7
 800be3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be42:	4770      	bx	lr

0800be44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800be44:	b480      	push	{r7}
 800be46:	b083      	sub	sp, #12
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	460b      	mov	r3, r1
 800be4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800be50:	bf00      	nop
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b090      	sub	sp, #64	; 0x40
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be68:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be74:	2b00      	cmp	r3, #0
 800be76:	d137      	bne.n	800bee8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800be78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be7a:	2200      	movs	r2, #0
 800be7c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800be7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	3314      	adds	r3, #20
 800be84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be88:	e853 3f00 	ldrex	r3, [r3]
 800be8c:	623b      	str	r3, [r7, #32]
   return(result);
 800be8e:	6a3b      	ldr	r3, [r7, #32]
 800be90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be94:	63bb      	str	r3, [r7, #56]	; 0x38
 800be96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	3314      	adds	r3, #20
 800be9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be9e:	633a      	str	r2, [r7, #48]	; 0x30
 800bea0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bea6:	e841 2300 	strex	r3, r2, [r1]
 800beaa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800beac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d1e5      	bne.n	800be7e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800beb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	330c      	adds	r3, #12
 800beb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	e853 3f00 	ldrex	r3, [r3]
 800bec0:	60fb      	str	r3, [r7, #12]
   return(result);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bec8:	637b      	str	r3, [r7, #52]	; 0x34
 800beca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	330c      	adds	r3, #12
 800bed0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bed2:	61fa      	str	r2, [r7, #28]
 800bed4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bed6:	69b9      	ldr	r1, [r7, #24]
 800bed8:	69fa      	ldr	r2, [r7, #28]
 800beda:	e841 2300 	strex	r3, r2, [r1]
 800bede:	617b      	str	r3, [r7, #20]
   return(result);
 800bee0:	697b      	ldr	r3, [r7, #20]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d1e5      	bne.n	800beb2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bee6:	e002      	b.n	800beee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800bee8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800beea:	f7fa fad5 	bl	8006498 <HAL_UART_TxCpltCallback>
}
 800beee:	bf00      	nop
 800bef0:	3740      	adds	r7, #64	; 0x40
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b084      	sub	sp, #16
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf02:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800bf04:	68f8      	ldr	r0, [r7, #12]
 800bf06:	f7ff ff7f 	bl	800be08 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bf0a:	bf00      	nop
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bf12:	b580      	push	{r7, lr}
 800bf14:	b09c      	sub	sp, #112	; 0x70
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf1e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d172      	bne.n	800c014 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800bf2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf30:	2200      	movs	r2, #0
 800bf32:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	330c      	adds	r3, #12
 800bf3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf3e:	e853 3f00 	ldrex	r3, [r3]
 800bf42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bf44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bf46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bf4a:	66bb      	str	r3, [r7, #104]	; 0x68
 800bf4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	330c      	adds	r3, #12
 800bf52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bf54:	65ba      	str	r2, [r7, #88]	; 0x58
 800bf56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bf5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bf5c:	e841 2300 	strex	r3, r2, [r1]
 800bf60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bf62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d1e5      	bne.n	800bf34 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	3314      	adds	r3, #20
 800bf6e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf72:	e853 3f00 	ldrex	r3, [r3]
 800bf76:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bf78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf7a:	f023 0301 	bic.w	r3, r3, #1
 800bf7e:	667b      	str	r3, [r7, #100]	; 0x64
 800bf80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	3314      	adds	r3, #20
 800bf86:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800bf88:	647a      	str	r2, [r7, #68]	; 0x44
 800bf8a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf8c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bf8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bf90:	e841 2300 	strex	r3, r2, [r1]
 800bf94:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bf96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d1e5      	bne.n	800bf68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	3314      	adds	r3, #20
 800bfa2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfa6:	e853 3f00 	ldrex	r3, [r3]
 800bfaa:	623b      	str	r3, [r7, #32]
   return(result);
 800bfac:	6a3b      	ldr	r3, [r7, #32]
 800bfae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bfb2:	663b      	str	r3, [r7, #96]	; 0x60
 800bfb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	3314      	adds	r3, #20
 800bfba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bfbc:	633a      	str	r2, [r7, #48]	; 0x30
 800bfbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bfc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfc4:	e841 2300 	strex	r3, r2, [r1]
 800bfc8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bfca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d1e5      	bne.n	800bf9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bfd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfd2:	2220      	movs	r2, #32
 800bfd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d119      	bne.n	800c014 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	330c      	adds	r3, #12
 800bfe6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	e853 3f00 	ldrex	r3, [r3]
 800bfee:	60fb      	str	r3, [r7, #12]
   return(result);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f023 0310 	bic.w	r3, r3, #16
 800bff6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	330c      	adds	r3, #12
 800bffe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c000:	61fa      	str	r2, [r7, #28]
 800c002:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c004:	69b9      	ldr	r1, [r7, #24]
 800c006:	69fa      	ldr	r2, [r7, #28]
 800c008:	e841 2300 	strex	r3, r2, [r1]
 800c00c:	617b      	str	r3, [r7, #20]
   return(result);
 800c00e:	697b      	ldr	r3, [r7, #20]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d1e5      	bne.n	800bfe0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c016:	2200      	movs	r2, #0
 800c018:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c01a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c01e:	2b01      	cmp	r3, #1
 800c020:	d106      	bne.n	800c030 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c024:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c026:	4619      	mov	r1, r3
 800c028:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c02a:	f7ff ff0b 	bl	800be44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c02e:	e002      	b.n	800c036 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c030:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c032:	f7fa fa43 	bl	80064bc <HAL_UART_RxCpltCallback>
}
 800c036:	bf00      	nop
 800c038:	3770      	adds	r7, #112	; 0x70
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b084      	sub	sp, #16
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c04a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2201      	movs	r2, #1
 800c050:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c056:	2b01      	cmp	r3, #1
 800c058:	d108      	bne.n	800c06c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c05e:	085b      	lsrs	r3, r3, #1
 800c060:	b29b      	uxth	r3, r3
 800c062:	4619      	mov	r1, r3
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f7ff feed 	bl	800be44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c06a:	e002      	b.n	800c072 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800c06c:	68f8      	ldr	r0, [r7, #12]
 800c06e:	f7ff fed5 	bl	800be1c <HAL_UART_RxHalfCpltCallback>
}
 800c072:	bf00      	nop
 800c074:	3710      	adds	r7, #16
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b084      	sub	sp, #16
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c082:	2300      	movs	r3, #0
 800c084:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c08a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	695b      	ldr	r3, [r3, #20]
 800c092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c096:	2b80      	cmp	r3, #128	; 0x80
 800c098:	bf0c      	ite	eq
 800c09a:	2301      	moveq	r3, #1
 800c09c:	2300      	movne	r3, #0
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	2b21      	cmp	r3, #33	; 0x21
 800c0ac:	d108      	bne.n	800c0c0 <UART_DMAError+0x46>
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d005      	beq.n	800c0c0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800c0ba:	68b8      	ldr	r0, [r7, #8]
 800c0bc:	f000 f8c2 	bl	800c244 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	695b      	ldr	r3, [r3, #20]
 800c0c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0ca:	2b40      	cmp	r3, #64	; 0x40
 800c0cc:	bf0c      	ite	eq
 800c0ce:	2301      	moveq	r3, #1
 800c0d0:	2300      	movne	r3, #0
 800c0d2:	b2db      	uxtb	r3, r3
 800c0d4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c0dc:	b2db      	uxtb	r3, r3
 800c0de:	2b22      	cmp	r3, #34	; 0x22
 800c0e0:	d108      	bne.n	800c0f4 <UART_DMAError+0x7a>
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d005      	beq.n	800c0f4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800c0ee:	68b8      	ldr	r0, [r7, #8]
 800c0f0:	f000 f8d0 	bl	800c294 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0f8:	f043 0210 	orr.w	r2, r3, #16
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c100:	68b8      	ldr	r0, [r7, #8]
 800c102:	f7ff fe95 	bl	800be30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c106:	bf00      	nop
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
	...

0800c110 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b098      	sub	sp, #96	; 0x60
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	4613      	mov	r3, r2
 800c11c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c11e:	68ba      	ldr	r2, [r7, #8]
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	88fa      	ldrh	r2, [r7, #6]
 800c128:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	2200      	movs	r2, #0
 800c12e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2222      	movs	r2, #34	; 0x22
 800c134:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c13c:	4a3e      	ldr	r2, [pc, #248]	; (800c238 <UART_Start_Receive_DMA+0x128>)
 800c13e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c144:	4a3d      	ldr	r2, [pc, #244]	; (800c23c <UART_Start_Receive_DMA+0x12c>)
 800c146:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c14c:	4a3c      	ldr	r2, [pc, #240]	; (800c240 <UART_Start_Receive_DMA+0x130>)
 800c14e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c154:	2200      	movs	r2, #0
 800c156:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c158:	f107 0308 	add.w	r3, r7, #8
 800c15c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	3304      	adds	r3, #4
 800c168:	4619      	mov	r1, r3
 800c16a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	88fb      	ldrh	r3, [r7, #6]
 800c170:	f7fb ffec 	bl	800814c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c174:	2300      	movs	r3, #0
 800c176:	613b      	str	r3, [r7, #16]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	613b      	str	r3, [r7, #16]
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	613b      	str	r3, [r7, #16]
 800c188:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	691b      	ldr	r3, [r3, #16]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d019      	beq.n	800c1c6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	330c      	adds	r3, #12
 800c198:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c19c:	e853 3f00 	ldrex	r3, [r3]
 800c1a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c1a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c1a8:	65bb      	str	r3, [r7, #88]	; 0x58
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	330c      	adds	r3, #12
 800c1b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c1b2:	64fa      	str	r2, [r7, #76]	; 0x4c
 800c1b4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c1b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c1ba:	e841 2300 	strex	r3, r2, [r1]
 800c1be:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800c1c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d1e5      	bne.n	800c192 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	3314      	adds	r3, #20
 800c1cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d0:	e853 3f00 	ldrex	r3, [r3]
 800c1d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c1d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1d8:	f043 0301 	orr.w	r3, r3, #1
 800c1dc:	657b      	str	r3, [r7, #84]	; 0x54
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	3314      	adds	r3, #20
 800c1e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c1e6:	63ba      	str	r2, [r7, #56]	; 0x38
 800c1e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c1ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c1ee:	e841 2300 	strex	r3, r2, [r1]
 800c1f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c1f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d1e5      	bne.n	800c1c6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	3314      	adds	r3, #20
 800c200:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	e853 3f00 	ldrex	r3, [r3]
 800c208:	617b      	str	r3, [r7, #20]
   return(result);
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c210:	653b      	str	r3, [r7, #80]	; 0x50
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	3314      	adds	r3, #20
 800c218:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c21a:	627a      	str	r2, [r7, #36]	; 0x24
 800c21c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c21e:	6a39      	ldr	r1, [r7, #32]
 800c220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c222:	e841 2300 	strex	r3, r2, [r1]
 800c226:	61fb      	str	r3, [r7, #28]
   return(result);
 800c228:	69fb      	ldr	r3, [r7, #28]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d1e5      	bne.n	800c1fa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800c22e:	2300      	movs	r3, #0
}
 800c230:	4618      	mov	r0, r3
 800c232:	3760      	adds	r7, #96	; 0x60
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}
 800c238:	0800bf13 	.word	0x0800bf13
 800c23c:	0800c03f 	.word	0x0800c03f
 800c240:	0800c07b 	.word	0x0800c07b

0800c244 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c244:	b480      	push	{r7}
 800c246:	b089      	sub	sp, #36	; 0x24
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	330c      	adds	r3, #12
 800c252:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	e853 3f00 	ldrex	r3, [r3]
 800c25a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c262:	61fb      	str	r3, [r7, #28]
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	330c      	adds	r3, #12
 800c26a:	69fa      	ldr	r2, [r7, #28]
 800c26c:	61ba      	str	r2, [r7, #24]
 800c26e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c270:	6979      	ldr	r1, [r7, #20]
 800c272:	69ba      	ldr	r2, [r7, #24]
 800c274:	e841 2300 	strex	r3, r2, [r1]
 800c278:	613b      	str	r3, [r7, #16]
   return(result);
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d1e5      	bne.n	800c24c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2220      	movs	r2, #32
 800c284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800c288:	bf00      	nop
 800c28a:	3724      	adds	r7, #36	; 0x24
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr

0800c294 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c294:	b480      	push	{r7}
 800c296:	b095      	sub	sp, #84	; 0x54
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	330c      	adds	r3, #12
 800c2a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2a6:	e853 3f00 	ldrex	r3, [r3]
 800c2aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c2b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	330c      	adds	r3, #12
 800c2ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c2bc:	643a      	str	r2, [r7, #64]	; 0x40
 800c2be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c2c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c2c4:	e841 2300 	strex	r3, r2, [r1]
 800c2c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d1e5      	bne.n	800c29c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	3314      	adds	r3, #20
 800c2d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d8:	6a3b      	ldr	r3, [r7, #32]
 800c2da:	e853 3f00 	ldrex	r3, [r3]
 800c2de:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	f023 0301 	bic.w	r3, r3, #1
 800c2e6:	64bb      	str	r3, [r7, #72]	; 0x48
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	3314      	adds	r3, #20
 800c2ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c2f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c2f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c2f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2f8:	e841 2300 	strex	r3, r2, [r1]
 800c2fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c300:	2b00      	cmp	r3, #0
 800c302:	d1e5      	bne.n	800c2d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d119      	bne.n	800c340 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	330c      	adds	r3, #12
 800c312:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	e853 3f00 	ldrex	r3, [r3]
 800c31a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	f023 0310 	bic.w	r3, r3, #16
 800c322:	647b      	str	r3, [r7, #68]	; 0x44
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	330c      	adds	r3, #12
 800c32a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c32c:	61ba      	str	r2, [r7, #24]
 800c32e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c330:	6979      	ldr	r1, [r7, #20]
 800c332:	69ba      	ldr	r2, [r7, #24]
 800c334:	e841 2300 	strex	r3, r2, [r1]
 800c338:	613b      	str	r3, [r7, #16]
   return(result);
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d1e5      	bne.n	800c30c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2220      	movs	r2, #32
 800c344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2200      	movs	r2, #0
 800c34c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c34e:	bf00      	nop
 800c350:	3754      	adds	r7, #84	; 0x54
 800c352:	46bd      	mov	sp, r7
 800c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c358:	4770      	bx	lr

0800c35a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c35a:	b580      	push	{r7, lr}
 800c35c:	b084      	sub	sp, #16
 800c35e:	af00      	add	r7, sp, #0
 800c360:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c366:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2200      	movs	r2, #0
 800c36c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2200      	movs	r2, #0
 800c372:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c374:	68f8      	ldr	r0, [r7, #12]
 800c376:	f7ff fd5b 	bl	800be30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c37a:	bf00      	nop
 800c37c:	3710      	adds	r7, #16
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}

0800c382 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c382:	b480      	push	{r7}
 800c384:	b085      	sub	sp, #20
 800c386:	af00      	add	r7, sp, #0
 800c388:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c390:	b2db      	uxtb	r3, r3
 800c392:	2b21      	cmp	r3, #33	; 0x21
 800c394:	d13e      	bne.n	800c414 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	689b      	ldr	r3, [r3, #8]
 800c39a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c39e:	d114      	bne.n	800c3ca <UART_Transmit_IT+0x48>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	691b      	ldr	r3, [r3, #16]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d110      	bne.n	800c3ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6a1b      	ldr	r3, [r3, #32]
 800c3ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	881b      	ldrh	r3, [r3, #0]
 800c3b2:	461a      	mov	r2, r3
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c3bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6a1b      	ldr	r3, [r3, #32]
 800c3c2:	1c9a      	adds	r2, r3, #2
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	621a      	str	r2, [r3, #32]
 800c3c8:	e008      	b.n	800c3dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6a1b      	ldr	r3, [r3, #32]
 800c3ce:	1c59      	adds	r1, r3, #1
 800c3d0:	687a      	ldr	r2, [r7, #4]
 800c3d2:	6211      	str	r1, [r2, #32]
 800c3d4:	781a      	ldrb	r2, [r3, #0]
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c3e0:	b29b      	uxth	r3, r3
 800c3e2:	3b01      	subs	r3, #1
 800c3e4:	b29b      	uxth	r3, r3
 800c3e6:	687a      	ldr	r2, [r7, #4]
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d10f      	bne.n	800c410 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	68da      	ldr	r2, [r3, #12]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c3fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	68da      	ldr	r2, [r3, #12]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c40e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c410:	2300      	movs	r3, #0
 800c412:	e000      	b.n	800c416 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c414:	2302      	movs	r3, #2
  }
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr

0800c422 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c422:	b580      	push	{r7, lr}
 800c424:	b082      	sub	sp, #8
 800c426:	af00      	add	r7, sp, #0
 800c428:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	68da      	ldr	r2, [r3, #12]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c438:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2220      	movs	r2, #32
 800c43e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f7fa f828 	bl	8006498 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c448:	2300      	movs	r3, #0
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3708      	adds	r7, #8
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}

0800c452 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c452:	b580      	push	{r7, lr}
 800c454:	b08c      	sub	sp, #48	; 0x30
 800c456:	af00      	add	r7, sp, #0
 800c458:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c460:	b2db      	uxtb	r3, r3
 800c462:	2b22      	cmp	r3, #34	; 0x22
 800c464:	f040 80ae 	bne.w	800c5c4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c470:	d117      	bne.n	800c4a2 <UART_Receive_IT+0x50>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	691b      	ldr	r3, [r3, #16]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d113      	bne.n	800c4a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c47a:	2300      	movs	r3, #0
 800c47c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c482:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	b29b      	uxth	r3, r3
 800c48c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c490:	b29a      	uxth	r2, r3
 800c492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c494:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c49a:	1c9a      	adds	r2, r3, #2
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	629a      	str	r2, [r3, #40]	; 0x28
 800c4a0:	e026      	b.n	800c4f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4b4:	d007      	beq.n	800c4c6 <UART_Receive_IT+0x74>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	689b      	ldr	r3, [r3, #8]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d10a      	bne.n	800c4d4 <UART_Receive_IT+0x82>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	691b      	ldr	r3, [r3, #16]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d106      	bne.n	800c4d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	685b      	ldr	r3, [r3, #4]
 800c4cc:	b2da      	uxtb	r2, r3
 800c4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d0:	701a      	strb	r2, [r3, #0]
 800c4d2:	e008      	b.n	800c4e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	685b      	ldr	r3, [r3, #4]
 800c4da:	b2db      	uxtb	r3, r3
 800c4dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4e0:	b2da      	uxtb	r2, r3
 800c4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4ea:	1c5a      	adds	r2, r3, #1
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c4f4:	b29b      	uxth	r3, r3
 800c4f6:	3b01      	subs	r3, #1
 800c4f8:	b29b      	uxth	r3, r3
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c500:	2b00      	cmp	r3, #0
 800c502:	d15d      	bne.n	800c5c0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	68da      	ldr	r2, [r3, #12]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f022 0220 	bic.w	r2, r2, #32
 800c512:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	68da      	ldr	r2, [r3, #12]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c522:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	695a      	ldr	r2, [r3, #20]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f022 0201 	bic.w	r2, r2, #1
 800c532:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2220      	movs	r2, #32
 800c538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2200      	movs	r2, #0
 800c540:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c546:	2b01      	cmp	r3, #1
 800c548:	d135      	bne.n	800c5b6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	330c      	adds	r3, #12
 800c556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	e853 3f00 	ldrex	r3, [r3]
 800c55e:	613b      	str	r3, [r7, #16]
   return(result);
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	f023 0310 	bic.w	r3, r3, #16
 800c566:	627b      	str	r3, [r7, #36]	; 0x24
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	330c      	adds	r3, #12
 800c56e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c570:	623a      	str	r2, [r7, #32]
 800c572:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c574:	69f9      	ldr	r1, [r7, #28]
 800c576:	6a3a      	ldr	r2, [r7, #32]
 800c578:	e841 2300 	strex	r3, r2, [r1]
 800c57c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c57e:	69bb      	ldr	r3, [r7, #24]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d1e5      	bne.n	800c550 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f003 0310 	and.w	r3, r3, #16
 800c58e:	2b10      	cmp	r3, #16
 800c590:	d10a      	bne.n	800c5a8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c592:	2300      	movs	r3, #0
 800c594:	60fb      	str	r3, [r7, #12]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	60fb      	str	r3, [r7, #12]
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	685b      	ldr	r3, [r3, #4]
 800c5a4:	60fb      	str	r3, [r7, #12]
 800c5a6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f7ff fc48 	bl	800be44 <HAL_UARTEx_RxEventCallback>
 800c5b4:	e002      	b.n	800c5bc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f7f9 ff80 	bl	80064bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	e002      	b.n	800c5c6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	e000      	b.n	800c5c6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c5c4:	2302      	movs	r3, #2
  }
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3730      	adds	r7, #48	; 0x30
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
	...

0800c5d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c5d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c5d4:	b0c0      	sub	sp, #256	; 0x100
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c5dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	691b      	ldr	r3, [r3, #16]
 800c5e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c5e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5ec:	68d9      	ldr	r1, [r3, #12]
 800c5ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	ea40 0301 	orr.w	r3, r0, r1
 800c5f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c5fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5fe:	689a      	ldr	r2, [r3, #8]
 800c600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c604:	691b      	ldr	r3, [r3, #16]
 800c606:	431a      	orrs	r2, r3
 800c608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c60c:	695b      	ldr	r3, [r3, #20]
 800c60e:	431a      	orrs	r2, r3
 800c610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c614:	69db      	ldr	r3, [r3, #28]
 800c616:	4313      	orrs	r3, r2
 800c618:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c61c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	68db      	ldr	r3, [r3, #12]
 800c624:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c628:	f021 010c 	bic.w	r1, r1, #12
 800c62c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c630:	681a      	ldr	r2, [r3, #0]
 800c632:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c636:	430b      	orrs	r3, r1
 800c638:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c63a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	695b      	ldr	r3, [r3, #20]
 800c642:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c64a:	6999      	ldr	r1, [r3, #24]
 800c64c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	ea40 0301 	orr.w	r3, r0, r1
 800c656:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c65c:	681a      	ldr	r2, [r3, #0]
 800c65e:	4b8f      	ldr	r3, [pc, #572]	; (800c89c <UART_SetConfig+0x2cc>)
 800c660:	429a      	cmp	r2, r3
 800c662:	d005      	beq.n	800c670 <UART_SetConfig+0xa0>
 800c664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	4b8d      	ldr	r3, [pc, #564]	; (800c8a0 <UART_SetConfig+0x2d0>)
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d104      	bne.n	800c67a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c670:	f7fd ff8a 	bl	800a588 <HAL_RCC_GetPCLK2Freq>
 800c674:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c678:	e003      	b.n	800c682 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c67a:	f7fd ff71 	bl	800a560 <HAL_RCC_GetPCLK1Freq>
 800c67e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c686:	69db      	ldr	r3, [r3, #28]
 800c688:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c68c:	f040 810c 	bne.w	800c8a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c694:	2200      	movs	r2, #0
 800c696:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c69a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c69e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800c6a2:	4622      	mov	r2, r4
 800c6a4:	462b      	mov	r3, r5
 800c6a6:	1891      	adds	r1, r2, r2
 800c6a8:	65b9      	str	r1, [r7, #88]	; 0x58
 800c6aa:	415b      	adcs	r3, r3
 800c6ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c6ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c6b2:	4621      	mov	r1, r4
 800c6b4:	eb12 0801 	adds.w	r8, r2, r1
 800c6b8:	4629      	mov	r1, r5
 800c6ba:	eb43 0901 	adc.w	r9, r3, r1
 800c6be:	f04f 0200 	mov.w	r2, #0
 800c6c2:	f04f 0300 	mov.w	r3, #0
 800c6c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c6ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c6ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c6d2:	4690      	mov	r8, r2
 800c6d4:	4699      	mov	r9, r3
 800c6d6:	4623      	mov	r3, r4
 800c6d8:	eb18 0303 	adds.w	r3, r8, r3
 800c6dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c6e0:	462b      	mov	r3, r5
 800c6e2:	eb49 0303 	adc.w	r3, r9, r3
 800c6e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c6ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6ee:	685b      	ldr	r3, [r3, #4]
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c6f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800c6fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800c6fe:	460b      	mov	r3, r1
 800c700:	18db      	adds	r3, r3, r3
 800c702:	653b      	str	r3, [r7, #80]	; 0x50
 800c704:	4613      	mov	r3, r2
 800c706:	eb42 0303 	adc.w	r3, r2, r3
 800c70a:	657b      	str	r3, [r7, #84]	; 0x54
 800c70c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c710:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800c714:	f7f4 faa8 	bl	8000c68 <__aeabi_uldivmod>
 800c718:	4602      	mov	r2, r0
 800c71a:	460b      	mov	r3, r1
 800c71c:	4b61      	ldr	r3, [pc, #388]	; (800c8a4 <UART_SetConfig+0x2d4>)
 800c71e:	fba3 2302 	umull	r2, r3, r3, r2
 800c722:	095b      	lsrs	r3, r3, #5
 800c724:	011c      	lsls	r4, r3, #4
 800c726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c72a:	2200      	movs	r2, #0
 800c72c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c730:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800c734:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800c738:	4642      	mov	r2, r8
 800c73a:	464b      	mov	r3, r9
 800c73c:	1891      	adds	r1, r2, r2
 800c73e:	64b9      	str	r1, [r7, #72]	; 0x48
 800c740:	415b      	adcs	r3, r3
 800c742:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c744:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c748:	4641      	mov	r1, r8
 800c74a:	eb12 0a01 	adds.w	sl, r2, r1
 800c74e:	4649      	mov	r1, r9
 800c750:	eb43 0b01 	adc.w	fp, r3, r1
 800c754:	f04f 0200 	mov.w	r2, #0
 800c758:	f04f 0300 	mov.w	r3, #0
 800c75c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c760:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c764:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c768:	4692      	mov	sl, r2
 800c76a:	469b      	mov	fp, r3
 800c76c:	4643      	mov	r3, r8
 800c76e:	eb1a 0303 	adds.w	r3, sl, r3
 800c772:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c776:	464b      	mov	r3, r9
 800c778:	eb4b 0303 	adc.w	r3, fp, r3
 800c77c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c78c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800c790:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800c794:	460b      	mov	r3, r1
 800c796:	18db      	adds	r3, r3, r3
 800c798:	643b      	str	r3, [r7, #64]	; 0x40
 800c79a:	4613      	mov	r3, r2
 800c79c:	eb42 0303 	adc.w	r3, r2, r3
 800c7a0:	647b      	str	r3, [r7, #68]	; 0x44
 800c7a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c7a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800c7aa:	f7f4 fa5d 	bl	8000c68 <__aeabi_uldivmod>
 800c7ae:	4602      	mov	r2, r0
 800c7b0:	460b      	mov	r3, r1
 800c7b2:	4611      	mov	r1, r2
 800c7b4:	4b3b      	ldr	r3, [pc, #236]	; (800c8a4 <UART_SetConfig+0x2d4>)
 800c7b6:	fba3 2301 	umull	r2, r3, r3, r1
 800c7ba:	095b      	lsrs	r3, r3, #5
 800c7bc:	2264      	movs	r2, #100	; 0x64
 800c7be:	fb02 f303 	mul.w	r3, r2, r3
 800c7c2:	1acb      	subs	r3, r1, r3
 800c7c4:	00db      	lsls	r3, r3, #3
 800c7c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800c7ca:	4b36      	ldr	r3, [pc, #216]	; (800c8a4 <UART_SetConfig+0x2d4>)
 800c7cc:	fba3 2302 	umull	r2, r3, r3, r2
 800c7d0:	095b      	lsrs	r3, r3, #5
 800c7d2:	005b      	lsls	r3, r3, #1
 800c7d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c7d8:	441c      	add	r4, r3
 800c7da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c7de:	2200      	movs	r2, #0
 800c7e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c7e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c7e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800c7ec:	4642      	mov	r2, r8
 800c7ee:	464b      	mov	r3, r9
 800c7f0:	1891      	adds	r1, r2, r2
 800c7f2:	63b9      	str	r1, [r7, #56]	; 0x38
 800c7f4:	415b      	adcs	r3, r3
 800c7f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c7f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c7fc:	4641      	mov	r1, r8
 800c7fe:	1851      	adds	r1, r2, r1
 800c800:	6339      	str	r1, [r7, #48]	; 0x30
 800c802:	4649      	mov	r1, r9
 800c804:	414b      	adcs	r3, r1
 800c806:	637b      	str	r3, [r7, #52]	; 0x34
 800c808:	f04f 0200 	mov.w	r2, #0
 800c80c:	f04f 0300 	mov.w	r3, #0
 800c810:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800c814:	4659      	mov	r1, fp
 800c816:	00cb      	lsls	r3, r1, #3
 800c818:	4651      	mov	r1, sl
 800c81a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c81e:	4651      	mov	r1, sl
 800c820:	00ca      	lsls	r2, r1, #3
 800c822:	4610      	mov	r0, r2
 800c824:	4619      	mov	r1, r3
 800c826:	4603      	mov	r3, r0
 800c828:	4642      	mov	r2, r8
 800c82a:	189b      	adds	r3, r3, r2
 800c82c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c830:	464b      	mov	r3, r9
 800c832:	460a      	mov	r2, r1
 800c834:	eb42 0303 	adc.w	r3, r2, r3
 800c838:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c83c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c840:	685b      	ldr	r3, [r3, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c848:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800c84c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c850:	460b      	mov	r3, r1
 800c852:	18db      	adds	r3, r3, r3
 800c854:	62bb      	str	r3, [r7, #40]	; 0x28
 800c856:	4613      	mov	r3, r2
 800c858:	eb42 0303 	adc.w	r3, r2, r3
 800c85c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c85e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c862:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c866:	f7f4 f9ff 	bl	8000c68 <__aeabi_uldivmod>
 800c86a:	4602      	mov	r2, r0
 800c86c:	460b      	mov	r3, r1
 800c86e:	4b0d      	ldr	r3, [pc, #52]	; (800c8a4 <UART_SetConfig+0x2d4>)
 800c870:	fba3 1302 	umull	r1, r3, r3, r2
 800c874:	095b      	lsrs	r3, r3, #5
 800c876:	2164      	movs	r1, #100	; 0x64
 800c878:	fb01 f303 	mul.w	r3, r1, r3
 800c87c:	1ad3      	subs	r3, r2, r3
 800c87e:	00db      	lsls	r3, r3, #3
 800c880:	3332      	adds	r3, #50	; 0x32
 800c882:	4a08      	ldr	r2, [pc, #32]	; (800c8a4 <UART_SetConfig+0x2d4>)
 800c884:	fba2 2303 	umull	r2, r3, r2, r3
 800c888:	095b      	lsrs	r3, r3, #5
 800c88a:	f003 0207 	and.w	r2, r3, #7
 800c88e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4422      	add	r2, r4
 800c896:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c898:	e106      	b.n	800caa8 <UART_SetConfig+0x4d8>
 800c89a:	bf00      	nop
 800c89c:	40011000 	.word	0x40011000
 800c8a0:	40011400 	.word	0x40011400
 800c8a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c8a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c8b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800c8b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800c8ba:	4642      	mov	r2, r8
 800c8bc:	464b      	mov	r3, r9
 800c8be:	1891      	adds	r1, r2, r2
 800c8c0:	6239      	str	r1, [r7, #32]
 800c8c2:	415b      	adcs	r3, r3
 800c8c4:	627b      	str	r3, [r7, #36]	; 0x24
 800c8c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c8ca:	4641      	mov	r1, r8
 800c8cc:	1854      	adds	r4, r2, r1
 800c8ce:	4649      	mov	r1, r9
 800c8d0:	eb43 0501 	adc.w	r5, r3, r1
 800c8d4:	f04f 0200 	mov.w	r2, #0
 800c8d8:	f04f 0300 	mov.w	r3, #0
 800c8dc:	00eb      	lsls	r3, r5, #3
 800c8de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c8e2:	00e2      	lsls	r2, r4, #3
 800c8e4:	4614      	mov	r4, r2
 800c8e6:	461d      	mov	r5, r3
 800c8e8:	4643      	mov	r3, r8
 800c8ea:	18e3      	adds	r3, r4, r3
 800c8ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c8f0:	464b      	mov	r3, r9
 800c8f2:	eb45 0303 	adc.w	r3, r5, r3
 800c8f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c8fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	2200      	movs	r2, #0
 800c902:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c906:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c90a:	f04f 0200 	mov.w	r2, #0
 800c90e:	f04f 0300 	mov.w	r3, #0
 800c912:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800c916:	4629      	mov	r1, r5
 800c918:	008b      	lsls	r3, r1, #2
 800c91a:	4621      	mov	r1, r4
 800c91c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c920:	4621      	mov	r1, r4
 800c922:	008a      	lsls	r2, r1, #2
 800c924:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800c928:	f7f4 f99e 	bl	8000c68 <__aeabi_uldivmod>
 800c92c:	4602      	mov	r2, r0
 800c92e:	460b      	mov	r3, r1
 800c930:	4b60      	ldr	r3, [pc, #384]	; (800cab4 <UART_SetConfig+0x4e4>)
 800c932:	fba3 2302 	umull	r2, r3, r3, r2
 800c936:	095b      	lsrs	r3, r3, #5
 800c938:	011c      	lsls	r4, r3, #4
 800c93a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c93e:	2200      	movs	r2, #0
 800c940:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c944:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800c948:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800c94c:	4642      	mov	r2, r8
 800c94e:	464b      	mov	r3, r9
 800c950:	1891      	adds	r1, r2, r2
 800c952:	61b9      	str	r1, [r7, #24]
 800c954:	415b      	adcs	r3, r3
 800c956:	61fb      	str	r3, [r7, #28]
 800c958:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c95c:	4641      	mov	r1, r8
 800c95e:	1851      	adds	r1, r2, r1
 800c960:	6139      	str	r1, [r7, #16]
 800c962:	4649      	mov	r1, r9
 800c964:	414b      	adcs	r3, r1
 800c966:	617b      	str	r3, [r7, #20]
 800c968:	f04f 0200 	mov.w	r2, #0
 800c96c:	f04f 0300 	mov.w	r3, #0
 800c970:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c974:	4659      	mov	r1, fp
 800c976:	00cb      	lsls	r3, r1, #3
 800c978:	4651      	mov	r1, sl
 800c97a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c97e:	4651      	mov	r1, sl
 800c980:	00ca      	lsls	r2, r1, #3
 800c982:	4610      	mov	r0, r2
 800c984:	4619      	mov	r1, r3
 800c986:	4603      	mov	r3, r0
 800c988:	4642      	mov	r2, r8
 800c98a:	189b      	adds	r3, r3, r2
 800c98c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c990:	464b      	mov	r3, r9
 800c992:	460a      	mov	r2, r1
 800c994:	eb42 0303 	adc.w	r3, r2, r3
 800c998:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c99c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	67bb      	str	r3, [r7, #120]	; 0x78
 800c9a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c9a8:	f04f 0200 	mov.w	r2, #0
 800c9ac:	f04f 0300 	mov.w	r3, #0
 800c9b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800c9b4:	4649      	mov	r1, r9
 800c9b6:	008b      	lsls	r3, r1, #2
 800c9b8:	4641      	mov	r1, r8
 800c9ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c9be:	4641      	mov	r1, r8
 800c9c0:	008a      	lsls	r2, r1, #2
 800c9c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800c9c6:	f7f4 f94f 	bl	8000c68 <__aeabi_uldivmod>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	4611      	mov	r1, r2
 800c9d0:	4b38      	ldr	r3, [pc, #224]	; (800cab4 <UART_SetConfig+0x4e4>)
 800c9d2:	fba3 2301 	umull	r2, r3, r3, r1
 800c9d6:	095b      	lsrs	r3, r3, #5
 800c9d8:	2264      	movs	r2, #100	; 0x64
 800c9da:	fb02 f303 	mul.w	r3, r2, r3
 800c9de:	1acb      	subs	r3, r1, r3
 800c9e0:	011b      	lsls	r3, r3, #4
 800c9e2:	3332      	adds	r3, #50	; 0x32
 800c9e4:	4a33      	ldr	r2, [pc, #204]	; (800cab4 <UART_SetConfig+0x4e4>)
 800c9e6:	fba2 2303 	umull	r2, r3, r2, r3
 800c9ea:	095b      	lsrs	r3, r3, #5
 800c9ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c9f0:	441c      	add	r4, r3
 800c9f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	673b      	str	r3, [r7, #112]	; 0x70
 800c9fa:	677a      	str	r2, [r7, #116]	; 0x74
 800c9fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ca00:	4642      	mov	r2, r8
 800ca02:	464b      	mov	r3, r9
 800ca04:	1891      	adds	r1, r2, r2
 800ca06:	60b9      	str	r1, [r7, #8]
 800ca08:	415b      	adcs	r3, r3
 800ca0a:	60fb      	str	r3, [r7, #12]
 800ca0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ca10:	4641      	mov	r1, r8
 800ca12:	1851      	adds	r1, r2, r1
 800ca14:	6039      	str	r1, [r7, #0]
 800ca16:	4649      	mov	r1, r9
 800ca18:	414b      	adcs	r3, r1
 800ca1a:	607b      	str	r3, [r7, #4]
 800ca1c:	f04f 0200 	mov.w	r2, #0
 800ca20:	f04f 0300 	mov.w	r3, #0
 800ca24:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ca28:	4659      	mov	r1, fp
 800ca2a:	00cb      	lsls	r3, r1, #3
 800ca2c:	4651      	mov	r1, sl
 800ca2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ca32:	4651      	mov	r1, sl
 800ca34:	00ca      	lsls	r2, r1, #3
 800ca36:	4610      	mov	r0, r2
 800ca38:	4619      	mov	r1, r3
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	4642      	mov	r2, r8
 800ca3e:	189b      	adds	r3, r3, r2
 800ca40:	66bb      	str	r3, [r7, #104]	; 0x68
 800ca42:	464b      	mov	r3, r9
 800ca44:	460a      	mov	r2, r1
 800ca46:	eb42 0303 	adc.w	r3, r2, r3
 800ca4a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ca4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	663b      	str	r3, [r7, #96]	; 0x60
 800ca56:	667a      	str	r2, [r7, #100]	; 0x64
 800ca58:	f04f 0200 	mov.w	r2, #0
 800ca5c:	f04f 0300 	mov.w	r3, #0
 800ca60:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ca64:	4649      	mov	r1, r9
 800ca66:	008b      	lsls	r3, r1, #2
 800ca68:	4641      	mov	r1, r8
 800ca6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ca6e:	4641      	mov	r1, r8
 800ca70:	008a      	lsls	r2, r1, #2
 800ca72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ca76:	f7f4 f8f7 	bl	8000c68 <__aeabi_uldivmod>
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	460b      	mov	r3, r1
 800ca7e:	4b0d      	ldr	r3, [pc, #52]	; (800cab4 <UART_SetConfig+0x4e4>)
 800ca80:	fba3 1302 	umull	r1, r3, r3, r2
 800ca84:	095b      	lsrs	r3, r3, #5
 800ca86:	2164      	movs	r1, #100	; 0x64
 800ca88:	fb01 f303 	mul.w	r3, r1, r3
 800ca8c:	1ad3      	subs	r3, r2, r3
 800ca8e:	011b      	lsls	r3, r3, #4
 800ca90:	3332      	adds	r3, #50	; 0x32
 800ca92:	4a08      	ldr	r2, [pc, #32]	; (800cab4 <UART_SetConfig+0x4e4>)
 800ca94:	fba2 2303 	umull	r2, r3, r2, r3
 800ca98:	095b      	lsrs	r3, r3, #5
 800ca9a:	f003 020f 	and.w	r2, r3, #15
 800ca9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	4422      	add	r2, r4
 800caa6:	609a      	str	r2, [r3, #8]
}
 800caa8:	bf00      	nop
 800caaa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800caae:	46bd      	mov	sp, r7
 800cab0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cab4:	51eb851f 	.word	0x51eb851f

0800cab8 <__NVIC_SetPriority>:
{
 800cab8:	b480      	push	{r7}
 800caba:	b083      	sub	sp, #12
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	4603      	mov	r3, r0
 800cac0:	6039      	str	r1, [r7, #0]
 800cac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	db0a      	blt.n	800cae2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	b2da      	uxtb	r2, r3
 800cad0:	490c      	ldr	r1, [pc, #48]	; (800cb04 <__NVIC_SetPriority+0x4c>)
 800cad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cad6:	0112      	lsls	r2, r2, #4
 800cad8:	b2d2      	uxtb	r2, r2
 800cada:	440b      	add	r3, r1
 800cadc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800cae0:	e00a      	b.n	800caf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	b2da      	uxtb	r2, r3
 800cae6:	4908      	ldr	r1, [pc, #32]	; (800cb08 <__NVIC_SetPriority+0x50>)
 800cae8:	79fb      	ldrb	r3, [r7, #7]
 800caea:	f003 030f 	and.w	r3, r3, #15
 800caee:	3b04      	subs	r3, #4
 800caf0:	0112      	lsls	r2, r2, #4
 800caf2:	b2d2      	uxtb	r2, r2
 800caf4:	440b      	add	r3, r1
 800caf6:	761a      	strb	r2, [r3, #24]
}
 800caf8:	bf00      	nop
 800cafa:	370c      	adds	r7, #12
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr
 800cb04:	e000e100 	.word	0xe000e100
 800cb08:	e000ed00 	.word	0xe000ed00

0800cb0c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800cb10:	4b05      	ldr	r3, [pc, #20]	; (800cb28 <SysTick_Handler+0x1c>)
 800cb12:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800cb14:	f001 fd28 	bl	800e568 <xTaskGetSchedulerState>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d001      	beq.n	800cb22 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800cb1e:	f002 fb13 	bl	800f148 <xPortSysTickHandler>
  }
}
 800cb22:	bf00      	nop
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	e000e010 	.word	0xe000e010

0800cb2c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800cb30:	2100      	movs	r1, #0
 800cb32:	f06f 0004 	mvn.w	r0, #4
 800cb36:	f7ff ffbf 	bl	800cab8 <__NVIC_SetPriority>
#endif
}
 800cb3a:	bf00      	nop
 800cb3c:	bd80      	pop	{r7, pc}
	...

0800cb40 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800cb40:	b480      	push	{r7}
 800cb42:	b083      	sub	sp, #12
 800cb44:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb46:	f3ef 8305 	mrs	r3, IPSR
 800cb4a:	603b      	str	r3, [r7, #0]
  return(result);
 800cb4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d003      	beq.n	800cb5a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800cb52:	f06f 0305 	mvn.w	r3, #5
 800cb56:	607b      	str	r3, [r7, #4]
 800cb58:	e00c      	b.n	800cb74 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800cb5a:	4b0a      	ldr	r3, [pc, #40]	; (800cb84 <osKernelInitialize+0x44>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d105      	bne.n	800cb6e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cb62:	4b08      	ldr	r3, [pc, #32]	; (800cb84 <osKernelInitialize+0x44>)
 800cb64:	2201      	movs	r2, #1
 800cb66:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800cb68:	2300      	movs	r3, #0
 800cb6a:	607b      	str	r3, [r7, #4]
 800cb6c:	e002      	b.n	800cb74 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800cb6e:	f04f 33ff 	mov.w	r3, #4294967295
 800cb72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cb74:	687b      	ldr	r3, [r7, #4]
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	370c      	adds	r7, #12
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr
 800cb82:	bf00      	nop
 800cb84:	200018d8 	.word	0x200018d8

0800cb88 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b082      	sub	sp, #8
 800cb8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb8e:	f3ef 8305 	mrs	r3, IPSR
 800cb92:	603b      	str	r3, [r7, #0]
  return(result);
 800cb94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d003      	beq.n	800cba2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800cb9a:	f06f 0305 	mvn.w	r3, #5
 800cb9e:	607b      	str	r3, [r7, #4]
 800cba0:	e010      	b.n	800cbc4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800cba2:	4b0b      	ldr	r3, [pc, #44]	; (800cbd0 <osKernelStart+0x48>)
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	2b01      	cmp	r3, #1
 800cba8:	d109      	bne.n	800cbbe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800cbaa:	f7ff ffbf 	bl	800cb2c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800cbae:	4b08      	ldr	r3, [pc, #32]	; (800cbd0 <osKernelStart+0x48>)
 800cbb0:	2202      	movs	r2, #2
 800cbb2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800cbb4:	f001 f87c 	bl	800dcb0 <vTaskStartScheduler>
      stat = osOK;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	607b      	str	r3, [r7, #4]
 800cbbc:	e002      	b.n	800cbc4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cbbe:	f04f 33ff 	mov.w	r3, #4294967295
 800cbc2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cbc4:	687b      	ldr	r3, [r7, #4]
}
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	3708      	adds	r7, #8
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}
 800cbce:	bf00      	nop
 800cbd0:	200018d8 	.word	0x200018d8

0800cbd4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b08e      	sub	sp, #56	; 0x38
 800cbd8:	af04      	add	r7, sp, #16
 800cbda:	60f8      	str	r0, [r7, #12]
 800cbdc:	60b9      	str	r1, [r7, #8]
 800cbde:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cbe4:	f3ef 8305 	mrs	r3, IPSR
 800cbe8:	617b      	str	r3, [r7, #20]
  return(result);
 800cbea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d17e      	bne.n	800ccee <osThreadNew+0x11a>
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d07b      	beq.n	800ccee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cbf6:	2380      	movs	r3, #128	; 0x80
 800cbf8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cbfa:	2318      	movs	r3, #24
 800cbfc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800cc02:	f04f 33ff 	mov.w	r3, #4294967295
 800cc06:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d045      	beq.n	800cc9a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d002      	beq.n	800cc1c <osThreadNew+0x48>
        name = attr->name;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	699b      	ldr	r3, [r3, #24]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d002      	beq.n	800cc2a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	699b      	ldr	r3, [r3, #24]
 800cc28:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cc2a:	69fb      	ldr	r3, [r7, #28]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d008      	beq.n	800cc42 <osThreadNew+0x6e>
 800cc30:	69fb      	ldr	r3, [r7, #28]
 800cc32:	2b38      	cmp	r3, #56	; 0x38
 800cc34:	d805      	bhi.n	800cc42 <osThreadNew+0x6e>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	685b      	ldr	r3, [r3, #4]
 800cc3a:	f003 0301 	and.w	r3, r3, #1
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d001      	beq.n	800cc46 <osThreadNew+0x72>
        return (NULL);
 800cc42:	2300      	movs	r3, #0
 800cc44:	e054      	b.n	800ccf0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	695b      	ldr	r3, [r3, #20]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d003      	beq.n	800cc56 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	695b      	ldr	r3, [r3, #20]
 800cc52:	089b      	lsrs	r3, r3, #2
 800cc54:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	689b      	ldr	r3, [r3, #8]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d00e      	beq.n	800cc7c <osThreadNew+0xa8>
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	68db      	ldr	r3, [r3, #12]
 800cc62:	2ba7      	cmp	r3, #167	; 0xa7
 800cc64:	d90a      	bls.n	800cc7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d006      	beq.n	800cc7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	695b      	ldr	r3, [r3, #20]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d002      	beq.n	800cc7c <osThreadNew+0xa8>
        mem = 1;
 800cc76:	2301      	movs	r3, #1
 800cc78:	61bb      	str	r3, [r7, #24]
 800cc7a:	e010      	b.n	800cc9e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	689b      	ldr	r3, [r3, #8]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d10c      	bne.n	800cc9e <osThreadNew+0xca>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	68db      	ldr	r3, [r3, #12]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d108      	bne.n	800cc9e <osThreadNew+0xca>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	691b      	ldr	r3, [r3, #16]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d104      	bne.n	800cc9e <osThreadNew+0xca>
          mem = 0;
 800cc94:	2300      	movs	r3, #0
 800cc96:	61bb      	str	r3, [r7, #24]
 800cc98:	e001      	b.n	800cc9e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cc9e:	69bb      	ldr	r3, [r7, #24]
 800cca0:	2b01      	cmp	r3, #1
 800cca2:	d110      	bne.n	800ccc6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800cca8:	687a      	ldr	r2, [r7, #4]
 800ccaa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ccac:	9202      	str	r2, [sp, #8]
 800ccae:	9301      	str	r3, [sp, #4]
 800ccb0:	69fb      	ldr	r3, [r7, #28]
 800ccb2:	9300      	str	r3, [sp, #0]
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	6a3a      	ldr	r2, [r7, #32]
 800ccb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ccba:	68f8      	ldr	r0, [r7, #12]
 800ccbc:	f000 fe0c 	bl	800d8d8 <xTaskCreateStatic>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	613b      	str	r3, [r7, #16]
 800ccc4:	e013      	b.n	800ccee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ccc6:	69bb      	ldr	r3, [r7, #24]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d110      	bne.n	800ccee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800cccc:	6a3b      	ldr	r3, [r7, #32]
 800ccce:	b29a      	uxth	r2, r3
 800ccd0:	f107 0310 	add.w	r3, r7, #16
 800ccd4:	9301      	str	r3, [sp, #4]
 800ccd6:	69fb      	ldr	r3, [r7, #28]
 800ccd8:	9300      	str	r3, [sp, #0]
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ccde:	68f8      	ldr	r0, [r7, #12]
 800cce0:	f000 fe57 	bl	800d992 <xTaskCreate>
 800cce4:	4603      	mov	r3, r0
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	d001      	beq.n	800ccee <osThreadNew+0x11a>
            hTask = NULL;
 800ccea:	2300      	movs	r3, #0
 800ccec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ccee:	693b      	ldr	r3, [r7, #16]
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3728      	adds	r7, #40	; 0x28
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b084      	sub	sp, #16
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd00:	f3ef 8305 	mrs	r3, IPSR
 800cd04:	60bb      	str	r3, [r7, #8]
  return(result);
 800cd06:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d003      	beq.n	800cd14 <osDelay+0x1c>
    stat = osErrorISR;
 800cd0c:	f06f 0305 	mvn.w	r3, #5
 800cd10:	60fb      	str	r3, [r7, #12]
 800cd12:	e007      	b.n	800cd24 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800cd14:	2300      	movs	r3, #0
 800cd16:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d002      	beq.n	800cd24 <osDelay+0x2c>
      vTaskDelay(ticks);
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 ff92 	bl	800dc48 <vTaskDelay>
    }
  }

  return (stat);
 800cd24:	68fb      	ldr	r3, [r7, #12]
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3710      	adds	r7, #16
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
	...

0800cd30 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cd30:	b480      	push	{r7}
 800cd32:	b085      	sub	sp, #20
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	4a07      	ldr	r2, [pc, #28]	; (800cd5c <vApplicationGetIdleTaskMemory+0x2c>)
 800cd40:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	4a06      	ldr	r2, [pc, #24]	; (800cd60 <vApplicationGetIdleTaskMemory+0x30>)
 800cd46:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2280      	movs	r2, #128	; 0x80
 800cd4c:	601a      	str	r2, [r3, #0]
}
 800cd4e:	bf00      	nop
 800cd50:	3714      	adds	r7, #20
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr
 800cd5a:	bf00      	nop
 800cd5c:	200018dc 	.word	0x200018dc
 800cd60:	20001984 	.word	0x20001984

0800cd64 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cd64:	b480      	push	{r7}
 800cd66:	b085      	sub	sp, #20
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	60f8      	str	r0, [r7, #12]
 800cd6c:	60b9      	str	r1, [r7, #8]
 800cd6e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	4a07      	ldr	r2, [pc, #28]	; (800cd90 <vApplicationGetTimerTaskMemory+0x2c>)
 800cd74:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	4a06      	ldr	r2, [pc, #24]	; (800cd94 <vApplicationGetTimerTaskMemory+0x30>)
 800cd7a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cd82:	601a      	str	r2, [r3, #0]
}
 800cd84:	bf00      	nop
 800cd86:	3714      	adds	r7, #20
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8e:	4770      	bx	lr
 800cd90:	20001b84 	.word	0x20001b84
 800cd94:	20001c2c 	.word	0x20001c2c

0800cd98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b083      	sub	sp, #12
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f103 0208 	add.w	r2, r3, #8
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	f04f 32ff 	mov.w	r2, #4294967295
 800cdb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f103 0208 	add.w	r2, r3, #8
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f103 0208 	add.w	r2, r3, #8
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2200      	movs	r2, #0
 800cdca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cdcc:	bf00      	nop
 800cdce:	370c      	adds	r7, #12
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr

0800cdd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2200      	movs	r2, #0
 800cde4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cde6:	bf00      	nop
 800cde8:	370c      	adds	r7, #12
 800cdea:	46bd      	mov	sp, r7
 800cdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf0:	4770      	bx	lr

0800cdf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cdf2:	b480      	push	{r7}
 800cdf4:	b085      	sub	sp, #20
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	6078      	str	r0, [r7, #4]
 800cdfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	685b      	ldr	r3, [r3, #4]
 800ce00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	689a      	ldr	r2, [r3, #8]
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	689b      	ldr	r3, [r3, #8]
 800ce14:	683a      	ldr	r2, [r7, #0]
 800ce16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	683a      	ldr	r2, [r7, #0]
 800ce1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	687a      	ldr	r2, [r7, #4]
 800ce22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	1c5a      	adds	r2, r3, #1
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	601a      	str	r2, [r3, #0]
}
 800ce2e:	bf00      	nop
 800ce30:	3714      	adds	r7, #20
 800ce32:	46bd      	mov	sp, r7
 800ce34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce38:	4770      	bx	lr

0800ce3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ce3a:	b480      	push	{r7}
 800ce3c:	b085      	sub	sp, #20
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6078      	str	r0, [r7, #4]
 800ce42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce50:	d103      	bne.n	800ce5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	60fb      	str	r3, [r7, #12]
 800ce58:	e00c      	b.n	800ce74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	3308      	adds	r3, #8
 800ce5e:	60fb      	str	r3, [r7, #12]
 800ce60:	e002      	b.n	800ce68 <vListInsert+0x2e>
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	685b      	ldr	r3, [r3, #4]
 800ce66:	60fb      	str	r3, [r7, #12]
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	68ba      	ldr	r2, [r7, #8]
 800ce70:	429a      	cmp	r2, r3
 800ce72:	d2f6      	bcs.n	800ce62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	685a      	ldr	r2, [r3, #4]
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	685b      	ldr	r3, [r3, #4]
 800ce80:	683a      	ldr	r2, [r7, #0]
 800ce82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	68fa      	ldr	r2, [r7, #12]
 800ce88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	683a      	ldr	r2, [r7, #0]
 800ce8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	687a      	ldr	r2, [r7, #4]
 800ce94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	1c5a      	adds	r2, r3, #1
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	601a      	str	r2, [r3, #0]
}
 800cea0:	bf00      	nop
 800cea2:	3714      	adds	r7, #20
 800cea4:	46bd      	mov	sp, r7
 800cea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceaa:	4770      	bx	lr

0800ceac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	691b      	ldr	r3, [r3, #16]
 800ceb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	685b      	ldr	r3, [r3, #4]
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	6892      	ldr	r2, [r2, #8]
 800cec2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	687a      	ldr	r2, [r7, #4]
 800ceca:	6852      	ldr	r2, [r2, #4]
 800cecc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	685b      	ldr	r3, [r3, #4]
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d103      	bne.n	800cee0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	689a      	ldr	r2, [r3, #8]
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2200      	movs	r2, #0
 800cee4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	1e5a      	subs	r2, r3, #1
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	681b      	ldr	r3, [r3, #0]
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3714      	adds	r7, #20
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr

0800cf00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d10a      	bne.n	800cf2a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cf14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf18:	f383 8811 	msr	BASEPRI, r3
 800cf1c:	f3bf 8f6f 	isb	sy
 800cf20:	f3bf 8f4f 	dsb	sy
 800cf24:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800cf26:	bf00      	nop
 800cf28:	e7fe      	b.n	800cf28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cf2a:	f002 f87b 	bl	800f024 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	681a      	ldr	r2, [r3, #0]
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf36:	68f9      	ldr	r1, [r7, #12]
 800cf38:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cf3a:	fb01 f303 	mul.w	r3, r1, r3
 800cf3e:	441a      	add	r2, r3
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2200      	movs	r2, #0
 800cf48:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	681a      	ldr	r2, [r3, #0]
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681a      	ldr	r2, [r3, #0]
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	68f9      	ldr	r1, [r7, #12]
 800cf5e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cf60:	fb01 f303 	mul.w	r3, r1, r3
 800cf64:	441a      	add	r2, r3
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	22ff      	movs	r2, #255	; 0xff
 800cf6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	22ff      	movs	r2, #255	; 0xff
 800cf76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d114      	bne.n	800cfaa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	691b      	ldr	r3, [r3, #16]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d01a      	beq.n	800cfbe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	3310      	adds	r3, #16
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f001 f929 	bl	800e1e4 <xTaskRemoveFromEventList>
 800cf92:	4603      	mov	r3, r0
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d012      	beq.n	800cfbe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cf98:	4b0c      	ldr	r3, [pc, #48]	; (800cfcc <xQueueGenericReset+0xcc>)
 800cf9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf9e:	601a      	str	r2, [r3, #0]
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	f3bf 8f6f 	isb	sy
 800cfa8:	e009      	b.n	800cfbe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	3310      	adds	r3, #16
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f7ff fef2 	bl	800cd98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	3324      	adds	r3, #36	; 0x24
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f7ff feed 	bl	800cd98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cfbe:	f002 f861 	bl	800f084 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cfc2:	2301      	movs	r3, #1
}
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	3710      	adds	r7, #16
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	e000ed04 	.word	0xe000ed04

0800cfd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b08e      	sub	sp, #56	; 0x38
 800cfd4:	af02      	add	r7, sp, #8
 800cfd6:	60f8      	str	r0, [r7, #12]
 800cfd8:	60b9      	str	r1, [r7, #8]
 800cfda:	607a      	str	r2, [r7, #4]
 800cfdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d10a      	bne.n	800cffa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800cfe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe8:	f383 8811 	msr	BASEPRI, r3
 800cfec:	f3bf 8f6f 	isb	sy
 800cff0:	f3bf 8f4f 	dsb	sy
 800cff4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cff6:	bf00      	nop
 800cff8:	e7fe      	b.n	800cff8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d10a      	bne.n	800d016 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d004:	f383 8811 	msr	BASEPRI, r3
 800d008:	f3bf 8f6f 	isb	sy
 800d00c:	f3bf 8f4f 	dsb	sy
 800d010:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d012:	bf00      	nop
 800d014:	e7fe      	b.n	800d014 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d002      	beq.n	800d022 <xQueueGenericCreateStatic+0x52>
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d001      	beq.n	800d026 <xQueueGenericCreateStatic+0x56>
 800d022:	2301      	movs	r3, #1
 800d024:	e000      	b.n	800d028 <xQueueGenericCreateStatic+0x58>
 800d026:	2300      	movs	r3, #0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d10a      	bne.n	800d042 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d02c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d030:	f383 8811 	msr	BASEPRI, r3
 800d034:	f3bf 8f6f 	isb	sy
 800d038:	f3bf 8f4f 	dsb	sy
 800d03c:	623b      	str	r3, [r7, #32]
}
 800d03e:	bf00      	nop
 800d040:	e7fe      	b.n	800d040 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d102      	bne.n	800d04e <xQueueGenericCreateStatic+0x7e>
 800d048:	68bb      	ldr	r3, [r7, #8]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d101      	bne.n	800d052 <xQueueGenericCreateStatic+0x82>
 800d04e:	2301      	movs	r3, #1
 800d050:	e000      	b.n	800d054 <xQueueGenericCreateStatic+0x84>
 800d052:	2300      	movs	r3, #0
 800d054:	2b00      	cmp	r3, #0
 800d056:	d10a      	bne.n	800d06e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d05c:	f383 8811 	msr	BASEPRI, r3
 800d060:	f3bf 8f6f 	isb	sy
 800d064:	f3bf 8f4f 	dsb	sy
 800d068:	61fb      	str	r3, [r7, #28]
}
 800d06a:	bf00      	nop
 800d06c:	e7fe      	b.n	800d06c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d06e:	2350      	movs	r3, #80	; 0x50
 800d070:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d072:	697b      	ldr	r3, [r7, #20]
 800d074:	2b50      	cmp	r3, #80	; 0x50
 800d076:	d00a      	beq.n	800d08e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d07c:	f383 8811 	msr	BASEPRI, r3
 800d080:	f3bf 8f6f 	isb	sy
 800d084:	f3bf 8f4f 	dsb	sy
 800d088:	61bb      	str	r3, [r7, #24]
}
 800d08a:	bf00      	nop
 800d08c:	e7fe      	b.n	800d08c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d08e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d096:	2b00      	cmp	r3, #0
 800d098:	d00d      	beq.n	800d0b6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d09c:	2201      	movs	r2, #1
 800d09e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d0a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0a8:	9300      	str	r3, [sp, #0]
 800d0aa:	4613      	mov	r3, r2
 800d0ac:	687a      	ldr	r2, [r7, #4]
 800d0ae:	68b9      	ldr	r1, [r7, #8]
 800d0b0:	68f8      	ldr	r0, [r7, #12]
 800d0b2:	f000 f805 	bl	800d0c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d0b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	3730      	adds	r7, #48	; 0x30
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	bd80      	pop	{r7, pc}

0800d0c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b084      	sub	sp, #16
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	60f8      	str	r0, [r7, #12]
 800d0c8:	60b9      	str	r1, [r7, #8]
 800d0ca:	607a      	str	r2, [r7, #4]
 800d0cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d103      	bne.n	800d0dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d0d4:	69bb      	ldr	r3, [r7, #24]
 800d0d6:	69ba      	ldr	r2, [r7, #24]
 800d0d8:	601a      	str	r2, [r3, #0]
 800d0da:	e002      	b.n	800d0e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d0dc:	69bb      	ldr	r3, [r7, #24]
 800d0de:	687a      	ldr	r2, [r7, #4]
 800d0e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d0e2:	69bb      	ldr	r3, [r7, #24]
 800d0e4:	68fa      	ldr	r2, [r7, #12]
 800d0e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d0e8:	69bb      	ldr	r3, [r7, #24]
 800d0ea:	68ba      	ldr	r2, [r7, #8]
 800d0ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d0ee:	2101      	movs	r1, #1
 800d0f0:	69b8      	ldr	r0, [r7, #24]
 800d0f2:	f7ff ff05 	bl	800cf00 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d0f6:	69bb      	ldr	r3, [r7, #24]
 800d0f8:	78fa      	ldrb	r2, [r7, #3]
 800d0fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d0fe:	bf00      	nop
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
	...

0800d108 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b08e      	sub	sp, #56	; 0x38
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	60f8      	str	r0, [r7, #12]
 800d110:	60b9      	str	r1, [r7, #8]
 800d112:	607a      	str	r2, [r7, #4]
 800d114:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d116:	2300      	movs	r3, #0
 800d118:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d120:	2b00      	cmp	r3, #0
 800d122:	d10a      	bne.n	800d13a <xQueueGenericSend+0x32>
	__asm volatile
 800d124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d128:	f383 8811 	msr	BASEPRI, r3
 800d12c:	f3bf 8f6f 	isb	sy
 800d130:	f3bf 8f4f 	dsb	sy
 800d134:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d136:	bf00      	nop
 800d138:	e7fe      	b.n	800d138 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d13a:	68bb      	ldr	r3, [r7, #8]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d103      	bne.n	800d148 <xQueueGenericSend+0x40>
 800d140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d144:	2b00      	cmp	r3, #0
 800d146:	d101      	bne.n	800d14c <xQueueGenericSend+0x44>
 800d148:	2301      	movs	r3, #1
 800d14a:	e000      	b.n	800d14e <xQueueGenericSend+0x46>
 800d14c:	2300      	movs	r3, #0
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d10a      	bne.n	800d168 <xQueueGenericSend+0x60>
	__asm volatile
 800d152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d156:	f383 8811 	msr	BASEPRI, r3
 800d15a:	f3bf 8f6f 	isb	sy
 800d15e:	f3bf 8f4f 	dsb	sy
 800d162:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d164:	bf00      	nop
 800d166:	e7fe      	b.n	800d166 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	2b02      	cmp	r3, #2
 800d16c:	d103      	bne.n	800d176 <xQueueGenericSend+0x6e>
 800d16e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d172:	2b01      	cmp	r3, #1
 800d174:	d101      	bne.n	800d17a <xQueueGenericSend+0x72>
 800d176:	2301      	movs	r3, #1
 800d178:	e000      	b.n	800d17c <xQueueGenericSend+0x74>
 800d17a:	2300      	movs	r3, #0
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d10a      	bne.n	800d196 <xQueueGenericSend+0x8e>
	__asm volatile
 800d180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d184:	f383 8811 	msr	BASEPRI, r3
 800d188:	f3bf 8f6f 	isb	sy
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	623b      	str	r3, [r7, #32]
}
 800d192:	bf00      	nop
 800d194:	e7fe      	b.n	800d194 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d196:	f001 f9e7 	bl	800e568 <xTaskGetSchedulerState>
 800d19a:	4603      	mov	r3, r0
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d102      	bne.n	800d1a6 <xQueueGenericSend+0x9e>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d101      	bne.n	800d1aa <xQueueGenericSend+0xa2>
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e000      	b.n	800d1ac <xQueueGenericSend+0xa4>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d10a      	bne.n	800d1c6 <xQueueGenericSend+0xbe>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	61fb      	str	r3, [r7, #28]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d1c6:	f001 ff2d 	bl	800f024 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d1ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d302      	bcc.n	800d1dc <xQueueGenericSend+0xd4>
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	2b02      	cmp	r3, #2
 800d1da:	d129      	bne.n	800d230 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d1dc:	683a      	ldr	r2, [r7, #0]
 800d1de:	68b9      	ldr	r1, [r7, #8]
 800d1e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d1e2:	f000 fa0b 	bl	800d5fc <prvCopyDataToQueue>
 800d1e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d010      	beq.n	800d212 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1f2:	3324      	adds	r3, #36	; 0x24
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f000 fff5 	bl	800e1e4 <xTaskRemoveFromEventList>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d013      	beq.n	800d228 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d200:	4b3f      	ldr	r3, [pc, #252]	; (800d300 <xQueueGenericSend+0x1f8>)
 800d202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d206:	601a      	str	r2, [r3, #0]
 800d208:	f3bf 8f4f 	dsb	sy
 800d20c:	f3bf 8f6f 	isb	sy
 800d210:	e00a      	b.n	800d228 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d214:	2b00      	cmp	r3, #0
 800d216:	d007      	beq.n	800d228 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d218:	4b39      	ldr	r3, [pc, #228]	; (800d300 <xQueueGenericSend+0x1f8>)
 800d21a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d21e:	601a      	str	r2, [r3, #0]
 800d220:	f3bf 8f4f 	dsb	sy
 800d224:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d228:	f001 ff2c 	bl	800f084 <vPortExitCritical>
				return pdPASS;
 800d22c:	2301      	movs	r3, #1
 800d22e:	e063      	b.n	800d2f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d103      	bne.n	800d23e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d236:	f001 ff25 	bl	800f084 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d23a:	2300      	movs	r3, #0
 800d23c:	e05c      	b.n	800d2f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d23e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d240:	2b00      	cmp	r3, #0
 800d242:	d106      	bne.n	800d252 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d244:	f107 0314 	add.w	r3, r7, #20
 800d248:	4618      	mov	r0, r3
 800d24a:	f001 f82f 	bl	800e2ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d24e:	2301      	movs	r3, #1
 800d250:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d252:	f001 ff17 	bl	800f084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d256:	f000 fd9b 	bl	800dd90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d25a:	f001 fee3 	bl	800f024 <vPortEnterCritical>
 800d25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d260:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d264:	b25b      	sxtb	r3, r3
 800d266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d26a:	d103      	bne.n	800d274 <xQueueGenericSend+0x16c>
 800d26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d26e:	2200      	movs	r2, #0
 800d270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d276:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d27a:	b25b      	sxtb	r3, r3
 800d27c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d280:	d103      	bne.n	800d28a <xQueueGenericSend+0x182>
 800d282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d284:	2200      	movs	r2, #0
 800d286:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d28a:	f001 fefb 	bl	800f084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d28e:	1d3a      	adds	r2, r7, #4
 800d290:	f107 0314 	add.w	r3, r7, #20
 800d294:	4611      	mov	r1, r2
 800d296:	4618      	mov	r0, r3
 800d298:	f001 f81e 	bl	800e2d8 <xTaskCheckForTimeOut>
 800d29c:	4603      	mov	r3, r0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d124      	bne.n	800d2ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d2a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2a4:	f000 faa2 	bl	800d7ec <prvIsQueueFull>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d018      	beq.n	800d2e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2b0:	3310      	adds	r3, #16
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	4611      	mov	r1, r2
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f000 ff44 	bl	800e144 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d2bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2be:	f000 fa2d 	bl	800d71c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d2c2:	f000 fd73 	bl	800ddac <xTaskResumeAll>
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f47f af7c 	bne.w	800d1c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d2ce:	4b0c      	ldr	r3, [pc, #48]	; (800d300 <xQueueGenericSend+0x1f8>)
 800d2d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2d4:	601a      	str	r2, [r3, #0]
 800d2d6:	f3bf 8f4f 	dsb	sy
 800d2da:	f3bf 8f6f 	isb	sy
 800d2de:	e772      	b.n	800d1c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d2e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2e2:	f000 fa1b 	bl	800d71c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d2e6:	f000 fd61 	bl	800ddac <xTaskResumeAll>
 800d2ea:	e76c      	b.n	800d1c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d2ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2ee:	f000 fa15 	bl	800d71c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d2f2:	f000 fd5b 	bl	800ddac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d2f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3738      	adds	r7, #56	; 0x38
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	e000ed04 	.word	0xe000ed04

0800d304 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b090      	sub	sp, #64	; 0x40
 800d308:	af00      	add	r7, sp, #0
 800d30a:	60f8      	str	r0, [r7, #12]
 800d30c:	60b9      	str	r1, [r7, #8]
 800d30e:	607a      	str	r2, [r7, #4]
 800d310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d10a      	bne.n	800d332 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d320:	f383 8811 	msr	BASEPRI, r3
 800d324:	f3bf 8f6f 	isb	sy
 800d328:	f3bf 8f4f 	dsb	sy
 800d32c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d32e:	bf00      	nop
 800d330:	e7fe      	b.n	800d330 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d103      	bne.n	800d340 <xQueueGenericSendFromISR+0x3c>
 800d338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d101      	bne.n	800d344 <xQueueGenericSendFromISR+0x40>
 800d340:	2301      	movs	r3, #1
 800d342:	e000      	b.n	800d346 <xQueueGenericSendFromISR+0x42>
 800d344:	2300      	movs	r3, #0
 800d346:	2b00      	cmp	r3, #0
 800d348:	d10a      	bne.n	800d360 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d34a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d34e:	f383 8811 	msr	BASEPRI, r3
 800d352:	f3bf 8f6f 	isb	sy
 800d356:	f3bf 8f4f 	dsb	sy
 800d35a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d35c:	bf00      	nop
 800d35e:	e7fe      	b.n	800d35e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	2b02      	cmp	r3, #2
 800d364:	d103      	bne.n	800d36e <xQueueGenericSendFromISR+0x6a>
 800d366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d36a:	2b01      	cmp	r3, #1
 800d36c:	d101      	bne.n	800d372 <xQueueGenericSendFromISR+0x6e>
 800d36e:	2301      	movs	r3, #1
 800d370:	e000      	b.n	800d374 <xQueueGenericSendFromISR+0x70>
 800d372:	2300      	movs	r3, #0
 800d374:	2b00      	cmp	r3, #0
 800d376:	d10a      	bne.n	800d38e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d37c:	f383 8811 	msr	BASEPRI, r3
 800d380:	f3bf 8f6f 	isb	sy
 800d384:	f3bf 8f4f 	dsb	sy
 800d388:	623b      	str	r3, [r7, #32]
}
 800d38a:	bf00      	nop
 800d38c:	e7fe      	b.n	800d38c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d38e:	f001 ff2b 	bl	800f1e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d392:	f3ef 8211 	mrs	r2, BASEPRI
 800d396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d39a:	f383 8811 	msr	BASEPRI, r3
 800d39e:	f3bf 8f6f 	isb	sy
 800d3a2:	f3bf 8f4f 	dsb	sy
 800d3a6:	61fa      	str	r2, [r7, #28]
 800d3a8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d3aa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d3ac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d3ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d302      	bcc.n	800d3c0 <xQueueGenericSendFromISR+0xbc>
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	2b02      	cmp	r3, #2
 800d3be:	d12f      	bne.n	800d420 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d3c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d3c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d3ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3ce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d3d0:	683a      	ldr	r2, [r7, #0]
 800d3d2:	68b9      	ldr	r1, [r7, #8]
 800d3d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d3d6:	f000 f911 	bl	800d5fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d3da:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3e2:	d112      	bne.n	800d40a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d016      	beq.n	800d41a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ee:	3324      	adds	r3, #36	; 0x24
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f000 fef7 	bl	800e1e4 <xTaskRemoveFromEventList>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d00e      	beq.n	800d41a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d00b      	beq.n	800d41a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2201      	movs	r2, #1
 800d406:	601a      	str	r2, [r3, #0]
 800d408:	e007      	b.n	800d41a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d40a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d40e:	3301      	adds	r3, #1
 800d410:	b2db      	uxtb	r3, r3
 800d412:	b25a      	sxtb	r2, r3
 800d414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d416:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d41a:	2301      	movs	r3, #1
 800d41c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d41e:	e001      	b.n	800d424 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d420:	2300      	movs	r3, #0
 800d422:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d426:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d42e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d432:	4618      	mov	r0, r3
 800d434:	3740      	adds	r7, #64	; 0x40
 800d436:	46bd      	mov	sp, r7
 800d438:	bd80      	pop	{r7, pc}
	...

0800d43c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b08c      	sub	sp, #48	; 0x30
 800d440:	af00      	add	r7, sp, #0
 800d442:	60f8      	str	r0, [r7, #12]
 800d444:	60b9      	str	r1, [r7, #8]
 800d446:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d448:	2300      	movs	r3, #0
 800d44a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d452:	2b00      	cmp	r3, #0
 800d454:	d10a      	bne.n	800d46c <xQueueReceive+0x30>
	__asm volatile
 800d456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d45a:	f383 8811 	msr	BASEPRI, r3
 800d45e:	f3bf 8f6f 	isb	sy
 800d462:	f3bf 8f4f 	dsb	sy
 800d466:	623b      	str	r3, [r7, #32]
}
 800d468:	bf00      	nop
 800d46a:	e7fe      	b.n	800d46a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d103      	bne.n	800d47a <xQueueReceive+0x3e>
 800d472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d476:	2b00      	cmp	r3, #0
 800d478:	d101      	bne.n	800d47e <xQueueReceive+0x42>
 800d47a:	2301      	movs	r3, #1
 800d47c:	e000      	b.n	800d480 <xQueueReceive+0x44>
 800d47e:	2300      	movs	r3, #0
 800d480:	2b00      	cmp	r3, #0
 800d482:	d10a      	bne.n	800d49a <xQueueReceive+0x5e>
	__asm volatile
 800d484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d488:	f383 8811 	msr	BASEPRI, r3
 800d48c:	f3bf 8f6f 	isb	sy
 800d490:	f3bf 8f4f 	dsb	sy
 800d494:	61fb      	str	r3, [r7, #28]
}
 800d496:	bf00      	nop
 800d498:	e7fe      	b.n	800d498 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d49a:	f001 f865 	bl	800e568 <xTaskGetSchedulerState>
 800d49e:	4603      	mov	r3, r0
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d102      	bne.n	800d4aa <xQueueReceive+0x6e>
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d101      	bne.n	800d4ae <xQueueReceive+0x72>
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	e000      	b.n	800d4b0 <xQueueReceive+0x74>
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d10a      	bne.n	800d4ca <xQueueReceive+0x8e>
	__asm volatile
 800d4b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b8:	f383 8811 	msr	BASEPRI, r3
 800d4bc:	f3bf 8f6f 	isb	sy
 800d4c0:	f3bf 8f4f 	dsb	sy
 800d4c4:	61bb      	str	r3, [r7, #24]
}
 800d4c6:	bf00      	nop
 800d4c8:	e7fe      	b.n	800d4c8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d4ca:	f001 fdab 	bl	800f024 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4d2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d01f      	beq.n	800d51a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d4da:	68b9      	ldr	r1, [r7, #8]
 800d4dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d4de:	f000 f8f7 	bl	800d6d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d4e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e4:	1e5a      	subs	r2, r3, #1
 800d4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d4ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ec:	691b      	ldr	r3, [r3, #16]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00f      	beq.n	800d512 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d4f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4f4:	3310      	adds	r3, #16
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f000 fe74 	bl	800e1e4 <xTaskRemoveFromEventList>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d007      	beq.n	800d512 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d502:	4b3d      	ldr	r3, [pc, #244]	; (800d5f8 <xQueueReceive+0x1bc>)
 800d504:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d508:	601a      	str	r2, [r3, #0]
 800d50a:	f3bf 8f4f 	dsb	sy
 800d50e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d512:	f001 fdb7 	bl	800f084 <vPortExitCritical>
				return pdPASS;
 800d516:	2301      	movs	r3, #1
 800d518:	e069      	b.n	800d5ee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d103      	bne.n	800d528 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d520:	f001 fdb0 	bl	800f084 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d524:	2300      	movs	r3, #0
 800d526:	e062      	b.n	800d5ee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d106      	bne.n	800d53c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d52e:	f107 0310 	add.w	r3, r7, #16
 800d532:	4618      	mov	r0, r3
 800d534:	f000 feba 	bl	800e2ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d538:	2301      	movs	r3, #1
 800d53a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d53c:	f001 fda2 	bl	800f084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d540:	f000 fc26 	bl	800dd90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d544:	f001 fd6e 	bl	800f024 <vPortEnterCritical>
 800d548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d54a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d54e:	b25b      	sxtb	r3, r3
 800d550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d554:	d103      	bne.n	800d55e <xQueueReceive+0x122>
 800d556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d558:	2200      	movs	r2, #0
 800d55a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d55e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d560:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d564:	b25b      	sxtb	r3, r3
 800d566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d56a:	d103      	bne.n	800d574 <xQueueReceive+0x138>
 800d56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d56e:	2200      	movs	r2, #0
 800d570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d574:	f001 fd86 	bl	800f084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d578:	1d3a      	adds	r2, r7, #4
 800d57a:	f107 0310 	add.w	r3, r7, #16
 800d57e:	4611      	mov	r1, r2
 800d580:	4618      	mov	r0, r3
 800d582:	f000 fea9 	bl	800e2d8 <xTaskCheckForTimeOut>
 800d586:	4603      	mov	r3, r0
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d123      	bne.n	800d5d4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d58c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d58e:	f000 f917 	bl	800d7c0 <prvIsQueueEmpty>
 800d592:	4603      	mov	r3, r0
 800d594:	2b00      	cmp	r3, #0
 800d596:	d017      	beq.n	800d5c8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d59a:	3324      	adds	r3, #36	; 0x24
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	4611      	mov	r1, r2
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f000 fdcf 	bl	800e144 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d5a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5a8:	f000 f8b8 	bl	800d71c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d5ac:	f000 fbfe 	bl	800ddac <xTaskResumeAll>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d189      	bne.n	800d4ca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d5b6:	4b10      	ldr	r3, [pc, #64]	; (800d5f8 <xQueueReceive+0x1bc>)
 800d5b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5bc:	601a      	str	r2, [r3, #0]
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	f3bf 8f6f 	isb	sy
 800d5c6:	e780      	b.n	800d4ca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d5c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5ca:	f000 f8a7 	bl	800d71c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d5ce:	f000 fbed 	bl	800ddac <xTaskResumeAll>
 800d5d2:	e77a      	b.n	800d4ca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d5d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5d6:	f000 f8a1 	bl	800d71c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d5da:	f000 fbe7 	bl	800ddac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d5de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5e0:	f000 f8ee 	bl	800d7c0 <prvIsQueueEmpty>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	f43f af6f 	beq.w	800d4ca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d5ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	3730      	adds	r7, #48	; 0x30
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bd80      	pop	{r7, pc}
 800d5f6:	bf00      	nop
 800d5f8:	e000ed04 	.word	0xe000ed04

0800d5fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b086      	sub	sp, #24
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d608:	2300      	movs	r3, #0
 800d60a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d610:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d616:	2b00      	cmp	r3, #0
 800d618:	d10d      	bne.n	800d636 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d14d      	bne.n	800d6be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	4618      	mov	r0, r3
 800d628:	f000 ffbc 	bl	800e5a4 <xTaskPriorityDisinherit>
 800d62c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	2200      	movs	r2, #0
 800d632:	609a      	str	r2, [r3, #8]
 800d634:	e043      	b.n	800d6be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d119      	bne.n	800d670 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	6858      	ldr	r0, [r3, #4]
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d644:	461a      	mov	r2, r3
 800d646:	68b9      	ldr	r1, [r7, #8]
 800d648:	f004 ff09 	bl	801245e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	685a      	ldr	r2, [r3, #4]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d654:	441a      	add	r2, r3
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	685a      	ldr	r2, [r3, #4]
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	689b      	ldr	r3, [r3, #8]
 800d662:	429a      	cmp	r2, r3
 800d664:	d32b      	bcc.n	800d6be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681a      	ldr	r2, [r3, #0]
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	605a      	str	r2, [r3, #4]
 800d66e:	e026      	b.n	800d6be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	68d8      	ldr	r0, [r3, #12]
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d678:	461a      	mov	r2, r3
 800d67a:	68b9      	ldr	r1, [r7, #8]
 800d67c:	f004 feef 	bl	801245e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	68da      	ldr	r2, [r3, #12]
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d688:	425b      	negs	r3, r3
 800d68a:	441a      	add	r2, r3
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	68da      	ldr	r2, [r3, #12]
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	429a      	cmp	r2, r3
 800d69a:	d207      	bcs.n	800d6ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	689a      	ldr	r2, [r3, #8]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6a4:	425b      	negs	r3, r3
 800d6a6:	441a      	add	r2, r3
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2b02      	cmp	r3, #2
 800d6b0:	d105      	bne.n	800d6be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d6b2:	693b      	ldr	r3, [r7, #16]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d002      	beq.n	800d6be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d6b8:	693b      	ldr	r3, [r7, #16]
 800d6ba:	3b01      	subs	r3, #1
 800d6bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	1c5a      	adds	r2, r3, #1
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d6c6:	697b      	ldr	r3, [r7, #20]
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3718      	adds	r7, #24
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}

0800d6d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d018      	beq.n	800d714 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	68da      	ldr	r2, [r3, #12]
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6ea:	441a      	add	r2, r3
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	68da      	ldr	r2, [r3, #12]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	d303      	bcc.n	800d704 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681a      	ldr	r2, [r3, #0]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	68d9      	ldr	r1, [r3, #12]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d70c:	461a      	mov	r2, r3
 800d70e:	6838      	ldr	r0, [r7, #0]
 800d710:	f004 fea5 	bl	801245e <memcpy>
	}
}
 800d714:	bf00      	nop
 800d716:	3708      	adds	r7, #8
 800d718:	46bd      	mov	sp, r7
 800d71a:	bd80      	pop	{r7, pc}

0800d71c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b084      	sub	sp, #16
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d724:	f001 fc7e 	bl	800f024 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d72e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d730:	e011      	b.n	800d756 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d736:	2b00      	cmp	r3, #0
 800d738:	d012      	beq.n	800d760 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	3324      	adds	r3, #36	; 0x24
 800d73e:	4618      	mov	r0, r3
 800d740:	f000 fd50 	bl	800e1e4 <xTaskRemoveFromEventList>
 800d744:	4603      	mov	r3, r0
 800d746:	2b00      	cmp	r3, #0
 800d748:	d001      	beq.n	800d74e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d74a:	f000 fe27 	bl	800e39c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d74e:	7bfb      	ldrb	r3, [r7, #15]
 800d750:	3b01      	subs	r3, #1
 800d752:	b2db      	uxtb	r3, r3
 800d754:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	dce9      	bgt.n	800d732 <prvUnlockQueue+0x16>
 800d75e:	e000      	b.n	800d762 <prvUnlockQueue+0x46>
					break;
 800d760:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	22ff      	movs	r2, #255	; 0xff
 800d766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d76a:	f001 fc8b 	bl	800f084 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d76e:	f001 fc59 	bl	800f024 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d778:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d77a:	e011      	b.n	800d7a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	691b      	ldr	r3, [r3, #16]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d012      	beq.n	800d7aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	3310      	adds	r3, #16
 800d788:	4618      	mov	r0, r3
 800d78a:	f000 fd2b 	bl	800e1e4 <xTaskRemoveFromEventList>
 800d78e:	4603      	mov	r3, r0
 800d790:	2b00      	cmp	r3, #0
 800d792:	d001      	beq.n	800d798 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d794:	f000 fe02 	bl	800e39c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d798:	7bbb      	ldrb	r3, [r7, #14]
 800d79a:	3b01      	subs	r3, #1
 800d79c:	b2db      	uxtb	r3, r3
 800d79e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d7a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	dce9      	bgt.n	800d77c <prvUnlockQueue+0x60>
 800d7a8:	e000      	b.n	800d7ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d7aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	22ff      	movs	r2, #255	; 0xff
 800d7b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d7b4:	f001 fc66 	bl	800f084 <vPortExitCritical>
}
 800d7b8:	bf00      	nop
 800d7ba:	3710      	adds	r7, #16
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}

0800d7c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b084      	sub	sp, #16
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d7c8:	f001 fc2c 	bl	800f024 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d102      	bne.n	800d7da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	60fb      	str	r3, [r7, #12]
 800d7d8:	e001      	b.n	800d7de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d7de:	f001 fc51 	bl	800f084 <vPortExitCritical>

	return xReturn;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	3710      	adds	r7, #16
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d7f4:	f001 fc16 	bl	800f024 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d800:	429a      	cmp	r2, r3
 800d802:	d102      	bne.n	800d80a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d804:	2301      	movs	r3, #1
 800d806:	60fb      	str	r3, [r7, #12]
 800d808:	e001      	b.n	800d80e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d80a:	2300      	movs	r3, #0
 800d80c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d80e:	f001 fc39 	bl	800f084 <vPortExitCritical>

	return xReturn;
 800d812:	68fb      	ldr	r3, [r7, #12]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3710      	adds	r7, #16
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d81c:	b480      	push	{r7}
 800d81e:	b085      	sub	sp, #20
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d826:	2300      	movs	r3, #0
 800d828:	60fb      	str	r3, [r7, #12]
 800d82a:	e014      	b.n	800d856 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d82c:	4a0f      	ldr	r2, [pc, #60]	; (800d86c <vQueueAddToRegistry+0x50>)
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d10b      	bne.n	800d850 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d838:	490c      	ldr	r1, [pc, #48]	; (800d86c <vQueueAddToRegistry+0x50>)
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	683a      	ldr	r2, [r7, #0]
 800d83e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d842:	4a0a      	ldr	r2, [pc, #40]	; (800d86c <vQueueAddToRegistry+0x50>)
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	00db      	lsls	r3, r3, #3
 800d848:	4413      	add	r3, r2
 800d84a:	687a      	ldr	r2, [r7, #4]
 800d84c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d84e:	e006      	b.n	800d85e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	3301      	adds	r3, #1
 800d854:	60fb      	str	r3, [r7, #12]
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	2b07      	cmp	r3, #7
 800d85a:	d9e7      	bls.n	800d82c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d85c:	bf00      	nop
 800d85e:	bf00      	nop
 800d860:	3714      	adds	r7, #20
 800d862:	46bd      	mov	sp, r7
 800d864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d868:	4770      	bx	lr
 800d86a:	bf00      	nop
 800d86c:	2000202c 	.word	0x2000202c

0800d870 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d870:	b580      	push	{r7, lr}
 800d872:	b086      	sub	sp, #24
 800d874:	af00      	add	r7, sp, #0
 800d876:	60f8      	str	r0, [r7, #12]
 800d878:	60b9      	str	r1, [r7, #8]
 800d87a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d880:	f001 fbd0 	bl	800f024 <vPortEnterCritical>
 800d884:	697b      	ldr	r3, [r7, #20]
 800d886:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d88a:	b25b      	sxtb	r3, r3
 800d88c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d890:	d103      	bne.n	800d89a <vQueueWaitForMessageRestricted+0x2a>
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	2200      	movs	r2, #0
 800d896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d89a:	697b      	ldr	r3, [r7, #20]
 800d89c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d8a0:	b25b      	sxtb	r3, r3
 800d8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8a6:	d103      	bne.n	800d8b0 <vQueueWaitForMessageRestricted+0x40>
 800d8a8:	697b      	ldr	r3, [r7, #20]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d8b0:	f001 fbe8 	bl	800f084 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d106      	bne.n	800d8ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	3324      	adds	r3, #36	; 0x24
 800d8c0:	687a      	ldr	r2, [r7, #4]
 800d8c2:	68b9      	ldr	r1, [r7, #8]
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f000 fc61 	bl	800e18c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d8ca:	6978      	ldr	r0, [r7, #20]
 800d8cc:	f7ff ff26 	bl	800d71c <prvUnlockQueue>
	}
 800d8d0:	bf00      	nop
 800d8d2:	3718      	adds	r7, #24
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}

0800d8d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b08e      	sub	sp, #56	; 0x38
 800d8dc:	af04      	add	r7, sp, #16
 800d8de:	60f8      	str	r0, [r7, #12]
 800d8e0:	60b9      	str	r1, [r7, #8]
 800d8e2:	607a      	str	r2, [r7, #4]
 800d8e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d8e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d10a      	bne.n	800d902 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8f0:	f383 8811 	msr	BASEPRI, r3
 800d8f4:	f3bf 8f6f 	isb	sy
 800d8f8:	f3bf 8f4f 	dsb	sy
 800d8fc:	623b      	str	r3, [r7, #32]
}
 800d8fe:	bf00      	nop
 800d900:	e7fe      	b.n	800d900 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d904:	2b00      	cmp	r3, #0
 800d906:	d10a      	bne.n	800d91e <xTaskCreateStatic+0x46>
	__asm volatile
 800d908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d90c:	f383 8811 	msr	BASEPRI, r3
 800d910:	f3bf 8f6f 	isb	sy
 800d914:	f3bf 8f4f 	dsb	sy
 800d918:	61fb      	str	r3, [r7, #28]
}
 800d91a:	bf00      	nop
 800d91c:	e7fe      	b.n	800d91c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d91e:	23a8      	movs	r3, #168	; 0xa8
 800d920:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d922:	693b      	ldr	r3, [r7, #16]
 800d924:	2ba8      	cmp	r3, #168	; 0xa8
 800d926:	d00a      	beq.n	800d93e <xTaskCreateStatic+0x66>
	__asm volatile
 800d928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d92c:	f383 8811 	msr	BASEPRI, r3
 800d930:	f3bf 8f6f 	isb	sy
 800d934:	f3bf 8f4f 	dsb	sy
 800d938:	61bb      	str	r3, [r7, #24]
}
 800d93a:	bf00      	nop
 800d93c:	e7fe      	b.n	800d93c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d93e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d942:	2b00      	cmp	r3, #0
 800d944:	d01e      	beq.n	800d984 <xTaskCreateStatic+0xac>
 800d946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d01b      	beq.n	800d984 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d94c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d94e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d952:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d954:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d958:	2202      	movs	r2, #2
 800d95a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d95e:	2300      	movs	r3, #0
 800d960:	9303      	str	r3, [sp, #12]
 800d962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d964:	9302      	str	r3, [sp, #8]
 800d966:	f107 0314 	add.w	r3, r7, #20
 800d96a:	9301      	str	r3, [sp, #4]
 800d96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d96e:	9300      	str	r3, [sp, #0]
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	68b9      	ldr	r1, [r7, #8]
 800d976:	68f8      	ldr	r0, [r7, #12]
 800d978:	f000 f850 	bl	800da1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d97c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d97e:	f000 f8f3 	bl	800db68 <prvAddNewTaskToReadyList>
 800d982:	e001      	b.n	800d988 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d984:	2300      	movs	r3, #0
 800d986:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d988:	697b      	ldr	r3, [r7, #20]
	}
 800d98a:	4618      	mov	r0, r3
 800d98c:	3728      	adds	r7, #40	; 0x28
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}

0800d992 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d992:	b580      	push	{r7, lr}
 800d994:	b08c      	sub	sp, #48	; 0x30
 800d996:	af04      	add	r7, sp, #16
 800d998:	60f8      	str	r0, [r7, #12]
 800d99a:	60b9      	str	r1, [r7, #8]
 800d99c:	603b      	str	r3, [r7, #0]
 800d99e:	4613      	mov	r3, r2
 800d9a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d9a2:	88fb      	ldrh	r3, [r7, #6]
 800d9a4:	009b      	lsls	r3, r3, #2
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f001 fc5e 	bl	800f268 <pvPortMalloc>
 800d9ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d9ae:	697b      	ldr	r3, [r7, #20]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d00e      	beq.n	800d9d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d9b4:	20a8      	movs	r0, #168	; 0xa8
 800d9b6:	f001 fc57 	bl	800f268 <pvPortMalloc>
 800d9ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d9bc:	69fb      	ldr	r3, [r7, #28]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d003      	beq.n	800d9ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d9c2:	69fb      	ldr	r3, [r7, #28]
 800d9c4:	697a      	ldr	r2, [r7, #20]
 800d9c6:	631a      	str	r2, [r3, #48]	; 0x30
 800d9c8:	e005      	b.n	800d9d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d9ca:	6978      	ldr	r0, [r7, #20]
 800d9cc:	f001 fd18 	bl	800f400 <vPortFree>
 800d9d0:	e001      	b.n	800d9d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d9d6:	69fb      	ldr	r3, [r7, #28]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d017      	beq.n	800da0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d9dc:	69fb      	ldr	r3, [r7, #28]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d9e4:	88fa      	ldrh	r2, [r7, #6]
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	9303      	str	r3, [sp, #12]
 800d9ea:	69fb      	ldr	r3, [r7, #28]
 800d9ec:	9302      	str	r3, [sp, #8]
 800d9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9f0:	9301      	str	r3, [sp, #4]
 800d9f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f4:	9300      	str	r3, [sp, #0]
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	68b9      	ldr	r1, [r7, #8]
 800d9fa:	68f8      	ldr	r0, [r7, #12]
 800d9fc:	f000 f80e 	bl	800da1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800da00:	69f8      	ldr	r0, [r7, #28]
 800da02:	f000 f8b1 	bl	800db68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800da06:	2301      	movs	r3, #1
 800da08:	61bb      	str	r3, [r7, #24]
 800da0a:	e002      	b.n	800da12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800da0c:	f04f 33ff 	mov.w	r3, #4294967295
 800da10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800da12:	69bb      	ldr	r3, [r7, #24]
	}
 800da14:	4618      	mov	r0, r3
 800da16:	3720      	adds	r7, #32
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}

0800da1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b088      	sub	sp, #32
 800da20:	af00      	add	r7, sp, #0
 800da22:	60f8      	str	r0, [r7, #12]
 800da24:	60b9      	str	r1, [r7, #8]
 800da26:	607a      	str	r2, [r7, #4]
 800da28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800da2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	461a      	mov	r2, r3
 800da34:	21a5      	movs	r1, #165	; 0xa5
 800da36:	f004 fc3d 	bl	80122b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800da3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800da44:	3b01      	subs	r3, #1
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4413      	add	r3, r2
 800da4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800da4c:	69bb      	ldr	r3, [r7, #24]
 800da4e:	f023 0307 	bic.w	r3, r3, #7
 800da52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800da54:	69bb      	ldr	r3, [r7, #24]
 800da56:	f003 0307 	and.w	r3, r3, #7
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d00a      	beq.n	800da74 <prvInitialiseNewTask+0x58>
	__asm volatile
 800da5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da62:	f383 8811 	msr	BASEPRI, r3
 800da66:	f3bf 8f6f 	isb	sy
 800da6a:	f3bf 8f4f 	dsb	sy
 800da6e:	617b      	str	r3, [r7, #20]
}
 800da70:	bf00      	nop
 800da72:	e7fe      	b.n	800da72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d01f      	beq.n	800daba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800da7a:	2300      	movs	r3, #0
 800da7c:	61fb      	str	r3, [r7, #28]
 800da7e:	e012      	b.n	800daa6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800da80:	68ba      	ldr	r2, [r7, #8]
 800da82:	69fb      	ldr	r3, [r7, #28]
 800da84:	4413      	add	r3, r2
 800da86:	7819      	ldrb	r1, [r3, #0]
 800da88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800da8a:	69fb      	ldr	r3, [r7, #28]
 800da8c:	4413      	add	r3, r2
 800da8e:	3334      	adds	r3, #52	; 0x34
 800da90:	460a      	mov	r2, r1
 800da92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800da94:	68ba      	ldr	r2, [r7, #8]
 800da96:	69fb      	ldr	r3, [r7, #28]
 800da98:	4413      	add	r3, r2
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d006      	beq.n	800daae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800daa0:	69fb      	ldr	r3, [r7, #28]
 800daa2:	3301      	adds	r3, #1
 800daa4:	61fb      	str	r3, [r7, #28]
 800daa6:	69fb      	ldr	r3, [r7, #28]
 800daa8:	2b0f      	cmp	r3, #15
 800daaa:	d9e9      	bls.n	800da80 <prvInitialiseNewTask+0x64>
 800daac:	e000      	b.n	800dab0 <prvInitialiseNewTask+0x94>
			{
				break;
 800daae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dab2:	2200      	movs	r2, #0
 800dab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dab8:	e003      	b.n	800dac2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800daba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dabc:	2200      	movs	r2, #0
 800dabe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dac4:	2b37      	cmp	r3, #55	; 0x37
 800dac6:	d901      	bls.n	800dacc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dac8:	2337      	movs	r3, #55	; 0x37
 800daca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dace:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dad0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dad6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dada:	2200      	movs	r2, #0
 800dadc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dae0:	3304      	adds	r3, #4
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7ff f978 	bl	800cdd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daea:	3318      	adds	r3, #24
 800daec:	4618      	mov	r0, r3
 800daee:	f7ff f973 	bl	800cdd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800daf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800daf6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800daf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dafa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dafe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800db02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800db08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db0a:	2200      	movs	r2, #0
 800db0c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800db10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db12:	2200      	movs	r2, #0
 800db14:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800db18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db1a:	3354      	adds	r3, #84	; 0x54
 800db1c:	224c      	movs	r2, #76	; 0x4c
 800db1e:	2100      	movs	r1, #0
 800db20:	4618      	mov	r0, r3
 800db22:	f004 fbc7 	bl	80122b4 <memset>
 800db26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db28:	4a0c      	ldr	r2, [pc, #48]	; (800db5c <prvInitialiseNewTask+0x140>)
 800db2a:	659a      	str	r2, [r3, #88]	; 0x58
 800db2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db2e:	4a0c      	ldr	r2, [pc, #48]	; (800db60 <prvInitialiseNewTask+0x144>)
 800db30:	65da      	str	r2, [r3, #92]	; 0x5c
 800db32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db34:	4a0b      	ldr	r2, [pc, #44]	; (800db64 <prvInitialiseNewTask+0x148>)
 800db36:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800db38:	683a      	ldr	r2, [r7, #0]
 800db3a:	68f9      	ldr	r1, [r7, #12]
 800db3c:	69b8      	ldr	r0, [r7, #24]
 800db3e:	f001 f941 	bl	800edc4 <pxPortInitialiseStack>
 800db42:	4602      	mov	r2, r0
 800db44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db46:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800db48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d002      	beq.n	800db54 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800db4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db54:	bf00      	nop
 800db56:	3720      	adds	r7, #32
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}
 800db5c:	200062c0 	.word	0x200062c0
 800db60:	20006328 	.word	0x20006328
 800db64:	20006390 	.word	0x20006390

0800db68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b082      	sub	sp, #8
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800db70:	f001 fa58 	bl	800f024 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800db74:	4b2d      	ldr	r3, [pc, #180]	; (800dc2c <prvAddNewTaskToReadyList+0xc4>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	3301      	adds	r3, #1
 800db7a:	4a2c      	ldr	r2, [pc, #176]	; (800dc2c <prvAddNewTaskToReadyList+0xc4>)
 800db7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800db7e:	4b2c      	ldr	r3, [pc, #176]	; (800dc30 <prvAddNewTaskToReadyList+0xc8>)
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d109      	bne.n	800db9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800db86:	4a2a      	ldr	r2, [pc, #168]	; (800dc30 <prvAddNewTaskToReadyList+0xc8>)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800db8c:	4b27      	ldr	r3, [pc, #156]	; (800dc2c <prvAddNewTaskToReadyList+0xc4>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	2b01      	cmp	r3, #1
 800db92:	d110      	bne.n	800dbb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800db94:	f000 fc26 	bl	800e3e4 <prvInitialiseTaskLists>
 800db98:	e00d      	b.n	800dbb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800db9a:	4b26      	ldr	r3, [pc, #152]	; (800dc34 <prvAddNewTaskToReadyList+0xcc>)
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d109      	bne.n	800dbb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dba2:	4b23      	ldr	r3, [pc, #140]	; (800dc30 <prvAddNewTaskToReadyList+0xc8>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbac:	429a      	cmp	r2, r3
 800dbae:	d802      	bhi.n	800dbb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dbb0:	4a1f      	ldr	r2, [pc, #124]	; (800dc30 <prvAddNewTaskToReadyList+0xc8>)
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dbb6:	4b20      	ldr	r3, [pc, #128]	; (800dc38 <prvAddNewTaskToReadyList+0xd0>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	3301      	adds	r3, #1
 800dbbc:	4a1e      	ldr	r2, [pc, #120]	; (800dc38 <prvAddNewTaskToReadyList+0xd0>)
 800dbbe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800dbc0:	4b1d      	ldr	r3, [pc, #116]	; (800dc38 <prvAddNewTaskToReadyList+0xd0>)
 800dbc2:	681a      	ldr	r2, [r3, #0]
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbcc:	4b1b      	ldr	r3, [pc, #108]	; (800dc3c <prvAddNewTaskToReadyList+0xd4>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	429a      	cmp	r2, r3
 800dbd2:	d903      	bls.n	800dbdc <prvAddNewTaskToReadyList+0x74>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbd8:	4a18      	ldr	r2, [pc, #96]	; (800dc3c <prvAddNewTaskToReadyList+0xd4>)
 800dbda:	6013      	str	r3, [r2, #0]
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbe0:	4613      	mov	r3, r2
 800dbe2:	009b      	lsls	r3, r3, #2
 800dbe4:	4413      	add	r3, r2
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	4a15      	ldr	r2, [pc, #84]	; (800dc40 <prvAddNewTaskToReadyList+0xd8>)
 800dbea:	441a      	add	r2, r3
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	3304      	adds	r3, #4
 800dbf0:	4619      	mov	r1, r3
 800dbf2:	4610      	mov	r0, r2
 800dbf4:	f7ff f8fd 	bl	800cdf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dbf8:	f001 fa44 	bl	800f084 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dbfc:	4b0d      	ldr	r3, [pc, #52]	; (800dc34 <prvAddNewTaskToReadyList+0xcc>)
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d00e      	beq.n	800dc22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dc04:	4b0a      	ldr	r3, [pc, #40]	; (800dc30 <prvAddNewTaskToReadyList+0xc8>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	d207      	bcs.n	800dc22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dc12:	4b0c      	ldr	r3, [pc, #48]	; (800dc44 <prvAddNewTaskToReadyList+0xdc>)
 800dc14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc18:	601a      	str	r2, [r3, #0]
 800dc1a:	f3bf 8f4f 	dsb	sy
 800dc1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc22:	bf00      	nop
 800dc24:	3708      	adds	r7, #8
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	20002540 	.word	0x20002540
 800dc30:	2000206c 	.word	0x2000206c
 800dc34:	2000254c 	.word	0x2000254c
 800dc38:	2000255c 	.word	0x2000255c
 800dc3c:	20002548 	.word	0x20002548
 800dc40:	20002070 	.word	0x20002070
 800dc44:	e000ed04 	.word	0xe000ed04

0800dc48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dc50:	2300      	movs	r3, #0
 800dc52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d017      	beq.n	800dc8a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dc5a:	4b13      	ldr	r3, [pc, #76]	; (800dca8 <vTaskDelay+0x60>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d00a      	beq.n	800dc78 <vTaskDelay+0x30>
	__asm volatile
 800dc62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc66:	f383 8811 	msr	BASEPRI, r3
 800dc6a:	f3bf 8f6f 	isb	sy
 800dc6e:	f3bf 8f4f 	dsb	sy
 800dc72:	60bb      	str	r3, [r7, #8]
}
 800dc74:	bf00      	nop
 800dc76:	e7fe      	b.n	800dc76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dc78:	f000 f88a 	bl	800dd90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dc7c:	2100      	movs	r1, #0
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f000 fcfe 	bl	800e680 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dc84:	f000 f892 	bl	800ddac <xTaskResumeAll>
 800dc88:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d107      	bne.n	800dca0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800dc90:	4b06      	ldr	r3, [pc, #24]	; (800dcac <vTaskDelay+0x64>)
 800dc92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc96:	601a      	str	r2, [r3, #0]
 800dc98:	f3bf 8f4f 	dsb	sy
 800dc9c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dca0:	bf00      	nop
 800dca2:	3710      	adds	r7, #16
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}
 800dca8:	20002568 	.word	0x20002568
 800dcac:	e000ed04 	.word	0xe000ed04

0800dcb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b08a      	sub	sp, #40	; 0x28
 800dcb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dcbe:	463a      	mov	r2, r7
 800dcc0:	1d39      	adds	r1, r7, #4
 800dcc2:	f107 0308 	add.w	r3, r7, #8
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	f7ff f832 	bl	800cd30 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dccc:	6839      	ldr	r1, [r7, #0]
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	68ba      	ldr	r2, [r7, #8]
 800dcd2:	9202      	str	r2, [sp, #8]
 800dcd4:	9301      	str	r3, [sp, #4]
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	9300      	str	r3, [sp, #0]
 800dcda:	2300      	movs	r3, #0
 800dcdc:	460a      	mov	r2, r1
 800dcde:	4924      	ldr	r1, [pc, #144]	; (800dd70 <vTaskStartScheduler+0xc0>)
 800dce0:	4824      	ldr	r0, [pc, #144]	; (800dd74 <vTaskStartScheduler+0xc4>)
 800dce2:	f7ff fdf9 	bl	800d8d8 <xTaskCreateStatic>
 800dce6:	4603      	mov	r3, r0
 800dce8:	4a23      	ldr	r2, [pc, #140]	; (800dd78 <vTaskStartScheduler+0xc8>)
 800dcea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dcec:	4b22      	ldr	r3, [pc, #136]	; (800dd78 <vTaskStartScheduler+0xc8>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d002      	beq.n	800dcfa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800dcf4:	2301      	movs	r3, #1
 800dcf6:	617b      	str	r3, [r7, #20]
 800dcf8:	e001      	b.n	800dcfe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d102      	bne.n	800dd0a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800dd04:	f000 fd10 	bl	800e728 <xTimerCreateTimerTask>
 800dd08:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d11b      	bne.n	800dd48 <vTaskStartScheduler+0x98>
	__asm volatile
 800dd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd14:	f383 8811 	msr	BASEPRI, r3
 800dd18:	f3bf 8f6f 	isb	sy
 800dd1c:	f3bf 8f4f 	dsb	sy
 800dd20:	613b      	str	r3, [r7, #16]
}
 800dd22:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dd24:	4b15      	ldr	r3, [pc, #84]	; (800dd7c <vTaskStartScheduler+0xcc>)
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	3354      	adds	r3, #84	; 0x54
 800dd2a:	4a15      	ldr	r2, [pc, #84]	; (800dd80 <vTaskStartScheduler+0xd0>)
 800dd2c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dd2e:	4b15      	ldr	r3, [pc, #84]	; (800dd84 <vTaskStartScheduler+0xd4>)
 800dd30:	f04f 32ff 	mov.w	r2, #4294967295
 800dd34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dd36:	4b14      	ldr	r3, [pc, #80]	; (800dd88 <vTaskStartScheduler+0xd8>)
 800dd38:	2201      	movs	r2, #1
 800dd3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dd3c:	4b13      	ldr	r3, [pc, #76]	; (800dd8c <vTaskStartScheduler+0xdc>)
 800dd3e:	2200      	movs	r2, #0
 800dd40:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dd42:	f001 f8cd 	bl	800eee0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dd46:	e00e      	b.n	800dd66 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dd48:	697b      	ldr	r3, [r7, #20]
 800dd4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd4e:	d10a      	bne.n	800dd66 <vTaskStartScheduler+0xb6>
	__asm volatile
 800dd50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd54:	f383 8811 	msr	BASEPRI, r3
 800dd58:	f3bf 8f6f 	isb	sy
 800dd5c:	f3bf 8f4f 	dsb	sy
 800dd60:	60fb      	str	r3, [r7, #12]
}
 800dd62:	bf00      	nop
 800dd64:	e7fe      	b.n	800dd64 <vTaskStartScheduler+0xb4>
}
 800dd66:	bf00      	nop
 800dd68:	3718      	adds	r7, #24
 800dd6a:	46bd      	mov	sp, r7
 800dd6c:	bd80      	pop	{r7, pc}
 800dd6e:	bf00      	nop
 800dd70:	080148d4 	.word	0x080148d4
 800dd74:	0800e3b5 	.word	0x0800e3b5
 800dd78:	20002564 	.word	0x20002564
 800dd7c:	2000206c 	.word	0x2000206c
 800dd80:	20000088 	.word	0x20000088
 800dd84:	20002560 	.word	0x20002560
 800dd88:	2000254c 	.word	0x2000254c
 800dd8c:	20002544 	.word	0x20002544

0800dd90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dd90:	b480      	push	{r7}
 800dd92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dd94:	4b04      	ldr	r3, [pc, #16]	; (800dda8 <vTaskSuspendAll+0x18>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	4a03      	ldr	r2, [pc, #12]	; (800dda8 <vTaskSuspendAll+0x18>)
 800dd9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dd9e:	bf00      	nop
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr
 800dda8:	20002568 	.word	0x20002568

0800ddac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b084      	sub	sp, #16
 800ddb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ddba:	4b42      	ldr	r3, [pc, #264]	; (800dec4 <xTaskResumeAll+0x118>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d10a      	bne.n	800ddd8 <xTaskResumeAll+0x2c>
	__asm volatile
 800ddc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddc6:	f383 8811 	msr	BASEPRI, r3
 800ddca:	f3bf 8f6f 	isb	sy
 800ddce:	f3bf 8f4f 	dsb	sy
 800ddd2:	603b      	str	r3, [r7, #0]
}
 800ddd4:	bf00      	nop
 800ddd6:	e7fe      	b.n	800ddd6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ddd8:	f001 f924 	bl	800f024 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dddc:	4b39      	ldr	r3, [pc, #228]	; (800dec4 <xTaskResumeAll+0x118>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	3b01      	subs	r3, #1
 800dde2:	4a38      	ldr	r2, [pc, #224]	; (800dec4 <xTaskResumeAll+0x118>)
 800dde4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dde6:	4b37      	ldr	r3, [pc, #220]	; (800dec4 <xTaskResumeAll+0x118>)
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d162      	bne.n	800deb4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ddee:	4b36      	ldr	r3, [pc, #216]	; (800dec8 <xTaskResumeAll+0x11c>)
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d05e      	beq.n	800deb4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ddf6:	e02f      	b.n	800de58 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ddf8:	4b34      	ldr	r3, [pc, #208]	; (800decc <xTaskResumeAll+0x120>)
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	68db      	ldr	r3, [r3, #12]
 800ddfe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	3318      	adds	r3, #24
 800de04:	4618      	mov	r0, r3
 800de06:	f7ff f851 	bl	800ceac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	3304      	adds	r3, #4
 800de0e:	4618      	mov	r0, r3
 800de10:	f7ff f84c 	bl	800ceac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de18:	4b2d      	ldr	r3, [pc, #180]	; (800ded0 <xTaskResumeAll+0x124>)
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d903      	bls.n	800de28 <xTaskResumeAll+0x7c>
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de24:	4a2a      	ldr	r2, [pc, #168]	; (800ded0 <xTaskResumeAll+0x124>)
 800de26:	6013      	str	r3, [r2, #0]
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de2c:	4613      	mov	r3, r2
 800de2e:	009b      	lsls	r3, r3, #2
 800de30:	4413      	add	r3, r2
 800de32:	009b      	lsls	r3, r3, #2
 800de34:	4a27      	ldr	r2, [pc, #156]	; (800ded4 <xTaskResumeAll+0x128>)
 800de36:	441a      	add	r2, r3
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	3304      	adds	r3, #4
 800de3c:	4619      	mov	r1, r3
 800de3e:	4610      	mov	r0, r2
 800de40:	f7fe ffd7 	bl	800cdf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de48:	4b23      	ldr	r3, [pc, #140]	; (800ded8 <xTaskResumeAll+0x12c>)
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de4e:	429a      	cmp	r2, r3
 800de50:	d302      	bcc.n	800de58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800de52:	4b22      	ldr	r3, [pc, #136]	; (800dedc <xTaskResumeAll+0x130>)
 800de54:	2201      	movs	r2, #1
 800de56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800de58:	4b1c      	ldr	r3, [pc, #112]	; (800decc <xTaskResumeAll+0x120>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d1cb      	bne.n	800ddf8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d001      	beq.n	800de6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800de66:	f000 fb5f 	bl	800e528 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800de6a:	4b1d      	ldr	r3, [pc, #116]	; (800dee0 <xTaskResumeAll+0x134>)
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d010      	beq.n	800de98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800de76:	f000 f847 	bl	800df08 <xTaskIncrementTick>
 800de7a:	4603      	mov	r3, r0
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d002      	beq.n	800de86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800de80:	4b16      	ldr	r3, [pc, #88]	; (800dedc <xTaskResumeAll+0x130>)
 800de82:	2201      	movs	r2, #1
 800de84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	3b01      	subs	r3, #1
 800de8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d1f1      	bne.n	800de76 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800de92:	4b13      	ldr	r3, [pc, #76]	; (800dee0 <xTaskResumeAll+0x134>)
 800de94:	2200      	movs	r2, #0
 800de96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800de98:	4b10      	ldr	r3, [pc, #64]	; (800dedc <xTaskResumeAll+0x130>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d009      	beq.n	800deb4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dea0:	2301      	movs	r3, #1
 800dea2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dea4:	4b0f      	ldr	r3, [pc, #60]	; (800dee4 <xTaskResumeAll+0x138>)
 800dea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800deaa:	601a      	str	r2, [r3, #0]
 800deac:	f3bf 8f4f 	dsb	sy
 800deb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800deb4:	f001 f8e6 	bl	800f084 <vPortExitCritical>

	return xAlreadyYielded;
 800deb8:	68bb      	ldr	r3, [r7, #8]
}
 800deba:	4618      	mov	r0, r3
 800debc:	3710      	adds	r7, #16
 800debe:	46bd      	mov	sp, r7
 800dec0:	bd80      	pop	{r7, pc}
 800dec2:	bf00      	nop
 800dec4:	20002568 	.word	0x20002568
 800dec8:	20002540 	.word	0x20002540
 800decc:	20002500 	.word	0x20002500
 800ded0:	20002548 	.word	0x20002548
 800ded4:	20002070 	.word	0x20002070
 800ded8:	2000206c 	.word	0x2000206c
 800dedc:	20002554 	.word	0x20002554
 800dee0:	20002550 	.word	0x20002550
 800dee4:	e000ed04 	.word	0xe000ed04

0800dee8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dee8:	b480      	push	{r7}
 800deea:	b083      	sub	sp, #12
 800deec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800deee:	4b05      	ldr	r3, [pc, #20]	; (800df04 <xTaskGetTickCount+0x1c>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800def4:	687b      	ldr	r3, [r7, #4]
}
 800def6:	4618      	mov	r0, r3
 800def8:	370c      	adds	r7, #12
 800defa:	46bd      	mov	sp, r7
 800defc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df00:	4770      	bx	lr
 800df02:	bf00      	nop
 800df04:	20002544 	.word	0x20002544

0800df08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b086      	sub	sp, #24
 800df0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800df0e:	2300      	movs	r3, #0
 800df10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800df12:	4b4f      	ldr	r3, [pc, #316]	; (800e050 <xTaskIncrementTick+0x148>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	2b00      	cmp	r3, #0
 800df18:	f040 808f 	bne.w	800e03a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800df1c:	4b4d      	ldr	r3, [pc, #308]	; (800e054 <xTaskIncrementTick+0x14c>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	3301      	adds	r3, #1
 800df22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800df24:	4a4b      	ldr	r2, [pc, #300]	; (800e054 <xTaskIncrementTick+0x14c>)
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d120      	bne.n	800df72 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800df30:	4b49      	ldr	r3, [pc, #292]	; (800e058 <xTaskIncrementTick+0x150>)
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d00a      	beq.n	800df50 <xTaskIncrementTick+0x48>
	__asm volatile
 800df3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df3e:	f383 8811 	msr	BASEPRI, r3
 800df42:	f3bf 8f6f 	isb	sy
 800df46:	f3bf 8f4f 	dsb	sy
 800df4a:	603b      	str	r3, [r7, #0]
}
 800df4c:	bf00      	nop
 800df4e:	e7fe      	b.n	800df4e <xTaskIncrementTick+0x46>
 800df50:	4b41      	ldr	r3, [pc, #260]	; (800e058 <xTaskIncrementTick+0x150>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	60fb      	str	r3, [r7, #12]
 800df56:	4b41      	ldr	r3, [pc, #260]	; (800e05c <xTaskIncrementTick+0x154>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	4a3f      	ldr	r2, [pc, #252]	; (800e058 <xTaskIncrementTick+0x150>)
 800df5c:	6013      	str	r3, [r2, #0]
 800df5e:	4a3f      	ldr	r2, [pc, #252]	; (800e05c <xTaskIncrementTick+0x154>)
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	6013      	str	r3, [r2, #0]
 800df64:	4b3e      	ldr	r3, [pc, #248]	; (800e060 <xTaskIncrementTick+0x158>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	3301      	adds	r3, #1
 800df6a:	4a3d      	ldr	r2, [pc, #244]	; (800e060 <xTaskIncrementTick+0x158>)
 800df6c:	6013      	str	r3, [r2, #0]
 800df6e:	f000 fadb 	bl	800e528 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800df72:	4b3c      	ldr	r3, [pc, #240]	; (800e064 <xTaskIncrementTick+0x15c>)
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	693a      	ldr	r2, [r7, #16]
 800df78:	429a      	cmp	r2, r3
 800df7a:	d349      	bcc.n	800e010 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df7c:	4b36      	ldr	r3, [pc, #216]	; (800e058 <xTaskIncrementTick+0x150>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d104      	bne.n	800df90 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df86:	4b37      	ldr	r3, [pc, #220]	; (800e064 <xTaskIncrementTick+0x15c>)
 800df88:	f04f 32ff 	mov.w	r2, #4294967295
 800df8c:	601a      	str	r2, [r3, #0]
					break;
 800df8e:	e03f      	b.n	800e010 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df90:	4b31      	ldr	r3, [pc, #196]	; (800e058 <xTaskIncrementTick+0x150>)
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	68db      	ldr	r3, [r3, #12]
 800df96:	68db      	ldr	r3, [r3, #12]
 800df98:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dfa0:	693a      	ldr	r2, [r7, #16]
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	429a      	cmp	r2, r3
 800dfa6:	d203      	bcs.n	800dfb0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dfa8:	4a2e      	ldr	r2, [pc, #184]	; (800e064 <xTaskIncrementTick+0x15c>)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dfae:	e02f      	b.n	800e010 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dfb0:	68bb      	ldr	r3, [r7, #8]
 800dfb2:	3304      	adds	r3, #4
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f7fe ff79 	bl	800ceac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dfba:	68bb      	ldr	r3, [r7, #8]
 800dfbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d004      	beq.n	800dfcc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	3318      	adds	r3, #24
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f7fe ff70 	bl	800ceac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfd0:	4b25      	ldr	r3, [pc, #148]	; (800e068 <xTaskIncrementTick+0x160>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	d903      	bls.n	800dfe0 <xTaskIncrementTick+0xd8>
 800dfd8:	68bb      	ldr	r3, [r7, #8]
 800dfda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfdc:	4a22      	ldr	r2, [pc, #136]	; (800e068 <xTaskIncrementTick+0x160>)
 800dfde:	6013      	str	r3, [r2, #0]
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfe4:	4613      	mov	r3, r2
 800dfe6:	009b      	lsls	r3, r3, #2
 800dfe8:	4413      	add	r3, r2
 800dfea:	009b      	lsls	r3, r3, #2
 800dfec:	4a1f      	ldr	r2, [pc, #124]	; (800e06c <xTaskIncrementTick+0x164>)
 800dfee:	441a      	add	r2, r3
 800dff0:	68bb      	ldr	r3, [r7, #8]
 800dff2:	3304      	adds	r3, #4
 800dff4:	4619      	mov	r1, r3
 800dff6:	4610      	mov	r0, r2
 800dff8:	f7fe fefb 	bl	800cdf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dffc:	68bb      	ldr	r3, [r7, #8]
 800dffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e000:	4b1b      	ldr	r3, [pc, #108]	; (800e070 <xTaskIncrementTick+0x168>)
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e006:	429a      	cmp	r2, r3
 800e008:	d3b8      	bcc.n	800df7c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e00a:	2301      	movs	r3, #1
 800e00c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e00e:	e7b5      	b.n	800df7c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e010:	4b17      	ldr	r3, [pc, #92]	; (800e070 <xTaskIncrementTick+0x168>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e016:	4915      	ldr	r1, [pc, #84]	; (800e06c <xTaskIncrementTick+0x164>)
 800e018:	4613      	mov	r3, r2
 800e01a:	009b      	lsls	r3, r3, #2
 800e01c:	4413      	add	r3, r2
 800e01e:	009b      	lsls	r3, r3, #2
 800e020:	440b      	add	r3, r1
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2b01      	cmp	r3, #1
 800e026:	d901      	bls.n	800e02c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e028:	2301      	movs	r3, #1
 800e02a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e02c:	4b11      	ldr	r3, [pc, #68]	; (800e074 <xTaskIncrementTick+0x16c>)
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d007      	beq.n	800e044 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e034:	2301      	movs	r3, #1
 800e036:	617b      	str	r3, [r7, #20]
 800e038:	e004      	b.n	800e044 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e03a:	4b0f      	ldr	r3, [pc, #60]	; (800e078 <xTaskIncrementTick+0x170>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	3301      	adds	r3, #1
 800e040:	4a0d      	ldr	r2, [pc, #52]	; (800e078 <xTaskIncrementTick+0x170>)
 800e042:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e044:	697b      	ldr	r3, [r7, #20]
}
 800e046:	4618      	mov	r0, r3
 800e048:	3718      	adds	r7, #24
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bd80      	pop	{r7, pc}
 800e04e:	bf00      	nop
 800e050:	20002568 	.word	0x20002568
 800e054:	20002544 	.word	0x20002544
 800e058:	200024f8 	.word	0x200024f8
 800e05c:	200024fc 	.word	0x200024fc
 800e060:	20002558 	.word	0x20002558
 800e064:	20002560 	.word	0x20002560
 800e068:	20002548 	.word	0x20002548
 800e06c:	20002070 	.word	0x20002070
 800e070:	2000206c 	.word	0x2000206c
 800e074:	20002554 	.word	0x20002554
 800e078:	20002550 	.word	0x20002550

0800e07c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e07c:	b480      	push	{r7}
 800e07e:	b085      	sub	sp, #20
 800e080:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e082:	4b2a      	ldr	r3, [pc, #168]	; (800e12c <vTaskSwitchContext+0xb0>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d003      	beq.n	800e092 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e08a:	4b29      	ldr	r3, [pc, #164]	; (800e130 <vTaskSwitchContext+0xb4>)
 800e08c:	2201      	movs	r2, #1
 800e08e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e090:	e046      	b.n	800e120 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e092:	4b27      	ldr	r3, [pc, #156]	; (800e130 <vTaskSwitchContext+0xb4>)
 800e094:	2200      	movs	r2, #0
 800e096:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e098:	4b26      	ldr	r3, [pc, #152]	; (800e134 <vTaskSwitchContext+0xb8>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	60fb      	str	r3, [r7, #12]
 800e09e:	e010      	b.n	800e0c2 <vTaskSwitchContext+0x46>
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d10a      	bne.n	800e0bc <vTaskSwitchContext+0x40>
	__asm volatile
 800e0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0aa:	f383 8811 	msr	BASEPRI, r3
 800e0ae:	f3bf 8f6f 	isb	sy
 800e0b2:	f3bf 8f4f 	dsb	sy
 800e0b6:	607b      	str	r3, [r7, #4]
}
 800e0b8:	bf00      	nop
 800e0ba:	e7fe      	b.n	800e0ba <vTaskSwitchContext+0x3e>
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	3b01      	subs	r3, #1
 800e0c0:	60fb      	str	r3, [r7, #12]
 800e0c2:	491d      	ldr	r1, [pc, #116]	; (800e138 <vTaskSwitchContext+0xbc>)
 800e0c4:	68fa      	ldr	r2, [r7, #12]
 800e0c6:	4613      	mov	r3, r2
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	4413      	add	r3, r2
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	440b      	add	r3, r1
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d0e4      	beq.n	800e0a0 <vTaskSwitchContext+0x24>
 800e0d6:	68fa      	ldr	r2, [r7, #12]
 800e0d8:	4613      	mov	r3, r2
 800e0da:	009b      	lsls	r3, r3, #2
 800e0dc:	4413      	add	r3, r2
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4a15      	ldr	r2, [pc, #84]	; (800e138 <vTaskSwitchContext+0xbc>)
 800e0e2:	4413      	add	r3, r2
 800e0e4:	60bb      	str	r3, [r7, #8]
 800e0e6:	68bb      	ldr	r3, [r7, #8]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	685a      	ldr	r2, [r3, #4]
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	605a      	str	r2, [r3, #4]
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	685a      	ldr	r2, [r3, #4]
 800e0f4:	68bb      	ldr	r3, [r7, #8]
 800e0f6:	3308      	adds	r3, #8
 800e0f8:	429a      	cmp	r2, r3
 800e0fa:	d104      	bne.n	800e106 <vTaskSwitchContext+0x8a>
 800e0fc:	68bb      	ldr	r3, [r7, #8]
 800e0fe:	685b      	ldr	r3, [r3, #4]
 800e100:	685a      	ldr	r2, [r3, #4]
 800e102:	68bb      	ldr	r3, [r7, #8]
 800e104:	605a      	str	r2, [r3, #4]
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	4a0b      	ldr	r2, [pc, #44]	; (800e13c <vTaskSwitchContext+0xc0>)
 800e10e:	6013      	str	r3, [r2, #0]
 800e110:	4a08      	ldr	r2, [pc, #32]	; (800e134 <vTaskSwitchContext+0xb8>)
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e116:	4b09      	ldr	r3, [pc, #36]	; (800e13c <vTaskSwitchContext+0xc0>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	3354      	adds	r3, #84	; 0x54
 800e11c:	4a08      	ldr	r2, [pc, #32]	; (800e140 <vTaskSwitchContext+0xc4>)
 800e11e:	6013      	str	r3, [r2, #0]
}
 800e120:	bf00      	nop
 800e122:	3714      	adds	r7, #20
 800e124:	46bd      	mov	sp, r7
 800e126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12a:	4770      	bx	lr
 800e12c:	20002568 	.word	0x20002568
 800e130:	20002554 	.word	0x20002554
 800e134:	20002548 	.word	0x20002548
 800e138:	20002070 	.word	0x20002070
 800e13c:	2000206c 	.word	0x2000206c
 800e140:	20000088 	.word	0x20000088

0800e144 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b084      	sub	sp, #16
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
 800e14c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d10a      	bne.n	800e16a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e158:	f383 8811 	msr	BASEPRI, r3
 800e15c:	f3bf 8f6f 	isb	sy
 800e160:	f3bf 8f4f 	dsb	sy
 800e164:	60fb      	str	r3, [r7, #12]
}
 800e166:	bf00      	nop
 800e168:	e7fe      	b.n	800e168 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e16a:	4b07      	ldr	r3, [pc, #28]	; (800e188 <vTaskPlaceOnEventList+0x44>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	3318      	adds	r3, #24
 800e170:	4619      	mov	r1, r3
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f7fe fe61 	bl	800ce3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e178:	2101      	movs	r1, #1
 800e17a:	6838      	ldr	r0, [r7, #0]
 800e17c:	f000 fa80 	bl	800e680 <prvAddCurrentTaskToDelayedList>
}
 800e180:	bf00      	nop
 800e182:	3710      	adds	r7, #16
 800e184:	46bd      	mov	sp, r7
 800e186:	bd80      	pop	{r7, pc}
 800e188:	2000206c 	.word	0x2000206c

0800e18c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b086      	sub	sp, #24
 800e190:	af00      	add	r7, sp, #0
 800e192:	60f8      	str	r0, [r7, #12]
 800e194:	60b9      	str	r1, [r7, #8]
 800e196:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d10a      	bne.n	800e1b4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a2:	f383 8811 	msr	BASEPRI, r3
 800e1a6:	f3bf 8f6f 	isb	sy
 800e1aa:	f3bf 8f4f 	dsb	sy
 800e1ae:	617b      	str	r3, [r7, #20]
}
 800e1b0:	bf00      	nop
 800e1b2:	e7fe      	b.n	800e1b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e1b4:	4b0a      	ldr	r3, [pc, #40]	; (800e1e0 <vTaskPlaceOnEventListRestricted+0x54>)
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	3318      	adds	r3, #24
 800e1ba:	4619      	mov	r1, r3
 800e1bc:	68f8      	ldr	r0, [r7, #12]
 800e1be:	f7fe fe18 	bl	800cdf2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d002      	beq.n	800e1ce <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e1c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e1cc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e1ce:	6879      	ldr	r1, [r7, #4]
 800e1d0:	68b8      	ldr	r0, [r7, #8]
 800e1d2:	f000 fa55 	bl	800e680 <prvAddCurrentTaskToDelayedList>
	}
 800e1d6:	bf00      	nop
 800e1d8:	3718      	adds	r7, #24
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}
 800e1de:	bf00      	nop
 800e1e0:	2000206c 	.word	0x2000206c

0800e1e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b086      	sub	sp, #24
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	68db      	ldr	r3, [r3, #12]
 800e1f0:	68db      	ldr	r3, [r3, #12]
 800e1f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d10a      	bne.n	800e210 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1fe:	f383 8811 	msr	BASEPRI, r3
 800e202:	f3bf 8f6f 	isb	sy
 800e206:	f3bf 8f4f 	dsb	sy
 800e20a:	60fb      	str	r3, [r7, #12]
}
 800e20c:	bf00      	nop
 800e20e:	e7fe      	b.n	800e20e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	3318      	adds	r3, #24
 800e214:	4618      	mov	r0, r3
 800e216:	f7fe fe49 	bl	800ceac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e21a:	4b1e      	ldr	r3, [pc, #120]	; (800e294 <xTaskRemoveFromEventList+0xb0>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d11d      	bne.n	800e25e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	3304      	adds	r3, #4
 800e226:	4618      	mov	r0, r3
 800e228:	f7fe fe40 	bl	800ceac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e230:	4b19      	ldr	r3, [pc, #100]	; (800e298 <xTaskRemoveFromEventList+0xb4>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	429a      	cmp	r2, r3
 800e236:	d903      	bls.n	800e240 <xTaskRemoveFromEventList+0x5c>
 800e238:	693b      	ldr	r3, [r7, #16]
 800e23a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e23c:	4a16      	ldr	r2, [pc, #88]	; (800e298 <xTaskRemoveFromEventList+0xb4>)
 800e23e:	6013      	str	r3, [r2, #0]
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e244:	4613      	mov	r3, r2
 800e246:	009b      	lsls	r3, r3, #2
 800e248:	4413      	add	r3, r2
 800e24a:	009b      	lsls	r3, r3, #2
 800e24c:	4a13      	ldr	r2, [pc, #76]	; (800e29c <xTaskRemoveFromEventList+0xb8>)
 800e24e:	441a      	add	r2, r3
 800e250:	693b      	ldr	r3, [r7, #16]
 800e252:	3304      	adds	r3, #4
 800e254:	4619      	mov	r1, r3
 800e256:	4610      	mov	r0, r2
 800e258:	f7fe fdcb 	bl	800cdf2 <vListInsertEnd>
 800e25c:	e005      	b.n	800e26a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e25e:	693b      	ldr	r3, [r7, #16]
 800e260:	3318      	adds	r3, #24
 800e262:	4619      	mov	r1, r3
 800e264:	480e      	ldr	r0, [pc, #56]	; (800e2a0 <xTaskRemoveFromEventList+0xbc>)
 800e266:	f7fe fdc4 	bl	800cdf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e26e:	4b0d      	ldr	r3, [pc, #52]	; (800e2a4 <xTaskRemoveFromEventList+0xc0>)
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e274:	429a      	cmp	r2, r3
 800e276:	d905      	bls.n	800e284 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e278:	2301      	movs	r3, #1
 800e27a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e27c:	4b0a      	ldr	r3, [pc, #40]	; (800e2a8 <xTaskRemoveFromEventList+0xc4>)
 800e27e:	2201      	movs	r2, #1
 800e280:	601a      	str	r2, [r3, #0]
 800e282:	e001      	b.n	800e288 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e284:	2300      	movs	r3, #0
 800e286:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e288:	697b      	ldr	r3, [r7, #20]
}
 800e28a:	4618      	mov	r0, r3
 800e28c:	3718      	adds	r7, #24
 800e28e:	46bd      	mov	sp, r7
 800e290:	bd80      	pop	{r7, pc}
 800e292:	bf00      	nop
 800e294:	20002568 	.word	0x20002568
 800e298:	20002548 	.word	0x20002548
 800e29c:	20002070 	.word	0x20002070
 800e2a0:	20002500 	.word	0x20002500
 800e2a4:	2000206c 	.word	0x2000206c
 800e2a8:	20002554 	.word	0x20002554

0800e2ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	b083      	sub	sp, #12
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e2b4:	4b06      	ldr	r3, [pc, #24]	; (800e2d0 <vTaskInternalSetTimeOutState+0x24>)
 800e2b6:	681a      	ldr	r2, [r3, #0]
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e2bc:	4b05      	ldr	r3, [pc, #20]	; (800e2d4 <vTaskInternalSetTimeOutState+0x28>)
 800e2be:	681a      	ldr	r2, [r3, #0]
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	605a      	str	r2, [r3, #4]
}
 800e2c4:	bf00      	nop
 800e2c6:	370c      	adds	r7, #12
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ce:	4770      	bx	lr
 800e2d0:	20002558 	.word	0x20002558
 800e2d4:	20002544 	.word	0x20002544

0800e2d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b088      	sub	sp, #32
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
 800e2e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d10a      	bne.n	800e2fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e2e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2ec:	f383 8811 	msr	BASEPRI, r3
 800e2f0:	f3bf 8f6f 	isb	sy
 800e2f4:	f3bf 8f4f 	dsb	sy
 800e2f8:	613b      	str	r3, [r7, #16]
}
 800e2fa:	bf00      	nop
 800e2fc:	e7fe      	b.n	800e2fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d10a      	bne.n	800e31a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e304:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e308:	f383 8811 	msr	BASEPRI, r3
 800e30c:	f3bf 8f6f 	isb	sy
 800e310:	f3bf 8f4f 	dsb	sy
 800e314:	60fb      	str	r3, [r7, #12]
}
 800e316:	bf00      	nop
 800e318:	e7fe      	b.n	800e318 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e31a:	f000 fe83 	bl	800f024 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e31e:	4b1d      	ldr	r3, [pc, #116]	; (800e394 <xTaskCheckForTimeOut+0xbc>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	685b      	ldr	r3, [r3, #4]
 800e328:	69ba      	ldr	r2, [r7, #24]
 800e32a:	1ad3      	subs	r3, r2, r3
 800e32c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e336:	d102      	bne.n	800e33e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e338:	2300      	movs	r3, #0
 800e33a:	61fb      	str	r3, [r7, #28]
 800e33c:	e023      	b.n	800e386 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681a      	ldr	r2, [r3, #0]
 800e342:	4b15      	ldr	r3, [pc, #84]	; (800e398 <xTaskCheckForTimeOut+0xc0>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	429a      	cmp	r2, r3
 800e348:	d007      	beq.n	800e35a <xTaskCheckForTimeOut+0x82>
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	685b      	ldr	r3, [r3, #4]
 800e34e:	69ba      	ldr	r2, [r7, #24]
 800e350:	429a      	cmp	r2, r3
 800e352:	d302      	bcc.n	800e35a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e354:	2301      	movs	r3, #1
 800e356:	61fb      	str	r3, [r7, #28]
 800e358:	e015      	b.n	800e386 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	697a      	ldr	r2, [r7, #20]
 800e360:	429a      	cmp	r2, r3
 800e362:	d20b      	bcs.n	800e37c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	681a      	ldr	r2, [r3, #0]
 800e368:	697b      	ldr	r3, [r7, #20]
 800e36a:	1ad2      	subs	r2, r2, r3
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f7ff ff9b 	bl	800e2ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e376:	2300      	movs	r3, #0
 800e378:	61fb      	str	r3, [r7, #28]
 800e37a:	e004      	b.n	800e386 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	2200      	movs	r2, #0
 800e380:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e382:	2301      	movs	r3, #1
 800e384:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e386:	f000 fe7d 	bl	800f084 <vPortExitCritical>

	return xReturn;
 800e38a:	69fb      	ldr	r3, [r7, #28]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3720      	adds	r7, #32
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}
 800e394:	20002544 	.word	0x20002544
 800e398:	20002558 	.word	0x20002558

0800e39c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e39c:	b480      	push	{r7}
 800e39e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e3a0:	4b03      	ldr	r3, [pc, #12]	; (800e3b0 <vTaskMissedYield+0x14>)
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	601a      	str	r2, [r3, #0]
}
 800e3a6:	bf00      	nop
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr
 800e3b0:	20002554 	.word	0x20002554

0800e3b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b082      	sub	sp, #8
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e3bc:	f000 f852 	bl	800e464 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e3c0:	4b06      	ldr	r3, [pc, #24]	; (800e3dc <prvIdleTask+0x28>)
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	2b01      	cmp	r3, #1
 800e3c6:	d9f9      	bls.n	800e3bc <prvIdleTask+0x8>
			{
				taskYIELD();
 800e3c8:	4b05      	ldr	r3, [pc, #20]	; (800e3e0 <prvIdleTask+0x2c>)
 800e3ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3ce:	601a      	str	r2, [r3, #0]
 800e3d0:	f3bf 8f4f 	dsb	sy
 800e3d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e3d8:	e7f0      	b.n	800e3bc <prvIdleTask+0x8>
 800e3da:	bf00      	nop
 800e3dc:	20002070 	.word	0x20002070
 800e3e0:	e000ed04 	.word	0xe000ed04

0800e3e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	607b      	str	r3, [r7, #4]
 800e3ee:	e00c      	b.n	800e40a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e3f0:	687a      	ldr	r2, [r7, #4]
 800e3f2:	4613      	mov	r3, r2
 800e3f4:	009b      	lsls	r3, r3, #2
 800e3f6:	4413      	add	r3, r2
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	4a12      	ldr	r2, [pc, #72]	; (800e444 <prvInitialiseTaskLists+0x60>)
 800e3fc:	4413      	add	r3, r2
 800e3fe:	4618      	mov	r0, r3
 800e400:	f7fe fcca 	bl	800cd98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	3301      	adds	r3, #1
 800e408:	607b      	str	r3, [r7, #4]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	2b37      	cmp	r3, #55	; 0x37
 800e40e:	d9ef      	bls.n	800e3f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e410:	480d      	ldr	r0, [pc, #52]	; (800e448 <prvInitialiseTaskLists+0x64>)
 800e412:	f7fe fcc1 	bl	800cd98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e416:	480d      	ldr	r0, [pc, #52]	; (800e44c <prvInitialiseTaskLists+0x68>)
 800e418:	f7fe fcbe 	bl	800cd98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e41c:	480c      	ldr	r0, [pc, #48]	; (800e450 <prvInitialiseTaskLists+0x6c>)
 800e41e:	f7fe fcbb 	bl	800cd98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e422:	480c      	ldr	r0, [pc, #48]	; (800e454 <prvInitialiseTaskLists+0x70>)
 800e424:	f7fe fcb8 	bl	800cd98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e428:	480b      	ldr	r0, [pc, #44]	; (800e458 <prvInitialiseTaskLists+0x74>)
 800e42a:	f7fe fcb5 	bl	800cd98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e42e:	4b0b      	ldr	r3, [pc, #44]	; (800e45c <prvInitialiseTaskLists+0x78>)
 800e430:	4a05      	ldr	r2, [pc, #20]	; (800e448 <prvInitialiseTaskLists+0x64>)
 800e432:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e434:	4b0a      	ldr	r3, [pc, #40]	; (800e460 <prvInitialiseTaskLists+0x7c>)
 800e436:	4a05      	ldr	r2, [pc, #20]	; (800e44c <prvInitialiseTaskLists+0x68>)
 800e438:	601a      	str	r2, [r3, #0]
}
 800e43a:	bf00      	nop
 800e43c:	3708      	adds	r7, #8
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
 800e442:	bf00      	nop
 800e444:	20002070 	.word	0x20002070
 800e448:	200024d0 	.word	0x200024d0
 800e44c:	200024e4 	.word	0x200024e4
 800e450:	20002500 	.word	0x20002500
 800e454:	20002514 	.word	0x20002514
 800e458:	2000252c 	.word	0x2000252c
 800e45c:	200024f8 	.word	0x200024f8
 800e460:	200024fc 	.word	0x200024fc

0800e464 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e46a:	e019      	b.n	800e4a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e46c:	f000 fdda 	bl	800f024 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e470:	4b10      	ldr	r3, [pc, #64]	; (800e4b4 <prvCheckTasksWaitingTermination+0x50>)
 800e472:	68db      	ldr	r3, [r3, #12]
 800e474:	68db      	ldr	r3, [r3, #12]
 800e476:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	3304      	adds	r3, #4
 800e47c:	4618      	mov	r0, r3
 800e47e:	f7fe fd15 	bl	800ceac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e482:	4b0d      	ldr	r3, [pc, #52]	; (800e4b8 <prvCheckTasksWaitingTermination+0x54>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	3b01      	subs	r3, #1
 800e488:	4a0b      	ldr	r2, [pc, #44]	; (800e4b8 <prvCheckTasksWaitingTermination+0x54>)
 800e48a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e48c:	4b0b      	ldr	r3, [pc, #44]	; (800e4bc <prvCheckTasksWaitingTermination+0x58>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	3b01      	subs	r3, #1
 800e492:	4a0a      	ldr	r2, [pc, #40]	; (800e4bc <prvCheckTasksWaitingTermination+0x58>)
 800e494:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e496:	f000 fdf5 	bl	800f084 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f000 f810 	bl	800e4c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e4a0:	4b06      	ldr	r3, [pc, #24]	; (800e4bc <prvCheckTasksWaitingTermination+0x58>)
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d1e1      	bne.n	800e46c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e4a8:	bf00      	nop
 800e4aa:	bf00      	nop
 800e4ac:	3708      	adds	r7, #8
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}
 800e4b2:	bf00      	nop
 800e4b4:	20002514 	.word	0x20002514
 800e4b8:	20002540 	.word	0x20002540
 800e4bc:	20002528 	.word	0x20002528

0800e4c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e4c0:	b580      	push	{r7, lr}
 800e4c2:	b084      	sub	sp, #16
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	3354      	adds	r3, #84	; 0x54
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f003 ff0d 	bl	80122ec <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d108      	bne.n	800e4ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f000 ff8d 	bl	800f400 <vPortFree>
				vPortFree( pxTCB );
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f000 ff8a 	bl	800f400 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e4ec:	e018      	b.n	800e520 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	d103      	bne.n	800e500 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 ff81 	bl	800f400 <vPortFree>
	}
 800e4fe:	e00f      	b.n	800e520 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800e506:	2b02      	cmp	r3, #2
 800e508:	d00a      	beq.n	800e520 <prvDeleteTCB+0x60>
	__asm volatile
 800e50a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e50e:	f383 8811 	msr	BASEPRI, r3
 800e512:	f3bf 8f6f 	isb	sy
 800e516:	f3bf 8f4f 	dsb	sy
 800e51a:	60fb      	str	r3, [r7, #12]
}
 800e51c:	bf00      	nop
 800e51e:	e7fe      	b.n	800e51e <prvDeleteTCB+0x5e>
	}
 800e520:	bf00      	nop
 800e522:	3710      	adds	r7, #16
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}

0800e528 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e528:	b480      	push	{r7}
 800e52a:	b083      	sub	sp, #12
 800e52c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e52e:	4b0c      	ldr	r3, [pc, #48]	; (800e560 <prvResetNextTaskUnblockTime+0x38>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d104      	bne.n	800e542 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e538:	4b0a      	ldr	r3, [pc, #40]	; (800e564 <prvResetNextTaskUnblockTime+0x3c>)
 800e53a:	f04f 32ff 	mov.w	r2, #4294967295
 800e53e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e540:	e008      	b.n	800e554 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e542:	4b07      	ldr	r3, [pc, #28]	; (800e560 <prvResetNextTaskUnblockTime+0x38>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	68db      	ldr	r3, [r3, #12]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	685b      	ldr	r3, [r3, #4]
 800e550:	4a04      	ldr	r2, [pc, #16]	; (800e564 <prvResetNextTaskUnblockTime+0x3c>)
 800e552:	6013      	str	r3, [r2, #0]
}
 800e554:	bf00      	nop
 800e556:	370c      	adds	r7, #12
 800e558:	46bd      	mov	sp, r7
 800e55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55e:	4770      	bx	lr
 800e560:	200024f8 	.word	0x200024f8
 800e564:	20002560 	.word	0x20002560

0800e568 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e568:	b480      	push	{r7}
 800e56a:	b083      	sub	sp, #12
 800e56c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e56e:	4b0b      	ldr	r3, [pc, #44]	; (800e59c <xTaskGetSchedulerState+0x34>)
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d102      	bne.n	800e57c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e576:	2301      	movs	r3, #1
 800e578:	607b      	str	r3, [r7, #4]
 800e57a:	e008      	b.n	800e58e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e57c:	4b08      	ldr	r3, [pc, #32]	; (800e5a0 <xTaskGetSchedulerState+0x38>)
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d102      	bne.n	800e58a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e584:	2302      	movs	r3, #2
 800e586:	607b      	str	r3, [r7, #4]
 800e588:	e001      	b.n	800e58e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e58a:	2300      	movs	r3, #0
 800e58c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e58e:	687b      	ldr	r3, [r7, #4]
	}
 800e590:	4618      	mov	r0, r3
 800e592:	370c      	adds	r7, #12
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr
 800e59c:	2000254c 	.word	0x2000254c
 800e5a0:	20002568 	.word	0x20002568

0800e5a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b086      	sub	sp, #24
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d056      	beq.n	800e668 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e5ba:	4b2e      	ldr	r3, [pc, #184]	; (800e674 <xTaskPriorityDisinherit+0xd0>)
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	693a      	ldr	r2, [r7, #16]
 800e5c0:	429a      	cmp	r2, r3
 800e5c2:	d00a      	beq.n	800e5da <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5c8:	f383 8811 	msr	BASEPRI, r3
 800e5cc:	f3bf 8f6f 	isb	sy
 800e5d0:	f3bf 8f4f 	dsb	sy
 800e5d4:	60fb      	str	r3, [r7, #12]
}
 800e5d6:	bf00      	nop
 800e5d8:	e7fe      	b.n	800e5d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e5da:	693b      	ldr	r3, [r7, #16]
 800e5dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d10a      	bne.n	800e5f8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e6:	f383 8811 	msr	BASEPRI, r3
 800e5ea:	f3bf 8f6f 	isb	sy
 800e5ee:	f3bf 8f4f 	dsb	sy
 800e5f2:	60bb      	str	r3, [r7, #8]
}
 800e5f4:	bf00      	nop
 800e5f6:	e7fe      	b.n	800e5f6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e5f8:	693b      	ldr	r3, [r7, #16]
 800e5fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e5fc:	1e5a      	subs	r2, r3, #1
 800e5fe:	693b      	ldr	r3, [r7, #16]
 800e600:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e602:	693b      	ldr	r3, [r7, #16]
 800e604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d02c      	beq.n	800e668 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e60e:	693b      	ldr	r3, [r7, #16]
 800e610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e612:	2b00      	cmp	r3, #0
 800e614:	d128      	bne.n	800e668 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e616:	693b      	ldr	r3, [r7, #16]
 800e618:	3304      	adds	r3, #4
 800e61a:	4618      	mov	r0, r3
 800e61c:	f7fe fc46 	bl	800ceac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e620:	693b      	ldr	r3, [r7, #16]
 800e622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e628:	693b      	ldr	r3, [r7, #16]
 800e62a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e62c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e634:	693b      	ldr	r3, [r7, #16]
 800e636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e638:	4b0f      	ldr	r3, [pc, #60]	; (800e678 <xTaskPriorityDisinherit+0xd4>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d903      	bls.n	800e648 <xTaskPriorityDisinherit+0xa4>
 800e640:	693b      	ldr	r3, [r7, #16]
 800e642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e644:	4a0c      	ldr	r2, [pc, #48]	; (800e678 <xTaskPriorityDisinherit+0xd4>)
 800e646:	6013      	str	r3, [r2, #0]
 800e648:	693b      	ldr	r3, [r7, #16]
 800e64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e64c:	4613      	mov	r3, r2
 800e64e:	009b      	lsls	r3, r3, #2
 800e650:	4413      	add	r3, r2
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	4a09      	ldr	r2, [pc, #36]	; (800e67c <xTaskPriorityDisinherit+0xd8>)
 800e656:	441a      	add	r2, r3
 800e658:	693b      	ldr	r3, [r7, #16]
 800e65a:	3304      	adds	r3, #4
 800e65c:	4619      	mov	r1, r3
 800e65e:	4610      	mov	r0, r2
 800e660:	f7fe fbc7 	bl	800cdf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e664:	2301      	movs	r3, #1
 800e666:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e668:	697b      	ldr	r3, [r7, #20]
	}
 800e66a:	4618      	mov	r0, r3
 800e66c:	3718      	adds	r7, #24
 800e66e:	46bd      	mov	sp, r7
 800e670:	bd80      	pop	{r7, pc}
 800e672:	bf00      	nop
 800e674:	2000206c 	.word	0x2000206c
 800e678:	20002548 	.word	0x20002548
 800e67c:	20002070 	.word	0x20002070

0800e680 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e68a:	4b21      	ldr	r3, [pc, #132]	; (800e710 <prvAddCurrentTaskToDelayedList+0x90>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e690:	4b20      	ldr	r3, [pc, #128]	; (800e714 <prvAddCurrentTaskToDelayedList+0x94>)
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	3304      	adds	r3, #4
 800e696:	4618      	mov	r0, r3
 800e698:	f7fe fc08 	bl	800ceac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6a2:	d10a      	bne.n	800e6ba <prvAddCurrentTaskToDelayedList+0x3a>
 800e6a4:	683b      	ldr	r3, [r7, #0]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d007      	beq.n	800e6ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e6aa:	4b1a      	ldr	r3, [pc, #104]	; (800e714 <prvAddCurrentTaskToDelayedList+0x94>)
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	3304      	adds	r3, #4
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	4819      	ldr	r0, [pc, #100]	; (800e718 <prvAddCurrentTaskToDelayedList+0x98>)
 800e6b4:	f7fe fb9d 	bl	800cdf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e6b8:	e026      	b.n	800e708 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e6ba:	68fa      	ldr	r2, [r7, #12]
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	4413      	add	r3, r2
 800e6c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e6c2:	4b14      	ldr	r3, [pc, #80]	; (800e714 <prvAddCurrentTaskToDelayedList+0x94>)
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	68ba      	ldr	r2, [r7, #8]
 800e6c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e6ca:	68ba      	ldr	r2, [r7, #8]
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	429a      	cmp	r2, r3
 800e6d0:	d209      	bcs.n	800e6e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e6d2:	4b12      	ldr	r3, [pc, #72]	; (800e71c <prvAddCurrentTaskToDelayedList+0x9c>)
 800e6d4:	681a      	ldr	r2, [r3, #0]
 800e6d6:	4b0f      	ldr	r3, [pc, #60]	; (800e714 <prvAddCurrentTaskToDelayedList+0x94>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	3304      	adds	r3, #4
 800e6dc:	4619      	mov	r1, r3
 800e6de:	4610      	mov	r0, r2
 800e6e0:	f7fe fbab 	bl	800ce3a <vListInsert>
}
 800e6e4:	e010      	b.n	800e708 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e6e6:	4b0e      	ldr	r3, [pc, #56]	; (800e720 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e6e8:	681a      	ldr	r2, [r3, #0]
 800e6ea:	4b0a      	ldr	r3, [pc, #40]	; (800e714 <prvAddCurrentTaskToDelayedList+0x94>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	3304      	adds	r3, #4
 800e6f0:	4619      	mov	r1, r3
 800e6f2:	4610      	mov	r0, r2
 800e6f4:	f7fe fba1 	bl	800ce3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e6f8:	4b0a      	ldr	r3, [pc, #40]	; (800e724 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	68ba      	ldr	r2, [r7, #8]
 800e6fe:	429a      	cmp	r2, r3
 800e700:	d202      	bcs.n	800e708 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e702:	4a08      	ldr	r2, [pc, #32]	; (800e724 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e704:	68bb      	ldr	r3, [r7, #8]
 800e706:	6013      	str	r3, [r2, #0]
}
 800e708:	bf00      	nop
 800e70a:	3710      	adds	r7, #16
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	20002544 	.word	0x20002544
 800e714:	2000206c 	.word	0x2000206c
 800e718:	2000252c 	.word	0x2000252c
 800e71c:	200024fc 	.word	0x200024fc
 800e720:	200024f8 	.word	0x200024f8
 800e724:	20002560 	.word	0x20002560

0800e728 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b08a      	sub	sp, #40	; 0x28
 800e72c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e72e:	2300      	movs	r3, #0
 800e730:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e732:	f000 fb07 	bl	800ed44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e736:	4b1c      	ldr	r3, [pc, #112]	; (800e7a8 <xTimerCreateTimerTask+0x80>)
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d021      	beq.n	800e782 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e73e:	2300      	movs	r3, #0
 800e740:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e742:	2300      	movs	r3, #0
 800e744:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e746:	1d3a      	adds	r2, r7, #4
 800e748:	f107 0108 	add.w	r1, r7, #8
 800e74c:	f107 030c 	add.w	r3, r7, #12
 800e750:	4618      	mov	r0, r3
 800e752:	f7fe fb07 	bl	800cd64 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e756:	6879      	ldr	r1, [r7, #4]
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	68fa      	ldr	r2, [r7, #12]
 800e75c:	9202      	str	r2, [sp, #8]
 800e75e:	9301      	str	r3, [sp, #4]
 800e760:	2302      	movs	r3, #2
 800e762:	9300      	str	r3, [sp, #0]
 800e764:	2300      	movs	r3, #0
 800e766:	460a      	mov	r2, r1
 800e768:	4910      	ldr	r1, [pc, #64]	; (800e7ac <xTimerCreateTimerTask+0x84>)
 800e76a:	4811      	ldr	r0, [pc, #68]	; (800e7b0 <xTimerCreateTimerTask+0x88>)
 800e76c:	f7ff f8b4 	bl	800d8d8 <xTaskCreateStatic>
 800e770:	4603      	mov	r3, r0
 800e772:	4a10      	ldr	r2, [pc, #64]	; (800e7b4 <xTimerCreateTimerTask+0x8c>)
 800e774:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e776:	4b0f      	ldr	r3, [pc, #60]	; (800e7b4 <xTimerCreateTimerTask+0x8c>)
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d001      	beq.n	800e782 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e77e:	2301      	movs	r3, #1
 800e780:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d10a      	bne.n	800e79e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e78c:	f383 8811 	msr	BASEPRI, r3
 800e790:	f3bf 8f6f 	isb	sy
 800e794:	f3bf 8f4f 	dsb	sy
 800e798:	613b      	str	r3, [r7, #16]
}
 800e79a:	bf00      	nop
 800e79c:	e7fe      	b.n	800e79c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e79e:	697b      	ldr	r3, [r7, #20]
}
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	3718      	adds	r7, #24
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	bd80      	pop	{r7, pc}
 800e7a8:	2000259c 	.word	0x2000259c
 800e7ac:	080148dc 	.word	0x080148dc
 800e7b0:	0800e8ed 	.word	0x0800e8ed
 800e7b4:	200025a0 	.word	0x200025a0

0800e7b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b08a      	sub	sp, #40	; 0x28
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	60f8      	str	r0, [r7, #12]
 800e7c0:	60b9      	str	r1, [r7, #8]
 800e7c2:	607a      	str	r2, [r7, #4]
 800e7c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d10a      	bne.n	800e7e6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800e7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7d4:	f383 8811 	msr	BASEPRI, r3
 800e7d8:	f3bf 8f6f 	isb	sy
 800e7dc:	f3bf 8f4f 	dsb	sy
 800e7e0:	623b      	str	r3, [r7, #32]
}
 800e7e2:	bf00      	nop
 800e7e4:	e7fe      	b.n	800e7e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e7e6:	4b1a      	ldr	r3, [pc, #104]	; (800e850 <xTimerGenericCommand+0x98>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d02a      	beq.n	800e844 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	2b05      	cmp	r3, #5
 800e7fe:	dc18      	bgt.n	800e832 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e800:	f7ff feb2 	bl	800e568 <xTaskGetSchedulerState>
 800e804:	4603      	mov	r3, r0
 800e806:	2b02      	cmp	r3, #2
 800e808:	d109      	bne.n	800e81e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e80a:	4b11      	ldr	r3, [pc, #68]	; (800e850 <xTimerGenericCommand+0x98>)
 800e80c:	6818      	ldr	r0, [r3, #0]
 800e80e:	f107 0110 	add.w	r1, r7, #16
 800e812:	2300      	movs	r3, #0
 800e814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e816:	f7fe fc77 	bl	800d108 <xQueueGenericSend>
 800e81a:	6278      	str	r0, [r7, #36]	; 0x24
 800e81c:	e012      	b.n	800e844 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e81e:	4b0c      	ldr	r3, [pc, #48]	; (800e850 <xTimerGenericCommand+0x98>)
 800e820:	6818      	ldr	r0, [r3, #0]
 800e822:	f107 0110 	add.w	r1, r7, #16
 800e826:	2300      	movs	r3, #0
 800e828:	2200      	movs	r2, #0
 800e82a:	f7fe fc6d 	bl	800d108 <xQueueGenericSend>
 800e82e:	6278      	str	r0, [r7, #36]	; 0x24
 800e830:	e008      	b.n	800e844 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e832:	4b07      	ldr	r3, [pc, #28]	; (800e850 <xTimerGenericCommand+0x98>)
 800e834:	6818      	ldr	r0, [r3, #0]
 800e836:	f107 0110 	add.w	r1, r7, #16
 800e83a:	2300      	movs	r3, #0
 800e83c:	683a      	ldr	r2, [r7, #0]
 800e83e:	f7fe fd61 	bl	800d304 <xQueueGenericSendFromISR>
 800e842:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e846:	4618      	mov	r0, r3
 800e848:	3728      	adds	r7, #40	; 0x28
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}
 800e84e:	bf00      	nop
 800e850:	2000259c 	.word	0x2000259c

0800e854 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b088      	sub	sp, #32
 800e858:	af02      	add	r7, sp, #8
 800e85a:	6078      	str	r0, [r7, #4]
 800e85c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e85e:	4b22      	ldr	r3, [pc, #136]	; (800e8e8 <prvProcessExpiredTimer+0x94>)
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	68db      	ldr	r3, [r3, #12]
 800e864:	68db      	ldr	r3, [r3, #12]
 800e866:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e868:	697b      	ldr	r3, [r7, #20]
 800e86a:	3304      	adds	r3, #4
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7fe fb1d 	bl	800ceac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e878:	f003 0304 	and.w	r3, r3, #4
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d022      	beq.n	800e8c6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e880:	697b      	ldr	r3, [r7, #20]
 800e882:	699a      	ldr	r2, [r3, #24]
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	18d1      	adds	r1, r2, r3
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	683a      	ldr	r2, [r7, #0]
 800e88c:	6978      	ldr	r0, [r7, #20]
 800e88e:	f000 f8d1 	bl	800ea34 <prvInsertTimerInActiveList>
 800e892:	4603      	mov	r3, r0
 800e894:	2b00      	cmp	r3, #0
 800e896:	d01f      	beq.n	800e8d8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e898:	2300      	movs	r3, #0
 800e89a:	9300      	str	r3, [sp, #0]
 800e89c:	2300      	movs	r3, #0
 800e89e:	687a      	ldr	r2, [r7, #4]
 800e8a0:	2100      	movs	r1, #0
 800e8a2:	6978      	ldr	r0, [r7, #20]
 800e8a4:	f7ff ff88 	bl	800e7b8 <xTimerGenericCommand>
 800e8a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e8aa:	693b      	ldr	r3, [r7, #16]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d113      	bne.n	800e8d8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8b4:	f383 8811 	msr	BASEPRI, r3
 800e8b8:	f3bf 8f6f 	isb	sy
 800e8bc:	f3bf 8f4f 	dsb	sy
 800e8c0:	60fb      	str	r3, [r7, #12]
}
 800e8c2:	bf00      	nop
 800e8c4:	e7fe      	b.n	800e8c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e8c6:	697b      	ldr	r3, [r7, #20]
 800e8c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e8cc:	f023 0301 	bic.w	r3, r3, #1
 800e8d0:	b2da      	uxtb	r2, r3
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	6a1b      	ldr	r3, [r3, #32]
 800e8dc:	6978      	ldr	r0, [r7, #20]
 800e8de:	4798      	blx	r3
}
 800e8e0:	bf00      	nop
 800e8e2:	3718      	adds	r7, #24
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}
 800e8e8:	20002594 	.word	0x20002594

0800e8ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b084      	sub	sp, #16
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e8f4:	f107 0308 	add.w	r3, r7, #8
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f000 f857 	bl	800e9ac <prvGetNextExpireTime>
 800e8fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	4619      	mov	r1, r3
 800e904:	68f8      	ldr	r0, [r7, #12]
 800e906:	f000 f803 	bl	800e910 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e90a:	f000 f8d5 	bl	800eab8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e90e:	e7f1      	b.n	800e8f4 <prvTimerTask+0x8>

0800e910 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b084      	sub	sp, #16
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
 800e918:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e91a:	f7ff fa39 	bl	800dd90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e91e:	f107 0308 	add.w	r3, r7, #8
 800e922:	4618      	mov	r0, r3
 800e924:	f000 f866 	bl	800e9f4 <prvSampleTimeNow>
 800e928:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d130      	bne.n	800e992 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d10a      	bne.n	800e94c <prvProcessTimerOrBlockTask+0x3c>
 800e936:	687a      	ldr	r2, [r7, #4]
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	429a      	cmp	r2, r3
 800e93c:	d806      	bhi.n	800e94c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e93e:	f7ff fa35 	bl	800ddac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e942:	68f9      	ldr	r1, [r7, #12]
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f7ff ff85 	bl	800e854 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e94a:	e024      	b.n	800e996 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d008      	beq.n	800e964 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e952:	4b13      	ldr	r3, [pc, #76]	; (800e9a0 <prvProcessTimerOrBlockTask+0x90>)
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d101      	bne.n	800e960 <prvProcessTimerOrBlockTask+0x50>
 800e95c:	2301      	movs	r3, #1
 800e95e:	e000      	b.n	800e962 <prvProcessTimerOrBlockTask+0x52>
 800e960:	2300      	movs	r3, #0
 800e962:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e964:	4b0f      	ldr	r3, [pc, #60]	; (800e9a4 <prvProcessTimerOrBlockTask+0x94>)
 800e966:	6818      	ldr	r0, [r3, #0]
 800e968:	687a      	ldr	r2, [r7, #4]
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	1ad3      	subs	r3, r2, r3
 800e96e:	683a      	ldr	r2, [r7, #0]
 800e970:	4619      	mov	r1, r3
 800e972:	f7fe ff7d 	bl	800d870 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e976:	f7ff fa19 	bl	800ddac <xTaskResumeAll>
 800e97a:	4603      	mov	r3, r0
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d10a      	bne.n	800e996 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e980:	4b09      	ldr	r3, [pc, #36]	; (800e9a8 <prvProcessTimerOrBlockTask+0x98>)
 800e982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e986:	601a      	str	r2, [r3, #0]
 800e988:	f3bf 8f4f 	dsb	sy
 800e98c:	f3bf 8f6f 	isb	sy
}
 800e990:	e001      	b.n	800e996 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e992:	f7ff fa0b 	bl	800ddac <xTaskResumeAll>
}
 800e996:	bf00      	nop
 800e998:	3710      	adds	r7, #16
 800e99a:	46bd      	mov	sp, r7
 800e99c:	bd80      	pop	{r7, pc}
 800e99e:	bf00      	nop
 800e9a0:	20002598 	.word	0x20002598
 800e9a4:	2000259c 	.word	0x2000259c
 800e9a8:	e000ed04 	.word	0xe000ed04

0800e9ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e9ac:	b480      	push	{r7}
 800e9ae:	b085      	sub	sp, #20
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e9b4:	4b0e      	ldr	r3, [pc, #56]	; (800e9f0 <prvGetNextExpireTime+0x44>)
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d101      	bne.n	800e9c2 <prvGetNextExpireTime+0x16>
 800e9be:	2201      	movs	r2, #1
 800e9c0:	e000      	b.n	800e9c4 <prvGetNextExpireTime+0x18>
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d105      	bne.n	800e9dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e9d0:	4b07      	ldr	r3, [pc, #28]	; (800e9f0 <prvGetNextExpireTime+0x44>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	68db      	ldr	r3, [r3, #12]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	60fb      	str	r3, [r7, #12]
 800e9da:	e001      	b.n	800e9e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e9dc:	2300      	movs	r3, #0
 800e9de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3714      	adds	r7, #20
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop
 800e9f0:	20002594 	.word	0x20002594

0800e9f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e9fc:	f7ff fa74 	bl	800dee8 <xTaskGetTickCount>
 800ea00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ea02:	4b0b      	ldr	r3, [pc, #44]	; (800ea30 <prvSampleTimeNow+0x3c>)
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	68fa      	ldr	r2, [r7, #12]
 800ea08:	429a      	cmp	r2, r3
 800ea0a:	d205      	bcs.n	800ea18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ea0c:	f000 f936 	bl	800ec7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	2201      	movs	r2, #1
 800ea14:	601a      	str	r2, [r3, #0]
 800ea16:	e002      	b.n	800ea1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ea1e:	4a04      	ldr	r2, [pc, #16]	; (800ea30 <prvSampleTimeNow+0x3c>)
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ea24:	68fb      	ldr	r3, [r7, #12]
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	3710      	adds	r7, #16
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd80      	pop	{r7, pc}
 800ea2e:	bf00      	nop
 800ea30:	200025a4 	.word	0x200025a4

0800ea34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b086      	sub	sp, #24
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	607a      	str	r2, [r7, #4]
 800ea40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ea42:	2300      	movs	r3, #0
 800ea44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	68ba      	ldr	r2, [r7, #8]
 800ea4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	68fa      	ldr	r2, [r7, #12]
 800ea50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ea52:	68ba      	ldr	r2, [r7, #8]
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	429a      	cmp	r2, r3
 800ea58:	d812      	bhi.n	800ea80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ea5a:	687a      	ldr	r2, [r7, #4]
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	1ad2      	subs	r2, r2, r3
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	699b      	ldr	r3, [r3, #24]
 800ea64:	429a      	cmp	r2, r3
 800ea66:	d302      	bcc.n	800ea6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ea68:	2301      	movs	r3, #1
 800ea6a:	617b      	str	r3, [r7, #20]
 800ea6c:	e01b      	b.n	800eaa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ea6e:	4b10      	ldr	r3, [pc, #64]	; (800eab0 <prvInsertTimerInActiveList+0x7c>)
 800ea70:	681a      	ldr	r2, [r3, #0]
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	3304      	adds	r3, #4
 800ea76:	4619      	mov	r1, r3
 800ea78:	4610      	mov	r0, r2
 800ea7a:	f7fe f9de 	bl	800ce3a <vListInsert>
 800ea7e:	e012      	b.n	800eaa6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ea80:	687a      	ldr	r2, [r7, #4]
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	429a      	cmp	r2, r3
 800ea86:	d206      	bcs.n	800ea96 <prvInsertTimerInActiveList+0x62>
 800ea88:	68ba      	ldr	r2, [r7, #8]
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	429a      	cmp	r2, r3
 800ea8e:	d302      	bcc.n	800ea96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ea90:	2301      	movs	r3, #1
 800ea92:	617b      	str	r3, [r7, #20]
 800ea94:	e007      	b.n	800eaa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ea96:	4b07      	ldr	r3, [pc, #28]	; (800eab4 <prvInsertTimerInActiveList+0x80>)
 800ea98:	681a      	ldr	r2, [r3, #0]
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	3304      	adds	r3, #4
 800ea9e:	4619      	mov	r1, r3
 800eaa0:	4610      	mov	r0, r2
 800eaa2:	f7fe f9ca 	bl	800ce3a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800eaa6:	697b      	ldr	r3, [r7, #20]
}
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	3718      	adds	r7, #24
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}
 800eab0:	20002598 	.word	0x20002598
 800eab4:	20002594 	.word	0x20002594

0800eab8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b08e      	sub	sp, #56	; 0x38
 800eabc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eabe:	e0ca      	b.n	800ec56 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	da18      	bge.n	800eaf8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800eac6:	1d3b      	adds	r3, r7, #4
 800eac8:	3304      	adds	r3, #4
 800eaca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800eacc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d10a      	bne.n	800eae8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ead2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ead6:	f383 8811 	msr	BASEPRI, r3
 800eada:	f3bf 8f6f 	isb	sy
 800eade:	f3bf 8f4f 	dsb	sy
 800eae2:	61fb      	str	r3, [r7, #28]
}
 800eae4:	bf00      	nop
 800eae6:	e7fe      	b.n	800eae6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800eae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eaee:	6850      	ldr	r0, [r2, #4]
 800eaf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eaf2:	6892      	ldr	r2, [r2, #8]
 800eaf4:	4611      	mov	r1, r2
 800eaf6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	f2c0 80ab 	blt.w	800ec56 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800eb04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb06:	695b      	ldr	r3, [r3, #20]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d004      	beq.n	800eb16 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eb0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb0e:	3304      	adds	r3, #4
 800eb10:	4618      	mov	r0, r3
 800eb12:	f7fe f9cb 	bl	800ceac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eb16:	463b      	mov	r3, r7
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f7ff ff6b 	bl	800e9f4 <prvSampleTimeNow>
 800eb1e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2b09      	cmp	r3, #9
 800eb24:	f200 8096 	bhi.w	800ec54 <prvProcessReceivedCommands+0x19c>
 800eb28:	a201      	add	r2, pc, #4	; (adr r2, 800eb30 <prvProcessReceivedCommands+0x78>)
 800eb2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb2e:	bf00      	nop
 800eb30:	0800eb59 	.word	0x0800eb59
 800eb34:	0800eb59 	.word	0x0800eb59
 800eb38:	0800eb59 	.word	0x0800eb59
 800eb3c:	0800ebcd 	.word	0x0800ebcd
 800eb40:	0800ebe1 	.word	0x0800ebe1
 800eb44:	0800ec2b 	.word	0x0800ec2b
 800eb48:	0800eb59 	.word	0x0800eb59
 800eb4c:	0800eb59 	.word	0x0800eb59
 800eb50:	0800ebcd 	.word	0x0800ebcd
 800eb54:	0800ebe1 	.word	0x0800ebe1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eb58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eb5e:	f043 0301 	orr.w	r3, r3, #1
 800eb62:	b2da      	uxtb	r2, r3
 800eb64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800eb6a:	68ba      	ldr	r2, [r7, #8]
 800eb6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb6e:	699b      	ldr	r3, [r3, #24]
 800eb70:	18d1      	adds	r1, r2, r3
 800eb72:	68bb      	ldr	r3, [r7, #8]
 800eb74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eb76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eb78:	f7ff ff5c 	bl	800ea34 <prvInsertTimerInActiveList>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d069      	beq.n	800ec56 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eb82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb84:	6a1b      	ldr	r3, [r3, #32]
 800eb86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eb88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eb8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eb90:	f003 0304 	and.w	r3, r3, #4
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d05e      	beq.n	800ec56 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eb98:	68ba      	ldr	r2, [r7, #8]
 800eb9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb9c:	699b      	ldr	r3, [r3, #24]
 800eb9e:	441a      	add	r2, r3
 800eba0:	2300      	movs	r3, #0
 800eba2:	9300      	str	r3, [sp, #0]
 800eba4:	2300      	movs	r3, #0
 800eba6:	2100      	movs	r1, #0
 800eba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ebaa:	f7ff fe05 	bl	800e7b8 <xTimerGenericCommand>
 800ebae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ebb0:	6a3b      	ldr	r3, [r7, #32]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d14f      	bne.n	800ec56 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ebb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebba:	f383 8811 	msr	BASEPRI, r3
 800ebbe:	f3bf 8f6f 	isb	sy
 800ebc2:	f3bf 8f4f 	dsb	sy
 800ebc6:	61bb      	str	r3, [r7, #24]
}
 800ebc8:	bf00      	nop
 800ebca:	e7fe      	b.n	800ebca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ebcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ebd2:	f023 0301 	bic.w	r3, r3, #1
 800ebd6:	b2da      	uxtb	r2, r3
 800ebd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ebde:	e03a      	b.n	800ec56 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ebe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ebe6:	f043 0301 	orr.w	r3, r3, #1
 800ebea:	b2da      	uxtb	r2, r3
 800ebec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ebf2:	68ba      	ldr	r2, [r7, #8]
 800ebf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebf6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ebf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebfa:	699b      	ldr	r3, [r3, #24]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d10a      	bne.n	800ec16 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ec00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec04:	f383 8811 	msr	BASEPRI, r3
 800ec08:	f3bf 8f6f 	isb	sy
 800ec0c:	f3bf 8f4f 	dsb	sy
 800ec10:	617b      	str	r3, [r7, #20]
}
 800ec12:	bf00      	nop
 800ec14:	e7fe      	b.n	800ec14 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ec16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec18:	699a      	ldr	r2, [r3, #24]
 800ec1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec1c:	18d1      	adds	r1, r2, r3
 800ec1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec24:	f7ff ff06 	bl	800ea34 <prvInsertTimerInActiveList>
					break;
 800ec28:	e015      	b.n	800ec56 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ec2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec30:	f003 0302 	and.w	r3, r3, #2
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d103      	bne.n	800ec40 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ec38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec3a:	f000 fbe1 	bl	800f400 <vPortFree>
 800ec3e:	e00a      	b.n	800ec56 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ec40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec46:	f023 0301 	bic.w	r3, r3, #1
 800ec4a:	b2da      	uxtb	r2, r3
 800ec4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ec52:	e000      	b.n	800ec56 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800ec54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ec56:	4b08      	ldr	r3, [pc, #32]	; (800ec78 <prvProcessReceivedCommands+0x1c0>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	1d39      	adds	r1, r7, #4
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	4618      	mov	r0, r3
 800ec60:	f7fe fbec 	bl	800d43c <xQueueReceive>
 800ec64:	4603      	mov	r3, r0
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	f47f af2a 	bne.w	800eac0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ec6c:	bf00      	nop
 800ec6e:	bf00      	nop
 800ec70:	3730      	adds	r7, #48	; 0x30
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
 800ec76:	bf00      	nop
 800ec78:	2000259c 	.word	0x2000259c

0800ec7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b088      	sub	sp, #32
 800ec80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ec82:	e048      	b.n	800ed16 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ec84:	4b2d      	ldr	r3, [pc, #180]	; (800ed3c <prvSwitchTimerLists+0xc0>)
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	68db      	ldr	r3, [r3, #12]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec8e:	4b2b      	ldr	r3, [pc, #172]	; (800ed3c <prvSwitchTimerLists+0xc0>)
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	68db      	ldr	r3, [r3, #12]
 800ec94:	68db      	ldr	r3, [r3, #12]
 800ec96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	3304      	adds	r3, #4
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7fe f905 	bl	800ceac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	6a1b      	ldr	r3, [r3, #32]
 800eca6:	68f8      	ldr	r0, [r7, #12]
 800eca8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ecb0:	f003 0304 	and.w	r3, r3, #4
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d02e      	beq.n	800ed16 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	699b      	ldr	r3, [r3, #24]
 800ecbc:	693a      	ldr	r2, [r7, #16]
 800ecbe:	4413      	add	r3, r2
 800ecc0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ecc2:	68ba      	ldr	r2, [r7, #8]
 800ecc4:	693b      	ldr	r3, [r7, #16]
 800ecc6:	429a      	cmp	r2, r3
 800ecc8:	d90e      	bls.n	800ece8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	68ba      	ldr	r2, [r7, #8]
 800ecce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	68fa      	ldr	r2, [r7, #12]
 800ecd4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ecd6:	4b19      	ldr	r3, [pc, #100]	; (800ed3c <prvSwitchTimerLists+0xc0>)
 800ecd8:	681a      	ldr	r2, [r3, #0]
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	3304      	adds	r3, #4
 800ecde:	4619      	mov	r1, r3
 800ece0:	4610      	mov	r0, r2
 800ece2:	f7fe f8aa 	bl	800ce3a <vListInsert>
 800ece6:	e016      	b.n	800ed16 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ece8:	2300      	movs	r3, #0
 800ecea:	9300      	str	r3, [sp, #0]
 800ecec:	2300      	movs	r3, #0
 800ecee:	693a      	ldr	r2, [r7, #16]
 800ecf0:	2100      	movs	r1, #0
 800ecf2:	68f8      	ldr	r0, [r7, #12]
 800ecf4:	f7ff fd60 	bl	800e7b8 <xTimerGenericCommand>
 800ecf8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d10a      	bne.n	800ed16 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ed00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed04:	f383 8811 	msr	BASEPRI, r3
 800ed08:	f3bf 8f6f 	isb	sy
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	603b      	str	r3, [r7, #0]
}
 800ed12:	bf00      	nop
 800ed14:	e7fe      	b.n	800ed14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ed16:	4b09      	ldr	r3, [pc, #36]	; (800ed3c <prvSwitchTimerLists+0xc0>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d1b1      	bne.n	800ec84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ed20:	4b06      	ldr	r3, [pc, #24]	; (800ed3c <prvSwitchTimerLists+0xc0>)
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ed26:	4b06      	ldr	r3, [pc, #24]	; (800ed40 <prvSwitchTimerLists+0xc4>)
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	4a04      	ldr	r2, [pc, #16]	; (800ed3c <prvSwitchTimerLists+0xc0>)
 800ed2c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ed2e:	4a04      	ldr	r2, [pc, #16]	; (800ed40 <prvSwitchTimerLists+0xc4>)
 800ed30:	697b      	ldr	r3, [r7, #20]
 800ed32:	6013      	str	r3, [r2, #0]
}
 800ed34:	bf00      	nop
 800ed36:	3718      	adds	r7, #24
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	bd80      	pop	{r7, pc}
 800ed3c:	20002594 	.word	0x20002594
 800ed40:	20002598 	.word	0x20002598

0800ed44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ed4a:	f000 f96b 	bl	800f024 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ed4e:	4b15      	ldr	r3, [pc, #84]	; (800eda4 <prvCheckForValidListAndQueue+0x60>)
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d120      	bne.n	800ed98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ed56:	4814      	ldr	r0, [pc, #80]	; (800eda8 <prvCheckForValidListAndQueue+0x64>)
 800ed58:	f7fe f81e 	bl	800cd98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ed5c:	4813      	ldr	r0, [pc, #76]	; (800edac <prvCheckForValidListAndQueue+0x68>)
 800ed5e:	f7fe f81b 	bl	800cd98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ed62:	4b13      	ldr	r3, [pc, #76]	; (800edb0 <prvCheckForValidListAndQueue+0x6c>)
 800ed64:	4a10      	ldr	r2, [pc, #64]	; (800eda8 <prvCheckForValidListAndQueue+0x64>)
 800ed66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ed68:	4b12      	ldr	r3, [pc, #72]	; (800edb4 <prvCheckForValidListAndQueue+0x70>)
 800ed6a:	4a10      	ldr	r2, [pc, #64]	; (800edac <prvCheckForValidListAndQueue+0x68>)
 800ed6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ed6e:	2300      	movs	r3, #0
 800ed70:	9300      	str	r3, [sp, #0]
 800ed72:	4b11      	ldr	r3, [pc, #68]	; (800edb8 <prvCheckForValidListAndQueue+0x74>)
 800ed74:	4a11      	ldr	r2, [pc, #68]	; (800edbc <prvCheckForValidListAndQueue+0x78>)
 800ed76:	2110      	movs	r1, #16
 800ed78:	200a      	movs	r0, #10
 800ed7a:	f7fe f929 	bl	800cfd0 <xQueueGenericCreateStatic>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	4a08      	ldr	r2, [pc, #32]	; (800eda4 <prvCheckForValidListAndQueue+0x60>)
 800ed82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ed84:	4b07      	ldr	r3, [pc, #28]	; (800eda4 <prvCheckForValidListAndQueue+0x60>)
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d005      	beq.n	800ed98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ed8c:	4b05      	ldr	r3, [pc, #20]	; (800eda4 <prvCheckForValidListAndQueue+0x60>)
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	490b      	ldr	r1, [pc, #44]	; (800edc0 <prvCheckForValidListAndQueue+0x7c>)
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7fe fd42 	bl	800d81c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ed98:	f000 f974 	bl	800f084 <vPortExitCritical>
}
 800ed9c:	bf00      	nop
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}
 800eda2:	bf00      	nop
 800eda4:	2000259c 	.word	0x2000259c
 800eda8:	2000256c 	.word	0x2000256c
 800edac:	20002580 	.word	0x20002580
 800edb0:	20002594 	.word	0x20002594
 800edb4:	20002598 	.word	0x20002598
 800edb8:	20002648 	.word	0x20002648
 800edbc:	200025a8 	.word	0x200025a8
 800edc0:	080148e4 	.word	0x080148e4

0800edc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800edc4:	b480      	push	{r7}
 800edc6:	b085      	sub	sp, #20
 800edc8:	af00      	add	r7, sp, #0
 800edca:	60f8      	str	r0, [r7, #12]
 800edcc:	60b9      	str	r1, [r7, #8]
 800edce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	3b04      	subs	r3, #4
 800edd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800eddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	3b04      	subs	r3, #4
 800ede2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	f023 0201 	bic.w	r2, r3, #1
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	3b04      	subs	r3, #4
 800edf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800edf4:	4a0c      	ldr	r2, [pc, #48]	; (800ee28 <pxPortInitialiseStack+0x64>)
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	3b14      	subs	r3, #20
 800edfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ee00:	687a      	ldr	r2, [r7, #4]
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	3b04      	subs	r3, #4
 800ee0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	f06f 0202 	mvn.w	r2, #2
 800ee12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	3b20      	subs	r3, #32
 800ee18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	3714      	adds	r7, #20
 800ee20:	46bd      	mov	sp, r7
 800ee22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee26:	4770      	bx	lr
 800ee28:	0800ee2d 	.word	0x0800ee2d

0800ee2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	b085      	sub	sp, #20
 800ee30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ee32:	2300      	movs	r3, #0
 800ee34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ee36:	4b12      	ldr	r3, [pc, #72]	; (800ee80 <prvTaskExitError+0x54>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee3e:	d00a      	beq.n	800ee56 <prvTaskExitError+0x2a>
	__asm volatile
 800ee40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee44:	f383 8811 	msr	BASEPRI, r3
 800ee48:	f3bf 8f6f 	isb	sy
 800ee4c:	f3bf 8f4f 	dsb	sy
 800ee50:	60fb      	str	r3, [r7, #12]
}
 800ee52:	bf00      	nop
 800ee54:	e7fe      	b.n	800ee54 <prvTaskExitError+0x28>
	__asm volatile
 800ee56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee5a:	f383 8811 	msr	BASEPRI, r3
 800ee5e:	f3bf 8f6f 	isb	sy
 800ee62:	f3bf 8f4f 	dsb	sy
 800ee66:	60bb      	str	r3, [r7, #8]
}
 800ee68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ee6a:	bf00      	nop
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d0fc      	beq.n	800ee6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ee72:	bf00      	nop
 800ee74:	bf00      	nop
 800ee76:	3714      	adds	r7, #20
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7e:	4770      	bx	lr
 800ee80:	20000018 	.word	0x20000018
	...

0800ee90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ee90:	4b07      	ldr	r3, [pc, #28]	; (800eeb0 <pxCurrentTCBConst2>)
 800ee92:	6819      	ldr	r1, [r3, #0]
 800ee94:	6808      	ldr	r0, [r1, #0]
 800ee96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee9a:	f380 8809 	msr	PSP, r0
 800ee9e:	f3bf 8f6f 	isb	sy
 800eea2:	f04f 0000 	mov.w	r0, #0
 800eea6:	f380 8811 	msr	BASEPRI, r0
 800eeaa:	4770      	bx	lr
 800eeac:	f3af 8000 	nop.w

0800eeb0 <pxCurrentTCBConst2>:
 800eeb0:	2000206c 	.word	0x2000206c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800eeb4:	bf00      	nop
 800eeb6:	bf00      	nop

0800eeb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800eeb8:	4808      	ldr	r0, [pc, #32]	; (800eedc <prvPortStartFirstTask+0x24>)
 800eeba:	6800      	ldr	r0, [r0, #0]
 800eebc:	6800      	ldr	r0, [r0, #0]
 800eebe:	f380 8808 	msr	MSP, r0
 800eec2:	f04f 0000 	mov.w	r0, #0
 800eec6:	f380 8814 	msr	CONTROL, r0
 800eeca:	b662      	cpsie	i
 800eecc:	b661      	cpsie	f
 800eece:	f3bf 8f4f 	dsb	sy
 800eed2:	f3bf 8f6f 	isb	sy
 800eed6:	df00      	svc	0
 800eed8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800eeda:	bf00      	nop
 800eedc:	e000ed08 	.word	0xe000ed08

0800eee0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b086      	sub	sp, #24
 800eee4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800eee6:	4b46      	ldr	r3, [pc, #280]	; (800f000 <xPortStartScheduler+0x120>)
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	4a46      	ldr	r2, [pc, #280]	; (800f004 <xPortStartScheduler+0x124>)
 800eeec:	4293      	cmp	r3, r2
 800eeee:	d10a      	bne.n	800ef06 <xPortStartScheduler+0x26>
	__asm volatile
 800eef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eef4:	f383 8811 	msr	BASEPRI, r3
 800eef8:	f3bf 8f6f 	isb	sy
 800eefc:	f3bf 8f4f 	dsb	sy
 800ef00:	613b      	str	r3, [r7, #16]
}
 800ef02:	bf00      	nop
 800ef04:	e7fe      	b.n	800ef04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ef06:	4b3e      	ldr	r3, [pc, #248]	; (800f000 <xPortStartScheduler+0x120>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	4a3f      	ldr	r2, [pc, #252]	; (800f008 <xPortStartScheduler+0x128>)
 800ef0c:	4293      	cmp	r3, r2
 800ef0e:	d10a      	bne.n	800ef26 <xPortStartScheduler+0x46>
	__asm volatile
 800ef10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef14:	f383 8811 	msr	BASEPRI, r3
 800ef18:	f3bf 8f6f 	isb	sy
 800ef1c:	f3bf 8f4f 	dsb	sy
 800ef20:	60fb      	str	r3, [r7, #12]
}
 800ef22:	bf00      	nop
 800ef24:	e7fe      	b.n	800ef24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ef26:	4b39      	ldr	r3, [pc, #228]	; (800f00c <xPortStartScheduler+0x12c>)
 800ef28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ef2a:	697b      	ldr	r3, [r7, #20]
 800ef2c:	781b      	ldrb	r3, [r3, #0]
 800ef2e:	b2db      	uxtb	r3, r3
 800ef30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ef32:	697b      	ldr	r3, [r7, #20]
 800ef34:	22ff      	movs	r2, #255	; 0xff
 800ef36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ef38:	697b      	ldr	r3, [r7, #20]
 800ef3a:	781b      	ldrb	r3, [r3, #0]
 800ef3c:	b2db      	uxtb	r3, r3
 800ef3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ef40:	78fb      	ldrb	r3, [r7, #3]
 800ef42:	b2db      	uxtb	r3, r3
 800ef44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ef48:	b2da      	uxtb	r2, r3
 800ef4a:	4b31      	ldr	r3, [pc, #196]	; (800f010 <xPortStartScheduler+0x130>)
 800ef4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ef4e:	4b31      	ldr	r3, [pc, #196]	; (800f014 <xPortStartScheduler+0x134>)
 800ef50:	2207      	movs	r2, #7
 800ef52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ef54:	e009      	b.n	800ef6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ef56:	4b2f      	ldr	r3, [pc, #188]	; (800f014 <xPortStartScheduler+0x134>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	3b01      	subs	r3, #1
 800ef5c:	4a2d      	ldr	r2, [pc, #180]	; (800f014 <xPortStartScheduler+0x134>)
 800ef5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ef60:	78fb      	ldrb	r3, [r7, #3]
 800ef62:	b2db      	uxtb	r3, r3
 800ef64:	005b      	lsls	r3, r3, #1
 800ef66:	b2db      	uxtb	r3, r3
 800ef68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ef6a:	78fb      	ldrb	r3, [r7, #3]
 800ef6c:	b2db      	uxtb	r3, r3
 800ef6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef72:	2b80      	cmp	r3, #128	; 0x80
 800ef74:	d0ef      	beq.n	800ef56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ef76:	4b27      	ldr	r3, [pc, #156]	; (800f014 <xPortStartScheduler+0x134>)
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	f1c3 0307 	rsb	r3, r3, #7
 800ef7e:	2b04      	cmp	r3, #4
 800ef80:	d00a      	beq.n	800ef98 <xPortStartScheduler+0xb8>
	__asm volatile
 800ef82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef86:	f383 8811 	msr	BASEPRI, r3
 800ef8a:	f3bf 8f6f 	isb	sy
 800ef8e:	f3bf 8f4f 	dsb	sy
 800ef92:	60bb      	str	r3, [r7, #8]
}
 800ef94:	bf00      	nop
 800ef96:	e7fe      	b.n	800ef96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ef98:	4b1e      	ldr	r3, [pc, #120]	; (800f014 <xPortStartScheduler+0x134>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	021b      	lsls	r3, r3, #8
 800ef9e:	4a1d      	ldr	r2, [pc, #116]	; (800f014 <xPortStartScheduler+0x134>)
 800efa0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800efa2:	4b1c      	ldr	r3, [pc, #112]	; (800f014 <xPortStartScheduler+0x134>)
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800efaa:	4a1a      	ldr	r2, [pc, #104]	; (800f014 <xPortStartScheduler+0x134>)
 800efac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	b2da      	uxtb	r2, r3
 800efb2:	697b      	ldr	r3, [r7, #20]
 800efb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800efb6:	4b18      	ldr	r3, [pc, #96]	; (800f018 <xPortStartScheduler+0x138>)
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	4a17      	ldr	r2, [pc, #92]	; (800f018 <xPortStartScheduler+0x138>)
 800efbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800efc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800efc2:	4b15      	ldr	r3, [pc, #84]	; (800f018 <xPortStartScheduler+0x138>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	4a14      	ldr	r2, [pc, #80]	; (800f018 <xPortStartScheduler+0x138>)
 800efc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800efcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800efce:	f000 f8dd 	bl	800f18c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800efd2:	4b12      	ldr	r3, [pc, #72]	; (800f01c <xPortStartScheduler+0x13c>)
 800efd4:	2200      	movs	r2, #0
 800efd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800efd8:	f000 f8fc 	bl	800f1d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800efdc:	4b10      	ldr	r3, [pc, #64]	; (800f020 <xPortStartScheduler+0x140>)
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	4a0f      	ldr	r2, [pc, #60]	; (800f020 <xPortStartScheduler+0x140>)
 800efe2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800efe6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800efe8:	f7ff ff66 	bl	800eeb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800efec:	f7ff f846 	bl	800e07c <vTaskSwitchContext>
	prvTaskExitError();
 800eff0:	f7ff ff1c 	bl	800ee2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800eff4:	2300      	movs	r3, #0
}
 800eff6:	4618      	mov	r0, r3
 800eff8:	3718      	adds	r7, #24
 800effa:	46bd      	mov	sp, r7
 800effc:	bd80      	pop	{r7, pc}
 800effe:	bf00      	nop
 800f000:	e000ed00 	.word	0xe000ed00
 800f004:	410fc271 	.word	0x410fc271
 800f008:	410fc270 	.word	0x410fc270
 800f00c:	e000e400 	.word	0xe000e400
 800f010:	20002698 	.word	0x20002698
 800f014:	2000269c 	.word	0x2000269c
 800f018:	e000ed20 	.word	0xe000ed20
 800f01c:	20000018 	.word	0x20000018
 800f020:	e000ef34 	.word	0xe000ef34

0800f024 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f024:	b480      	push	{r7}
 800f026:	b083      	sub	sp, #12
 800f028:	af00      	add	r7, sp, #0
	__asm volatile
 800f02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f02e:	f383 8811 	msr	BASEPRI, r3
 800f032:	f3bf 8f6f 	isb	sy
 800f036:	f3bf 8f4f 	dsb	sy
 800f03a:	607b      	str	r3, [r7, #4]
}
 800f03c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f03e:	4b0f      	ldr	r3, [pc, #60]	; (800f07c <vPortEnterCritical+0x58>)
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	3301      	adds	r3, #1
 800f044:	4a0d      	ldr	r2, [pc, #52]	; (800f07c <vPortEnterCritical+0x58>)
 800f046:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f048:	4b0c      	ldr	r3, [pc, #48]	; (800f07c <vPortEnterCritical+0x58>)
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d10f      	bne.n	800f070 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f050:	4b0b      	ldr	r3, [pc, #44]	; (800f080 <vPortEnterCritical+0x5c>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	b2db      	uxtb	r3, r3
 800f056:	2b00      	cmp	r3, #0
 800f058:	d00a      	beq.n	800f070 <vPortEnterCritical+0x4c>
	__asm volatile
 800f05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f05e:	f383 8811 	msr	BASEPRI, r3
 800f062:	f3bf 8f6f 	isb	sy
 800f066:	f3bf 8f4f 	dsb	sy
 800f06a:	603b      	str	r3, [r7, #0]
}
 800f06c:	bf00      	nop
 800f06e:	e7fe      	b.n	800f06e <vPortEnterCritical+0x4a>
	}
}
 800f070:	bf00      	nop
 800f072:	370c      	adds	r7, #12
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr
 800f07c:	20000018 	.word	0x20000018
 800f080:	e000ed04 	.word	0xe000ed04

0800f084 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f084:	b480      	push	{r7}
 800f086:	b083      	sub	sp, #12
 800f088:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f08a:	4b12      	ldr	r3, [pc, #72]	; (800f0d4 <vPortExitCritical+0x50>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d10a      	bne.n	800f0a8 <vPortExitCritical+0x24>
	__asm volatile
 800f092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f096:	f383 8811 	msr	BASEPRI, r3
 800f09a:	f3bf 8f6f 	isb	sy
 800f09e:	f3bf 8f4f 	dsb	sy
 800f0a2:	607b      	str	r3, [r7, #4]
}
 800f0a4:	bf00      	nop
 800f0a6:	e7fe      	b.n	800f0a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f0a8:	4b0a      	ldr	r3, [pc, #40]	; (800f0d4 <vPortExitCritical+0x50>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	3b01      	subs	r3, #1
 800f0ae:	4a09      	ldr	r2, [pc, #36]	; (800f0d4 <vPortExitCritical+0x50>)
 800f0b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f0b2:	4b08      	ldr	r3, [pc, #32]	; (800f0d4 <vPortExitCritical+0x50>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d105      	bne.n	800f0c6 <vPortExitCritical+0x42>
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f0be:	683b      	ldr	r3, [r7, #0]
 800f0c0:	f383 8811 	msr	BASEPRI, r3
}
 800f0c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f0c6:	bf00      	nop
 800f0c8:	370c      	adds	r7, #12
 800f0ca:	46bd      	mov	sp, r7
 800f0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d0:	4770      	bx	lr
 800f0d2:	bf00      	nop
 800f0d4:	20000018 	.word	0x20000018
	...

0800f0e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f0e0:	f3ef 8009 	mrs	r0, PSP
 800f0e4:	f3bf 8f6f 	isb	sy
 800f0e8:	4b15      	ldr	r3, [pc, #84]	; (800f140 <pxCurrentTCBConst>)
 800f0ea:	681a      	ldr	r2, [r3, #0]
 800f0ec:	f01e 0f10 	tst.w	lr, #16
 800f0f0:	bf08      	it	eq
 800f0f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f0f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0fa:	6010      	str	r0, [r2, #0]
 800f0fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f100:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f104:	f380 8811 	msr	BASEPRI, r0
 800f108:	f3bf 8f4f 	dsb	sy
 800f10c:	f3bf 8f6f 	isb	sy
 800f110:	f7fe ffb4 	bl	800e07c <vTaskSwitchContext>
 800f114:	f04f 0000 	mov.w	r0, #0
 800f118:	f380 8811 	msr	BASEPRI, r0
 800f11c:	bc09      	pop	{r0, r3}
 800f11e:	6819      	ldr	r1, [r3, #0]
 800f120:	6808      	ldr	r0, [r1, #0]
 800f122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f126:	f01e 0f10 	tst.w	lr, #16
 800f12a:	bf08      	it	eq
 800f12c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f130:	f380 8809 	msr	PSP, r0
 800f134:	f3bf 8f6f 	isb	sy
 800f138:	4770      	bx	lr
 800f13a:	bf00      	nop
 800f13c:	f3af 8000 	nop.w

0800f140 <pxCurrentTCBConst>:
 800f140:	2000206c 	.word	0x2000206c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f144:	bf00      	nop
 800f146:	bf00      	nop

0800f148 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	b082      	sub	sp, #8
 800f14c:	af00      	add	r7, sp, #0
	__asm volatile
 800f14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f152:	f383 8811 	msr	BASEPRI, r3
 800f156:	f3bf 8f6f 	isb	sy
 800f15a:	f3bf 8f4f 	dsb	sy
 800f15e:	607b      	str	r3, [r7, #4]
}
 800f160:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f162:	f7fe fed1 	bl	800df08 <xTaskIncrementTick>
 800f166:	4603      	mov	r3, r0
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d003      	beq.n	800f174 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f16c:	4b06      	ldr	r3, [pc, #24]	; (800f188 <xPortSysTickHandler+0x40>)
 800f16e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f172:	601a      	str	r2, [r3, #0]
 800f174:	2300      	movs	r3, #0
 800f176:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f178:	683b      	ldr	r3, [r7, #0]
 800f17a:	f383 8811 	msr	BASEPRI, r3
}
 800f17e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f180:	bf00      	nop
 800f182:	3708      	adds	r7, #8
 800f184:	46bd      	mov	sp, r7
 800f186:	bd80      	pop	{r7, pc}
 800f188:	e000ed04 	.word	0xe000ed04

0800f18c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f18c:	b480      	push	{r7}
 800f18e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f190:	4b0b      	ldr	r3, [pc, #44]	; (800f1c0 <vPortSetupTimerInterrupt+0x34>)
 800f192:	2200      	movs	r2, #0
 800f194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f196:	4b0b      	ldr	r3, [pc, #44]	; (800f1c4 <vPortSetupTimerInterrupt+0x38>)
 800f198:	2200      	movs	r2, #0
 800f19a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f19c:	4b0a      	ldr	r3, [pc, #40]	; (800f1c8 <vPortSetupTimerInterrupt+0x3c>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	4a0a      	ldr	r2, [pc, #40]	; (800f1cc <vPortSetupTimerInterrupt+0x40>)
 800f1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800f1a6:	099b      	lsrs	r3, r3, #6
 800f1a8:	4a09      	ldr	r2, [pc, #36]	; (800f1d0 <vPortSetupTimerInterrupt+0x44>)
 800f1aa:	3b01      	subs	r3, #1
 800f1ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f1ae:	4b04      	ldr	r3, [pc, #16]	; (800f1c0 <vPortSetupTimerInterrupt+0x34>)
 800f1b0:	2207      	movs	r2, #7
 800f1b2:	601a      	str	r2, [r3, #0]
}
 800f1b4:	bf00      	nop
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1bc:	4770      	bx	lr
 800f1be:	bf00      	nop
 800f1c0:	e000e010 	.word	0xe000e010
 800f1c4:	e000e018 	.word	0xe000e018
 800f1c8:	2000000c 	.word	0x2000000c
 800f1cc:	10624dd3 	.word	0x10624dd3
 800f1d0:	e000e014 	.word	0xe000e014

0800f1d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f1d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f1e4 <vPortEnableVFP+0x10>
 800f1d8:	6801      	ldr	r1, [r0, #0]
 800f1da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f1de:	6001      	str	r1, [r0, #0]
 800f1e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f1e2:	bf00      	nop
 800f1e4:	e000ed88 	.word	0xe000ed88

0800f1e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f1e8:	b480      	push	{r7}
 800f1ea:	b085      	sub	sp, #20
 800f1ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f1ee:	f3ef 8305 	mrs	r3, IPSR
 800f1f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	2b0f      	cmp	r3, #15
 800f1f8:	d914      	bls.n	800f224 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f1fa:	4a17      	ldr	r2, [pc, #92]	; (800f258 <vPortValidateInterruptPriority+0x70>)
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	4413      	add	r3, r2
 800f200:	781b      	ldrb	r3, [r3, #0]
 800f202:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f204:	4b15      	ldr	r3, [pc, #84]	; (800f25c <vPortValidateInterruptPriority+0x74>)
 800f206:	781b      	ldrb	r3, [r3, #0]
 800f208:	7afa      	ldrb	r2, [r7, #11]
 800f20a:	429a      	cmp	r2, r3
 800f20c:	d20a      	bcs.n	800f224 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f212:	f383 8811 	msr	BASEPRI, r3
 800f216:	f3bf 8f6f 	isb	sy
 800f21a:	f3bf 8f4f 	dsb	sy
 800f21e:	607b      	str	r3, [r7, #4]
}
 800f220:	bf00      	nop
 800f222:	e7fe      	b.n	800f222 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f224:	4b0e      	ldr	r3, [pc, #56]	; (800f260 <vPortValidateInterruptPriority+0x78>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f22c:	4b0d      	ldr	r3, [pc, #52]	; (800f264 <vPortValidateInterruptPriority+0x7c>)
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	429a      	cmp	r2, r3
 800f232:	d90a      	bls.n	800f24a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f234:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f238:	f383 8811 	msr	BASEPRI, r3
 800f23c:	f3bf 8f6f 	isb	sy
 800f240:	f3bf 8f4f 	dsb	sy
 800f244:	603b      	str	r3, [r7, #0]
}
 800f246:	bf00      	nop
 800f248:	e7fe      	b.n	800f248 <vPortValidateInterruptPriority+0x60>
	}
 800f24a:	bf00      	nop
 800f24c:	3714      	adds	r7, #20
 800f24e:	46bd      	mov	sp, r7
 800f250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f254:	4770      	bx	lr
 800f256:	bf00      	nop
 800f258:	e000e3f0 	.word	0xe000e3f0
 800f25c:	20002698 	.word	0x20002698
 800f260:	e000ed0c 	.word	0xe000ed0c
 800f264:	2000269c 	.word	0x2000269c

0800f268 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b08a      	sub	sp, #40	; 0x28
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f270:	2300      	movs	r3, #0
 800f272:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f274:	f7fe fd8c 	bl	800dd90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f278:	4b5b      	ldr	r3, [pc, #364]	; (800f3e8 <pvPortMalloc+0x180>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d101      	bne.n	800f284 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f280:	f000 f920 	bl	800f4c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f284:	4b59      	ldr	r3, [pc, #356]	; (800f3ec <pvPortMalloc+0x184>)
 800f286:	681a      	ldr	r2, [r3, #0]
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	4013      	ands	r3, r2
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	f040 8093 	bne.w	800f3b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d01d      	beq.n	800f2d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f298:	2208      	movs	r2, #8
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	4413      	add	r3, r2
 800f29e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f003 0307 	and.w	r3, r3, #7
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d014      	beq.n	800f2d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f023 0307 	bic.w	r3, r3, #7
 800f2b0:	3308      	adds	r3, #8
 800f2b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	f003 0307 	and.w	r3, r3, #7
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d00a      	beq.n	800f2d4 <pvPortMalloc+0x6c>
	__asm volatile
 800f2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2c2:	f383 8811 	msr	BASEPRI, r3
 800f2c6:	f3bf 8f6f 	isb	sy
 800f2ca:	f3bf 8f4f 	dsb	sy
 800f2ce:	617b      	str	r3, [r7, #20]
}
 800f2d0:	bf00      	nop
 800f2d2:	e7fe      	b.n	800f2d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d06e      	beq.n	800f3b8 <pvPortMalloc+0x150>
 800f2da:	4b45      	ldr	r3, [pc, #276]	; (800f3f0 <pvPortMalloc+0x188>)
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	687a      	ldr	r2, [r7, #4]
 800f2e0:	429a      	cmp	r2, r3
 800f2e2:	d869      	bhi.n	800f3b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f2e4:	4b43      	ldr	r3, [pc, #268]	; (800f3f4 <pvPortMalloc+0x18c>)
 800f2e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f2e8:	4b42      	ldr	r3, [pc, #264]	; (800f3f4 <pvPortMalloc+0x18c>)
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f2ee:	e004      	b.n	800f2fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f2f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f2fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2fc:	685b      	ldr	r3, [r3, #4]
 800f2fe:	687a      	ldr	r2, [r7, #4]
 800f300:	429a      	cmp	r2, r3
 800f302:	d903      	bls.n	800f30c <pvPortMalloc+0xa4>
 800f304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d1f1      	bne.n	800f2f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f30c:	4b36      	ldr	r3, [pc, #216]	; (800f3e8 <pvPortMalloc+0x180>)
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f312:	429a      	cmp	r2, r3
 800f314:	d050      	beq.n	800f3b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f316:	6a3b      	ldr	r3, [r7, #32]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	2208      	movs	r2, #8
 800f31c:	4413      	add	r3, r2
 800f31e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	6a3b      	ldr	r3, [r7, #32]
 800f326:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f32a:	685a      	ldr	r2, [r3, #4]
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	1ad2      	subs	r2, r2, r3
 800f330:	2308      	movs	r3, #8
 800f332:	005b      	lsls	r3, r3, #1
 800f334:	429a      	cmp	r2, r3
 800f336:	d91f      	bls.n	800f378 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	4413      	add	r3, r2
 800f33e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f340:	69bb      	ldr	r3, [r7, #24]
 800f342:	f003 0307 	and.w	r3, r3, #7
 800f346:	2b00      	cmp	r3, #0
 800f348:	d00a      	beq.n	800f360 <pvPortMalloc+0xf8>
	__asm volatile
 800f34a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f34e:	f383 8811 	msr	BASEPRI, r3
 800f352:	f3bf 8f6f 	isb	sy
 800f356:	f3bf 8f4f 	dsb	sy
 800f35a:	613b      	str	r3, [r7, #16]
}
 800f35c:	bf00      	nop
 800f35e:	e7fe      	b.n	800f35e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f362:	685a      	ldr	r2, [r3, #4]
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	1ad2      	subs	r2, r2, r3
 800f368:	69bb      	ldr	r3, [r7, #24]
 800f36a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f36c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f36e:	687a      	ldr	r2, [r7, #4]
 800f370:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f372:	69b8      	ldr	r0, [r7, #24]
 800f374:	f000 f908 	bl	800f588 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f378:	4b1d      	ldr	r3, [pc, #116]	; (800f3f0 <pvPortMalloc+0x188>)
 800f37a:	681a      	ldr	r2, [r3, #0]
 800f37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f37e:	685b      	ldr	r3, [r3, #4]
 800f380:	1ad3      	subs	r3, r2, r3
 800f382:	4a1b      	ldr	r2, [pc, #108]	; (800f3f0 <pvPortMalloc+0x188>)
 800f384:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f386:	4b1a      	ldr	r3, [pc, #104]	; (800f3f0 <pvPortMalloc+0x188>)
 800f388:	681a      	ldr	r2, [r3, #0]
 800f38a:	4b1b      	ldr	r3, [pc, #108]	; (800f3f8 <pvPortMalloc+0x190>)
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	429a      	cmp	r2, r3
 800f390:	d203      	bcs.n	800f39a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f392:	4b17      	ldr	r3, [pc, #92]	; (800f3f0 <pvPortMalloc+0x188>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	4a18      	ldr	r2, [pc, #96]	; (800f3f8 <pvPortMalloc+0x190>)
 800f398:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f39a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f39c:	685a      	ldr	r2, [r3, #4]
 800f39e:	4b13      	ldr	r3, [pc, #76]	; (800f3ec <pvPortMalloc+0x184>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	431a      	orrs	r2, r3
 800f3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f3ae:	4b13      	ldr	r3, [pc, #76]	; (800f3fc <pvPortMalloc+0x194>)
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	3301      	adds	r3, #1
 800f3b4:	4a11      	ldr	r2, [pc, #68]	; (800f3fc <pvPortMalloc+0x194>)
 800f3b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f3b8:	f7fe fcf8 	bl	800ddac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f3bc:	69fb      	ldr	r3, [r7, #28]
 800f3be:	f003 0307 	and.w	r3, r3, #7
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d00a      	beq.n	800f3dc <pvPortMalloc+0x174>
	__asm volatile
 800f3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3ca:	f383 8811 	msr	BASEPRI, r3
 800f3ce:	f3bf 8f6f 	isb	sy
 800f3d2:	f3bf 8f4f 	dsb	sy
 800f3d6:	60fb      	str	r3, [r7, #12]
}
 800f3d8:	bf00      	nop
 800f3da:	e7fe      	b.n	800f3da <pvPortMalloc+0x172>
	return pvReturn;
 800f3dc:	69fb      	ldr	r3, [r7, #28]
}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	3728      	adds	r7, #40	; 0x28
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	200062a8 	.word	0x200062a8
 800f3ec:	200062bc 	.word	0x200062bc
 800f3f0:	200062ac 	.word	0x200062ac
 800f3f4:	200062a0 	.word	0x200062a0
 800f3f8:	200062b0 	.word	0x200062b0
 800f3fc:	200062b4 	.word	0x200062b4

0800f400 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b086      	sub	sp, #24
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d04d      	beq.n	800f4ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f412:	2308      	movs	r3, #8
 800f414:	425b      	negs	r3, r3
 800f416:	697a      	ldr	r2, [r7, #20]
 800f418:	4413      	add	r3, r2
 800f41a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f41c:	697b      	ldr	r3, [r7, #20]
 800f41e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f420:	693b      	ldr	r3, [r7, #16]
 800f422:	685a      	ldr	r2, [r3, #4]
 800f424:	4b24      	ldr	r3, [pc, #144]	; (800f4b8 <vPortFree+0xb8>)
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	4013      	ands	r3, r2
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d10a      	bne.n	800f444 <vPortFree+0x44>
	__asm volatile
 800f42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f432:	f383 8811 	msr	BASEPRI, r3
 800f436:	f3bf 8f6f 	isb	sy
 800f43a:	f3bf 8f4f 	dsb	sy
 800f43e:	60fb      	str	r3, [r7, #12]
}
 800f440:	bf00      	nop
 800f442:	e7fe      	b.n	800f442 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f444:	693b      	ldr	r3, [r7, #16]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d00a      	beq.n	800f462 <vPortFree+0x62>
	__asm volatile
 800f44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f450:	f383 8811 	msr	BASEPRI, r3
 800f454:	f3bf 8f6f 	isb	sy
 800f458:	f3bf 8f4f 	dsb	sy
 800f45c:	60bb      	str	r3, [r7, #8]
}
 800f45e:	bf00      	nop
 800f460:	e7fe      	b.n	800f460 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f462:	693b      	ldr	r3, [r7, #16]
 800f464:	685a      	ldr	r2, [r3, #4]
 800f466:	4b14      	ldr	r3, [pc, #80]	; (800f4b8 <vPortFree+0xb8>)
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	4013      	ands	r3, r2
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d01e      	beq.n	800f4ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d11a      	bne.n	800f4ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f478:	693b      	ldr	r3, [r7, #16]
 800f47a:	685a      	ldr	r2, [r3, #4]
 800f47c:	4b0e      	ldr	r3, [pc, #56]	; (800f4b8 <vPortFree+0xb8>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	43db      	mvns	r3, r3
 800f482:	401a      	ands	r2, r3
 800f484:	693b      	ldr	r3, [r7, #16]
 800f486:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f488:	f7fe fc82 	bl	800dd90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f48c:	693b      	ldr	r3, [r7, #16]
 800f48e:	685a      	ldr	r2, [r3, #4]
 800f490:	4b0a      	ldr	r3, [pc, #40]	; (800f4bc <vPortFree+0xbc>)
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	4413      	add	r3, r2
 800f496:	4a09      	ldr	r2, [pc, #36]	; (800f4bc <vPortFree+0xbc>)
 800f498:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f49a:	6938      	ldr	r0, [r7, #16]
 800f49c:	f000 f874 	bl	800f588 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f4a0:	4b07      	ldr	r3, [pc, #28]	; (800f4c0 <vPortFree+0xc0>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	3301      	adds	r3, #1
 800f4a6:	4a06      	ldr	r2, [pc, #24]	; (800f4c0 <vPortFree+0xc0>)
 800f4a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f4aa:	f7fe fc7f 	bl	800ddac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f4ae:	bf00      	nop
 800f4b0:	3718      	adds	r7, #24
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}
 800f4b6:	bf00      	nop
 800f4b8:	200062bc 	.word	0x200062bc
 800f4bc:	200062ac 	.word	0x200062ac
 800f4c0:	200062b8 	.word	0x200062b8

0800f4c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b085      	sub	sp, #20
 800f4c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f4ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800f4ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f4d0:	4b27      	ldr	r3, [pc, #156]	; (800f570 <prvHeapInit+0xac>)
 800f4d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	f003 0307 	and.w	r3, r3, #7
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d00c      	beq.n	800f4f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	3307      	adds	r3, #7
 800f4e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	f023 0307 	bic.w	r3, r3, #7
 800f4ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f4ec:	68ba      	ldr	r2, [r7, #8]
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	1ad3      	subs	r3, r2, r3
 800f4f2:	4a1f      	ldr	r2, [pc, #124]	; (800f570 <prvHeapInit+0xac>)
 800f4f4:	4413      	add	r3, r2
 800f4f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f4fc:	4a1d      	ldr	r2, [pc, #116]	; (800f574 <prvHeapInit+0xb0>)
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f502:	4b1c      	ldr	r3, [pc, #112]	; (800f574 <prvHeapInit+0xb0>)
 800f504:	2200      	movs	r2, #0
 800f506:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	68ba      	ldr	r2, [r7, #8]
 800f50c:	4413      	add	r3, r2
 800f50e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f510:	2208      	movs	r2, #8
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	1a9b      	subs	r3, r3, r2
 800f516:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f023 0307 	bic.w	r3, r3, #7
 800f51e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	4a15      	ldr	r2, [pc, #84]	; (800f578 <prvHeapInit+0xb4>)
 800f524:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f526:	4b14      	ldr	r3, [pc, #80]	; (800f578 <prvHeapInit+0xb4>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	2200      	movs	r2, #0
 800f52c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f52e:	4b12      	ldr	r3, [pc, #72]	; (800f578 <prvHeapInit+0xb4>)
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	2200      	movs	r2, #0
 800f534:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	68fa      	ldr	r2, [r7, #12]
 800f53e:	1ad2      	subs	r2, r2, r3
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f544:	4b0c      	ldr	r3, [pc, #48]	; (800f578 <prvHeapInit+0xb4>)
 800f546:	681a      	ldr	r2, [r3, #0]
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	4a0a      	ldr	r2, [pc, #40]	; (800f57c <prvHeapInit+0xb8>)
 800f552:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	4a09      	ldr	r2, [pc, #36]	; (800f580 <prvHeapInit+0xbc>)
 800f55a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f55c:	4b09      	ldr	r3, [pc, #36]	; (800f584 <prvHeapInit+0xc0>)
 800f55e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f562:	601a      	str	r2, [r3, #0]
}
 800f564:	bf00      	nop
 800f566:	3714      	adds	r7, #20
 800f568:	46bd      	mov	sp, r7
 800f56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56e:	4770      	bx	lr
 800f570:	200026a0 	.word	0x200026a0
 800f574:	200062a0 	.word	0x200062a0
 800f578:	200062a8 	.word	0x200062a8
 800f57c:	200062b0 	.word	0x200062b0
 800f580:	200062ac 	.word	0x200062ac
 800f584:	200062bc 	.word	0x200062bc

0800f588 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f588:	b480      	push	{r7}
 800f58a:	b085      	sub	sp, #20
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f590:	4b28      	ldr	r3, [pc, #160]	; (800f634 <prvInsertBlockIntoFreeList+0xac>)
 800f592:	60fb      	str	r3, [r7, #12]
 800f594:	e002      	b.n	800f59c <prvInsertBlockIntoFreeList+0x14>
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	60fb      	str	r3, [r7, #12]
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	687a      	ldr	r2, [r7, #4]
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	d8f7      	bhi.n	800f596 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	685b      	ldr	r3, [r3, #4]
 800f5ae:	68ba      	ldr	r2, [r7, #8]
 800f5b0:	4413      	add	r3, r2
 800f5b2:	687a      	ldr	r2, [r7, #4]
 800f5b4:	429a      	cmp	r2, r3
 800f5b6:	d108      	bne.n	800f5ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	685a      	ldr	r2, [r3, #4]
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	685b      	ldr	r3, [r3, #4]
 800f5c0:	441a      	add	r2, r3
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	685b      	ldr	r3, [r3, #4]
 800f5d2:	68ba      	ldr	r2, [r7, #8]
 800f5d4:	441a      	add	r2, r3
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	429a      	cmp	r2, r3
 800f5dc:	d118      	bne.n	800f610 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	681a      	ldr	r2, [r3, #0]
 800f5e2:	4b15      	ldr	r3, [pc, #84]	; (800f638 <prvInsertBlockIntoFreeList+0xb0>)
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	429a      	cmp	r2, r3
 800f5e8:	d00d      	beq.n	800f606 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	685a      	ldr	r2, [r3, #4]
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	441a      	add	r2, r3
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	681a      	ldr	r2, [r3, #0]
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	601a      	str	r2, [r3, #0]
 800f604:	e008      	b.n	800f618 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f606:	4b0c      	ldr	r3, [pc, #48]	; (800f638 <prvInsertBlockIntoFreeList+0xb0>)
 800f608:	681a      	ldr	r2, [r3, #0]
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	601a      	str	r2, [r3, #0]
 800f60e:	e003      	b.n	800f618 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	681a      	ldr	r2, [r3, #0]
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f618:	68fa      	ldr	r2, [r7, #12]
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	429a      	cmp	r2, r3
 800f61e:	d002      	beq.n	800f626 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	687a      	ldr	r2, [r7, #4]
 800f624:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f626:	bf00      	nop
 800f628:	3714      	adds	r7, #20
 800f62a:	46bd      	mov	sp, r7
 800f62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f630:	4770      	bx	lr
 800f632:	bf00      	nop
 800f634:	200062a0 	.word	0x200062a0
 800f638:	200062a8 	.word	0x200062a8

0800f63c <pow>:
 800f63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f63e:	ed2d 8b02 	vpush	{d8}
 800f642:	eeb0 8a40 	vmov.f32	s16, s0
 800f646:	eef0 8a60 	vmov.f32	s17, s1
 800f64a:	ec55 4b11 	vmov	r4, r5, d1
 800f64e:	f000 fbaf 	bl	800fdb0 <__ieee754_pow>
 800f652:	4622      	mov	r2, r4
 800f654:	462b      	mov	r3, r5
 800f656:	4620      	mov	r0, r4
 800f658:	4629      	mov	r1, r5
 800f65a:	ec57 6b10 	vmov	r6, r7, d0
 800f65e:	f7f1 fa75 	bl	8000b4c <__aeabi_dcmpun>
 800f662:	2800      	cmp	r0, #0
 800f664:	d13b      	bne.n	800f6de <pow+0xa2>
 800f666:	ec51 0b18 	vmov	r0, r1, d8
 800f66a:	2200      	movs	r2, #0
 800f66c:	2300      	movs	r3, #0
 800f66e:	f7f1 fa3b 	bl	8000ae8 <__aeabi_dcmpeq>
 800f672:	b1b8      	cbz	r0, 800f6a4 <pow+0x68>
 800f674:	2200      	movs	r2, #0
 800f676:	2300      	movs	r3, #0
 800f678:	4620      	mov	r0, r4
 800f67a:	4629      	mov	r1, r5
 800f67c:	f7f1 fa34 	bl	8000ae8 <__aeabi_dcmpeq>
 800f680:	2800      	cmp	r0, #0
 800f682:	d146      	bne.n	800f712 <pow+0xd6>
 800f684:	ec45 4b10 	vmov	d0, r4, r5
 800f688:	f000 f922 	bl	800f8d0 <finite>
 800f68c:	b338      	cbz	r0, 800f6de <pow+0xa2>
 800f68e:	2200      	movs	r2, #0
 800f690:	2300      	movs	r3, #0
 800f692:	4620      	mov	r0, r4
 800f694:	4629      	mov	r1, r5
 800f696:	f7f1 fa31 	bl	8000afc <__aeabi_dcmplt>
 800f69a:	b300      	cbz	r0, 800f6de <pow+0xa2>
 800f69c:	f002 feb2 	bl	8012404 <__errno>
 800f6a0:	2322      	movs	r3, #34	; 0x22
 800f6a2:	e01b      	b.n	800f6dc <pow+0xa0>
 800f6a4:	ec47 6b10 	vmov	d0, r6, r7
 800f6a8:	f000 f912 	bl	800f8d0 <finite>
 800f6ac:	b9e0      	cbnz	r0, 800f6e8 <pow+0xac>
 800f6ae:	eeb0 0a48 	vmov.f32	s0, s16
 800f6b2:	eef0 0a68 	vmov.f32	s1, s17
 800f6b6:	f000 f90b 	bl	800f8d0 <finite>
 800f6ba:	b1a8      	cbz	r0, 800f6e8 <pow+0xac>
 800f6bc:	ec45 4b10 	vmov	d0, r4, r5
 800f6c0:	f000 f906 	bl	800f8d0 <finite>
 800f6c4:	b180      	cbz	r0, 800f6e8 <pow+0xac>
 800f6c6:	4632      	mov	r2, r6
 800f6c8:	463b      	mov	r3, r7
 800f6ca:	4630      	mov	r0, r6
 800f6cc:	4639      	mov	r1, r7
 800f6ce:	f7f1 fa3d 	bl	8000b4c <__aeabi_dcmpun>
 800f6d2:	2800      	cmp	r0, #0
 800f6d4:	d0e2      	beq.n	800f69c <pow+0x60>
 800f6d6:	f002 fe95 	bl	8012404 <__errno>
 800f6da:	2321      	movs	r3, #33	; 0x21
 800f6dc:	6003      	str	r3, [r0, #0]
 800f6de:	ecbd 8b02 	vpop	{d8}
 800f6e2:	ec47 6b10 	vmov	d0, r6, r7
 800f6e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	4630      	mov	r0, r6
 800f6ee:	4639      	mov	r1, r7
 800f6f0:	f7f1 f9fa 	bl	8000ae8 <__aeabi_dcmpeq>
 800f6f4:	2800      	cmp	r0, #0
 800f6f6:	d0f2      	beq.n	800f6de <pow+0xa2>
 800f6f8:	eeb0 0a48 	vmov.f32	s0, s16
 800f6fc:	eef0 0a68 	vmov.f32	s1, s17
 800f700:	f000 f8e6 	bl	800f8d0 <finite>
 800f704:	2800      	cmp	r0, #0
 800f706:	d0ea      	beq.n	800f6de <pow+0xa2>
 800f708:	ec45 4b10 	vmov	d0, r4, r5
 800f70c:	f000 f8e0 	bl	800f8d0 <finite>
 800f710:	e7c3      	b.n	800f69a <pow+0x5e>
 800f712:	4f01      	ldr	r7, [pc, #4]	; (800f718 <pow+0xdc>)
 800f714:	2600      	movs	r6, #0
 800f716:	e7e2      	b.n	800f6de <pow+0xa2>
 800f718:	3ff00000 	.word	0x3ff00000

0800f71c <sqrt>:
 800f71c:	b538      	push	{r3, r4, r5, lr}
 800f71e:	ed2d 8b02 	vpush	{d8}
 800f722:	ec55 4b10 	vmov	r4, r5, d0
 800f726:	f000 f8df 	bl	800f8e8 <__ieee754_sqrt>
 800f72a:	4622      	mov	r2, r4
 800f72c:	462b      	mov	r3, r5
 800f72e:	4620      	mov	r0, r4
 800f730:	4629      	mov	r1, r5
 800f732:	eeb0 8a40 	vmov.f32	s16, s0
 800f736:	eef0 8a60 	vmov.f32	s17, s1
 800f73a:	f7f1 fa07 	bl	8000b4c <__aeabi_dcmpun>
 800f73e:	b990      	cbnz	r0, 800f766 <sqrt+0x4a>
 800f740:	2200      	movs	r2, #0
 800f742:	2300      	movs	r3, #0
 800f744:	4620      	mov	r0, r4
 800f746:	4629      	mov	r1, r5
 800f748:	f7f1 f9d8 	bl	8000afc <__aeabi_dcmplt>
 800f74c:	b158      	cbz	r0, 800f766 <sqrt+0x4a>
 800f74e:	f002 fe59 	bl	8012404 <__errno>
 800f752:	2321      	movs	r3, #33	; 0x21
 800f754:	6003      	str	r3, [r0, #0]
 800f756:	2200      	movs	r2, #0
 800f758:	2300      	movs	r3, #0
 800f75a:	4610      	mov	r0, r2
 800f75c:	4619      	mov	r1, r3
 800f75e:	f7f1 f885 	bl	800086c <__aeabi_ddiv>
 800f762:	ec41 0b18 	vmov	d8, r0, r1
 800f766:	eeb0 0a48 	vmov.f32	s0, s16
 800f76a:	eef0 0a68 	vmov.f32	s1, s17
 800f76e:	ecbd 8b02 	vpop	{d8}
 800f772:	bd38      	pop	{r3, r4, r5, pc}
 800f774:	0000      	movs	r0, r0
	...

0800f778 <cos>:
 800f778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f77a:	ec53 2b10 	vmov	r2, r3, d0
 800f77e:	4826      	ldr	r0, [pc, #152]	; (800f818 <cos+0xa0>)
 800f780:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f784:	4281      	cmp	r1, r0
 800f786:	dc06      	bgt.n	800f796 <cos+0x1e>
 800f788:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800f810 <cos+0x98>
 800f78c:	b005      	add	sp, #20
 800f78e:	f85d eb04 	ldr.w	lr, [sp], #4
 800f792:	f000 b985 	b.w	800faa0 <__kernel_cos>
 800f796:	4821      	ldr	r0, [pc, #132]	; (800f81c <cos+0xa4>)
 800f798:	4281      	cmp	r1, r0
 800f79a:	dd09      	ble.n	800f7b0 <cos+0x38>
 800f79c:	ee10 0a10 	vmov	r0, s0
 800f7a0:	4619      	mov	r1, r3
 800f7a2:	f7f0 fd81 	bl	80002a8 <__aeabi_dsub>
 800f7a6:	ec41 0b10 	vmov	d0, r0, r1
 800f7aa:	b005      	add	sp, #20
 800f7ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800f7b0:	4668      	mov	r0, sp
 800f7b2:	f001 f829 	bl	8010808 <__ieee754_rem_pio2>
 800f7b6:	f000 0003 	and.w	r0, r0, #3
 800f7ba:	2801      	cmp	r0, #1
 800f7bc:	d00b      	beq.n	800f7d6 <cos+0x5e>
 800f7be:	2802      	cmp	r0, #2
 800f7c0:	d016      	beq.n	800f7f0 <cos+0x78>
 800f7c2:	b9e0      	cbnz	r0, 800f7fe <cos+0x86>
 800f7c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f7c8:	ed9d 0b00 	vldr	d0, [sp]
 800f7cc:	f000 f968 	bl	800faa0 <__kernel_cos>
 800f7d0:	ec51 0b10 	vmov	r0, r1, d0
 800f7d4:	e7e7      	b.n	800f7a6 <cos+0x2e>
 800f7d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f7da:	ed9d 0b00 	vldr	d0, [sp]
 800f7de:	f000 fa27 	bl	800fc30 <__kernel_sin>
 800f7e2:	ec53 2b10 	vmov	r2, r3, d0
 800f7e6:	ee10 0a10 	vmov	r0, s0
 800f7ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f7ee:	e7da      	b.n	800f7a6 <cos+0x2e>
 800f7f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f7f4:	ed9d 0b00 	vldr	d0, [sp]
 800f7f8:	f000 f952 	bl	800faa0 <__kernel_cos>
 800f7fc:	e7f1      	b.n	800f7e2 <cos+0x6a>
 800f7fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f802:	ed9d 0b00 	vldr	d0, [sp]
 800f806:	2001      	movs	r0, #1
 800f808:	f000 fa12 	bl	800fc30 <__kernel_sin>
 800f80c:	e7e0      	b.n	800f7d0 <cos+0x58>
 800f80e:	bf00      	nop
	...
 800f818:	3fe921fb 	.word	0x3fe921fb
 800f81c:	7fefffff 	.word	0x7fefffff

0800f820 <sin>:
 800f820:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f822:	ec53 2b10 	vmov	r2, r3, d0
 800f826:	4828      	ldr	r0, [pc, #160]	; (800f8c8 <sin+0xa8>)
 800f828:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f82c:	4281      	cmp	r1, r0
 800f82e:	dc07      	bgt.n	800f840 <sin+0x20>
 800f830:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f8c0 <sin+0xa0>
 800f834:	2000      	movs	r0, #0
 800f836:	b005      	add	sp, #20
 800f838:	f85d eb04 	ldr.w	lr, [sp], #4
 800f83c:	f000 b9f8 	b.w	800fc30 <__kernel_sin>
 800f840:	4822      	ldr	r0, [pc, #136]	; (800f8cc <sin+0xac>)
 800f842:	4281      	cmp	r1, r0
 800f844:	dd09      	ble.n	800f85a <sin+0x3a>
 800f846:	ee10 0a10 	vmov	r0, s0
 800f84a:	4619      	mov	r1, r3
 800f84c:	f7f0 fd2c 	bl	80002a8 <__aeabi_dsub>
 800f850:	ec41 0b10 	vmov	d0, r0, r1
 800f854:	b005      	add	sp, #20
 800f856:	f85d fb04 	ldr.w	pc, [sp], #4
 800f85a:	4668      	mov	r0, sp
 800f85c:	f000 ffd4 	bl	8010808 <__ieee754_rem_pio2>
 800f860:	f000 0003 	and.w	r0, r0, #3
 800f864:	2801      	cmp	r0, #1
 800f866:	d00c      	beq.n	800f882 <sin+0x62>
 800f868:	2802      	cmp	r0, #2
 800f86a:	d011      	beq.n	800f890 <sin+0x70>
 800f86c:	b9f0      	cbnz	r0, 800f8ac <sin+0x8c>
 800f86e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f872:	ed9d 0b00 	vldr	d0, [sp]
 800f876:	2001      	movs	r0, #1
 800f878:	f000 f9da 	bl	800fc30 <__kernel_sin>
 800f87c:	ec51 0b10 	vmov	r0, r1, d0
 800f880:	e7e6      	b.n	800f850 <sin+0x30>
 800f882:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f886:	ed9d 0b00 	vldr	d0, [sp]
 800f88a:	f000 f909 	bl	800faa0 <__kernel_cos>
 800f88e:	e7f5      	b.n	800f87c <sin+0x5c>
 800f890:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f894:	ed9d 0b00 	vldr	d0, [sp]
 800f898:	2001      	movs	r0, #1
 800f89a:	f000 f9c9 	bl	800fc30 <__kernel_sin>
 800f89e:	ec53 2b10 	vmov	r2, r3, d0
 800f8a2:	ee10 0a10 	vmov	r0, s0
 800f8a6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f8aa:	e7d1      	b.n	800f850 <sin+0x30>
 800f8ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f8b0:	ed9d 0b00 	vldr	d0, [sp]
 800f8b4:	f000 f8f4 	bl	800faa0 <__kernel_cos>
 800f8b8:	e7f1      	b.n	800f89e <sin+0x7e>
 800f8ba:	bf00      	nop
 800f8bc:	f3af 8000 	nop.w
	...
 800f8c8:	3fe921fb 	.word	0x3fe921fb
 800f8cc:	7fefffff 	.word	0x7fefffff

0800f8d0 <finite>:
 800f8d0:	b082      	sub	sp, #8
 800f8d2:	ed8d 0b00 	vstr	d0, [sp]
 800f8d6:	9801      	ldr	r0, [sp, #4]
 800f8d8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800f8dc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f8e0:	0fc0      	lsrs	r0, r0, #31
 800f8e2:	b002      	add	sp, #8
 800f8e4:	4770      	bx	lr
	...

0800f8e8 <__ieee754_sqrt>:
 800f8e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ec:	ec55 4b10 	vmov	r4, r5, d0
 800f8f0:	4e67      	ldr	r6, [pc, #412]	; (800fa90 <__ieee754_sqrt+0x1a8>)
 800f8f2:	43ae      	bics	r6, r5
 800f8f4:	ee10 0a10 	vmov	r0, s0
 800f8f8:	ee10 2a10 	vmov	r2, s0
 800f8fc:	4629      	mov	r1, r5
 800f8fe:	462b      	mov	r3, r5
 800f900:	d10d      	bne.n	800f91e <__ieee754_sqrt+0x36>
 800f902:	f7f0 fe89 	bl	8000618 <__aeabi_dmul>
 800f906:	4602      	mov	r2, r0
 800f908:	460b      	mov	r3, r1
 800f90a:	4620      	mov	r0, r4
 800f90c:	4629      	mov	r1, r5
 800f90e:	f7f0 fccd 	bl	80002ac <__adddf3>
 800f912:	4604      	mov	r4, r0
 800f914:	460d      	mov	r5, r1
 800f916:	ec45 4b10 	vmov	d0, r4, r5
 800f91a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f91e:	2d00      	cmp	r5, #0
 800f920:	dc0b      	bgt.n	800f93a <__ieee754_sqrt+0x52>
 800f922:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f926:	4326      	orrs	r6, r4
 800f928:	d0f5      	beq.n	800f916 <__ieee754_sqrt+0x2e>
 800f92a:	b135      	cbz	r5, 800f93a <__ieee754_sqrt+0x52>
 800f92c:	f7f0 fcbc 	bl	80002a8 <__aeabi_dsub>
 800f930:	4602      	mov	r2, r0
 800f932:	460b      	mov	r3, r1
 800f934:	f7f0 ff9a 	bl	800086c <__aeabi_ddiv>
 800f938:	e7eb      	b.n	800f912 <__ieee754_sqrt+0x2a>
 800f93a:	1509      	asrs	r1, r1, #20
 800f93c:	f000 808d 	beq.w	800fa5a <__ieee754_sqrt+0x172>
 800f940:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f944:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800f948:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f94c:	07c9      	lsls	r1, r1, #31
 800f94e:	bf5c      	itt	pl
 800f950:	005b      	lslpl	r3, r3, #1
 800f952:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800f956:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f95a:	bf58      	it	pl
 800f95c:	0052      	lslpl	r2, r2, #1
 800f95e:	2500      	movs	r5, #0
 800f960:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f964:	1076      	asrs	r6, r6, #1
 800f966:	0052      	lsls	r2, r2, #1
 800f968:	f04f 0e16 	mov.w	lr, #22
 800f96c:	46ac      	mov	ip, r5
 800f96e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f972:	eb0c 0001 	add.w	r0, ip, r1
 800f976:	4298      	cmp	r0, r3
 800f978:	bfde      	ittt	le
 800f97a:	1a1b      	suble	r3, r3, r0
 800f97c:	eb00 0c01 	addle.w	ip, r0, r1
 800f980:	186d      	addle	r5, r5, r1
 800f982:	005b      	lsls	r3, r3, #1
 800f984:	f1be 0e01 	subs.w	lr, lr, #1
 800f988:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f98c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f990:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f994:	d1ed      	bne.n	800f972 <__ieee754_sqrt+0x8a>
 800f996:	4674      	mov	r4, lr
 800f998:	2720      	movs	r7, #32
 800f99a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800f99e:	4563      	cmp	r3, ip
 800f9a0:	eb01 000e 	add.w	r0, r1, lr
 800f9a4:	dc02      	bgt.n	800f9ac <__ieee754_sqrt+0xc4>
 800f9a6:	d113      	bne.n	800f9d0 <__ieee754_sqrt+0xe8>
 800f9a8:	4290      	cmp	r0, r2
 800f9aa:	d811      	bhi.n	800f9d0 <__ieee754_sqrt+0xe8>
 800f9ac:	2800      	cmp	r0, #0
 800f9ae:	eb00 0e01 	add.w	lr, r0, r1
 800f9b2:	da57      	bge.n	800fa64 <__ieee754_sqrt+0x17c>
 800f9b4:	f1be 0f00 	cmp.w	lr, #0
 800f9b8:	db54      	blt.n	800fa64 <__ieee754_sqrt+0x17c>
 800f9ba:	f10c 0801 	add.w	r8, ip, #1
 800f9be:	eba3 030c 	sub.w	r3, r3, ip
 800f9c2:	4290      	cmp	r0, r2
 800f9c4:	bf88      	it	hi
 800f9c6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f9ca:	1a12      	subs	r2, r2, r0
 800f9cc:	440c      	add	r4, r1
 800f9ce:	46c4      	mov	ip, r8
 800f9d0:	005b      	lsls	r3, r3, #1
 800f9d2:	3f01      	subs	r7, #1
 800f9d4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f9d8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f9dc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f9e0:	d1dd      	bne.n	800f99e <__ieee754_sqrt+0xb6>
 800f9e2:	4313      	orrs	r3, r2
 800f9e4:	d01b      	beq.n	800fa1e <__ieee754_sqrt+0x136>
 800f9e6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800fa94 <__ieee754_sqrt+0x1ac>
 800f9ea:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800fa98 <__ieee754_sqrt+0x1b0>
 800f9ee:	e9da 0100 	ldrd	r0, r1, [sl]
 800f9f2:	e9db 2300 	ldrd	r2, r3, [fp]
 800f9f6:	f7f0 fc57 	bl	80002a8 <__aeabi_dsub>
 800f9fa:	e9da 8900 	ldrd	r8, r9, [sl]
 800f9fe:	4602      	mov	r2, r0
 800fa00:	460b      	mov	r3, r1
 800fa02:	4640      	mov	r0, r8
 800fa04:	4649      	mov	r1, r9
 800fa06:	f7f1 f883 	bl	8000b10 <__aeabi_dcmple>
 800fa0a:	b140      	cbz	r0, 800fa1e <__ieee754_sqrt+0x136>
 800fa0c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800fa10:	e9da 0100 	ldrd	r0, r1, [sl]
 800fa14:	e9db 2300 	ldrd	r2, r3, [fp]
 800fa18:	d126      	bne.n	800fa68 <__ieee754_sqrt+0x180>
 800fa1a:	3501      	adds	r5, #1
 800fa1c:	463c      	mov	r4, r7
 800fa1e:	106a      	asrs	r2, r5, #1
 800fa20:	0863      	lsrs	r3, r4, #1
 800fa22:	07e9      	lsls	r1, r5, #31
 800fa24:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800fa28:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800fa2c:	bf48      	it	mi
 800fa2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800fa32:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800fa36:	461c      	mov	r4, r3
 800fa38:	e76d      	b.n	800f916 <__ieee754_sqrt+0x2e>
 800fa3a:	0ad3      	lsrs	r3, r2, #11
 800fa3c:	3815      	subs	r0, #21
 800fa3e:	0552      	lsls	r2, r2, #21
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d0fa      	beq.n	800fa3a <__ieee754_sqrt+0x152>
 800fa44:	02dc      	lsls	r4, r3, #11
 800fa46:	d50a      	bpl.n	800fa5e <__ieee754_sqrt+0x176>
 800fa48:	f1c1 0420 	rsb	r4, r1, #32
 800fa4c:	fa22 f404 	lsr.w	r4, r2, r4
 800fa50:	1e4d      	subs	r5, r1, #1
 800fa52:	408a      	lsls	r2, r1
 800fa54:	4323      	orrs	r3, r4
 800fa56:	1b41      	subs	r1, r0, r5
 800fa58:	e772      	b.n	800f940 <__ieee754_sqrt+0x58>
 800fa5a:	4608      	mov	r0, r1
 800fa5c:	e7f0      	b.n	800fa40 <__ieee754_sqrt+0x158>
 800fa5e:	005b      	lsls	r3, r3, #1
 800fa60:	3101      	adds	r1, #1
 800fa62:	e7ef      	b.n	800fa44 <__ieee754_sqrt+0x15c>
 800fa64:	46e0      	mov	r8, ip
 800fa66:	e7aa      	b.n	800f9be <__ieee754_sqrt+0xd6>
 800fa68:	f7f0 fc20 	bl	80002ac <__adddf3>
 800fa6c:	e9da 8900 	ldrd	r8, r9, [sl]
 800fa70:	4602      	mov	r2, r0
 800fa72:	460b      	mov	r3, r1
 800fa74:	4640      	mov	r0, r8
 800fa76:	4649      	mov	r1, r9
 800fa78:	f7f1 f840 	bl	8000afc <__aeabi_dcmplt>
 800fa7c:	b120      	cbz	r0, 800fa88 <__ieee754_sqrt+0x1a0>
 800fa7e:	1ca0      	adds	r0, r4, #2
 800fa80:	bf08      	it	eq
 800fa82:	3501      	addeq	r5, #1
 800fa84:	3402      	adds	r4, #2
 800fa86:	e7ca      	b.n	800fa1e <__ieee754_sqrt+0x136>
 800fa88:	3401      	adds	r4, #1
 800fa8a:	f024 0401 	bic.w	r4, r4, #1
 800fa8e:	e7c6      	b.n	800fa1e <__ieee754_sqrt+0x136>
 800fa90:	7ff00000 	.word	0x7ff00000
 800fa94:	20000020 	.word	0x20000020
 800fa98:	20000028 	.word	0x20000028
 800fa9c:	00000000 	.word	0x00000000

0800faa0 <__kernel_cos>:
 800faa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faa4:	ec57 6b10 	vmov	r6, r7, d0
 800faa8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800faac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800fab0:	ed8d 1b00 	vstr	d1, [sp]
 800fab4:	da07      	bge.n	800fac6 <__kernel_cos+0x26>
 800fab6:	ee10 0a10 	vmov	r0, s0
 800faba:	4639      	mov	r1, r7
 800fabc:	f7f1 f85c 	bl	8000b78 <__aeabi_d2iz>
 800fac0:	2800      	cmp	r0, #0
 800fac2:	f000 8088 	beq.w	800fbd6 <__kernel_cos+0x136>
 800fac6:	4632      	mov	r2, r6
 800fac8:	463b      	mov	r3, r7
 800faca:	4630      	mov	r0, r6
 800facc:	4639      	mov	r1, r7
 800face:	f7f0 fda3 	bl	8000618 <__aeabi_dmul>
 800fad2:	4b51      	ldr	r3, [pc, #324]	; (800fc18 <__kernel_cos+0x178>)
 800fad4:	2200      	movs	r2, #0
 800fad6:	4604      	mov	r4, r0
 800fad8:	460d      	mov	r5, r1
 800fada:	f7f0 fd9d 	bl	8000618 <__aeabi_dmul>
 800fade:	a340      	add	r3, pc, #256	; (adr r3, 800fbe0 <__kernel_cos+0x140>)
 800fae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae4:	4682      	mov	sl, r0
 800fae6:	468b      	mov	fp, r1
 800fae8:	4620      	mov	r0, r4
 800faea:	4629      	mov	r1, r5
 800faec:	f7f0 fd94 	bl	8000618 <__aeabi_dmul>
 800faf0:	a33d      	add	r3, pc, #244	; (adr r3, 800fbe8 <__kernel_cos+0x148>)
 800faf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf6:	f7f0 fbd9 	bl	80002ac <__adddf3>
 800fafa:	4622      	mov	r2, r4
 800fafc:	462b      	mov	r3, r5
 800fafe:	f7f0 fd8b 	bl	8000618 <__aeabi_dmul>
 800fb02:	a33b      	add	r3, pc, #236	; (adr r3, 800fbf0 <__kernel_cos+0x150>)
 800fb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb08:	f7f0 fbce 	bl	80002a8 <__aeabi_dsub>
 800fb0c:	4622      	mov	r2, r4
 800fb0e:	462b      	mov	r3, r5
 800fb10:	f7f0 fd82 	bl	8000618 <__aeabi_dmul>
 800fb14:	a338      	add	r3, pc, #224	; (adr r3, 800fbf8 <__kernel_cos+0x158>)
 800fb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb1a:	f7f0 fbc7 	bl	80002ac <__adddf3>
 800fb1e:	4622      	mov	r2, r4
 800fb20:	462b      	mov	r3, r5
 800fb22:	f7f0 fd79 	bl	8000618 <__aeabi_dmul>
 800fb26:	a336      	add	r3, pc, #216	; (adr r3, 800fc00 <__kernel_cos+0x160>)
 800fb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb2c:	f7f0 fbbc 	bl	80002a8 <__aeabi_dsub>
 800fb30:	4622      	mov	r2, r4
 800fb32:	462b      	mov	r3, r5
 800fb34:	f7f0 fd70 	bl	8000618 <__aeabi_dmul>
 800fb38:	a333      	add	r3, pc, #204	; (adr r3, 800fc08 <__kernel_cos+0x168>)
 800fb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3e:	f7f0 fbb5 	bl	80002ac <__adddf3>
 800fb42:	4622      	mov	r2, r4
 800fb44:	462b      	mov	r3, r5
 800fb46:	f7f0 fd67 	bl	8000618 <__aeabi_dmul>
 800fb4a:	4622      	mov	r2, r4
 800fb4c:	462b      	mov	r3, r5
 800fb4e:	f7f0 fd63 	bl	8000618 <__aeabi_dmul>
 800fb52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb56:	4604      	mov	r4, r0
 800fb58:	460d      	mov	r5, r1
 800fb5a:	4630      	mov	r0, r6
 800fb5c:	4639      	mov	r1, r7
 800fb5e:	f7f0 fd5b 	bl	8000618 <__aeabi_dmul>
 800fb62:	460b      	mov	r3, r1
 800fb64:	4602      	mov	r2, r0
 800fb66:	4629      	mov	r1, r5
 800fb68:	4620      	mov	r0, r4
 800fb6a:	f7f0 fb9d 	bl	80002a8 <__aeabi_dsub>
 800fb6e:	4b2b      	ldr	r3, [pc, #172]	; (800fc1c <__kernel_cos+0x17c>)
 800fb70:	4598      	cmp	r8, r3
 800fb72:	4606      	mov	r6, r0
 800fb74:	460f      	mov	r7, r1
 800fb76:	dc10      	bgt.n	800fb9a <__kernel_cos+0xfa>
 800fb78:	4602      	mov	r2, r0
 800fb7a:	460b      	mov	r3, r1
 800fb7c:	4650      	mov	r0, sl
 800fb7e:	4659      	mov	r1, fp
 800fb80:	f7f0 fb92 	bl	80002a8 <__aeabi_dsub>
 800fb84:	460b      	mov	r3, r1
 800fb86:	4926      	ldr	r1, [pc, #152]	; (800fc20 <__kernel_cos+0x180>)
 800fb88:	4602      	mov	r2, r0
 800fb8a:	2000      	movs	r0, #0
 800fb8c:	f7f0 fb8c 	bl	80002a8 <__aeabi_dsub>
 800fb90:	ec41 0b10 	vmov	d0, r0, r1
 800fb94:	b003      	add	sp, #12
 800fb96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb9a:	4b22      	ldr	r3, [pc, #136]	; (800fc24 <__kernel_cos+0x184>)
 800fb9c:	4920      	ldr	r1, [pc, #128]	; (800fc20 <__kernel_cos+0x180>)
 800fb9e:	4598      	cmp	r8, r3
 800fba0:	bfcc      	ite	gt
 800fba2:	4d21      	ldrgt	r5, [pc, #132]	; (800fc28 <__kernel_cos+0x188>)
 800fba4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800fba8:	2400      	movs	r4, #0
 800fbaa:	4622      	mov	r2, r4
 800fbac:	462b      	mov	r3, r5
 800fbae:	2000      	movs	r0, #0
 800fbb0:	f7f0 fb7a 	bl	80002a8 <__aeabi_dsub>
 800fbb4:	4622      	mov	r2, r4
 800fbb6:	4680      	mov	r8, r0
 800fbb8:	4689      	mov	r9, r1
 800fbba:	462b      	mov	r3, r5
 800fbbc:	4650      	mov	r0, sl
 800fbbe:	4659      	mov	r1, fp
 800fbc0:	f7f0 fb72 	bl	80002a8 <__aeabi_dsub>
 800fbc4:	4632      	mov	r2, r6
 800fbc6:	463b      	mov	r3, r7
 800fbc8:	f7f0 fb6e 	bl	80002a8 <__aeabi_dsub>
 800fbcc:	4602      	mov	r2, r0
 800fbce:	460b      	mov	r3, r1
 800fbd0:	4640      	mov	r0, r8
 800fbd2:	4649      	mov	r1, r9
 800fbd4:	e7da      	b.n	800fb8c <__kernel_cos+0xec>
 800fbd6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800fc10 <__kernel_cos+0x170>
 800fbda:	e7db      	b.n	800fb94 <__kernel_cos+0xf4>
 800fbdc:	f3af 8000 	nop.w
 800fbe0:	be8838d4 	.word	0xbe8838d4
 800fbe4:	bda8fae9 	.word	0xbda8fae9
 800fbe8:	bdb4b1c4 	.word	0xbdb4b1c4
 800fbec:	3e21ee9e 	.word	0x3e21ee9e
 800fbf0:	809c52ad 	.word	0x809c52ad
 800fbf4:	3e927e4f 	.word	0x3e927e4f
 800fbf8:	19cb1590 	.word	0x19cb1590
 800fbfc:	3efa01a0 	.word	0x3efa01a0
 800fc00:	16c15177 	.word	0x16c15177
 800fc04:	3f56c16c 	.word	0x3f56c16c
 800fc08:	5555554c 	.word	0x5555554c
 800fc0c:	3fa55555 	.word	0x3fa55555
 800fc10:	00000000 	.word	0x00000000
 800fc14:	3ff00000 	.word	0x3ff00000
 800fc18:	3fe00000 	.word	0x3fe00000
 800fc1c:	3fd33332 	.word	0x3fd33332
 800fc20:	3ff00000 	.word	0x3ff00000
 800fc24:	3fe90000 	.word	0x3fe90000
 800fc28:	3fd20000 	.word	0x3fd20000
 800fc2c:	00000000 	.word	0x00000000

0800fc30 <__kernel_sin>:
 800fc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc34:	ed2d 8b04 	vpush	{d8-d9}
 800fc38:	eeb0 8a41 	vmov.f32	s16, s2
 800fc3c:	eef0 8a61 	vmov.f32	s17, s3
 800fc40:	ec55 4b10 	vmov	r4, r5, d0
 800fc44:	b083      	sub	sp, #12
 800fc46:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fc4a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fc4e:	9001      	str	r0, [sp, #4]
 800fc50:	da06      	bge.n	800fc60 <__kernel_sin+0x30>
 800fc52:	ee10 0a10 	vmov	r0, s0
 800fc56:	4629      	mov	r1, r5
 800fc58:	f7f0 ff8e 	bl	8000b78 <__aeabi_d2iz>
 800fc5c:	2800      	cmp	r0, #0
 800fc5e:	d051      	beq.n	800fd04 <__kernel_sin+0xd4>
 800fc60:	4622      	mov	r2, r4
 800fc62:	462b      	mov	r3, r5
 800fc64:	4620      	mov	r0, r4
 800fc66:	4629      	mov	r1, r5
 800fc68:	f7f0 fcd6 	bl	8000618 <__aeabi_dmul>
 800fc6c:	4682      	mov	sl, r0
 800fc6e:	468b      	mov	fp, r1
 800fc70:	4602      	mov	r2, r0
 800fc72:	460b      	mov	r3, r1
 800fc74:	4620      	mov	r0, r4
 800fc76:	4629      	mov	r1, r5
 800fc78:	f7f0 fcce 	bl	8000618 <__aeabi_dmul>
 800fc7c:	a341      	add	r3, pc, #260	; (adr r3, 800fd84 <__kernel_sin+0x154>)
 800fc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc82:	4680      	mov	r8, r0
 800fc84:	4689      	mov	r9, r1
 800fc86:	4650      	mov	r0, sl
 800fc88:	4659      	mov	r1, fp
 800fc8a:	f7f0 fcc5 	bl	8000618 <__aeabi_dmul>
 800fc8e:	a33f      	add	r3, pc, #252	; (adr r3, 800fd8c <__kernel_sin+0x15c>)
 800fc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc94:	f7f0 fb08 	bl	80002a8 <__aeabi_dsub>
 800fc98:	4652      	mov	r2, sl
 800fc9a:	465b      	mov	r3, fp
 800fc9c:	f7f0 fcbc 	bl	8000618 <__aeabi_dmul>
 800fca0:	a33c      	add	r3, pc, #240	; (adr r3, 800fd94 <__kernel_sin+0x164>)
 800fca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fca6:	f7f0 fb01 	bl	80002ac <__adddf3>
 800fcaa:	4652      	mov	r2, sl
 800fcac:	465b      	mov	r3, fp
 800fcae:	f7f0 fcb3 	bl	8000618 <__aeabi_dmul>
 800fcb2:	a33a      	add	r3, pc, #232	; (adr r3, 800fd9c <__kernel_sin+0x16c>)
 800fcb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb8:	f7f0 faf6 	bl	80002a8 <__aeabi_dsub>
 800fcbc:	4652      	mov	r2, sl
 800fcbe:	465b      	mov	r3, fp
 800fcc0:	f7f0 fcaa 	bl	8000618 <__aeabi_dmul>
 800fcc4:	a337      	add	r3, pc, #220	; (adr r3, 800fda4 <__kernel_sin+0x174>)
 800fcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcca:	f7f0 faef 	bl	80002ac <__adddf3>
 800fcce:	9b01      	ldr	r3, [sp, #4]
 800fcd0:	4606      	mov	r6, r0
 800fcd2:	460f      	mov	r7, r1
 800fcd4:	b9eb      	cbnz	r3, 800fd12 <__kernel_sin+0xe2>
 800fcd6:	4602      	mov	r2, r0
 800fcd8:	460b      	mov	r3, r1
 800fcda:	4650      	mov	r0, sl
 800fcdc:	4659      	mov	r1, fp
 800fcde:	f7f0 fc9b 	bl	8000618 <__aeabi_dmul>
 800fce2:	a325      	add	r3, pc, #148	; (adr r3, 800fd78 <__kernel_sin+0x148>)
 800fce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fce8:	f7f0 fade 	bl	80002a8 <__aeabi_dsub>
 800fcec:	4642      	mov	r2, r8
 800fcee:	464b      	mov	r3, r9
 800fcf0:	f7f0 fc92 	bl	8000618 <__aeabi_dmul>
 800fcf4:	4602      	mov	r2, r0
 800fcf6:	460b      	mov	r3, r1
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	4629      	mov	r1, r5
 800fcfc:	f7f0 fad6 	bl	80002ac <__adddf3>
 800fd00:	4604      	mov	r4, r0
 800fd02:	460d      	mov	r5, r1
 800fd04:	ec45 4b10 	vmov	d0, r4, r5
 800fd08:	b003      	add	sp, #12
 800fd0a:	ecbd 8b04 	vpop	{d8-d9}
 800fd0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd12:	4b1b      	ldr	r3, [pc, #108]	; (800fd80 <__kernel_sin+0x150>)
 800fd14:	ec51 0b18 	vmov	r0, r1, d8
 800fd18:	2200      	movs	r2, #0
 800fd1a:	f7f0 fc7d 	bl	8000618 <__aeabi_dmul>
 800fd1e:	4632      	mov	r2, r6
 800fd20:	ec41 0b19 	vmov	d9, r0, r1
 800fd24:	463b      	mov	r3, r7
 800fd26:	4640      	mov	r0, r8
 800fd28:	4649      	mov	r1, r9
 800fd2a:	f7f0 fc75 	bl	8000618 <__aeabi_dmul>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	460b      	mov	r3, r1
 800fd32:	ec51 0b19 	vmov	r0, r1, d9
 800fd36:	f7f0 fab7 	bl	80002a8 <__aeabi_dsub>
 800fd3a:	4652      	mov	r2, sl
 800fd3c:	465b      	mov	r3, fp
 800fd3e:	f7f0 fc6b 	bl	8000618 <__aeabi_dmul>
 800fd42:	ec53 2b18 	vmov	r2, r3, d8
 800fd46:	f7f0 faaf 	bl	80002a8 <__aeabi_dsub>
 800fd4a:	a30b      	add	r3, pc, #44	; (adr r3, 800fd78 <__kernel_sin+0x148>)
 800fd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd50:	4606      	mov	r6, r0
 800fd52:	460f      	mov	r7, r1
 800fd54:	4640      	mov	r0, r8
 800fd56:	4649      	mov	r1, r9
 800fd58:	f7f0 fc5e 	bl	8000618 <__aeabi_dmul>
 800fd5c:	4602      	mov	r2, r0
 800fd5e:	460b      	mov	r3, r1
 800fd60:	4630      	mov	r0, r6
 800fd62:	4639      	mov	r1, r7
 800fd64:	f7f0 faa2 	bl	80002ac <__adddf3>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	460b      	mov	r3, r1
 800fd6c:	4620      	mov	r0, r4
 800fd6e:	4629      	mov	r1, r5
 800fd70:	f7f0 fa9a 	bl	80002a8 <__aeabi_dsub>
 800fd74:	e7c4      	b.n	800fd00 <__kernel_sin+0xd0>
 800fd76:	bf00      	nop
 800fd78:	55555549 	.word	0x55555549
 800fd7c:	3fc55555 	.word	0x3fc55555
 800fd80:	3fe00000 	.word	0x3fe00000
 800fd84:	5acfd57c 	.word	0x5acfd57c
 800fd88:	3de5d93a 	.word	0x3de5d93a
 800fd8c:	8a2b9ceb 	.word	0x8a2b9ceb
 800fd90:	3e5ae5e6 	.word	0x3e5ae5e6
 800fd94:	57b1fe7d 	.word	0x57b1fe7d
 800fd98:	3ec71de3 	.word	0x3ec71de3
 800fd9c:	19c161d5 	.word	0x19c161d5
 800fda0:	3f2a01a0 	.word	0x3f2a01a0
 800fda4:	1110f8a6 	.word	0x1110f8a6
 800fda8:	3f811111 	.word	0x3f811111
 800fdac:	00000000 	.word	0x00000000

0800fdb0 <__ieee754_pow>:
 800fdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdb4:	ed2d 8b06 	vpush	{d8-d10}
 800fdb8:	b089      	sub	sp, #36	; 0x24
 800fdba:	ed8d 1b00 	vstr	d1, [sp]
 800fdbe:	e9dd 2900 	ldrd	r2, r9, [sp]
 800fdc2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800fdc6:	ea58 0102 	orrs.w	r1, r8, r2
 800fdca:	ec57 6b10 	vmov	r6, r7, d0
 800fdce:	d115      	bne.n	800fdfc <__ieee754_pow+0x4c>
 800fdd0:	19b3      	adds	r3, r6, r6
 800fdd2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800fdd6:	4152      	adcs	r2, r2
 800fdd8:	4299      	cmp	r1, r3
 800fdda:	4b89      	ldr	r3, [pc, #548]	; (8010000 <__ieee754_pow+0x250>)
 800fddc:	4193      	sbcs	r3, r2
 800fdde:	f080 84d1 	bcs.w	8010784 <__ieee754_pow+0x9d4>
 800fde2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fde6:	4630      	mov	r0, r6
 800fde8:	4639      	mov	r1, r7
 800fdea:	f7f0 fa5f 	bl	80002ac <__adddf3>
 800fdee:	ec41 0b10 	vmov	d0, r0, r1
 800fdf2:	b009      	add	sp, #36	; 0x24
 800fdf4:	ecbd 8b06 	vpop	{d8-d10}
 800fdf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdfc:	4b81      	ldr	r3, [pc, #516]	; (8010004 <__ieee754_pow+0x254>)
 800fdfe:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800fe02:	429c      	cmp	r4, r3
 800fe04:	ee10 aa10 	vmov	sl, s0
 800fe08:	463d      	mov	r5, r7
 800fe0a:	dc06      	bgt.n	800fe1a <__ieee754_pow+0x6a>
 800fe0c:	d101      	bne.n	800fe12 <__ieee754_pow+0x62>
 800fe0e:	2e00      	cmp	r6, #0
 800fe10:	d1e7      	bne.n	800fde2 <__ieee754_pow+0x32>
 800fe12:	4598      	cmp	r8, r3
 800fe14:	dc01      	bgt.n	800fe1a <__ieee754_pow+0x6a>
 800fe16:	d10f      	bne.n	800fe38 <__ieee754_pow+0x88>
 800fe18:	b172      	cbz	r2, 800fe38 <__ieee754_pow+0x88>
 800fe1a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800fe1e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800fe22:	ea55 050a 	orrs.w	r5, r5, sl
 800fe26:	d1dc      	bne.n	800fde2 <__ieee754_pow+0x32>
 800fe28:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fe2c:	18db      	adds	r3, r3, r3
 800fe2e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800fe32:	4152      	adcs	r2, r2
 800fe34:	429d      	cmp	r5, r3
 800fe36:	e7d0      	b.n	800fdda <__ieee754_pow+0x2a>
 800fe38:	2d00      	cmp	r5, #0
 800fe3a:	da3b      	bge.n	800feb4 <__ieee754_pow+0x104>
 800fe3c:	4b72      	ldr	r3, [pc, #456]	; (8010008 <__ieee754_pow+0x258>)
 800fe3e:	4598      	cmp	r8, r3
 800fe40:	dc51      	bgt.n	800fee6 <__ieee754_pow+0x136>
 800fe42:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800fe46:	4598      	cmp	r8, r3
 800fe48:	f340 84ab 	ble.w	80107a2 <__ieee754_pow+0x9f2>
 800fe4c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fe50:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fe54:	2b14      	cmp	r3, #20
 800fe56:	dd0f      	ble.n	800fe78 <__ieee754_pow+0xc8>
 800fe58:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800fe5c:	fa22 f103 	lsr.w	r1, r2, r3
 800fe60:	fa01 f303 	lsl.w	r3, r1, r3
 800fe64:	4293      	cmp	r3, r2
 800fe66:	f040 849c 	bne.w	80107a2 <__ieee754_pow+0x9f2>
 800fe6a:	f001 0101 	and.w	r1, r1, #1
 800fe6e:	f1c1 0302 	rsb	r3, r1, #2
 800fe72:	9304      	str	r3, [sp, #16]
 800fe74:	b182      	cbz	r2, 800fe98 <__ieee754_pow+0xe8>
 800fe76:	e05f      	b.n	800ff38 <__ieee754_pow+0x188>
 800fe78:	2a00      	cmp	r2, #0
 800fe7a:	d15b      	bne.n	800ff34 <__ieee754_pow+0x184>
 800fe7c:	f1c3 0314 	rsb	r3, r3, #20
 800fe80:	fa48 f103 	asr.w	r1, r8, r3
 800fe84:	fa01 f303 	lsl.w	r3, r1, r3
 800fe88:	4543      	cmp	r3, r8
 800fe8a:	f040 8487 	bne.w	801079c <__ieee754_pow+0x9ec>
 800fe8e:	f001 0101 	and.w	r1, r1, #1
 800fe92:	f1c1 0302 	rsb	r3, r1, #2
 800fe96:	9304      	str	r3, [sp, #16]
 800fe98:	4b5c      	ldr	r3, [pc, #368]	; (801000c <__ieee754_pow+0x25c>)
 800fe9a:	4598      	cmp	r8, r3
 800fe9c:	d132      	bne.n	800ff04 <__ieee754_pow+0x154>
 800fe9e:	f1b9 0f00 	cmp.w	r9, #0
 800fea2:	f280 8477 	bge.w	8010794 <__ieee754_pow+0x9e4>
 800fea6:	4959      	ldr	r1, [pc, #356]	; (801000c <__ieee754_pow+0x25c>)
 800fea8:	4632      	mov	r2, r6
 800feaa:	463b      	mov	r3, r7
 800feac:	2000      	movs	r0, #0
 800feae:	f7f0 fcdd 	bl	800086c <__aeabi_ddiv>
 800feb2:	e79c      	b.n	800fdee <__ieee754_pow+0x3e>
 800feb4:	2300      	movs	r3, #0
 800feb6:	9304      	str	r3, [sp, #16]
 800feb8:	2a00      	cmp	r2, #0
 800feba:	d13d      	bne.n	800ff38 <__ieee754_pow+0x188>
 800febc:	4b51      	ldr	r3, [pc, #324]	; (8010004 <__ieee754_pow+0x254>)
 800febe:	4598      	cmp	r8, r3
 800fec0:	d1ea      	bne.n	800fe98 <__ieee754_pow+0xe8>
 800fec2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800fec6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800feca:	ea53 030a 	orrs.w	r3, r3, sl
 800fece:	f000 8459 	beq.w	8010784 <__ieee754_pow+0x9d4>
 800fed2:	4b4f      	ldr	r3, [pc, #316]	; (8010010 <__ieee754_pow+0x260>)
 800fed4:	429c      	cmp	r4, r3
 800fed6:	dd08      	ble.n	800feea <__ieee754_pow+0x13a>
 800fed8:	f1b9 0f00 	cmp.w	r9, #0
 800fedc:	f2c0 8456 	blt.w	801078c <__ieee754_pow+0x9dc>
 800fee0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fee4:	e783      	b.n	800fdee <__ieee754_pow+0x3e>
 800fee6:	2302      	movs	r3, #2
 800fee8:	e7e5      	b.n	800feb6 <__ieee754_pow+0x106>
 800feea:	f1b9 0f00 	cmp.w	r9, #0
 800feee:	f04f 0000 	mov.w	r0, #0
 800fef2:	f04f 0100 	mov.w	r1, #0
 800fef6:	f6bf af7a 	bge.w	800fdee <__ieee754_pow+0x3e>
 800fefa:	e9dd 0300 	ldrd	r0, r3, [sp]
 800fefe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ff02:	e774      	b.n	800fdee <__ieee754_pow+0x3e>
 800ff04:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800ff08:	d106      	bne.n	800ff18 <__ieee754_pow+0x168>
 800ff0a:	4632      	mov	r2, r6
 800ff0c:	463b      	mov	r3, r7
 800ff0e:	4630      	mov	r0, r6
 800ff10:	4639      	mov	r1, r7
 800ff12:	f7f0 fb81 	bl	8000618 <__aeabi_dmul>
 800ff16:	e76a      	b.n	800fdee <__ieee754_pow+0x3e>
 800ff18:	4b3e      	ldr	r3, [pc, #248]	; (8010014 <__ieee754_pow+0x264>)
 800ff1a:	4599      	cmp	r9, r3
 800ff1c:	d10c      	bne.n	800ff38 <__ieee754_pow+0x188>
 800ff1e:	2d00      	cmp	r5, #0
 800ff20:	db0a      	blt.n	800ff38 <__ieee754_pow+0x188>
 800ff22:	ec47 6b10 	vmov	d0, r6, r7
 800ff26:	b009      	add	sp, #36	; 0x24
 800ff28:	ecbd 8b06 	vpop	{d8-d10}
 800ff2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff30:	f7ff bcda 	b.w	800f8e8 <__ieee754_sqrt>
 800ff34:	2300      	movs	r3, #0
 800ff36:	9304      	str	r3, [sp, #16]
 800ff38:	ec47 6b10 	vmov	d0, r6, r7
 800ff3c:	f000 fe6a 	bl	8010c14 <fabs>
 800ff40:	ec51 0b10 	vmov	r0, r1, d0
 800ff44:	f1ba 0f00 	cmp.w	sl, #0
 800ff48:	d129      	bne.n	800ff9e <__ieee754_pow+0x1ee>
 800ff4a:	b124      	cbz	r4, 800ff56 <__ieee754_pow+0x1a6>
 800ff4c:	4b2f      	ldr	r3, [pc, #188]	; (801000c <__ieee754_pow+0x25c>)
 800ff4e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ff52:	429a      	cmp	r2, r3
 800ff54:	d123      	bne.n	800ff9e <__ieee754_pow+0x1ee>
 800ff56:	f1b9 0f00 	cmp.w	r9, #0
 800ff5a:	da05      	bge.n	800ff68 <__ieee754_pow+0x1b8>
 800ff5c:	4602      	mov	r2, r0
 800ff5e:	460b      	mov	r3, r1
 800ff60:	2000      	movs	r0, #0
 800ff62:	492a      	ldr	r1, [pc, #168]	; (801000c <__ieee754_pow+0x25c>)
 800ff64:	f7f0 fc82 	bl	800086c <__aeabi_ddiv>
 800ff68:	2d00      	cmp	r5, #0
 800ff6a:	f6bf af40 	bge.w	800fdee <__ieee754_pow+0x3e>
 800ff6e:	9b04      	ldr	r3, [sp, #16]
 800ff70:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ff74:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ff78:	431c      	orrs	r4, r3
 800ff7a:	d108      	bne.n	800ff8e <__ieee754_pow+0x1de>
 800ff7c:	4602      	mov	r2, r0
 800ff7e:	460b      	mov	r3, r1
 800ff80:	4610      	mov	r0, r2
 800ff82:	4619      	mov	r1, r3
 800ff84:	f7f0 f990 	bl	80002a8 <__aeabi_dsub>
 800ff88:	4602      	mov	r2, r0
 800ff8a:	460b      	mov	r3, r1
 800ff8c:	e78f      	b.n	800feae <__ieee754_pow+0xfe>
 800ff8e:	9b04      	ldr	r3, [sp, #16]
 800ff90:	2b01      	cmp	r3, #1
 800ff92:	f47f af2c 	bne.w	800fdee <__ieee754_pow+0x3e>
 800ff96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ff9a:	4619      	mov	r1, r3
 800ff9c:	e727      	b.n	800fdee <__ieee754_pow+0x3e>
 800ff9e:	0feb      	lsrs	r3, r5, #31
 800ffa0:	3b01      	subs	r3, #1
 800ffa2:	9306      	str	r3, [sp, #24]
 800ffa4:	9a06      	ldr	r2, [sp, #24]
 800ffa6:	9b04      	ldr	r3, [sp, #16]
 800ffa8:	4313      	orrs	r3, r2
 800ffaa:	d102      	bne.n	800ffb2 <__ieee754_pow+0x202>
 800ffac:	4632      	mov	r2, r6
 800ffae:	463b      	mov	r3, r7
 800ffb0:	e7e6      	b.n	800ff80 <__ieee754_pow+0x1d0>
 800ffb2:	4b19      	ldr	r3, [pc, #100]	; (8010018 <__ieee754_pow+0x268>)
 800ffb4:	4598      	cmp	r8, r3
 800ffb6:	f340 80fb 	ble.w	80101b0 <__ieee754_pow+0x400>
 800ffba:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ffbe:	4598      	cmp	r8, r3
 800ffc0:	4b13      	ldr	r3, [pc, #76]	; (8010010 <__ieee754_pow+0x260>)
 800ffc2:	dd0c      	ble.n	800ffde <__ieee754_pow+0x22e>
 800ffc4:	429c      	cmp	r4, r3
 800ffc6:	dc0f      	bgt.n	800ffe8 <__ieee754_pow+0x238>
 800ffc8:	f1b9 0f00 	cmp.w	r9, #0
 800ffcc:	da0f      	bge.n	800ffee <__ieee754_pow+0x23e>
 800ffce:	2000      	movs	r0, #0
 800ffd0:	b009      	add	sp, #36	; 0x24
 800ffd2:	ecbd 8b06 	vpop	{d8-d10}
 800ffd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffda:	f000 beca 	b.w	8010d72 <__math_oflow>
 800ffde:	429c      	cmp	r4, r3
 800ffe0:	dbf2      	blt.n	800ffc8 <__ieee754_pow+0x218>
 800ffe2:	4b0a      	ldr	r3, [pc, #40]	; (801000c <__ieee754_pow+0x25c>)
 800ffe4:	429c      	cmp	r4, r3
 800ffe6:	dd19      	ble.n	801001c <__ieee754_pow+0x26c>
 800ffe8:	f1b9 0f00 	cmp.w	r9, #0
 800ffec:	dcef      	bgt.n	800ffce <__ieee754_pow+0x21e>
 800ffee:	2000      	movs	r0, #0
 800fff0:	b009      	add	sp, #36	; 0x24
 800fff2:	ecbd 8b06 	vpop	{d8-d10}
 800fff6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fffa:	f000 beb1 	b.w	8010d60 <__math_uflow>
 800fffe:	bf00      	nop
 8010000:	fff00000 	.word	0xfff00000
 8010004:	7ff00000 	.word	0x7ff00000
 8010008:	433fffff 	.word	0x433fffff
 801000c:	3ff00000 	.word	0x3ff00000
 8010010:	3fefffff 	.word	0x3fefffff
 8010014:	3fe00000 	.word	0x3fe00000
 8010018:	41e00000 	.word	0x41e00000
 801001c:	4b60      	ldr	r3, [pc, #384]	; (80101a0 <__ieee754_pow+0x3f0>)
 801001e:	2200      	movs	r2, #0
 8010020:	f7f0 f942 	bl	80002a8 <__aeabi_dsub>
 8010024:	a354      	add	r3, pc, #336	; (adr r3, 8010178 <__ieee754_pow+0x3c8>)
 8010026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801002a:	4604      	mov	r4, r0
 801002c:	460d      	mov	r5, r1
 801002e:	f7f0 faf3 	bl	8000618 <__aeabi_dmul>
 8010032:	a353      	add	r3, pc, #332	; (adr r3, 8010180 <__ieee754_pow+0x3d0>)
 8010034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010038:	4606      	mov	r6, r0
 801003a:	460f      	mov	r7, r1
 801003c:	4620      	mov	r0, r4
 801003e:	4629      	mov	r1, r5
 8010040:	f7f0 faea 	bl	8000618 <__aeabi_dmul>
 8010044:	4b57      	ldr	r3, [pc, #348]	; (80101a4 <__ieee754_pow+0x3f4>)
 8010046:	4682      	mov	sl, r0
 8010048:	468b      	mov	fp, r1
 801004a:	2200      	movs	r2, #0
 801004c:	4620      	mov	r0, r4
 801004e:	4629      	mov	r1, r5
 8010050:	f7f0 fae2 	bl	8000618 <__aeabi_dmul>
 8010054:	4602      	mov	r2, r0
 8010056:	460b      	mov	r3, r1
 8010058:	a14b      	add	r1, pc, #300	; (adr r1, 8010188 <__ieee754_pow+0x3d8>)
 801005a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801005e:	f7f0 f923 	bl	80002a8 <__aeabi_dsub>
 8010062:	4622      	mov	r2, r4
 8010064:	462b      	mov	r3, r5
 8010066:	f7f0 fad7 	bl	8000618 <__aeabi_dmul>
 801006a:	4602      	mov	r2, r0
 801006c:	460b      	mov	r3, r1
 801006e:	2000      	movs	r0, #0
 8010070:	494d      	ldr	r1, [pc, #308]	; (80101a8 <__ieee754_pow+0x3f8>)
 8010072:	f7f0 f919 	bl	80002a8 <__aeabi_dsub>
 8010076:	4622      	mov	r2, r4
 8010078:	4680      	mov	r8, r0
 801007a:	4689      	mov	r9, r1
 801007c:	462b      	mov	r3, r5
 801007e:	4620      	mov	r0, r4
 8010080:	4629      	mov	r1, r5
 8010082:	f7f0 fac9 	bl	8000618 <__aeabi_dmul>
 8010086:	4602      	mov	r2, r0
 8010088:	460b      	mov	r3, r1
 801008a:	4640      	mov	r0, r8
 801008c:	4649      	mov	r1, r9
 801008e:	f7f0 fac3 	bl	8000618 <__aeabi_dmul>
 8010092:	a33f      	add	r3, pc, #252	; (adr r3, 8010190 <__ieee754_pow+0x3e0>)
 8010094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010098:	f7f0 fabe 	bl	8000618 <__aeabi_dmul>
 801009c:	4602      	mov	r2, r0
 801009e:	460b      	mov	r3, r1
 80100a0:	4650      	mov	r0, sl
 80100a2:	4659      	mov	r1, fp
 80100a4:	f7f0 f900 	bl	80002a8 <__aeabi_dsub>
 80100a8:	4602      	mov	r2, r0
 80100aa:	460b      	mov	r3, r1
 80100ac:	4680      	mov	r8, r0
 80100ae:	4689      	mov	r9, r1
 80100b0:	4630      	mov	r0, r6
 80100b2:	4639      	mov	r1, r7
 80100b4:	f7f0 f8fa 	bl	80002ac <__adddf3>
 80100b8:	2000      	movs	r0, #0
 80100ba:	4632      	mov	r2, r6
 80100bc:	463b      	mov	r3, r7
 80100be:	4604      	mov	r4, r0
 80100c0:	460d      	mov	r5, r1
 80100c2:	f7f0 f8f1 	bl	80002a8 <__aeabi_dsub>
 80100c6:	4602      	mov	r2, r0
 80100c8:	460b      	mov	r3, r1
 80100ca:	4640      	mov	r0, r8
 80100cc:	4649      	mov	r1, r9
 80100ce:	f7f0 f8eb 	bl	80002a8 <__aeabi_dsub>
 80100d2:	9b04      	ldr	r3, [sp, #16]
 80100d4:	9a06      	ldr	r2, [sp, #24]
 80100d6:	3b01      	subs	r3, #1
 80100d8:	4313      	orrs	r3, r2
 80100da:	4682      	mov	sl, r0
 80100dc:	468b      	mov	fp, r1
 80100de:	f040 81e7 	bne.w	80104b0 <__ieee754_pow+0x700>
 80100e2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010198 <__ieee754_pow+0x3e8>
 80100e6:	eeb0 8a47 	vmov.f32	s16, s14
 80100ea:	eef0 8a67 	vmov.f32	s17, s15
 80100ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 80100f2:	2600      	movs	r6, #0
 80100f4:	4632      	mov	r2, r6
 80100f6:	463b      	mov	r3, r7
 80100f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100fc:	f7f0 f8d4 	bl	80002a8 <__aeabi_dsub>
 8010100:	4622      	mov	r2, r4
 8010102:	462b      	mov	r3, r5
 8010104:	f7f0 fa88 	bl	8000618 <__aeabi_dmul>
 8010108:	e9dd 2300 	ldrd	r2, r3, [sp]
 801010c:	4680      	mov	r8, r0
 801010e:	4689      	mov	r9, r1
 8010110:	4650      	mov	r0, sl
 8010112:	4659      	mov	r1, fp
 8010114:	f7f0 fa80 	bl	8000618 <__aeabi_dmul>
 8010118:	4602      	mov	r2, r0
 801011a:	460b      	mov	r3, r1
 801011c:	4640      	mov	r0, r8
 801011e:	4649      	mov	r1, r9
 8010120:	f7f0 f8c4 	bl	80002ac <__adddf3>
 8010124:	4632      	mov	r2, r6
 8010126:	463b      	mov	r3, r7
 8010128:	4680      	mov	r8, r0
 801012a:	4689      	mov	r9, r1
 801012c:	4620      	mov	r0, r4
 801012e:	4629      	mov	r1, r5
 8010130:	f7f0 fa72 	bl	8000618 <__aeabi_dmul>
 8010134:	460b      	mov	r3, r1
 8010136:	4604      	mov	r4, r0
 8010138:	460d      	mov	r5, r1
 801013a:	4602      	mov	r2, r0
 801013c:	4649      	mov	r1, r9
 801013e:	4640      	mov	r0, r8
 8010140:	f7f0 f8b4 	bl	80002ac <__adddf3>
 8010144:	4b19      	ldr	r3, [pc, #100]	; (80101ac <__ieee754_pow+0x3fc>)
 8010146:	4299      	cmp	r1, r3
 8010148:	ec45 4b19 	vmov	d9, r4, r5
 801014c:	4606      	mov	r6, r0
 801014e:	460f      	mov	r7, r1
 8010150:	468b      	mov	fp, r1
 8010152:	f340 82f0 	ble.w	8010736 <__ieee754_pow+0x986>
 8010156:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801015a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801015e:	4303      	orrs	r3, r0
 8010160:	f000 81e4 	beq.w	801052c <__ieee754_pow+0x77c>
 8010164:	ec51 0b18 	vmov	r0, r1, d8
 8010168:	2200      	movs	r2, #0
 801016a:	2300      	movs	r3, #0
 801016c:	f7f0 fcc6 	bl	8000afc <__aeabi_dcmplt>
 8010170:	3800      	subs	r0, #0
 8010172:	bf18      	it	ne
 8010174:	2001      	movne	r0, #1
 8010176:	e72b      	b.n	800ffd0 <__ieee754_pow+0x220>
 8010178:	60000000 	.word	0x60000000
 801017c:	3ff71547 	.word	0x3ff71547
 8010180:	f85ddf44 	.word	0xf85ddf44
 8010184:	3e54ae0b 	.word	0x3e54ae0b
 8010188:	55555555 	.word	0x55555555
 801018c:	3fd55555 	.word	0x3fd55555
 8010190:	652b82fe 	.word	0x652b82fe
 8010194:	3ff71547 	.word	0x3ff71547
 8010198:	00000000 	.word	0x00000000
 801019c:	bff00000 	.word	0xbff00000
 80101a0:	3ff00000 	.word	0x3ff00000
 80101a4:	3fd00000 	.word	0x3fd00000
 80101a8:	3fe00000 	.word	0x3fe00000
 80101ac:	408fffff 	.word	0x408fffff
 80101b0:	4bd5      	ldr	r3, [pc, #852]	; (8010508 <__ieee754_pow+0x758>)
 80101b2:	402b      	ands	r3, r5
 80101b4:	2200      	movs	r2, #0
 80101b6:	b92b      	cbnz	r3, 80101c4 <__ieee754_pow+0x414>
 80101b8:	4bd4      	ldr	r3, [pc, #848]	; (801050c <__ieee754_pow+0x75c>)
 80101ba:	f7f0 fa2d 	bl	8000618 <__aeabi_dmul>
 80101be:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80101c2:	460c      	mov	r4, r1
 80101c4:	1523      	asrs	r3, r4, #20
 80101c6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80101ca:	4413      	add	r3, r2
 80101cc:	9305      	str	r3, [sp, #20]
 80101ce:	4bd0      	ldr	r3, [pc, #832]	; (8010510 <__ieee754_pow+0x760>)
 80101d0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80101d4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80101d8:	429c      	cmp	r4, r3
 80101da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80101de:	dd08      	ble.n	80101f2 <__ieee754_pow+0x442>
 80101e0:	4bcc      	ldr	r3, [pc, #816]	; (8010514 <__ieee754_pow+0x764>)
 80101e2:	429c      	cmp	r4, r3
 80101e4:	f340 8162 	ble.w	80104ac <__ieee754_pow+0x6fc>
 80101e8:	9b05      	ldr	r3, [sp, #20]
 80101ea:	3301      	adds	r3, #1
 80101ec:	9305      	str	r3, [sp, #20]
 80101ee:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80101f2:	2400      	movs	r4, #0
 80101f4:	00e3      	lsls	r3, r4, #3
 80101f6:	9307      	str	r3, [sp, #28]
 80101f8:	4bc7      	ldr	r3, [pc, #796]	; (8010518 <__ieee754_pow+0x768>)
 80101fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80101fe:	ed93 7b00 	vldr	d7, [r3]
 8010202:	4629      	mov	r1, r5
 8010204:	ec53 2b17 	vmov	r2, r3, d7
 8010208:	eeb0 9a47 	vmov.f32	s18, s14
 801020c:	eef0 9a67 	vmov.f32	s19, s15
 8010210:	4682      	mov	sl, r0
 8010212:	f7f0 f849 	bl	80002a8 <__aeabi_dsub>
 8010216:	4652      	mov	r2, sl
 8010218:	4606      	mov	r6, r0
 801021a:	460f      	mov	r7, r1
 801021c:	462b      	mov	r3, r5
 801021e:	ec51 0b19 	vmov	r0, r1, d9
 8010222:	f7f0 f843 	bl	80002ac <__adddf3>
 8010226:	4602      	mov	r2, r0
 8010228:	460b      	mov	r3, r1
 801022a:	2000      	movs	r0, #0
 801022c:	49bb      	ldr	r1, [pc, #748]	; (801051c <__ieee754_pow+0x76c>)
 801022e:	f7f0 fb1d 	bl	800086c <__aeabi_ddiv>
 8010232:	ec41 0b1a 	vmov	d10, r0, r1
 8010236:	4602      	mov	r2, r0
 8010238:	460b      	mov	r3, r1
 801023a:	4630      	mov	r0, r6
 801023c:	4639      	mov	r1, r7
 801023e:	f7f0 f9eb 	bl	8000618 <__aeabi_dmul>
 8010242:	2300      	movs	r3, #0
 8010244:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010248:	9302      	str	r3, [sp, #8]
 801024a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801024e:	46ab      	mov	fp, r5
 8010250:	106d      	asrs	r5, r5, #1
 8010252:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010256:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801025a:	ec41 0b18 	vmov	d8, r0, r1
 801025e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010262:	2200      	movs	r2, #0
 8010264:	4640      	mov	r0, r8
 8010266:	4649      	mov	r1, r9
 8010268:	4614      	mov	r4, r2
 801026a:	461d      	mov	r5, r3
 801026c:	f7f0 f9d4 	bl	8000618 <__aeabi_dmul>
 8010270:	4602      	mov	r2, r0
 8010272:	460b      	mov	r3, r1
 8010274:	4630      	mov	r0, r6
 8010276:	4639      	mov	r1, r7
 8010278:	f7f0 f816 	bl	80002a8 <__aeabi_dsub>
 801027c:	ec53 2b19 	vmov	r2, r3, d9
 8010280:	4606      	mov	r6, r0
 8010282:	460f      	mov	r7, r1
 8010284:	4620      	mov	r0, r4
 8010286:	4629      	mov	r1, r5
 8010288:	f7f0 f80e 	bl	80002a8 <__aeabi_dsub>
 801028c:	4602      	mov	r2, r0
 801028e:	460b      	mov	r3, r1
 8010290:	4650      	mov	r0, sl
 8010292:	4659      	mov	r1, fp
 8010294:	f7f0 f808 	bl	80002a8 <__aeabi_dsub>
 8010298:	4642      	mov	r2, r8
 801029a:	464b      	mov	r3, r9
 801029c:	f7f0 f9bc 	bl	8000618 <__aeabi_dmul>
 80102a0:	4602      	mov	r2, r0
 80102a2:	460b      	mov	r3, r1
 80102a4:	4630      	mov	r0, r6
 80102a6:	4639      	mov	r1, r7
 80102a8:	f7ef fffe 	bl	80002a8 <__aeabi_dsub>
 80102ac:	ec53 2b1a 	vmov	r2, r3, d10
 80102b0:	f7f0 f9b2 	bl	8000618 <__aeabi_dmul>
 80102b4:	ec53 2b18 	vmov	r2, r3, d8
 80102b8:	ec41 0b19 	vmov	d9, r0, r1
 80102bc:	ec51 0b18 	vmov	r0, r1, d8
 80102c0:	f7f0 f9aa 	bl	8000618 <__aeabi_dmul>
 80102c4:	a37c      	add	r3, pc, #496	; (adr r3, 80104b8 <__ieee754_pow+0x708>)
 80102c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ca:	4604      	mov	r4, r0
 80102cc:	460d      	mov	r5, r1
 80102ce:	f7f0 f9a3 	bl	8000618 <__aeabi_dmul>
 80102d2:	a37b      	add	r3, pc, #492	; (adr r3, 80104c0 <__ieee754_pow+0x710>)
 80102d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d8:	f7ef ffe8 	bl	80002ac <__adddf3>
 80102dc:	4622      	mov	r2, r4
 80102de:	462b      	mov	r3, r5
 80102e0:	f7f0 f99a 	bl	8000618 <__aeabi_dmul>
 80102e4:	a378      	add	r3, pc, #480	; (adr r3, 80104c8 <__ieee754_pow+0x718>)
 80102e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ea:	f7ef ffdf 	bl	80002ac <__adddf3>
 80102ee:	4622      	mov	r2, r4
 80102f0:	462b      	mov	r3, r5
 80102f2:	f7f0 f991 	bl	8000618 <__aeabi_dmul>
 80102f6:	a376      	add	r3, pc, #472	; (adr r3, 80104d0 <__ieee754_pow+0x720>)
 80102f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102fc:	f7ef ffd6 	bl	80002ac <__adddf3>
 8010300:	4622      	mov	r2, r4
 8010302:	462b      	mov	r3, r5
 8010304:	f7f0 f988 	bl	8000618 <__aeabi_dmul>
 8010308:	a373      	add	r3, pc, #460	; (adr r3, 80104d8 <__ieee754_pow+0x728>)
 801030a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801030e:	f7ef ffcd 	bl	80002ac <__adddf3>
 8010312:	4622      	mov	r2, r4
 8010314:	462b      	mov	r3, r5
 8010316:	f7f0 f97f 	bl	8000618 <__aeabi_dmul>
 801031a:	a371      	add	r3, pc, #452	; (adr r3, 80104e0 <__ieee754_pow+0x730>)
 801031c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010320:	f7ef ffc4 	bl	80002ac <__adddf3>
 8010324:	4622      	mov	r2, r4
 8010326:	4606      	mov	r6, r0
 8010328:	460f      	mov	r7, r1
 801032a:	462b      	mov	r3, r5
 801032c:	4620      	mov	r0, r4
 801032e:	4629      	mov	r1, r5
 8010330:	f7f0 f972 	bl	8000618 <__aeabi_dmul>
 8010334:	4602      	mov	r2, r0
 8010336:	460b      	mov	r3, r1
 8010338:	4630      	mov	r0, r6
 801033a:	4639      	mov	r1, r7
 801033c:	f7f0 f96c 	bl	8000618 <__aeabi_dmul>
 8010340:	4642      	mov	r2, r8
 8010342:	4604      	mov	r4, r0
 8010344:	460d      	mov	r5, r1
 8010346:	464b      	mov	r3, r9
 8010348:	ec51 0b18 	vmov	r0, r1, d8
 801034c:	f7ef ffae 	bl	80002ac <__adddf3>
 8010350:	ec53 2b19 	vmov	r2, r3, d9
 8010354:	f7f0 f960 	bl	8000618 <__aeabi_dmul>
 8010358:	4622      	mov	r2, r4
 801035a:	462b      	mov	r3, r5
 801035c:	f7ef ffa6 	bl	80002ac <__adddf3>
 8010360:	4642      	mov	r2, r8
 8010362:	4682      	mov	sl, r0
 8010364:	468b      	mov	fp, r1
 8010366:	464b      	mov	r3, r9
 8010368:	4640      	mov	r0, r8
 801036a:	4649      	mov	r1, r9
 801036c:	f7f0 f954 	bl	8000618 <__aeabi_dmul>
 8010370:	4b6b      	ldr	r3, [pc, #428]	; (8010520 <__ieee754_pow+0x770>)
 8010372:	2200      	movs	r2, #0
 8010374:	4606      	mov	r6, r0
 8010376:	460f      	mov	r7, r1
 8010378:	f7ef ff98 	bl	80002ac <__adddf3>
 801037c:	4652      	mov	r2, sl
 801037e:	465b      	mov	r3, fp
 8010380:	f7ef ff94 	bl	80002ac <__adddf3>
 8010384:	2000      	movs	r0, #0
 8010386:	4604      	mov	r4, r0
 8010388:	460d      	mov	r5, r1
 801038a:	4602      	mov	r2, r0
 801038c:	460b      	mov	r3, r1
 801038e:	4640      	mov	r0, r8
 8010390:	4649      	mov	r1, r9
 8010392:	f7f0 f941 	bl	8000618 <__aeabi_dmul>
 8010396:	4b62      	ldr	r3, [pc, #392]	; (8010520 <__ieee754_pow+0x770>)
 8010398:	4680      	mov	r8, r0
 801039a:	4689      	mov	r9, r1
 801039c:	2200      	movs	r2, #0
 801039e:	4620      	mov	r0, r4
 80103a0:	4629      	mov	r1, r5
 80103a2:	f7ef ff81 	bl	80002a8 <__aeabi_dsub>
 80103a6:	4632      	mov	r2, r6
 80103a8:	463b      	mov	r3, r7
 80103aa:	f7ef ff7d 	bl	80002a8 <__aeabi_dsub>
 80103ae:	4602      	mov	r2, r0
 80103b0:	460b      	mov	r3, r1
 80103b2:	4650      	mov	r0, sl
 80103b4:	4659      	mov	r1, fp
 80103b6:	f7ef ff77 	bl	80002a8 <__aeabi_dsub>
 80103ba:	ec53 2b18 	vmov	r2, r3, d8
 80103be:	f7f0 f92b 	bl	8000618 <__aeabi_dmul>
 80103c2:	4622      	mov	r2, r4
 80103c4:	4606      	mov	r6, r0
 80103c6:	460f      	mov	r7, r1
 80103c8:	462b      	mov	r3, r5
 80103ca:	ec51 0b19 	vmov	r0, r1, d9
 80103ce:	f7f0 f923 	bl	8000618 <__aeabi_dmul>
 80103d2:	4602      	mov	r2, r0
 80103d4:	460b      	mov	r3, r1
 80103d6:	4630      	mov	r0, r6
 80103d8:	4639      	mov	r1, r7
 80103da:	f7ef ff67 	bl	80002ac <__adddf3>
 80103de:	4606      	mov	r6, r0
 80103e0:	460f      	mov	r7, r1
 80103e2:	4602      	mov	r2, r0
 80103e4:	460b      	mov	r3, r1
 80103e6:	4640      	mov	r0, r8
 80103e8:	4649      	mov	r1, r9
 80103ea:	f7ef ff5f 	bl	80002ac <__adddf3>
 80103ee:	a33e      	add	r3, pc, #248	; (adr r3, 80104e8 <__ieee754_pow+0x738>)
 80103f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103f4:	2000      	movs	r0, #0
 80103f6:	4604      	mov	r4, r0
 80103f8:	460d      	mov	r5, r1
 80103fa:	f7f0 f90d 	bl	8000618 <__aeabi_dmul>
 80103fe:	4642      	mov	r2, r8
 8010400:	ec41 0b18 	vmov	d8, r0, r1
 8010404:	464b      	mov	r3, r9
 8010406:	4620      	mov	r0, r4
 8010408:	4629      	mov	r1, r5
 801040a:	f7ef ff4d 	bl	80002a8 <__aeabi_dsub>
 801040e:	4602      	mov	r2, r0
 8010410:	460b      	mov	r3, r1
 8010412:	4630      	mov	r0, r6
 8010414:	4639      	mov	r1, r7
 8010416:	f7ef ff47 	bl	80002a8 <__aeabi_dsub>
 801041a:	a335      	add	r3, pc, #212	; (adr r3, 80104f0 <__ieee754_pow+0x740>)
 801041c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010420:	f7f0 f8fa 	bl	8000618 <__aeabi_dmul>
 8010424:	a334      	add	r3, pc, #208	; (adr r3, 80104f8 <__ieee754_pow+0x748>)
 8010426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042a:	4606      	mov	r6, r0
 801042c:	460f      	mov	r7, r1
 801042e:	4620      	mov	r0, r4
 8010430:	4629      	mov	r1, r5
 8010432:	f7f0 f8f1 	bl	8000618 <__aeabi_dmul>
 8010436:	4602      	mov	r2, r0
 8010438:	460b      	mov	r3, r1
 801043a:	4630      	mov	r0, r6
 801043c:	4639      	mov	r1, r7
 801043e:	f7ef ff35 	bl	80002ac <__adddf3>
 8010442:	9a07      	ldr	r2, [sp, #28]
 8010444:	4b37      	ldr	r3, [pc, #220]	; (8010524 <__ieee754_pow+0x774>)
 8010446:	4413      	add	r3, r2
 8010448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801044c:	f7ef ff2e 	bl	80002ac <__adddf3>
 8010450:	4682      	mov	sl, r0
 8010452:	9805      	ldr	r0, [sp, #20]
 8010454:	468b      	mov	fp, r1
 8010456:	f7f0 f875 	bl	8000544 <__aeabi_i2d>
 801045a:	9a07      	ldr	r2, [sp, #28]
 801045c:	4b32      	ldr	r3, [pc, #200]	; (8010528 <__ieee754_pow+0x778>)
 801045e:	4413      	add	r3, r2
 8010460:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010464:	4606      	mov	r6, r0
 8010466:	460f      	mov	r7, r1
 8010468:	4652      	mov	r2, sl
 801046a:	465b      	mov	r3, fp
 801046c:	ec51 0b18 	vmov	r0, r1, d8
 8010470:	f7ef ff1c 	bl	80002ac <__adddf3>
 8010474:	4642      	mov	r2, r8
 8010476:	464b      	mov	r3, r9
 8010478:	f7ef ff18 	bl	80002ac <__adddf3>
 801047c:	4632      	mov	r2, r6
 801047e:	463b      	mov	r3, r7
 8010480:	f7ef ff14 	bl	80002ac <__adddf3>
 8010484:	2000      	movs	r0, #0
 8010486:	4632      	mov	r2, r6
 8010488:	463b      	mov	r3, r7
 801048a:	4604      	mov	r4, r0
 801048c:	460d      	mov	r5, r1
 801048e:	f7ef ff0b 	bl	80002a8 <__aeabi_dsub>
 8010492:	4642      	mov	r2, r8
 8010494:	464b      	mov	r3, r9
 8010496:	f7ef ff07 	bl	80002a8 <__aeabi_dsub>
 801049a:	ec53 2b18 	vmov	r2, r3, d8
 801049e:	f7ef ff03 	bl	80002a8 <__aeabi_dsub>
 80104a2:	4602      	mov	r2, r0
 80104a4:	460b      	mov	r3, r1
 80104a6:	4650      	mov	r0, sl
 80104a8:	4659      	mov	r1, fp
 80104aa:	e610      	b.n	80100ce <__ieee754_pow+0x31e>
 80104ac:	2401      	movs	r4, #1
 80104ae:	e6a1      	b.n	80101f4 <__ieee754_pow+0x444>
 80104b0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010500 <__ieee754_pow+0x750>
 80104b4:	e617      	b.n	80100e6 <__ieee754_pow+0x336>
 80104b6:	bf00      	nop
 80104b8:	4a454eef 	.word	0x4a454eef
 80104bc:	3fca7e28 	.word	0x3fca7e28
 80104c0:	93c9db65 	.word	0x93c9db65
 80104c4:	3fcd864a 	.word	0x3fcd864a
 80104c8:	a91d4101 	.word	0xa91d4101
 80104cc:	3fd17460 	.word	0x3fd17460
 80104d0:	518f264d 	.word	0x518f264d
 80104d4:	3fd55555 	.word	0x3fd55555
 80104d8:	db6fabff 	.word	0xdb6fabff
 80104dc:	3fdb6db6 	.word	0x3fdb6db6
 80104e0:	33333303 	.word	0x33333303
 80104e4:	3fe33333 	.word	0x3fe33333
 80104e8:	e0000000 	.word	0xe0000000
 80104ec:	3feec709 	.word	0x3feec709
 80104f0:	dc3a03fd 	.word	0xdc3a03fd
 80104f4:	3feec709 	.word	0x3feec709
 80104f8:	145b01f5 	.word	0x145b01f5
 80104fc:	be3e2fe0 	.word	0xbe3e2fe0
 8010500:	00000000 	.word	0x00000000
 8010504:	3ff00000 	.word	0x3ff00000
 8010508:	7ff00000 	.word	0x7ff00000
 801050c:	43400000 	.word	0x43400000
 8010510:	0003988e 	.word	0x0003988e
 8010514:	000bb679 	.word	0x000bb679
 8010518:	08014b00 	.word	0x08014b00
 801051c:	3ff00000 	.word	0x3ff00000
 8010520:	40080000 	.word	0x40080000
 8010524:	08014b20 	.word	0x08014b20
 8010528:	08014b10 	.word	0x08014b10
 801052c:	a3b3      	add	r3, pc, #716	; (adr r3, 80107fc <__ieee754_pow+0xa4c>)
 801052e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010532:	4640      	mov	r0, r8
 8010534:	4649      	mov	r1, r9
 8010536:	f7ef feb9 	bl	80002ac <__adddf3>
 801053a:	4622      	mov	r2, r4
 801053c:	ec41 0b1a 	vmov	d10, r0, r1
 8010540:	462b      	mov	r3, r5
 8010542:	4630      	mov	r0, r6
 8010544:	4639      	mov	r1, r7
 8010546:	f7ef feaf 	bl	80002a8 <__aeabi_dsub>
 801054a:	4602      	mov	r2, r0
 801054c:	460b      	mov	r3, r1
 801054e:	ec51 0b1a 	vmov	r0, r1, d10
 8010552:	f7f0 faf1 	bl	8000b38 <__aeabi_dcmpgt>
 8010556:	2800      	cmp	r0, #0
 8010558:	f47f ae04 	bne.w	8010164 <__ieee754_pow+0x3b4>
 801055c:	4aa2      	ldr	r2, [pc, #648]	; (80107e8 <__ieee754_pow+0xa38>)
 801055e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010562:	4293      	cmp	r3, r2
 8010564:	f340 8107 	ble.w	8010776 <__ieee754_pow+0x9c6>
 8010568:	151b      	asrs	r3, r3, #20
 801056a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801056e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010572:	fa4a fa03 	asr.w	sl, sl, r3
 8010576:	44da      	add	sl, fp
 8010578:	f3ca 510a 	ubfx	r1, sl, #20, #11
 801057c:	489b      	ldr	r0, [pc, #620]	; (80107ec <__ieee754_pow+0xa3c>)
 801057e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8010582:	4108      	asrs	r0, r1
 8010584:	ea00 030a 	and.w	r3, r0, sl
 8010588:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 801058c:	f1c1 0114 	rsb	r1, r1, #20
 8010590:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010594:	fa4a fa01 	asr.w	sl, sl, r1
 8010598:	f1bb 0f00 	cmp.w	fp, #0
 801059c:	f04f 0200 	mov.w	r2, #0
 80105a0:	4620      	mov	r0, r4
 80105a2:	4629      	mov	r1, r5
 80105a4:	bfb8      	it	lt
 80105a6:	f1ca 0a00 	rsblt	sl, sl, #0
 80105aa:	f7ef fe7d 	bl	80002a8 <__aeabi_dsub>
 80105ae:	ec41 0b19 	vmov	d9, r0, r1
 80105b2:	4642      	mov	r2, r8
 80105b4:	464b      	mov	r3, r9
 80105b6:	ec51 0b19 	vmov	r0, r1, d9
 80105ba:	f7ef fe77 	bl	80002ac <__adddf3>
 80105be:	a37a      	add	r3, pc, #488	; (adr r3, 80107a8 <__ieee754_pow+0x9f8>)
 80105c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c4:	2000      	movs	r0, #0
 80105c6:	4604      	mov	r4, r0
 80105c8:	460d      	mov	r5, r1
 80105ca:	f7f0 f825 	bl	8000618 <__aeabi_dmul>
 80105ce:	ec53 2b19 	vmov	r2, r3, d9
 80105d2:	4606      	mov	r6, r0
 80105d4:	460f      	mov	r7, r1
 80105d6:	4620      	mov	r0, r4
 80105d8:	4629      	mov	r1, r5
 80105da:	f7ef fe65 	bl	80002a8 <__aeabi_dsub>
 80105de:	4602      	mov	r2, r0
 80105e0:	460b      	mov	r3, r1
 80105e2:	4640      	mov	r0, r8
 80105e4:	4649      	mov	r1, r9
 80105e6:	f7ef fe5f 	bl	80002a8 <__aeabi_dsub>
 80105ea:	a371      	add	r3, pc, #452	; (adr r3, 80107b0 <__ieee754_pow+0xa00>)
 80105ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f0:	f7f0 f812 	bl	8000618 <__aeabi_dmul>
 80105f4:	a370      	add	r3, pc, #448	; (adr r3, 80107b8 <__ieee754_pow+0xa08>)
 80105f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105fa:	4680      	mov	r8, r0
 80105fc:	4689      	mov	r9, r1
 80105fe:	4620      	mov	r0, r4
 8010600:	4629      	mov	r1, r5
 8010602:	f7f0 f809 	bl	8000618 <__aeabi_dmul>
 8010606:	4602      	mov	r2, r0
 8010608:	460b      	mov	r3, r1
 801060a:	4640      	mov	r0, r8
 801060c:	4649      	mov	r1, r9
 801060e:	f7ef fe4d 	bl	80002ac <__adddf3>
 8010612:	4604      	mov	r4, r0
 8010614:	460d      	mov	r5, r1
 8010616:	4602      	mov	r2, r0
 8010618:	460b      	mov	r3, r1
 801061a:	4630      	mov	r0, r6
 801061c:	4639      	mov	r1, r7
 801061e:	f7ef fe45 	bl	80002ac <__adddf3>
 8010622:	4632      	mov	r2, r6
 8010624:	463b      	mov	r3, r7
 8010626:	4680      	mov	r8, r0
 8010628:	4689      	mov	r9, r1
 801062a:	f7ef fe3d 	bl	80002a8 <__aeabi_dsub>
 801062e:	4602      	mov	r2, r0
 8010630:	460b      	mov	r3, r1
 8010632:	4620      	mov	r0, r4
 8010634:	4629      	mov	r1, r5
 8010636:	f7ef fe37 	bl	80002a8 <__aeabi_dsub>
 801063a:	4642      	mov	r2, r8
 801063c:	4606      	mov	r6, r0
 801063e:	460f      	mov	r7, r1
 8010640:	464b      	mov	r3, r9
 8010642:	4640      	mov	r0, r8
 8010644:	4649      	mov	r1, r9
 8010646:	f7ef ffe7 	bl	8000618 <__aeabi_dmul>
 801064a:	a35d      	add	r3, pc, #372	; (adr r3, 80107c0 <__ieee754_pow+0xa10>)
 801064c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010650:	4604      	mov	r4, r0
 8010652:	460d      	mov	r5, r1
 8010654:	f7ef ffe0 	bl	8000618 <__aeabi_dmul>
 8010658:	a35b      	add	r3, pc, #364	; (adr r3, 80107c8 <__ieee754_pow+0xa18>)
 801065a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801065e:	f7ef fe23 	bl	80002a8 <__aeabi_dsub>
 8010662:	4622      	mov	r2, r4
 8010664:	462b      	mov	r3, r5
 8010666:	f7ef ffd7 	bl	8000618 <__aeabi_dmul>
 801066a:	a359      	add	r3, pc, #356	; (adr r3, 80107d0 <__ieee754_pow+0xa20>)
 801066c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010670:	f7ef fe1c 	bl	80002ac <__adddf3>
 8010674:	4622      	mov	r2, r4
 8010676:	462b      	mov	r3, r5
 8010678:	f7ef ffce 	bl	8000618 <__aeabi_dmul>
 801067c:	a356      	add	r3, pc, #344	; (adr r3, 80107d8 <__ieee754_pow+0xa28>)
 801067e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010682:	f7ef fe11 	bl	80002a8 <__aeabi_dsub>
 8010686:	4622      	mov	r2, r4
 8010688:	462b      	mov	r3, r5
 801068a:	f7ef ffc5 	bl	8000618 <__aeabi_dmul>
 801068e:	a354      	add	r3, pc, #336	; (adr r3, 80107e0 <__ieee754_pow+0xa30>)
 8010690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010694:	f7ef fe0a 	bl	80002ac <__adddf3>
 8010698:	4622      	mov	r2, r4
 801069a:	462b      	mov	r3, r5
 801069c:	f7ef ffbc 	bl	8000618 <__aeabi_dmul>
 80106a0:	4602      	mov	r2, r0
 80106a2:	460b      	mov	r3, r1
 80106a4:	4640      	mov	r0, r8
 80106a6:	4649      	mov	r1, r9
 80106a8:	f7ef fdfe 	bl	80002a8 <__aeabi_dsub>
 80106ac:	4604      	mov	r4, r0
 80106ae:	460d      	mov	r5, r1
 80106b0:	4602      	mov	r2, r0
 80106b2:	460b      	mov	r3, r1
 80106b4:	4640      	mov	r0, r8
 80106b6:	4649      	mov	r1, r9
 80106b8:	f7ef ffae 	bl	8000618 <__aeabi_dmul>
 80106bc:	2200      	movs	r2, #0
 80106be:	ec41 0b19 	vmov	d9, r0, r1
 80106c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80106c6:	4620      	mov	r0, r4
 80106c8:	4629      	mov	r1, r5
 80106ca:	f7ef fded 	bl	80002a8 <__aeabi_dsub>
 80106ce:	4602      	mov	r2, r0
 80106d0:	460b      	mov	r3, r1
 80106d2:	ec51 0b19 	vmov	r0, r1, d9
 80106d6:	f7f0 f8c9 	bl	800086c <__aeabi_ddiv>
 80106da:	4632      	mov	r2, r6
 80106dc:	4604      	mov	r4, r0
 80106de:	460d      	mov	r5, r1
 80106e0:	463b      	mov	r3, r7
 80106e2:	4640      	mov	r0, r8
 80106e4:	4649      	mov	r1, r9
 80106e6:	f7ef ff97 	bl	8000618 <__aeabi_dmul>
 80106ea:	4632      	mov	r2, r6
 80106ec:	463b      	mov	r3, r7
 80106ee:	f7ef fddd 	bl	80002ac <__adddf3>
 80106f2:	4602      	mov	r2, r0
 80106f4:	460b      	mov	r3, r1
 80106f6:	4620      	mov	r0, r4
 80106f8:	4629      	mov	r1, r5
 80106fa:	f7ef fdd5 	bl	80002a8 <__aeabi_dsub>
 80106fe:	4642      	mov	r2, r8
 8010700:	464b      	mov	r3, r9
 8010702:	f7ef fdd1 	bl	80002a8 <__aeabi_dsub>
 8010706:	460b      	mov	r3, r1
 8010708:	4602      	mov	r2, r0
 801070a:	4939      	ldr	r1, [pc, #228]	; (80107f0 <__ieee754_pow+0xa40>)
 801070c:	2000      	movs	r0, #0
 801070e:	f7ef fdcb 	bl	80002a8 <__aeabi_dsub>
 8010712:	ec41 0b10 	vmov	d0, r0, r1
 8010716:	ee10 3a90 	vmov	r3, s1
 801071a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801071e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010722:	da2b      	bge.n	801077c <__ieee754_pow+0x9cc>
 8010724:	4650      	mov	r0, sl
 8010726:	f000 fa7f 	bl	8010c28 <scalbn>
 801072a:	ec51 0b10 	vmov	r0, r1, d0
 801072e:	ec53 2b18 	vmov	r2, r3, d8
 8010732:	f7ff bbee 	b.w	800ff12 <__ieee754_pow+0x162>
 8010736:	4b2f      	ldr	r3, [pc, #188]	; (80107f4 <__ieee754_pow+0xa44>)
 8010738:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801073c:	429e      	cmp	r6, r3
 801073e:	f77f af0d 	ble.w	801055c <__ieee754_pow+0x7ac>
 8010742:	4b2d      	ldr	r3, [pc, #180]	; (80107f8 <__ieee754_pow+0xa48>)
 8010744:	440b      	add	r3, r1
 8010746:	4303      	orrs	r3, r0
 8010748:	d009      	beq.n	801075e <__ieee754_pow+0x9ae>
 801074a:	ec51 0b18 	vmov	r0, r1, d8
 801074e:	2200      	movs	r2, #0
 8010750:	2300      	movs	r3, #0
 8010752:	f7f0 f9d3 	bl	8000afc <__aeabi_dcmplt>
 8010756:	3800      	subs	r0, #0
 8010758:	bf18      	it	ne
 801075a:	2001      	movne	r0, #1
 801075c:	e448      	b.n	800fff0 <__ieee754_pow+0x240>
 801075e:	4622      	mov	r2, r4
 8010760:	462b      	mov	r3, r5
 8010762:	f7ef fda1 	bl	80002a8 <__aeabi_dsub>
 8010766:	4642      	mov	r2, r8
 8010768:	464b      	mov	r3, r9
 801076a:	f7f0 f9db 	bl	8000b24 <__aeabi_dcmpge>
 801076e:	2800      	cmp	r0, #0
 8010770:	f43f aef4 	beq.w	801055c <__ieee754_pow+0x7ac>
 8010774:	e7e9      	b.n	801074a <__ieee754_pow+0x99a>
 8010776:	f04f 0a00 	mov.w	sl, #0
 801077a:	e71a      	b.n	80105b2 <__ieee754_pow+0x802>
 801077c:	ec51 0b10 	vmov	r0, r1, d0
 8010780:	4619      	mov	r1, r3
 8010782:	e7d4      	b.n	801072e <__ieee754_pow+0x97e>
 8010784:	491a      	ldr	r1, [pc, #104]	; (80107f0 <__ieee754_pow+0xa40>)
 8010786:	2000      	movs	r0, #0
 8010788:	f7ff bb31 	b.w	800fdee <__ieee754_pow+0x3e>
 801078c:	2000      	movs	r0, #0
 801078e:	2100      	movs	r1, #0
 8010790:	f7ff bb2d 	b.w	800fdee <__ieee754_pow+0x3e>
 8010794:	4630      	mov	r0, r6
 8010796:	4639      	mov	r1, r7
 8010798:	f7ff bb29 	b.w	800fdee <__ieee754_pow+0x3e>
 801079c:	9204      	str	r2, [sp, #16]
 801079e:	f7ff bb7b 	b.w	800fe98 <__ieee754_pow+0xe8>
 80107a2:	2300      	movs	r3, #0
 80107a4:	f7ff bb65 	b.w	800fe72 <__ieee754_pow+0xc2>
 80107a8:	00000000 	.word	0x00000000
 80107ac:	3fe62e43 	.word	0x3fe62e43
 80107b0:	fefa39ef 	.word	0xfefa39ef
 80107b4:	3fe62e42 	.word	0x3fe62e42
 80107b8:	0ca86c39 	.word	0x0ca86c39
 80107bc:	be205c61 	.word	0xbe205c61
 80107c0:	72bea4d0 	.word	0x72bea4d0
 80107c4:	3e663769 	.word	0x3e663769
 80107c8:	c5d26bf1 	.word	0xc5d26bf1
 80107cc:	3ebbbd41 	.word	0x3ebbbd41
 80107d0:	af25de2c 	.word	0xaf25de2c
 80107d4:	3f11566a 	.word	0x3f11566a
 80107d8:	16bebd93 	.word	0x16bebd93
 80107dc:	3f66c16c 	.word	0x3f66c16c
 80107e0:	5555553e 	.word	0x5555553e
 80107e4:	3fc55555 	.word	0x3fc55555
 80107e8:	3fe00000 	.word	0x3fe00000
 80107ec:	fff00000 	.word	0xfff00000
 80107f0:	3ff00000 	.word	0x3ff00000
 80107f4:	4090cbff 	.word	0x4090cbff
 80107f8:	3f6f3400 	.word	0x3f6f3400
 80107fc:	652b82fe 	.word	0x652b82fe
 8010800:	3c971547 	.word	0x3c971547
 8010804:	00000000 	.word	0x00000000

08010808 <__ieee754_rem_pio2>:
 8010808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801080c:	ed2d 8b02 	vpush	{d8}
 8010810:	ec55 4b10 	vmov	r4, r5, d0
 8010814:	4bca      	ldr	r3, [pc, #808]	; (8010b40 <__ieee754_rem_pio2+0x338>)
 8010816:	b08b      	sub	sp, #44	; 0x2c
 8010818:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801081c:	4598      	cmp	r8, r3
 801081e:	4682      	mov	sl, r0
 8010820:	9502      	str	r5, [sp, #8]
 8010822:	dc08      	bgt.n	8010836 <__ieee754_rem_pio2+0x2e>
 8010824:	2200      	movs	r2, #0
 8010826:	2300      	movs	r3, #0
 8010828:	ed80 0b00 	vstr	d0, [r0]
 801082c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010830:	f04f 0b00 	mov.w	fp, #0
 8010834:	e028      	b.n	8010888 <__ieee754_rem_pio2+0x80>
 8010836:	4bc3      	ldr	r3, [pc, #780]	; (8010b44 <__ieee754_rem_pio2+0x33c>)
 8010838:	4598      	cmp	r8, r3
 801083a:	dc78      	bgt.n	801092e <__ieee754_rem_pio2+0x126>
 801083c:	9b02      	ldr	r3, [sp, #8]
 801083e:	4ec2      	ldr	r6, [pc, #776]	; (8010b48 <__ieee754_rem_pio2+0x340>)
 8010840:	2b00      	cmp	r3, #0
 8010842:	ee10 0a10 	vmov	r0, s0
 8010846:	a3b0      	add	r3, pc, #704	; (adr r3, 8010b08 <__ieee754_rem_pio2+0x300>)
 8010848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801084c:	4629      	mov	r1, r5
 801084e:	dd39      	ble.n	80108c4 <__ieee754_rem_pio2+0xbc>
 8010850:	f7ef fd2a 	bl	80002a8 <__aeabi_dsub>
 8010854:	45b0      	cmp	r8, r6
 8010856:	4604      	mov	r4, r0
 8010858:	460d      	mov	r5, r1
 801085a:	d01b      	beq.n	8010894 <__ieee754_rem_pio2+0x8c>
 801085c:	a3ac      	add	r3, pc, #688	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x308>)
 801085e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010862:	f7ef fd21 	bl	80002a8 <__aeabi_dsub>
 8010866:	4602      	mov	r2, r0
 8010868:	460b      	mov	r3, r1
 801086a:	e9ca 2300 	strd	r2, r3, [sl]
 801086e:	4620      	mov	r0, r4
 8010870:	4629      	mov	r1, r5
 8010872:	f7ef fd19 	bl	80002a8 <__aeabi_dsub>
 8010876:	a3a6      	add	r3, pc, #664	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x308>)
 8010878:	e9d3 2300 	ldrd	r2, r3, [r3]
 801087c:	f7ef fd14 	bl	80002a8 <__aeabi_dsub>
 8010880:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010884:	f04f 0b01 	mov.w	fp, #1
 8010888:	4658      	mov	r0, fp
 801088a:	b00b      	add	sp, #44	; 0x2c
 801088c:	ecbd 8b02 	vpop	{d8}
 8010890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010894:	a3a0      	add	r3, pc, #640	; (adr r3, 8010b18 <__ieee754_rem_pio2+0x310>)
 8010896:	e9d3 2300 	ldrd	r2, r3, [r3]
 801089a:	f7ef fd05 	bl	80002a8 <__aeabi_dsub>
 801089e:	a3a0      	add	r3, pc, #640	; (adr r3, 8010b20 <__ieee754_rem_pio2+0x318>)
 80108a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108a4:	4604      	mov	r4, r0
 80108a6:	460d      	mov	r5, r1
 80108a8:	f7ef fcfe 	bl	80002a8 <__aeabi_dsub>
 80108ac:	4602      	mov	r2, r0
 80108ae:	460b      	mov	r3, r1
 80108b0:	e9ca 2300 	strd	r2, r3, [sl]
 80108b4:	4620      	mov	r0, r4
 80108b6:	4629      	mov	r1, r5
 80108b8:	f7ef fcf6 	bl	80002a8 <__aeabi_dsub>
 80108bc:	a398      	add	r3, pc, #608	; (adr r3, 8010b20 <__ieee754_rem_pio2+0x318>)
 80108be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108c2:	e7db      	b.n	801087c <__ieee754_rem_pio2+0x74>
 80108c4:	f7ef fcf2 	bl	80002ac <__adddf3>
 80108c8:	45b0      	cmp	r8, r6
 80108ca:	4604      	mov	r4, r0
 80108cc:	460d      	mov	r5, r1
 80108ce:	d016      	beq.n	80108fe <__ieee754_rem_pio2+0xf6>
 80108d0:	a38f      	add	r3, pc, #572	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x308>)
 80108d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d6:	f7ef fce9 	bl	80002ac <__adddf3>
 80108da:	4602      	mov	r2, r0
 80108dc:	460b      	mov	r3, r1
 80108de:	e9ca 2300 	strd	r2, r3, [sl]
 80108e2:	4620      	mov	r0, r4
 80108e4:	4629      	mov	r1, r5
 80108e6:	f7ef fcdf 	bl	80002a8 <__aeabi_dsub>
 80108ea:	a389      	add	r3, pc, #548	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x308>)
 80108ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108f0:	f7ef fcdc 	bl	80002ac <__adddf3>
 80108f4:	f04f 3bff 	mov.w	fp, #4294967295
 80108f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80108fc:	e7c4      	b.n	8010888 <__ieee754_rem_pio2+0x80>
 80108fe:	a386      	add	r3, pc, #536	; (adr r3, 8010b18 <__ieee754_rem_pio2+0x310>)
 8010900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010904:	f7ef fcd2 	bl	80002ac <__adddf3>
 8010908:	a385      	add	r3, pc, #532	; (adr r3, 8010b20 <__ieee754_rem_pio2+0x318>)
 801090a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801090e:	4604      	mov	r4, r0
 8010910:	460d      	mov	r5, r1
 8010912:	f7ef fccb 	bl	80002ac <__adddf3>
 8010916:	4602      	mov	r2, r0
 8010918:	460b      	mov	r3, r1
 801091a:	e9ca 2300 	strd	r2, r3, [sl]
 801091e:	4620      	mov	r0, r4
 8010920:	4629      	mov	r1, r5
 8010922:	f7ef fcc1 	bl	80002a8 <__aeabi_dsub>
 8010926:	a37e      	add	r3, pc, #504	; (adr r3, 8010b20 <__ieee754_rem_pio2+0x318>)
 8010928:	e9d3 2300 	ldrd	r2, r3, [r3]
 801092c:	e7e0      	b.n	80108f0 <__ieee754_rem_pio2+0xe8>
 801092e:	4b87      	ldr	r3, [pc, #540]	; (8010b4c <__ieee754_rem_pio2+0x344>)
 8010930:	4598      	cmp	r8, r3
 8010932:	f300 80d8 	bgt.w	8010ae6 <__ieee754_rem_pio2+0x2de>
 8010936:	f000 f96d 	bl	8010c14 <fabs>
 801093a:	ec55 4b10 	vmov	r4, r5, d0
 801093e:	ee10 0a10 	vmov	r0, s0
 8010942:	a379      	add	r3, pc, #484	; (adr r3, 8010b28 <__ieee754_rem_pio2+0x320>)
 8010944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010948:	4629      	mov	r1, r5
 801094a:	f7ef fe65 	bl	8000618 <__aeabi_dmul>
 801094e:	4b80      	ldr	r3, [pc, #512]	; (8010b50 <__ieee754_rem_pio2+0x348>)
 8010950:	2200      	movs	r2, #0
 8010952:	f7ef fcab 	bl	80002ac <__adddf3>
 8010956:	f7f0 f90f 	bl	8000b78 <__aeabi_d2iz>
 801095a:	4683      	mov	fp, r0
 801095c:	f7ef fdf2 	bl	8000544 <__aeabi_i2d>
 8010960:	4602      	mov	r2, r0
 8010962:	460b      	mov	r3, r1
 8010964:	ec43 2b18 	vmov	d8, r2, r3
 8010968:	a367      	add	r3, pc, #412	; (adr r3, 8010b08 <__ieee754_rem_pio2+0x300>)
 801096a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801096e:	f7ef fe53 	bl	8000618 <__aeabi_dmul>
 8010972:	4602      	mov	r2, r0
 8010974:	460b      	mov	r3, r1
 8010976:	4620      	mov	r0, r4
 8010978:	4629      	mov	r1, r5
 801097a:	f7ef fc95 	bl	80002a8 <__aeabi_dsub>
 801097e:	a364      	add	r3, pc, #400	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x308>)
 8010980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010984:	4606      	mov	r6, r0
 8010986:	460f      	mov	r7, r1
 8010988:	ec51 0b18 	vmov	r0, r1, d8
 801098c:	f7ef fe44 	bl	8000618 <__aeabi_dmul>
 8010990:	f1bb 0f1f 	cmp.w	fp, #31
 8010994:	4604      	mov	r4, r0
 8010996:	460d      	mov	r5, r1
 8010998:	dc0d      	bgt.n	80109b6 <__ieee754_rem_pio2+0x1ae>
 801099a:	4b6e      	ldr	r3, [pc, #440]	; (8010b54 <__ieee754_rem_pio2+0x34c>)
 801099c:	f10b 32ff 	add.w	r2, fp, #4294967295
 80109a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109a4:	4543      	cmp	r3, r8
 80109a6:	d006      	beq.n	80109b6 <__ieee754_rem_pio2+0x1ae>
 80109a8:	4622      	mov	r2, r4
 80109aa:	462b      	mov	r3, r5
 80109ac:	4630      	mov	r0, r6
 80109ae:	4639      	mov	r1, r7
 80109b0:	f7ef fc7a 	bl	80002a8 <__aeabi_dsub>
 80109b4:	e00e      	b.n	80109d4 <__ieee754_rem_pio2+0x1cc>
 80109b6:	462b      	mov	r3, r5
 80109b8:	4622      	mov	r2, r4
 80109ba:	4630      	mov	r0, r6
 80109bc:	4639      	mov	r1, r7
 80109be:	f7ef fc73 	bl	80002a8 <__aeabi_dsub>
 80109c2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80109c6:	9303      	str	r3, [sp, #12]
 80109c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80109cc:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80109d0:	2b10      	cmp	r3, #16
 80109d2:	dc02      	bgt.n	80109da <__ieee754_rem_pio2+0x1d2>
 80109d4:	e9ca 0100 	strd	r0, r1, [sl]
 80109d8:	e039      	b.n	8010a4e <__ieee754_rem_pio2+0x246>
 80109da:	a34f      	add	r3, pc, #316	; (adr r3, 8010b18 <__ieee754_rem_pio2+0x310>)
 80109dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e0:	ec51 0b18 	vmov	r0, r1, d8
 80109e4:	f7ef fe18 	bl	8000618 <__aeabi_dmul>
 80109e8:	4604      	mov	r4, r0
 80109ea:	460d      	mov	r5, r1
 80109ec:	4602      	mov	r2, r0
 80109ee:	460b      	mov	r3, r1
 80109f0:	4630      	mov	r0, r6
 80109f2:	4639      	mov	r1, r7
 80109f4:	f7ef fc58 	bl	80002a8 <__aeabi_dsub>
 80109f8:	4602      	mov	r2, r0
 80109fa:	460b      	mov	r3, r1
 80109fc:	4680      	mov	r8, r0
 80109fe:	4689      	mov	r9, r1
 8010a00:	4630      	mov	r0, r6
 8010a02:	4639      	mov	r1, r7
 8010a04:	f7ef fc50 	bl	80002a8 <__aeabi_dsub>
 8010a08:	4622      	mov	r2, r4
 8010a0a:	462b      	mov	r3, r5
 8010a0c:	f7ef fc4c 	bl	80002a8 <__aeabi_dsub>
 8010a10:	a343      	add	r3, pc, #268	; (adr r3, 8010b20 <__ieee754_rem_pio2+0x318>)
 8010a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a16:	4604      	mov	r4, r0
 8010a18:	460d      	mov	r5, r1
 8010a1a:	ec51 0b18 	vmov	r0, r1, d8
 8010a1e:	f7ef fdfb 	bl	8000618 <__aeabi_dmul>
 8010a22:	4622      	mov	r2, r4
 8010a24:	462b      	mov	r3, r5
 8010a26:	f7ef fc3f 	bl	80002a8 <__aeabi_dsub>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	460b      	mov	r3, r1
 8010a2e:	4604      	mov	r4, r0
 8010a30:	460d      	mov	r5, r1
 8010a32:	4640      	mov	r0, r8
 8010a34:	4649      	mov	r1, r9
 8010a36:	f7ef fc37 	bl	80002a8 <__aeabi_dsub>
 8010a3a:	9a03      	ldr	r2, [sp, #12]
 8010a3c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010a40:	1ad3      	subs	r3, r2, r3
 8010a42:	2b31      	cmp	r3, #49	; 0x31
 8010a44:	dc24      	bgt.n	8010a90 <__ieee754_rem_pio2+0x288>
 8010a46:	e9ca 0100 	strd	r0, r1, [sl]
 8010a4a:	4646      	mov	r6, r8
 8010a4c:	464f      	mov	r7, r9
 8010a4e:	e9da 8900 	ldrd	r8, r9, [sl]
 8010a52:	4630      	mov	r0, r6
 8010a54:	4642      	mov	r2, r8
 8010a56:	464b      	mov	r3, r9
 8010a58:	4639      	mov	r1, r7
 8010a5a:	f7ef fc25 	bl	80002a8 <__aeabi_dsub>
 8010a5e:	462b      	mov	r3, r5
 8010a60:	4622      	mov	r2, r4
 8010a62:	f7ef fc21 	bl	80002a8 <__aeabi_dsub>
 8010a66:	9b02      	ldr	r3, [sp, #8]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010a6e:	f6bf af0b 	bge.w	8010888 <__ieee754_rem_pio2+0x80>
 8010a72:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010a76:	f8ca 3004 	str.w	r3, [sl, #4]
 8010a7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010a7e:	f8ca 8000 	str.w	r8, [sl]
 8010a82:	f8ca 0008 	str.w	r0, [sl, #8]
 8010a86:	f8ca 300c 	str.w	r3, [sl, #12]
 8010a8a:	f1cb 0b00 	rsb	fp, fp, #0
 8010a8e:	e6fb      	b.n	8010888 <__ieee754_rem_pio2+0x80>
 8010a90:	a327      	add	r3, pc, #156	; (adr r3, 8010b30 <__ieee754_rem_pio2+0x328>)
 8010a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a96:	ec51 0b18 	vmov	r0, r1, d8
 8010a9a:	f7ef fdbd 	bl	8000618 <__aeabi_dmul>
 8010a9e:	4604      	mov	r4, r0
 8010aa0:	460d      	mov	r5, r1
 8010aa2:	4602      	mov	r2, r0
 8010aa4:	460b      	mov	r3, r1
 8010aa6:	4640      	mov	r0, r8
 8010aa8:	4649      	mov	r1, r9
 8010aaa:	f7ef fbfd 	bl	80002a8 <__aeabi_dsub>
 8010aae:	4602      	mov	r2, r0
 8010ab0:	460b      	mov	r3, r1
 8010ab2:	4606      	mov	r6, r0
 8010ab4:	460f      	mov	r7, r1
 8010ab6:	4640      	mov	r0, r8
 8010ab8:	4649      	mov	r1, r9
 8010aba:	f7ef fbf5 	bl	80002a8 <__aeabi_dsub>
 8010abe:	4622      	mov	r2, r4
 8010ac0:	462b      	mov	r3, r5
 8010ac2:	f7ef fbf1 	bl	80002a8 <__aeabi_dsub>
 8010ac6:	a31c      	add	r3, pc, #112	; (adr r3, 8010b38 <__ieee754_rem_pio2+0x330>)
 8010ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010acc:	4604      	mov	r4, r0
 8010ace:	460d      	mov	r5, r1
 8010ad0:	ec51 0b18 	vmov	r0, r1, d8
 8010ad4:	f7ef fda0 	bl	8000618 <__aeabi_dmul>
 8010ad8:	4622      	mov	r2, r4
 8010ada:	462b      	mov	r3, r5
 8010adc:	f7ef fbe4 	bl	80002a8 <__aeabi_dsub>
 8010ae0:	4604      	mov	r4, r0
 8010ae2:	460d      	mov	r5, r1
 8010ae4:	e760      	b.n	80109a8 <__ieee754_rem_pio2+0x1a0>
 8010ae6:	4b1c      	ldr	r3, [pc, #112]	; (8010b58 <__ieee754_rem_pio2+0x350>)
 8010ae8:	4598      	cmp	r8, r3
 8010aea:	dd37      	ble.n	8010b5c <__ieee754_rem_pio2+0x354>
 8010aec:	ee10 2a10 	vmov	r2, s0
 8010af0:	462b      	mov	r3, r5
 8010af2:	4620      	mov	r0, r4
 8010af4:	4629      	mov	r1, r5
 8010af6:	f7ef fbd7 	bl	80002a8 <__aeabi_dsub>
 8010afa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010afe:	e9ca 0100 	strd	r0, r1, [sl]
 8010b02:	e695      	b.n	8010830 <__ieee754_rem_pio2+0x28>
 8010b04:	f3af 8000 	nop.w
 8010b08:	54400000 	.word	0x54400000
 8010b0c:	3ff921fb 	.word	0x3ff921fb
 8010b10:	1a626331 	.word	0x1a626331
 8010b14:	3dd0b461 	.word	0x3dd0b461
 8010b18:	1a600000 	.word	0x1a600000
 8010b1c:	3dd0b461 	.word	0x3dd0b461
 8010b20:	2e037073 	.word	0x2e037073
 8010b24:	3ba3198a 	.word	0x3ba3198a
 8010b28:	6dc9c883 	.word	0x6dc9c883
 8010b2c:	3fe45f30 	.word	0x3fe45f30
 8010b30:	2e000000 	.word	0x2e000000
 8010b34:	3ba3198a 	.word	0x3ba3198a
 8010b38:	252049c1 	.word	0x252049c1
 8010b3c:	397b839a 	.word	0x397b839a
 8010b40:	3fe921fb 	.word	0x3fe921fb
 8010b44:	4002d97b 	.word	0x4002d97b
 8010b48:	3ff921fb 	.word	0x3ff921fb
 8010b4c:	413921fb 	.word	0x413921fb
 8010b50:	3fe00000 	.word	0x3fe00000
 8010b54:	08014b30 	.word	0x08014b30
 8010b58:	7fefffff 	.word	0x7fefffff
 8010b5c:	ea4f 5628 	mov.w	r6, r8, asr #20
 8010b60:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8010b64:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8010b68:	4620      	mov	r0, r4
 8010b6a:	460d      	mov	r5, r1
 8010b6c:	f7f0 f804 	bl	8000b78 <__aeabi_d2iz>
 8010b70:	f7ef fce8 	bl	8000544 <__aeabi_i2d>
 8010b74:	4602      	mov	r2, r0
 8010b76:	460b      	mov	r3, r1
 8010b78:	4620      	mov	r0, r4
 8010b7a:	4629      	mov	r1, r5
 8010b7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b80:	f7ef fb92 	bl	80002a8 <__aeabi_dsub>
 8010b84:	4b21      	ldr	r3, [pc, #132]	; (8010c0c <__ieee754_rem_pio2+0x404>)
 8010b86:	2200      	movs	r2, #0
 8010b88:	f7ef fd46 	bl	8000618 <__aeabi_dmul>
 8010b8c:	460d      	mov	r5, r1
 8010b8e:	4604      	mov	r4, r0
 8010b90:	f7ef fff2 	bl	8000b78 <__aeabi_d2iz>
 8010b94:	f7ef fcd6 	bl	8000544 <__aeabi_i2d>
 8010b98:	4602      	mov	r2, r0
 8010b9a:	460b      	mov	r3, r1
 8010b9c:	4620      	mov	r0, r4
 8010b9e:	4629      	mov	r1, r5
 8010ba0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010ba4:	f7ef fb80 	bl	80002a8 <__aeabi_dsub>
 8010ba8:	4b18      	ldr	r3, [pc, #96]	; (8010c0c <__ieee754_rem_pio2+0x404>)
 8010baa:	2200      	movs	r2, #0
 8010bac:	f7ef fd34 	bl	8000618 <__aeabi_dmul>
 8010bb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010bb4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8010bb8:	2703      	movs	r7, #3
 8010bba:	2400      	movs	r4, #0
 8010bbc:	2500      	movs	r5, #0
 8010bbe:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8010bc2:	4622      	mov	r2, r4
 8010bc4:	462b      	mov	r3, r5
 8010bc6:	46b9      	mov	r9, r7
 8010bc8:	3f01      	subs	r7, #1
 8010bca:	f7ef ff8d 	bl	8000ae8 <__aeabi_dcmpeq>
 8010bce:	2800      	cmp	r0, #0
 8010bd0:	d1f5      	bne.n	8010bbe <__ieee754_rem_pio2+0x3b6>
 8010bd2:	4b0f      	ldr	r3, [pc, #60]	; (8010c10 <__ieee754_rem_pio2+0x408>)
 8010bd4:	9301      	str	r3, [sp, #4]
 8010bd6:	2302      	movs	r3, #2
 8010bd8:	9300      	str	r3, [sp, #0]
 8010bda:	4632      	mov	r2, r6
 8010bdc:	464b      	mov	r3, r9
 8010bde:	4651      	mov	r1, sl
 8010be0:	a804      	add	r0, sp, #16
 8010be2:	f000 f8d1 	bl	8010d88 <__kernel_rem_pio2>
 8010be6:	9b02      	ldr	r3, [sp, #8]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	4683      	mov	fp, r0
 8010bec:	f6bf ae4c 	bge.w	8010888 <__ieee754_rem_pio2+0x80>
 8010bf0:	e9da 2100 	ldrd	r2, r1, [sl]
 8010bf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010bf8:	e9ca 2300 	strd	r2, r3, [sl]
 8010bfc:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010c00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010c04:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010c08:	e73f      	b.n	8010a8a <__ieee754_rem_pio2+0x282>
 8010c0a:	bf00      	nop
 8010c0c:	41700000 	.word	0x41700000
 8010c10:	08014bb0 	.word	0x08014bb0

08010c14 <fabs>:
 8010c14:	ec51 0b10 	vmov	r0, r1, d0
 8010c18:	ee10 2a10 	vmov	r2, s0
 8010c1c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010c20:	ec43 2b10 	vmov	d0, r2, r3
 8010c24:	4770      	bx	lr
	...

08010c28 <scalbn>:
 8010c28:	b570      	push	{r4, r5, r6, lr}
 8010c2a:	ec55 4b10 	vmov	r4, r5, d0
 8010c2e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010c32:	4606      	mov	r6, r0
 8010c34:	462b      	mov	r3, r5
 8010c36:	b999      	cbnz	r1, 8010c60 <scalbn+0x38>
 8010c38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010c3c:	4323      	orrs	r3, r4
 8010c3e:	d03f      	beq.n	8010cc0 <scalbn+0x98>
 8010c40:	4b35      	ldr	r3, [pc, #212]	; (8010d18 <scalbn+0xf0>)
 8010c42:	4629      	mov	r1, r5
 8010c44:	ee10 0a10 	vmov	r0, s0
 8010c48:	2200      	movs	r2, #0
 8010c4a:	f7ef fce5 	bl	8000618 <__aeabi_dmul>
 8010c4e:	4b33      	ldr	r3, [pc, #204]	; (8010d1c <scalbn+0xf4>)
 8010c50:	429e      	cmp	r6, r3
 8010c52:	4604      	mov	r4, r0
 8010c54:	460d      	mov	r5, r1
 8010c56:	da10      	bge.n	8010c7a <scalbn+0x52>
 8010c58:	a327      	add	r3, pc, #156	; (adr r3, 8010cf8 <scalbn+0xd0>)
 8010c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c5e:	e01f      	b.n	8010ca0 <scalbn+0x78>
 8010c60:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010c64:	4291      	cmp	r1, r2
 8010c66:	d10c      	bne.n	8010c82 <scalbn+0x5a>
 8010c68:	ee10 2a10 	vmov	r2, s0
 8010c6c:	4620      	mov	r0, r4
 8010c6e:	4629      	mov	r1, r5
 8010c70:	f7ef fb1c 	bl	80002ac <__adddf3>
 8010c74:	4604      	mov	r4, r0
 8010c76:	460d      	mov	r5, r1
 8010c78:	e022      	b.n	8010cc0 <scalbn+0x98>
 8010c7a:	460b      	mov	r3, r1
 8010c7c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010c80:	3936      	subs	r1, #54	; 0x36
 8010c82:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010c86:	4296      	cmp	r6, r2
 8010c88:	dd0d      	ble.n	8010ca6 <scalbn+0x7e>
 8010c8a:	2d00      	cmp	r5, #0
 8010c8c:	a11c      	add	r1, pc, #112	; (adr r1, 8010d00 <scalbn+0xd8>)
 8010c8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c92:	da02      	bge.n	8010c9a <scalbn+0x72>
 8010c94:	a11c      	add	r1, pc, #112	; (adr r1, 8010d08 <scalbn+0xe0>)
 8010c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c9a:	a319      	add	r3, pc, #100	; (adr r3, 8010d00 <scalbn+0xd8>)
 8010c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca0:	f7ef fcba 	bl	8000618 <__aeabi_dmul>
 8010ca4:	e7e6      	b.n	8010c74 <scalbn+0x4c>
 8010ca6:	1872      	adds	r2, r6, r1
 8010ca8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010cac:	428a      	cmp	r2, r1
 8010cae:	dcec      	bgt.n	8010c8a <scalbn+0x62>
 8010cb0:	2a00      	cmp	r2, #0
 8010cb2:	dd08      	ble.n	8010cc6 <scalbn+0x9e>
 8010cb4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010cb8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010cbc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010cc0:	ec45 4b10 	vmov	d0, r4, r5
 8010cc4:	bd70      	pop	{r4, r5, r6, pc}
 8010cc6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010cca:	da08      	bge.n	8010cde <scalbn+0xb6>
 8010ccc:	2d00      	cmp	r5, #0
 8010cce:	a10a      	add	r1, pc, #40	; (adr r1, 8010cf8 <scalbn+0xd0>)
 8010cd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010cd4:	dac0      	bge.n	8010c58 <scalbn+0x30>
 8010cd6:	a10e      	add	r1, pc, #56	; (adr r1, 8010d10 <scalbn+0xe8>)
 8010cd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010cdc:	e7bc      	b.n	8010c58 <scalbn+0x30>
 8010cde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010ce2:	3236      	adds	r2, #54	; 0x36
 8010ce4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010ce8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010cec:	4620      	mov	r0, r4
 8010cee:	4b0c      	ldr	r3, [pc, #48]	; (8010d20 <scalbn+0xf8>)
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	e7d5      	b.n	8010ca0 <scalbn+0x78>
 8010cf4:	f3af 8000 	nop.w
 8010cf8:	c2f8f359 	.word	0xc2f8f359
 8010cfc:	01a56e1f 	.word	0x01a56e1f
 8010d00:	8800759c 	.word	0x8800759c
 8010d04:	7e37e43c 	.word	0x7e37e43c
 8010d08:	8800759c 	.word	0x8800759c
 8010d0c:	fe37e43c 	.word	0xfe37e43c
 8010d10:	c2f8f359 	.word	0xc2f8f359
 8010d14:	81a56e1f 	.word	0x81a56e1f
 8010d18:	43500000 	.word	0x43500000
 8010d1c:	ffff3cb0 	.word	0xffff3cb0
 8010d20:	3c900000 	.word	0x3c900000

08010d24 <with_errno>:
 8010d24:	b570      	push	{r4, r5, r6, lr}
 8010d26:	4604      	mov	r4, r0
 8010d28:	460d      	mov	r5, r1
 8010d2a:	4616      	mov	r6, r2
 8010d2c:	f001 fb6a 	bl	8012404 <__errno>
 8010d30:	4629      	mov	r1, r5
 8010d32:	6006      	str	r6, [r0, #0]
 8010d34:	4620      	mov	r0, r4
 8010d36:	bd70      	pop	{r4, r5, r6, pc}

08010d38 <xflow>:
 8010d38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010d3a:	4614      	mov	r4, r2
 8010d3c:	461d      	mov	r5, r3
 8010d3e:	b108      	cbz	r0, 8010d44 <xflow+0xc>
 8010d40:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010d44:	e9cd 2300 	strd	r2, r3, [sp]
 8010d48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d4c:	4620      	mov	r0, r4
 8010d4e:	4629      	mov	r1, r5
 8010d50:	f7ef fc62 	bl	8000618 <__aeabi_dmul>
 8010d54:	2222      	movs	r2, #34	; 0x22
 8010d56:	b003      	add	sp, #12
 8010d58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010d5c:	f7ff bfe2 	b.w	8010d24 <with_errno>

08010d60 <__math_uflow>:
 8010d60:	b508      	push	{r3, lr}
 8010d62:	2200      	movs	r2, #0
 8010d64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010d68:	f7ff ffe6 	bl	8010d38 <xflow>
 8010d6c:	ec41 0b10 	vmov	d0, r0, r1
 8010d70:	bd08      	pop	{r3, pc}

08010d72 <__math_oflow>:
 8010d72:	b508      	push	{r3, lr}
 8010d74:	2200      	movs	r2, #0
 8010d76:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010d7a:	f7ff ffdd 	bl	8010d38 <xflow>
 8010d7e:	ec41 0b10 	vmov	d0, r0, r1
 8010d82:	bd08      	pop	{r3, pc}
 8010d84:	0000      	movs	r0, r0
	...

08010d88 <__kernel_rem_pio2>:
 8010d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d8c:	ed2d 8b02 	vpush	{d8}
 8010d90:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8010d94:	f112 0f14 	cmn.w	r2, #20
 8010d98:	9306      	str	r3, [sp, #24]
 8010d9a:	9104      	str	r1, [sp, #16]
 8010d9c:	4bc2      	ldr	r3, [pc, #776]	; (80110a8 <__kernel_rem_pio2+0x320>)
 8010d9e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8010da0:	9009      	str	r0, [sp, #36]	; 0x24
 8010da2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010da6:	9300      	str	r3, [sp, #0]
 8010da8:	9b06      	ldr	r3, [sp, #24]
 8010daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8010dae:	bfa8      	it	ge
 8010db0:	1ed4      	subge	r4, r2, #3
 8010db2:	9305      	str	r3, [sp, #20]
 8010db4:	bfb2      	itee	lt
 8010db6:	2400      	movlt	r4, #0
 8010db8:	2318      	movge	r3, #24
 8010dba:	fb94 f4f3 	sdivge	r4, r4, r3
 8010dbe:	f06f 0317 	mvn.w	r3, #23
 8010dc2:	fb04 3303 	mla	r3, r4, r3, r3
 8010dc6:	eb03 0a02 	add.w	sl, r3, r2
 8010dca:	9b00      	ldr	r3, [sp, #0]
 8010dcc:	9a05      	ldr	r2, [sp, #20]
 8010dce:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8011098 <__kernel_rem_pio2+0x310>
 8010dd2:	eb03 0802 	add.w	r8, r3, r2
 8010dd6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8010dd8:	1aa7      	subs	r7, r4, r2
 8010dda:	ae20      	add	r6, sp, #128	; 0x80
 8010ddc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010de0:	2500      	movs	r5, #0
 8010de2:	4545      	cmp	r5, r8
 8010de4:	dd13      	ble.n	8010e0e <__kernel_rem_pio2+0x86>
 8010de6:	9b06      	ldr	r3, [sp, #24]
 8010de8:	aa20      	add	r2, sp, #128	; 0x80
 8010dea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010dee:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8010df2:	f04f 0800 	mov.w	r8, #0
 8010df6:	9b00      	ldr	r3, [sp, #0]
 8010df8:	4598      	cmp	r8, r3
 8010dfa:	dc31      	bgt.n	8010e60 <__kernel_rem_pio2+0xd8>
 8010dfc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8011098 <__kernel_rem_pio2+0x310>
 8010e00:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010e04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010e08:	462f      	mov	r7, r5
 8010e0a:	2600      	movs	r6, #0
 8010e0c:	e01b      	b.n	8010e46 <__kernel_rem_pio2+0xbe>
 8010e0e:	42ef      	cmn	r7, r5
 8010e10:	d407      	bmi.n	8010e22 <__kernel_rem_pio2+0x9a>
 8010e12:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010e16:	f7ef fb95 	bl	8000544 <__aeabi_i2d>
 8010e1a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010e1e:	3501      	adds	r5, #1
 8010e20:	e7df      	b.n	8010de2 <__kernel_rem_pio2+0x5a>
 8010e22:	ec51 0b18 	vmov	r0, r1, d8
 8010e26:	e7f8      	b.n	8010e1a <__kernel_rem_pio2+0x92>
 8010e28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e2c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010e30:	f7ef fbf2 	bl	8000618 <__aeabi_dmul>
 8010e34:	4602      	mov	r2, r0
 8010e36:	460b      	mov	r3, r1
 8010e38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e3c:	f7ef fa36 	bl	80002ac <__adddf3>
 8010e40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e44:	3601      	adds	r6, #1
 8010e46:	9b05      	ldr	r3, [sp, #20]
 8010e48:	429e      	cmp	r6, r3
 8010e4a:	f1a7 0708 	sub.w	r7, r7, #8
 8010e4e:	ddeb      	ble.n	8010e28 <__kernel_rem_pio2+0xa0>
 8010e50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010e54:	f108 0801 	add.w	r8, r8, #1
 8010e58:	ecab 7b02 	vstmia	fp!, {d7}
 8010e5c:	3508      	adds	r5, #8
 8010e5e:	e7ca      	b.n	8010df6 <__kernel_rem_pio2+0x6e>
 8010e60:	9b00      	ldr	r3, [sp, #0]
 8010e62:	aa0c      	add	r2, sp, #48	; 0x30
 8010e64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010e68:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e6a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8010e6c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010e70:	9c00      	ldr	r4, [sp, #0]
 8010e72:	930a      	str	r3, [sp, #40]	; 0x28
 8010e74:	00e3      	lsls	r3, r4, #3
 8010e76:	9308      	str	r3, [sp, #32]
 8010e78:	ab98      	add	r3, sp, #608	; 0x260
 8010e7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010e7e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8010e82:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8010e86:	ab70      	add	r3, sp, #448	; 0x1c0
 8010e88:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8010e8c:	46c3      	mov	fp, r8
 8010e8e:	46a1      	mov	r9, r4
 8010e90:	f1b9 0f00 	cmp.w	r9, #0
 8010e94:	f1a5 0508 	sub.w	r5, r5, #8
 8010e98:	dc77      	bgt.n	8010f8a <__kernel_rem_pio2+0x202>
 8010e9a:	ec47 6b10 	vmov	d0, r6, r7
 8010e9e:	4650      	mov	r0, sl
 8010ea0:	f7ff fec2 	bl	8010c28 <scalbn>
 8010ea4:	ec57 6b10 	vmov	r6, r7, d0
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010eae:	ee10 0a10 	vmov	r0, s0
 8010eb2:	4639      	mov	r1, r7
 8010eb4:	f7ef fbb0 	bl	8000618 <__aeabi_dmul>
 8010eb8:	ec41 0b10 	vmov	d0, r0, r1
 8010ebc:	f000 fab4 	bl	8011428 <floor>
 8010ec0:	4b7a      	ldr	r3, [pc, #488]	; (80110ac <__kernel_rem_pio2+0x324>)
 8010ec2:	ec51 0b10 	vmov	r0, r1, d0
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	f7ef fba6 	bl	8000618 <__aeabi_dmul>
 8010ecc:	4602      	mov	r2, r0
 8010ece:	460b      	mov	r3, r1
 8010ed0:	4630      	mov	r0, r6
 8010ed2:	4639      	mov	r1, r7
 8010ed4:	f7ef f9e8 	bl	80002a8 <__aeabi_dsub>
 8010ed8:	460f      	mov	r7, r1
 8010eda:	4606      	mov	r6, r0
 8010edc:	f7ef fe4c 	bl	8000b78 <__aeabi_d2iz>
 8010ee0:	9002      	str	r0, [sp, #8]
 8010ee2:	f7ef fb2f 	bl	8000544 <__aeabi_i2d>
 8010ee6:	4602      	mov	r2, r0
 8010ee8:	460b      	mov	r3, r1
 8010eea:	4630      	mov	r0, r6
 8010eec:	4639      	mov	r1, r7
 8010eee:	f7ef f9db 	bl	80002a8 <__aeabi_dsub>
 8010ef2:	f1ba 0f00 	cmp.w	sl, #0
 8010ef6:	4606      	mov	r6, r0
 8010ef8:	460f      	mov	r7, r1
 8010efa:	dd6d      	ble.n	8010fd8 <__kernel_rem_pio2+0x250>
 8010efc:	1e61      	subs	r1, r4, #1
 8010efe:	ab0c      	add	r3, sp, #48	; 0x30
 8010f00:	9d02      	ldr	r5, [sp, #8]
 8010f02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010f06:	f1ca 0018 	rsb	r0, sl, #24
 8010f0a:	fa43 f200 	asr.w	r2, r3, r0
 8010f0e:	4415      	add	r5, r2
 8010f10:	4082      	lsls	r2, r0
 8010f12:	1a9b      	subs	r3, r3, r2
 8010f14:	aa0c      	add	r2, sp, #48	; 0x30
 8010f16:	9502      	str	r5, [sp, #8]
 8010f18:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010f1c:	f1ca 0217 	rsb	r2, sl, #23
 8010f20:	fa43 fb02 	asr.w	fp, r3, r2
 8010f24:	f1bb 0f00 	cmp.w	fp, #0
 8010f28:	dd65      	ble.n	8010ff6 <__kernel_rem_pio2+0x26e>
 8010f2a:	9b02      	ldr	r3, [sp, #8]
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	3301      	adds	r3, #1
 8010f30:	9302      	str	r3, [sp, #8]
 8010f32:	4615      	mov	r5, r2
 8010f34:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010f38:	4294      	cmp	r4, r2
 8010f3a:	f300 809f 	bgt.w	801107c <__kernel_rem_pio2+0x2f4>
 8010f3e:	f1ba 0f00 	cmp.w	sl, #0
 8010f42:	dd07      	ble.n	8010f54 <__kernel_rem_pio2+0x1cc>
 8010f44:	f1ba 0f01 	cmp.w	sl, #1
 8010f48:	f000 80c1 	beq.w	80110ce <__kernel_rem_pio2+0x346>
 8010f4c:	f1ba 0f02 	cmp.w	sl, #2
 8010f50:	f000 80c7 	beq.w	80110e2 <__kernel_rem_pio2+0x35a>
 8010f54:	f1bb 0f02 	cmp.w	fp, #2
 8010f58:	d14d      	bne.n	8010ff6 <__kernel_rem_pio2+0x26e>
 8010f5a:	4632      	mov	r2, r6
 8010f5c:	463b      	mov	r3, r7
 8010f5e:	4954      	ldr	r1, [pc, #336]	; (80110b0 <__kernel_rem_pio2+0x328>)
 8010f60:	2000      	movs	r0, #0
 8010f62:	f7ef f9a1 	bl	80002a8 <__aeabi_dsub>
 8010f66:	4606      	mov	r6, r0
 8010f68:	460f      	mov	r7, r1
 8010f6a:	2d00      	cmp	r5, #0
 8010f6c:	d043      	beq.n	8010ff6 <__kernel_rem_pio2+0x26e>
 8010f6e:	4650      	mov	r0, sl
 8010f70:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80110a0 <__kernel_rem_pio2+0x318>
 8010f74:	f7ff fe58 	bl	8010c28 <scalbn>
 8010f78:	4630      	mov	r0, r6
 8010f7a:	4639      	mov	r1, r7
 8010f7c:	ec53 2b10 	vmov	r2, r3, d0
 8010f80:	f7ef f992 	bl	80002a8 <__aeabi_dsub>
 8010f84:	4606      	mov	r6, r0
 8010f86:	460f      	mov	r7, r1
 8010f88:	e035      	b.n	8010ff6 <__kernel_rem_pio2+0x26e>
 8010f8a:	4b4a      	ldr	r3, [pc, #296]	; (80110b4 <__kernel_rem_pio2+0x32c>)
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	4630      	mov	r0, r6
 8010f90:	4639      	mov	r1, r7
 8010f92:	f7ef fb41 	bl	8000618 <__aeabi_dmul>
 8010f96:	f7ef fdef 	bl	8000b78 <__aeabi_d2iz>
 8010f9a:	f7ef fad3 	bl	8000544 <__aeabi_i2d>
 8010f9e:	4602      	mov	r2, r0
 8010fa0:	460b      	mov	r3, r1
 8010fa2:	ec43 2b18 	vmov	d8, r2, r3
 8010fa6:	4b44      	ldr	r3, [pc, #272]	; (80110b8 <__kernel_rem_pio2+0x330>)
 8010fa8:	2200      	movs	r2, #0
 8010faa:	f7ef fb35 	bl	8000618 <__aeabi_dmul>
 8010fae:	4602      	mov	r2, r0
 8010fb0:	460b      	mov	r3, r1
 8010fb2:	4630      	mov	r0, r6
 8010fb4:	4639      	mov	r1, r7
 8010fb6:	f7ef f977 	bl	80002a8 <__aeabi_dsub>
 8010fba:	f7ef fddd 	bl	8000b78 <__aeabi_d2iz>
 8010fbe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010fc2:	f84b 0b04 	str.w	r0, [fp], #4
 8010fc6:	ec51 0b18 	vmov	r0, r1, d8
 8010fca:	f7ef f96f 	bl	80002ac <__adddf3>
 8010fce:	f109 39ff 	add.w	r9, r9, #4294967295
 8010fd2:	4606      	mov	r6, r0
 8010fd4:	460f      	mov	r7, r1
 8010fd6:	e75b      	b.n	8010e90 <__kernel_rem_pio2+0x108>
 8010fd8:	d106      	bne.n	8010fe8 <__kernel_rem_pio2+0x260>
 8010fda:	1e63      	subs	r3, r4, #1
 8010fdc:	aa0c      	add	r2, sp, #48	; 0x30
 8010fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fe2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8010fe6:	e79d      	b.n	8010f24 <__kernel_rem_pio2+0x19c>
 8010fe8:	4b34      	ldr	r3, [pc, #208]	; (80110bc <__kernel_rem_pio2+0x334>)
 8010fea:	2200      	movs	r2, #0
 8010fec:	f7ef fd9a 	bl	8000b24 <__aeabi_dcmpge>
 8010ff0:	2800      	cmp	r0, #0
 8010ff2:	d140      	bne.n	8011076 <__kernel_rem_pio2+0x2ee>
 8010ff4:	4683      	mov	fp, r0
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	4630      	mov	r0, r6
 8010ffc:	4639      	mov	r1, r7
 8010ffe:	f7ef fd73 	bl	8000ae8 <__aeabi_dcmpeq>
 8011002:	2800      	cmp	r0, #0
 8011004:	f000 80c1 	beq.w	801118a <__kernel_rem_pio2+0x402>
 8011008:	1e65      	subs	r5, r4, #1
 801100a:	462b      	mov	r3, r5
 801100c:	2200      	movs	r2, #0
 801100e:	9900      	ldr	r1, [sp, #0]
 8011010:	428b      	cmp	r3, r1
 8011012:	da6d      	bge.n	80110f0 <__kernel_rem_pio2+0x368>
 8011014:	2a00      	cmp	r2, #0
 8011016:	f000 808a 	beq.w	801112e <__kernel_rem_pio2+0x3a6>
 801101a:	ab0c      	add	r3, sp, #48	; 0x30
 801101c:	f1aa 0a18 	sub.w	sl, sl, #24
 8011020:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8011024:	2b00      	cmp	r3, #0
 8011026:	f000 80ae 	beq.w	8011186 <__kernel_rem_pio2+0x3fe>
 801102a:	4650      	mov	r0, sl
 801102c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80110a0 <__kernel_rem_pio2+0x318>
 8011030:	f7ff fdfa 	bl	8010c28 <scalbn>
 8011034:	1c6b      	adds	r3, r5, #1
 8011036:	00da      	lsls	r2, r3, #3
 8011038:	9205      	str	r2, [sp, #20]
 801103a:	ec57 6b10 	vmov	r6, r7, d0
 801103e:	aa70      	add	r2, sp, #448	; 0x1c0
 8011040:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80110b4 <__kernel_rem_pio2+0x32c>
 8011044:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8011048:	462c      	mov	r4, r5
 801104a:	f04f 0800 	mov.w	r8, #0
 801104e:	2c00      	cmp	r4, #0
 8011050:	f280 80d4 	bge.w	80111fc <__kernel_rem_pio2+0x474>
 8011054:	462c      	mov	r4, r5
 8011056:	2c00      	cmp	r4, #0
 8011058:	f2c0 8102 	blt.w	8011260 <__kernel_rem_pio2+0x4d8>
 801105c:	4b18      	ldr	r3, [pc, #96]	; (80110c0 <__kernel_rem_pio2+0x338>)
 801105e:	461e      	mov	r6, r3
 8011060:	ab70      	add	r3, sp, #448	; 0x1c0
 8011062:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8011066:	1b2b      	subs	r3, r5, r4
 8011068:	f04f 0900 	mov.w	r9, #0
 801106c:	f04f 0a00 	mov.w	sl, #0
 8011070:	2700      	movs	r7, #0
 8011072:	9306      	str	r3, [sp, #24]
 8011074:	e0e6      	b.n	8011244 <__kernel_rem_pio2+0x4bc>
 8011076:	f04f 0b02 	mov.w	fp, #2
 801107a:	e756      	b.n	8010f2a <__kernel_rem_pio2+0x1a2>
 801107c:	f8d8 3000 	ldr.w	r3, [r8]
 8011080:	bb05      	cbnz	r5, 80110c4 <__kernel_rem_pio2+0x33c>
 8011082:	b123      	cbz	r3, 801108e <__kernel_rem_pio2+0x306>
 8011084:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8011088:	f8c8 3000 	str.w	r3, [r8]
 801108c:	2301      	movs	r3, #1
 801108e:	3201      	adds	r2, #1
 8011090:	f108 0804 	add.w	r8, r8, #4
 8011094:	461d      	mov	r5, r3
 8011096:	e74f      	b.n	8010f38 <__kernel_rem_pio2+0x1b0>
	...
 80110a4:	3ff00000 	.word	0x3ff00000
 80110a8:	08014cf8 	.word	0x08014cf8
 80110ac:	40200000 	.word	0x40200000
 80110b0:	3ff00000 	.word	0x3ff00000
 80110b4:	3e700000 	.word	0x3e700000
 80110b8:	41700000 	.word	0x41700000
 80110bc:	3fe00000 	.word	0x3fe00000
 80110c0:	08014cb8 	.word	0x08014cb8
 80110c4:	1acb      	subs	r3, r1, r3
 80110c6:	f8c8 3000 	str.w	r3, [r8]
 80110ca:	462b      	mov	r3, r5
 80110cc:	e7df      	b.n	801108e <__kernel_rem_pio2+0x306>
 80110ce:	1e62      	subs	r2, r4, #1
 80110d0:	ab0c      	add	r3, sp, #48	; 0x30
 80110d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110d6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80110da:	a90c      	add	r1, sp, #48	; 0x30
 80110dc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80110e0:	e738      	b.n	8010f54 <__kernel_rem_pio2+0x1cc>
 80110e2:	1e62      	subs	r2, r4, #1
 80110e4:	ab0c      	add	r3, sp, #48	; 0x30
 80110e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110ea:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80110ee:	e7f4      	b.n	80110da <__kernel_rem_pio2+0x352>
 80110f0:	a90c      	add	r1, sp, #48	; 0x30
 80110f2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80110f6:	3b01      	subs	r3, #1
 80110f8:	430a      	orrs	r2, r1
 80110fa:	e788      	b.n	801100e <__kernel_rem_pio2+0x286>
 80110fc:	3301      	adds	r3, #1
 80110fe:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011102:	2900      	cmp	r1, #0
 8011104:	d0fa      	beq.n	80110fc <__kernel_rem_pio2+0x374>
 8011106:	9a08      	ldr	r2, [sp, #32]
 8011108:	f502 7218 	add.w	r2, r2, #608	; 0x260
 801110c:	446a      	add	r2, sp
 801110e:	3a98      	subs	r2, #152	; 0x98
 8011110:	9208      	str	r2, [sp, #32]
 8011112:	9a06      	ldr	r2, [sp, #24]
 8011114:	a920      	add	r1, sp, #128	; 0x80
 8011116:	18a2      	adds	r2, r4, r2
 8011118:	18e3      	adds	r3, r4, r3
 801111a:	f104 0801 	add.w	r8, r4, #1
 801111e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8011122:	9302      	str	r3, [sp, #8]
 8011124:	9b02      	ldr	r3, [sp, #8]
 8011126:	4543      	cmp	r3, r8
 8011128:	da04      	bge.n	8011134 <__kernel_rem_pio2+0x3ac>
 801112a:	461c      	mov	r4, r3
 801112c:	e6a2      	b.n	8010e74 <__kernel_rem_pio2+0xec>
 801112e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011130:	2301      	movs	r3, #1
 8011132:	e7e4      	b.n	80110fe <__kernel_rem_pio2+0x376>
 8011134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011136:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801113a:	f7ef fa03 	bl	8000544 <__aeabi_i2d>
 801113e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8011142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011144:	46ab      	mov	fp, r5
 8011146:	461c      	mov	r4, r3
 8011148:	f04f 0900 	mov.w	r9, #0
 801114c:	2600      	movs	r6, #0
 801114e:	2700      	movs	r7, #0
 8011150:	9b05      	ldr	r3, [sp, #20]
 8011152:	4599      	cmp	r9, r3
 8011154:	dd06      	ble.n	8011164 <__kernel_rem_pio2+0x3dc>
 8011156:	9b08      	ldr	r3, [sp, #32]
 8011158:	e8e3 6702 	strd	r6, r7, [r3], #8
 801115c:	f108 0801 	add.w	r8, r8, #1
 8011160:	9308      	str	r3, [sp, #32]
 8011162:	e7df      	b.n	8011124 <__kernel_rem_pio2+0x39c>
 8011164:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8011168:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801116c:	f7ef fa54 	bl	8000618 <__aeabi_dmul>
 8011170:	4602      	mov	r2, r0
 8011172:	460b      	mov	r3, r1
 8011174:	4630      	mov	r0, r6
 8011176:	4639      	mov	r1, r7
 8011178:	f7ef f898 	bl	80002ac <__adddf3>
 801117c:	f109 0901 	add.w	r9, r9, #1
 8011180:	4606      	mov	r6, r0
 8011182:	460f      	mov	r7, r1
 8011184:	e7e4      	b.n	8011150 <__kernel_rem_pio2+0x3c8>
 8011186:	3d01      	subs	r5, #1
 8011188:	e747      	b.n	801101a <__kernel_rem_pio2+0x292>
 801118a:	ec47 6b10 	vmov	d0, r6, r7
 801118e:	f1ca 0000 	rsb	r0, sl, #0
 8011192:	f7ff fd49 	bl	8010c28 <scalbn>
 8011196:	ec57 6b10 	vmov	r6, r7, d0
 801119a:	4ba0      	ldr	r3, [pc, #640]	; (801141c <__kernel_rem_pio2+0x694>)
 801119c:	ee10 0a10 	vmov	r0, s0
 80111a0:	2200      	movs	r2, #0
 80111a2:	4639      	mov	r1, r7
 80111a4:	f7ef fcbe 	bl	8000b24 <__aeabi_dcmpge>
 80111a8:	b1f8      	cbz	r0, 80111ea <__kernel_rem_pio2+0x462>
 80111aa:	4b9d      	ldr	r3, [pc, #628]	; (8011420 <__kernel_rem_pio2+0x698>)
 80111ac:	2200      	movs	r2, #0
 80111ae:	4630      	mov	r0, r6
 80111b0:	4639      	mov	r1, r7
 80111b2:	f7ef fa31 	bl	8000618 <__aeabi_dmul>
 80111b6:	f7ef fcdf 	bl	8000b78 <__aeabi_d2iz>
 80111ba:	4680      	mov	r8, r0
 80111bc:	f7ef f9c2 	bl	8000544 <__aeabi_i2d>
 80111c0:	4b96      	ldr	r3, [pc, #600]	; (801141c <__kernel_rem_pio2+0x694>)
 80111c2:	2200      	movs	r2, #0
 80111c4:	f7ef fa28 	bl	8000618 <__aeabi_dmul>
 80111c8:	460b      	mov	r3, r1
 80111ca:	4602      	mov	r2, r0
 80111cc:	4639      	mov	r1, r7
 80111ce:	4630      	mov	r0, r6
 80111d0:	f7ef f86a 	bl	80002a8 <__aeabi_dsub>
 80111d4:	f7ef fcd0 	bl	8000b78 <__aeabi_d2iz>
 80111d8:	1c65      	adds	r5, r4, #1
 80111da:	ab0c      	add	r3, sp, #48	; 0x30
 80111dc:	f10a 0a18 	add.w	sl, sl, #24
 80111e0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80111e4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80111e8:	e71f      	b.n	801102a <__kernel_rem_pio2+0x2a2>
 80111ea:	4630      	mov	r0, r6
 80111ec:	4639      	mov	r1, r7
 80111ee:	f7ef fcc3 	bl	8000b78 <__aeabi_d2iz>
 80111f2:	ab0c      	add	r3, sp, #48	; 0x30
 80111f4:	4625      	mov	r5, r4
 80111f6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80111fa:	e716      	b.n	801102a <__kernel_rem_pio2+0x2a2>
 80111fc:	ab0c      	add	r3, sp, #48	; 0x30
 80111fe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8011202:	f7ef f99f 	bl	8000544 <__aeabi_i2d>
 8011206:	4632      	mov	r2, r6
 8011208:	463b      	mov	r3, r7
 801120a:	f7ef fa05 	bl	8000618 <__aeabi_dmul>
 801120e:	4642      	mov	r2, r8
 8011210:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8011214:	464b      	mov	r3, r9
 8011216:	4630      	mov	r0, r6
 8011218:	4639      	mov	r1, r7
 801121a:	f7ef f9fd 	bl	8000618 <__aeabi_dmul>
 801121e:	3c01      	subs	r4, #1
 8011220:	4606      	mov	r6, r0
 8011222:	460f      	mov	r7, r1
 8011224:	e713      	b.n	801104e <__kernel_rem_pio2+0x2c6>
 8011226:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 801122a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 801122e:	f7ef f9f3 	bl	8000618 <__aeabi_dmul>
 8011232:	4602      	mov	r2, r0
 8011234:	460b      	mov	r3, r1
 8011236:	4648      	mov	r0, r9
 8011238:	4651      	mov	r1, sl
 801123a:	f7ef f837 	bl	80002ac <__adddf3>
 801123e:	3701      	adds	r7, #1
 8011240:	4681      	mov	r9, r0
 8011242:	468a      	mov	sl, r1
 8011244:	9b00      	ldr	r3, [sp, #0]
 8011246:	429f      	cmp	r7, r3
 8011248:	dc02      	bgt.n	8011250 <__kernel_rem_pio2+0x4c8>
 801124a:	9b06      	ldr	r3, [sp, #24]
 801124c:	429f      	cmp	r7, r3
 801124e:	ddea      	ble.n	8011226 <__kernel_rem_pio2+0x49e>
 8011250:	9a06      	ldr	r2, [sp, #24]
 8011252:	ab48      	add	r3, sp, #288	; 0x120
 8011254:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8011258:	e9c6 9a00 	strd	r9, sl, [r6]
 801125c:	3c01      	subs	r4, #1
 801125e:	e6fa      	b.n	8011056 <__kernel_rem_pio2+0x2ce>
 8011260:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8011262:	2b02      	cmp	r3, #2
 8011264:	dc0b      	bgt.n	801127e <__kernel_rem_pio2+0x4f6>
 8011266:	2b00      	cmp	r3, #0
 8011268:	dc39      	bgt.n	80112de <__kernel_rem_pio2+0x556>
 801126a:	d05d      	beq.n	8011328 <__kernel_rem_pio2+0x5a0>
 801126c:	9b02      	ldr	r3, [sp, #8]
 801126e:	f003 0007 	and.w	r0, r3, #7
 8011272:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8011276:	ecbd 8b02 	vpop	{d8}
 801127a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801127e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8011280:	2b03      	cmp	r3, #3
 8011282:	d1f3      	bne.n	801126c <__kernel_rem_pio2+0x4e4>
 8011284:	9b05      	ldr	r3, [sp, #20]
 8011286:	9500      	str	r5, [sp, #0]
 8011288:	f503 7318 	add.w	r3, r3, #608	; 0x260
 801128c:	eb0d 0403 	add.w	r4, sp, r3
 8011290:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8011294:	46a2      	mov	sl, r4
 8011296:	9b00      	ldr	r3, [sp, #0]
 8011298:	2b00      	cmp	r3, #0
 801129a:	f1aa 0a08 	sub.w	sl, sl, #8
 801129e:	dc69      	bgt.n	8011374 <__kernel_rem_pio2+0x5ec>
 80112a0:	46aa      	mov	sl, r5
 80112a2:	f1ba 0f01 	cmp.w	sl, #1
 80112a6:	f1a4 0408 	sub.w	r4, r4, #8
 80112aa:	f300 8083 	bgt.w	80113b4 <__kernel_rem_pio2+0x62c>
 80112ae:	9c05      	ldr	r4, [sp, #20]
 80112b0:	ab48      	add	r3, sp, #288	; 0x120
 80112b2:	441c      	add	r4, r3
 80112b4:	2000      	movs	r0, #0
 80112b6:	2100      	movs	r1, #0
 80112b8:	2d01      	cmp	r5, #1
 80112ba:	f300 809a 	bgt.w	80113f2 <__kernel_rem_pio2+0x66a>
 80112be:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80112c2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80112c6:	f1bb 0f00 	cmp.w	fp, #0
 80112ca:	f040 8098 	bne.w	80113fe <__kernel_rem_pio2+0x676>
 80112ce:	9b04      	ldr	r3, [sp, #16]
 80112d0:	e9c3 7800 	strd	r7, r8, [r3]
 80112d4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80112d8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80112dc:	e7c6      	b.n	801126c <__kernel_rem_pio2+0x4e4>
 80112de:	9e05      	ldr	r6, [sp, #20]
 80112e0:	ab48      	add	r3, sp, #288	; 0x120
 80112e2:	441e      	add	r6, r3
 80112e4:	462c      	mov	r4, r5
 80112e6:	2000      	movs	r0, #0
 80112e8:	2100      	movs	r1, #0
 80112ea:	2c00      	cmp	r4, #0
 80112ec:	da33      	bge.n	8011356 <__kernel_rem_pio2+0x5ce>
 80112ee:	f1bb 0f00 	cmp.w	fp, #0
 80112f2:	d036      	beq.n	8011362 <__kernel_rem_pio2+0x5da>
 80112f4:	4602      	mov	r2, r0
 80112f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80112fa:	9c04      	ldr	r4, [sp, #16]
 80112fc:	e9c4 2300 	strd	r2, r3, [r4]
 8011300:	4602      	mov	r2, r0
 8011302:	460b      	mov	r3, r1
 8011304:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8011308:	f7ee ffce 	bl	80002a8 <__aeabi_dsub>
 801130c:	ae4a      	add	r6, sp, #296	; 0x128
 801130e:	2401      	movs	r4, #1
 8011310:	42a5      	cmp	r5, r4
 8011312:	da29      	bge.n	8011368 <__kernel_rem_pio2+0x5e0>
 8011314:	f1bb 0f00 	cmp.w	fp, #0
 8011318:	d002      	beq.n	8011320 <__kernel_rem_pio2+0x598>
 801131a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801131e:	4619      	mov	r1, r3
 8011320:	9b04      	ldr	r3, [sp, #16]
 8011322:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8011326:	e7a1      	b.n	801126c <__kernel_rem_pio2+0x4e4>
 8011328:	9c05      	ldr	r4, [sp, #20]
 801132a:	ab48      	add	r3, sp, #288	; 0x120
 801132c:	441c      	add	r4, r3
 801132e:	2000      	movs	r0, #0
 8011330:	2100      	movs	r1, #0
 8011332:	2d00      	cmp	r5, #0
 8011334:	da09      	bge.n	801134a <__kernel_rem_pio2+0x5c2>
 8011336:	f1bb 0f00 	cmp.w	fp, #0
 801133a:	d002      	beq.n	8011342 <__kernel_rem_pio2+0x5ba>
 801133c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011340:	4619      	mov	r1, r3
 8011342:	9b04      	ldr	r3, [sp, #16]
 8011344:	e9c3 0100 	strd	r0, r1, [r3]
 8011348:	e790      	b.n	801126c <__kernel_rem_pio2+0x4e4>
 801134a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801134e:	f7ee ffad 	bl	80002ac <__adddf3>
 8011352:	3d01      	subs	r5, #1
 8011354:	e7ed      	b.n	8011332 <__kernel_rem_pio2+0x5aa>
 8011356:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801135a:	f7ee ffa7 	bl	80002ac <__adddf3>
 801135e:	3c01      	subs	r4, #1
 8011360:	e7c3      	b.n	80112ea <__kernel_rem_pio2+0x562>
 8011362:	4602      	mov	r2, r0
 8011364:	460b      	mov	r3, r1
 8011366:	e7c8      	b.n	80112fa <__kernel_rem_pio2+0x572>
 8011368:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801136c:	f7ee ff9e 	bl	80002ac <__adddf3>
 8011370:	3401      	adds	r4, #1
 8011372:	e7cd      	b.n	8011310 <__kernel_rem_pio2+0x588>
 8011374:	e9da 8900 	ldrd	r8, r9, [sl]
 8011378:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801137c:	9b00      	ldr	r3, [sp, #0]
 801137e:	3b01      	subs	r3, #1
 8011380:	9300      	str	r3, [sp, #0]
 8011382:	4632      	mov	r2, r6
 8011384:	463b      	mov	r3, r7
 8011386:	4640      	mov	r0, r8
 8011388:	4649      	mov	r1, r9
 801138a:	f7ee ff8f 	bl	80002ac <__adddf3>
 801138e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011392:	4602      	mov	r2, r0
 8011394:	460b      	mov	r3, r1
 8011396:	4640      	mov	r0, r8
 8011398:	4649      	mov	r1, r9
 801139a:	f7ee ff85 	bl	80002a8 <__aeabi_dsub>
 801139e:	4632      	mov	r2, r6
 80113a0:	463b      	mov	r3, r7
 80113a2:	f7ee ff83 	bl	80002ac <__adddf3>
 80113a6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80113aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80113ae:	ed8a 7b00 	vstr	d7, [sl]
 80113b2:	e770      	b.n	8011296 <__kernel_rem_pio2+0x50e>
 80113b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80113b8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80113bc:	4640      	mov	r0, r8
 80113be:	4632      	mov	r2, r6
 80113c0:	463b      	mov	r3, r7
 80113c2:	4649      	mov	r1, r9
 80113c4:	f7ee ff72 	bl	80002ac <__adddf3>
 80113c8:	e9cd 0100 	strd	r0, r1, [sp]
 80113cc:	4602      	mov	r2, r0
 80113ce:	460b      	mov	r3, r1
 80113d0:	4640      	mov	r0, r8
 80113d2:	4649      	mov	r1, r9
 80113d4:	f7ee ff68 	bl	80002a8 <__aeabi_dsub>
 80113d8:	4632      	mov	r2, r6
 80113da:	463b      	mov	r3, r7
 80113dc:	f7ee ff66 	bl	80002ac <__adddf3>
 80113e0:	ed9d 7b00 	vldr	d7, [sp]
 80113e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80113e8:	ed84 7b00 	vstr	d7, [r4]
 80113ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80113f0:	e757      	b.n	80112a2 <__kernel_rem_pio2+0x51a>
 80113f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80113f6:	f7ee ff59 	bl	80002ac <__adddf3>
 80113fa:	3d01      	subs	r5, #1
 80113fc:	e75c      	b.n	80112b8 <__kernel_rem_pio2+0x530>
 80113fe:	9b04      	ldr	r3, [sp, #16]
 8011400:	9a04      	ldr	r2, [sp, #16]
 8011402:	601f      	str	r7, [r3, #0]
 8011404:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8011408:	605c      	str	r4, [r3, #4]
 801140a:	609d      	str	r5, [r3, #8]
 801140c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8011410:	60d3      	str	r3, [r2, #12]
 8011412:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011416:	6110      	str	r0, [r2, #16]
 8011418:	6153      	str	r3, [r2, #20]
 801141a:	e727      	b.n	801126c <__kernel_rem_pio2+0x4e4>
 801141c:	41700000 	.word	0x41700000
 8011420:	3e700000 	.word	0x3e700000
 8011424:	00000000 	.word	0x00000000

08011428 <floor>:
 8011428:	ec51 0b10 	vmov	r0, r1, d0
 801142c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011434:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8011438:	2e13      	cmp	r6, #19
 801143a:	ee10 5a10 	vmov	r5, s0
 801143e:	ee10 8a10 	vmov	r8, s0
 8011442:	460c      	mov	r4, r1
 8011444:	dc31      	bgt.n	80114aa <floor+0x82>
 8011446:	2e00      	cmp	r6, #0
 8011448:	da14      	bge.n	8011474 <floor+0x4c>
 801144a:	a333      	add	r3, pc, #204	; (adr r3, 8011518 <floor+0xf0>)
 801144c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011450:	f7ee ff2c 	bl	80002ac <__adddf3>
 8011454:	2200      	movs	r2, #0
 8011456:	2300      	movs	r3, #0
 8011458:	f7ef fb6e 	bl	8000b38 <__aeabi_dcmpgt>
 801145c:	b138      	cbz	r0, 801146e <floor+0x46>
 801145e:	2c00      	cmp	r4, #0
 8011460:	da53      	bge.n	801150a <floor+0xe2>
 8011462:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8011466:	4325      	orrs	r5, r4
 8011468:	d052      	beq.n	8011510 <floor+0xe8>
 801146a:	4c2d      	ldr	r4, [pc, #180]	; (8011520 <floor+0xf8>)
 801146c:	2500      	movs	r5, #0
 801146e:	4621      	mov	r1, r4
 8011470:	4628      	mov	r0, r5
 8011472:	e024      	b.n	80114be <floor+0x96>
 8011474:	4f2b      	ldr	r7, [pc, #172]	; (8011524 <floor+0xfc>)
 8011476:	4137      	asrs	r7, r6
 8011478:	ea01 0307 	and.w	r3, r1, r7
 801147c:	4303      	orrs	r3, r0
 801147e:	d01e      	beq.n	80114be <floor+0x96>
 8011480:	a325      	add	r3, pc, #148	; (adr r3, 8011518 <floor+0xf0>)
 8011482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011486:	f7ee ff11 	bl	80002ac <__adddf3>
 801148a:	2200      	movs	r2, #0
 801148c:	2300      	movs	r3, #0
 801148e:	f7ef fb53 	bl	8000b38 <__aeabi_dcmpgt>
 8011492:	2800      	cmp	r0, #0
 8011494:	d0eb      	beq.n	801146e <floor+0x46>
 8011496:	2c00      	cmp	r4, #0
 8011498:	bfbe      	ittt	lt
 801149a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801149e:	4133      	asrlt	r3, r6
 80114a0:	18e4      	addlt	r4, r4, r3
 80114a2:	ea24 0407 	bic.w	r4, r4, r7
 80114a6:	2500      	movs	r5, #0
 80114a8:	e7e1      	b.n	801146e <floor+0x46>
 80114aa:	2e33      	cmp	r6, #51	; 0x33
 80114ac:	dd0b      	ble.n	80114c6 <floor+0x9e>
 80114ae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80114b2:	d104      	bne.n	80114be <floor+0x96>
 80114b4:	ee10 2a10 	vmov	r2, s0
 80114b8:	460b      	mov	r3, r1
 80114ba:	f7ee fef7 	bl	80002ac <__adddf3>
 80114be:	ec41 0b10 	vmov	d0, r0, r1
 80114c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114c6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 80114ca:	f04f 37ff 	mov.w	r7, #4294967295
 80114ce:	40df      	lsrs	r7, r3
 80114d0:	4238      	tst	r0, r7
 80114d2:	d0f4      	beq.n	80114be <floor+0x96>
 80114d4:	a310      	add	r3, pc, #64	; (adr r3, 8011518 <floor+0xf0>)
 80114d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114da:	f7ee fee7 	bl	80002ac <__adddf3>
 80114de:	2200      	movs	r2, #0
 80114e0:	2300      	movs	r3, #0
 80114e2:	f7ef fb29 	bl	8000b38 <__aeabi_dcmpgt>
 80114e6:	2800      	cmp	r0, #0
 80114e8:	d0c1      	beq.n	801146e <floor+0x46>
 80114ea:	2c00      	cmp	r4, #0
 80114ec:	da0a      	bge.n	8011504 <floor+0xdc>
 80114ee:	2e14      	cmp	r6, #20
 80114f0:	d101      	bne.n	80114f6 <floor+0xce>
 80114f2:	3401      	adds	r4, #1
 80114f4:	e006      	b.n	8011504 <floor+0xdc>
 80114f6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80114fa:	2301      	movs	r3, #1
 80114fc:	40b3      	lsls	r3, r6
 80114fe:	441d      	add	r5, r3
 8011500:	45a8      	cmp	r8, r5
 8011502:	d8f6      	bhi.n	80114f2 <floor+0xca>
 8011504:	ea25 0507 	bic.w	r5, r5, r7
 8011508:	e7b1      	b.n	801146e <floor+0x46>
 801150a:	2500      	movs	r5, #0
 801150c:	462c      	mov	r4, r5
 801150e:	e7ae      	b.n	801146e <floor+0x46>
 8011510:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8011514:	e7ab      	b.n	801146e <floor+0x46>
 8011516:	bf00      	nop
 8011518:	8800759c 	.word	0x8800759c
 801151c:	7e37e43c 	.word	0x7e37e43c
 8011520:	bff00000 	.word	0xbff00000
 8011524:	000fffff 	.word	0x000fffff

08011528 <realloc>:
 8011528:	4b02      	ldr	r3, [pc, #8]	; (8011534 <realloc+0xc>)
 801152a:	460a      	mov	r2, r1
 801152c:	4601      	mov	r1, r0
 801152e:	6818      	ldr	r0, [r3, #0]
 8011530:	f000 b802 	b.w	8011538 <_realloc_r>
 8011534:	20000088 	.word	0x20000088

08011538 <_realloc_r>:
 8011538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801153c:	4680      	mov	r8, r0
 801153e:	4614      	mov	r4, r2
 8011540:	460e      	mov	r6, r1
 8011542:	b921      	cbnz	r1, 801154e <_realloc_r+0x16>
 8011544:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011548:	4611      	mov	r1, r2
 801154a:	f001 be87 	b.w	801325c <_malloc_r>
 801154e:	b92a      	cbnz	r2, 801155c <_realloc_r+0x24>
 8011550:	f001 fe10 	bl	8013174 <_free_r>
 8011554:	4625      	mov	r5, r4
 8011556:	4628      	mov	r0, r5
 8011558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801155c:	f002 fa86 	bl	8013a6c <_malloc_usable_size_r>
 8011560:	4284      	cmp	r4, r0
 8011562:	4607      	mov	r7, r0
 8011564:	d802      	bhi.n	801156c <_realloc_r+0x34>
 8011566:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801156a:	d812      	bhi.n	8011592 <_realloc_r+0x5a>
 801156c:	4621      	mov	r1, r4
 801156e:	4640      	mov	r0, r8
 8011570:	f001 fe74 	bl	801325c <_malloc_r>
 8011574:	4605      	mov	r5, r0
 8011576:	2800      	cmp	r0, #0
 8011578:	d0ed      	beq.n	8011556 <_realloc_r+0x1e>
 801157a:	42bc      	cmp	r4, r7
 801157c:	4622      	mov	r2, r4
 801157e:	4631      	mov	r1, r6
 8011580:	bf28      	it	cs
 8011582:	463a      	movcs	r2, r7
 8011584:	f000 ff6b 	bl	801245e <memcpy>
 8011588:	4631      	mov	r1, r6
 801158a:	4640      	mov	r0, r8
 801158c:	f001 fdf2 	bl	8013174 <_free_r>
 8011590:	e7e1      	b.n	8011556 <_realloc_r+0x1e>
 8011592:	4635      	mov	r5, r6
 8011594:	e7df      	b.n	8011556 <_realloc_r+0x1e>

08011596 <__cvt>:
 8011596:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801159a:	ec55 4b10 	vmov	r4, r5, d0
 801159e:	2d00      	cmp	r5, #0
 80115a0:	460e      	mov	r6, r1
 80115a2:	4619      	mov	r1, r3
 80115a4:	462b      	mov	r3, r5
 80115a6:	bfbb      	ittet	lt
 80115a8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80115ac:	461d      	movlt	r5, r3
 80115ae:	2300      	movge	r3, #0
 80115b0:	232d      	movlt	r3, #45	; 0x2d
 80115b2:	700b      	strb	r3, [r1, #0]
 80115b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80115b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80115ba:	4691      	mov	r9, r2
 80115bc:	f023 0820 	bic.w	r8, r3, #32
 80115c0:	bfbc      	itt	lt
 80115c2:	4622      	movlt	r2, r4
 80115c4:	4614      	movlt	r4, r2
 80115c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80115ca:	d005      	beq.n	80115d8 <__cvt+0x42>
 80115cc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80115d0:	d100      	bne.n	80115d4 <__cvt+0x3e>
 80115d2:	3601      	adds	r6, #1
 80115d4:	2102      	movs	r1, #2
 80115d6:	e000      	b.n	80115da <__cvt+0x44>
 80115d8:	2103      	movs	r1, #3
 80115da:	ab03      	add	r3, sp, #12
 80115dc:	9301      	str	r3, [sp, #4]
 80115de:	ab02      	add	r3, sp, #8
 80115e0:	9300      	str	r3, [sp, #0]
 80115e2:	ec45 4b10 	vmov	d0, r4, r5
 80115e6:	4653      	mov	r3, sl
 80115e8:	4632      	mov	r2, r6
 80115ea:	f000 ffd1 	bl	8012590 <_dtoa_r>
 80115ee:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80115f2:	4607      	mov	r7, r0
 80115f4:	d102      	bne.n	80115fc <__cvt+0x66>
 80115f6:	f019 0f01 	tst.w	r9, #1
 80115fa:	d022      	beq.n	8011642 <__cvt+0xac>
 80115fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011600:	eb07 0906 	add.w	r9, r7, r6
 8011604:	d110      	bne.n	8011628 <__cvt+0x92>
 8011606:	783b      	ldrb	r3, [r7, #0]
 8011608:	2b30      	cmp	r3, #48	; 0x30
 801160a:	d10a      	bne.n	8011622 <__cvt+0x8c>
 801160c:	2200      	movs	r2, #0
 801160e:	2300      	movs	r3, #0
 8011610:	4620      	mov	r0, r4
 8011612:	4629      	mov	r1, r5
 8011614:	f7ef fa68 	bl	8000ae8 <__aeabi_dcmpeq>
 8011618:	b918      	cbnz	r0, 8011622 <__cvt+0x8c>
 801161a:	f1c6 0601 	rsb	r6, r6, #1
 801161e:	f8ca 6000 	str.w	r6, [sl]
 8011622:	f8da 3000 	ldr.w	r3, [sl]
 8011626:	4499      	add	r9, r3
 8011628:	2200      	movs	r2, #0
 801162a:	2300      	movs	r3, #0
 801162c:	4620      	mov	r0, r4
 801162e:	4629      	mov	r1, r5
 8011630:	f7ef fa5a 	bl	8000ae8 <__aeabi_dcmpeq>
 8011634:	b108      	cbz	r0, 801163a <__cvt+0xa4>
 8011636:	f8cd 900c 	str.w	r9, [sp, #12]
 801163a:	2230      	movs	r2, #48	; 0x30
 801163c:	9b03      	ldr	r3, [sp, #12]
 801163e:	454b      	cmp	r3, r9
 8011640:	d307      	bcc.n	8011652 <__cvt+0xbc>
 8011642:	9b03      	ldr	r3, [sp, #12]
 8011644:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011646:	1bdb      	subs	r3, r3, r7
 8011648:	4638      	mov	r0, r7
 801164a:	6013      	str	r3, [r2, #0]
 801164c:	b004      	add	sp, #16
 801164e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011652:	1c59      	adds	r1, r3, #1
 8011654:	9103      	str	r1, [sp, #12]
 8011656:	701a      	strb	r2, [r3, #0]
 8011658:	e7f0      	b.n	801163c <__cvt+0xa6>

0801165a <__exponent>:
 801165a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801165c:	4603      	mov	r3, r0
 801165e:	2900      	cmp	r1, #0
 8011660:	bfb8      	it	lt
 8011662:	4249      	neglt	r1, r1
 8011664:	f803 2b02 	strb.w	r2, [r3], #2
 8011668:	bfb4      	ite	lt
 801166a:	222d      	movlt	r2, #45	; 0x2d
 801166c:	222b      	movge	r2, #43	; 0x2b
 801166e:	2909      	cmp	r1, #9
 8011670:	7042      	strb	r2, [r0, #1]
 8011672:	dd2a      	ble.n	80116ca <__exponent+0x70>
 8011674:	f10d 0207 	add.w	r2, sp, #7
 8011678:	4617      	mov	r7, r2
 801167a:	260a      	movs	r6, #10
 801167c:	4694      	mov	ip, r2
 801167e:	fb91 f5f6 	sdiv	r5, r1, r6
 8011682:	fb06 1415 	mls	r4, r6, r5, r1
 8011686:	3430      	adds	r4, #48	; 0x30
 8011688:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801168c:	460c      	mov	r4, r1
 801168e:	2c63      	cmp	r4, #99	; 0x63
 8011690:	f102 32ff 	add.w	r2, r2, #4294967295
 8011694:	4629      	mov	r1, r5
 8011696:	dcf1      	bgt.n	801167c <__exponent+0x22>
 8011698:	3130      	adds	r1, #48	; 0x30
 801169a:	f1ac 0402 	sub.w	r4, ip, #2
 801169e:	f802 1c01 	strb.w	r1, [r2, #-1]
 80116a2:	1c41      	adds	r1, r0, #1
 80116a4:	4622      	mov	r2, r4
 80116a6:	42ba      	cmp	r2, r7
 80116a8:	d30a      	bcc.n	80116c0 <__exponent+0x66>
 80116aa:	f10d 0209 	add.w	r2, sp, #9
 80116ae:	eba2 020c 	sub.w	r2, r2, ip
 80116b2:	42bc      	cmp	r4, r7
 80116b4:	bf88      	it	hi
 80116b6:	2200      	movhi	r2, #0
 80116b8:	4413      	add	r3, r2
 80116ba:	1a18      	subs	r0, r3, r0
 80116bc:	b003      	add	sp, #12
 80116be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116c0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80116c4:	f801 5f01 	strb.w	r5, [r1, #1]!
 80116c8:	e7ed      	b.n	80116a6 <__exponent+0x4c>
 80116ca:	2330      	movs	r3, #48	; 0x30
 80116cc:	3130      	adds	r1, #48	; 0x30
 80116ce:	7083      	strb	r3, [r0, #2]
 80116d0:	70c1      	strb	r1, [r0, #3]
 80116d2:	1d03      	adds	r3, r0, #4
 80116d4:	e7f1      	b.n	80116ba <__exponent+0x60>
	...

080116d8 <_printf_float>:
 80116d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116dc:	ed2d 8b02 	vpush	{d8}
 80116e0:	b08d      	sub	sp, #52	; 0x34
 80116e2:	460c      	mov	r4, r1
 80116e4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80116e8:	4616      	mov	r6, r2
 80116ea:	461f      	mov	r7, r3
 80116ec:	4605      	mov	r5, r0
 80116ee:	f000 fde9 	bl	80122c4 <_localeconv_r>
 80116f2:	f8d0 a000 	ldr.w	sl, [r0]
 80116f6:	4650      	mov	r0, sl
 80116f8:	f7ee fdca 	bl	8000290 <strlen>
 80116fc:	2300      	movs	r3, #0
 80116fe:	930a      	str	r3, [sp, #40]	; 0x28
 8011700:	6823      	ldr	r3, [r4, #0]
 8011702:	9305      	str	r3, [sp, #20]
 8011704:	f8d8 3000 	ldr.w	r3, [r8]
 8011708:	f894 b018 	ldrb.w	fp, [r4, #24]
 801170c:	3307      	adds	r3, #7
 801170e:	f023 0307 	bic.w	r3, r3, #7
 8011712:	f103 0208 	add.w	r2, r3, #8
 8011716:	f8c8 2000 	str.w	r2, [r8]
 801171a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801171e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011722:	9307      	str	r3, [sp, #28]
 8011724:	f8cd 8018 	str.w	r8, [sp, #24]
 8011728:	ee08 0a10 	vmov	s16, r0
 801172c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8011730:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011734:	4b9e      	ldr	r3, [pc, #632]	; (80119b0 <_printf_float+0x2d8>)
 8011736:	f04f 32ff 	mov.w	r2, #4294967295
 801173a:	f7ef fa07 	bl	8000b4c <__aeabi_dcmpun>
 801173e:	bb88      	cbnz	r0, 80117a4 <_printf_float+0xcc>
 8011740:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011744:	4b9a      	ldr	r3, [pc, #616]	; (80119b0 <_printf_float+0x2d8>)
 8011746:	f04f 32ff 	mov.w	r2, #4294967295
 801174a:	f7ef f9e1 	bl	8000b10 <__aeabi_dcmple>
 801174e:	bb48      	cbnz	r0, 80117a4 <_printf_float+0xcc>
 8011750:	2200      	movs	r2, #0
 8011752:	2300      	movs	r3, #0
 8011754:	4640      	mov	r0, r8
 8011756:	4649      	mov	r1, r9
 8011758:	f7ef f9d0 	bl	8000afc <__aeabi_dcmplt>
 801175c:	b110      	cbz	r0, 8011764 <_printf_float+0x8c>
 801175e:	232d      	movs	r3, #45	; 0x2d
 8011760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011764:	4a93      	ldr	r2, [pc, #588]	; (80119b4 <_printf_float+0x2dc>)
 8011766:	4b94      	ldr	r3, [pc, #592]	; (80119b8 <_printf_float+0x2e0>)
 8011768:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801176c:	bf94      	ite	ls
 801176e:	4690      	movls	r8, r2
 8011770:	4698      	movhi	r8, r3
 8011772:	2303      	movs	r3, #3
 8011774:	6123      	str	r3, [r4, #16]
 8011776:	9b05      	ldr	r3, [sp, #20]
 8011778:	f023 0304 	bic.w	r3, r3, #4
 801177c:	6023      	str	r3, [r4, #0]
 801177e:	f04f 0900 	mov.w	r9, #0
 8011782:	9700      	str	r7, [sp, #0]
 8011784:	4633      	mov	r3, r6
 8011786:	aa0b      	add	r2, sp, #44	; 0x2c
 8011788:	4621      	mov	r1, r4
 801178a:	4628      	mov	r0, r5
 801178c:	f000 f9da 	bl	8011b44 <_printf_common>
 8011790:	3001      	adds	r0, #1
 8011792:	f040 8090 	bne.w	80118b6 <_printf_float+0x1de>
 8011796:	f04f 30ff 	mov.w	r0, #4294967295
 801179a:	b00d      	add	sp, #52	; 0x34
 801179c:	ecbd 8b02 	vpop	{d8}
 80117a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117a4:	4642      	mov	r2, r8
 80117a6:	464b      	mov	r3, r9
 80117a8:	4640      	mov	r0, r8
 80117aa:	4649      	mov	r1, r9
 80117ac:	f7ef f9ce 	bl	8000b4c <__aeabi_dcmpun>
 80117b0:	b140      	cbz	r0, 80117c4 <_printf_float+0xec>
 80117b2:	464b      	mov	r3, r9
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	bfbc      	itt	lt
 80117b8:	232d      	movlt	r3, #45	; 0x2d
 80117ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80117be:	4a7f      	ldr	r2, [pc, #508]	; (80119bc <_printf_float+0x2e4>)
 80117c0:	4b7f      	ldr	r3, [pc, #508]	; (80119c0 <_printf_float+0x2e8>)
 80117c2:	e7d1      	b.n	8011768 <_printf_float+0x90>
 80117c4:	6863      	ldr	r3, [r4, #4]
 80117c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80117ca:	9206      	str	r2, [sp, #24]
 80117cc:	1c5a      	adds	r2, r3, #1
 80117ce:	d13f      	bne.n	8011850 <_printf_float+0x178>
 80117d0:	2306      	movs	r3, #6
 80117d2:	6063      	str	r3, [r4, #4]
 80117d4:	9b05      	ldr	r3, [sp, #20]
 80117d6:	6861      	ldr	r1, [r4, #4]
 80117d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80117dc:	2300      	movs	r3, #0
 80117de:	9303      	str	r3, [sp, #12]
 80117e0:	ab0a      	add	r3, sp, #40	; 0x28
 80117e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80117e6:	ab09      	add	r3, sp, #36	; 0x24
 80117e8:	ec49 8b10 	vmov	d0, r8, r9
 80117ec:	9300      	str	r3, [sp, #0]
 80117ee:	6022      	str	r2, [r4, #0]
 80117f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80117f4:	4628      	mov	r0, r5
 80117f6:	f7ff fece 	bl	8011596 <__cvt>
 80117fa:	9b06      	ldr	r3, [sp, #24]
 80117fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80117fe:	2b47      	cmp	r3, #71	; 0x47
 8011800:	4680      	mov	r8, r0
 8011802:	d108      	bne.n	8011816 <_printf_float+0x13e>
 8011804:	1cc8      	adds	r0, r1, #3
 8011806:	db02      	blt.n	801180e <_printf_float+0x136>
 8011808:	6863      	ldr	r3, [r4, #4]
 801180a:	4299      	cmp	r1, r3
 801180c:	dd41      	ble.n	8011892 <_printf_float+0x1ba>
 801180e:	f1ab 0302 	sub.w	r3, fp, #2
 8011812:	fa5f fb83 	uxtb.w	fp, r3
 8011816:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801181a:	d820      	bhi.n	801185e <_printf_float+0x186>
 801181c:	3901      	subs	r1, #1
 801181e:	465a      	mov	r2, fp
 8011820:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011824:	9109      	str	r1, [sp, #36]	; 0x24
 8011826:	f7ff ff18 	bl	801165a <__exponent>
 801182a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801182c:	1813      	adds	r3, r2, r0
 801182e:	2a01      	cmp	r2, #1
 8011830:	4681      	mov	r9, r0
 8011832:	6123      	str	r3, [r4, #16]
 8011834:	dc02      	bgt.n	801183c <_printf_float+0x164>
 8011836:	6822      	ldr	r2, [r4, #0]
 8011838:	07d2      	lsls	r2, r2, #31
 801183a:	d501      	bpl.n	8011840 <_printf_float+0x168>
 801183c:	3301      	adds	r3, #1
 801183e:	6123      	str	r3, [r4, #16]
 8011840:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011844:	2b00      	cmp	r3, #0
 8011846:	d09c      	beq.n	8011782 <_printf_float+0xaa>
 8011848:	232d      	movs	r3, #45	; 0x2d
 801184a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801184e:	e798      	b.n	8011782 <_printf_float+0xaa>
 8011850:	9a06      	ldr	r2, [sp, #24]
 8011852:	2a47      	cmp	r2, #71	; 0x47
 8011854:	d1be      	bne.n	80117d4 <_printf_float+0xfc>
 8011856:	2b00      	cmp	r3, #0
 8011858:	d1bc      	bne.n	80117d4 <_printf_float+0xfc>
 801185a:	2301      	movs	r3, #1
 801185c:	e7b9      	b.n	80117d2 <_printf_float+0xfa>
 801185e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011862:	d118      	bne.n	8011896 <_printf_float+0x1be>
 8011864:	2900      	cmp	r1, #0
 8011866:	6863      	ldr	r3, [r4, #4]
 8011868:	dd0b      	ble.n	8011882 <_printf_float+0x1aa>
 801186a:	6121      	str	r1, [r4, #16]
 801186c:	b913      	cbnz	r3, 8011874 <_printf_float+0x19c>
 801186e:	6822      	ldr	r2, [r4, #0]
 8011870:	07d0      	lsls	r0, r2, #31
 8011872:	d502      	bpl.n	801187a <_printf_float+0x1a2>
 8011874:	3301      	adds	r3, #1
 8011876:	440b      	add	r3, r1
 8011878:	6123      	str	r3, [r4, #16]
 801187a:	65a1      	str	r1, [r4, #88]	; 0x58
 801187c:	f04f 0900 	mov.w	r9, #0
 8011880:	e7de      	b.n	8011840 <_printf_float+0x168>
 8011882:	b913      	cbnz	r3, 801188a <_printf_float+0x1b2>
 8011884:	6822      	ldr	r2, [r4, #0]
 8011886:	07d2      	lsls	r2, r2, #31
 8011888:	d501      	bpl.n	801188e <_printf_float+0x1b6>
 801188a:	3302      	adds	r3, #2
 801188c:	e7f4      	b.n	8011878 <_printf_float+0x1a0>
 801188e:	2301      	movs	r3, #1
 8011890:	e7f2      	b.n	8011878 <_printf_float+0x1a0>
 8011892:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011898:	4299      	cmp	r1, r3
 801189a:	db05      	blt.n	80118a8 <_printf_float+0x1d0>
 801189c:	6823      	ldr	r3, [r4, #0]
 801189e:	6121      	str	r1, [r4, #16]
 80118a0:	07d8      	lsls	r0, r3, #31
 80118a2:	d5ea      	bpl.n	801187a <_printf_float+0x1a2>
 80118a4:	1c4b      	adds	r3, r1, #1
 80118a6:	e7e7      	b.n	8011878 <_printf_float+0x1a0>
 80118a8:	2900      	cmp	r1, #0
 80118aa:	bfd4      	ite	le
 80118ac:	f1c1 0202 	rsble	r2, r1, #2
 80118b0:	2201      	movgt	r2, #1
 80118b2:	4413      	add	r3, r2
 80118b4:	e7e0      	b.n	8011878 <_printf_float+0x1a0>
 80118b6:	6823      	ldr	r3, [r4, #0]
 80118b8:	055a      	lsls	r2, r3, #21
 80118ba:	d407      	bmi.n	80118cc <_printf_float+0x1f4>
 80118bc:	6923      	ldr	r3, [r4, #16]
 80118be:	4642      	mov	r2, r8
 80118c0:	4631      	mov	r1, r6
 80118c2:	4628      	mov	r0, r5
 80118c4:	47b8      	blx	r7
 80118c6:	3001      	adds	r0, #1
 80118c8:	d12c      	bne.n	8011924 <_printf_float+0x24c>
 80118ca:	e764      	b.n	8011796 <_printf_float+0xbe>
 80118cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80118d0:	f240 80e0 	bls.w	8011a94 <_printf_float+0x3bc>
 80118d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80118d8:	2200      	movs	r2, #0
 80118da:	2300      	movs	r3, #0
 80118dc:	f7ef f904 	bl	8000ae8 <__aeabi_dcmpeq>
 80118e0:	2800      	cmp	r0, #0
 80118e2:	d034      	beq.n	801194e <_printf_float+0x276>
 80118e4:	4a37      	ldr	r2, [pc, #220]	; (80119c4 <_printf_float+0x2ec>)
 80118e6:	2301      	movs	r3, #1
 80118e8:	4631      	mov	r1, r6
 80118ea:	4628      	mov	r0, r5
 80118ec:	47b8      	blx	r7
 80118ee:	3001      	adds	r0, #1
 80118f0:	f43f af51 	beq.w	8011796 <_printf_float+0xbe>
 80118f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118f8:	429a      	cmp	r2, r3
 80118fa:	db02      	blt.n	8011902 <_printf_float+0x22a>
 80118fc:	6823      	ldr	r3, [r4, #0]
 80118fe:	07d8      	lsls	r0, r3, #31
 8011900:	d510      	bpl.n	8011924 <_printf_float+0x24c>
 8011902:	ee18 3a10 	vmov	r3, s16
 8011906:	4652      	mov	r2, sl
 8011908:	4631      	mov	r1, r6
 801190a:	4628      	mov	r0, r5
 801190c:	47b8      	blx	r7
 801190e:	3001      	adds	r0, #1
 8011910:	f43f af41 	beq.w	8011796 <_printf_float+0xbe>
 8011914:	f04f 0800 	mov.w	r8, #0
 8011918:	f104 091a 	add.w	r9, r4, #26
 801191c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801191e:	3b01      	subs	r3, #1
 8011920:	4543      	cmp	r3, r8
 8011922:	dc09      	bgt.n	8011938 <_printf_float+0x260>
 8011924:	6823      	ldr	r3, [r4, #0]
 8011926:	079b      	lsls	r3, r3, #30
 8011928:	f100 8107 	bmi.w	8011b3a <_printf_float+0x462>
 801192c:	68e0      	ldr	r0, [r4, #12]
 801192e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011930:	4298      	cmp	r0, r3
 8011932:	bfb8      	it	lt
 8011934:	4618      	movlt	r0, r3
 8011936:	e730      	b.n	801179a <_printf_float+0xc2>
 8011938:	2301      	movs	r3, #1
 801193a:	464a      	mov	r2, r9
 801193c:	4631      	mov	r1, r6
 801193e:	4628      	mov	r0, r5
 8011940:	47b8      	blx	r7
 8011942:	3001      	adds	r0, #1
 8011944:	f43f af27 	beq.w	8011796 <_printf_float+0xbe>
 8011948:	f108 0801 	add.w	r8, r8, #1
 801194c:	e7e6      	b.n	801191c <_printf_float+0x244>
 801194e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011950:	2b00      	cmp	r3, #0
 8011952:	dc39      	bgt.n	80119c8 <_printf_float+0x2f0>
 8011954:	4a1b      	ldr	r2, [pc, #108]	; (80119c4 <_printf_float+0x2ec>)
 8011956:	2301      	movs	r3, #1
 8011958:	4631      	mov	r1, r6
 801195a:	4628      	mov	r0, r5
 801195c:	47b8      	blx	r7
 801195e:	3001      	adds	r0, #1
 8011960:	f43f af19 	beq.w	8011796 <_printf_float+0xbe>
 8011964:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011968:	4313      	orrs	r3, r2
 801196a:	d102      	bne.n	8011972 <_printf_float+0x29a>
 801196c:	6823      	ldr	r3, [r4, #0]
 801196e:	07d9      	lsls	r1, r3, #31
 8011970:	d5d8      	bpl.n	8011924 <_printf_float+0x24c>
 8011972:	ee18 3a10 	vmov	r3, s16
 8011976:	4652      	mov	r2, sl
 8011978:	4631      	mov	r1, r6
 801197a:	4628      	mov	r0, r5
 801197c:	47b8      	blx	r7
 801197e:	3001      	adds	r0, #1
 8011980:	f43f af09 	beq.w	8011796 <_printf_float+0xbe>
 8011984:	f04f 0900 	mov.w	r9, #0
 8011988:	f104 0a1a 	add.w	sl, r4, #26
 801198c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801198e:	425b      	negs	r3, r3
 8011990:	454b      	cmp	r3, r9
 8011992:	dc01      	bgt.n	8011998 <_printf_float+0x2c0>
 8011994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011996:	e792      	b.n	80118be <_printf_float+0x1e6>
 8011998:	2301      	movs	r3, #1
 801199a:	4652      	mov	r2, sl
 801199c:	4631      	mov	r1, r6
 801199e:	4628      	mov	r0, r5
 80119a0:	47b8      	blx	r7
 80119a2:	3001      	adds	r0, #1
 80119a4:	f43f aef7 	beq.w	8011796 <_printf_float+0xbe>
 80119a8:	f109 0901 	add.w	r9, r9, #1
 80119ac:	e7ee      	b.n	801198c <_printf_float+0x2b4>
 80119ae:	bf00      	nop
 80119b0:	7fefffff 	.word	0x7fefffff
 80119b4:	08014d08 	.word	0x08014d08
 80119b8:	08014d0c 	.word	0x08014d0c
 80119bc:	08014d10 	.word	0x08014d10
 80119c0:	08014d14 	.word	0x08014d14
 80119c4:	08014d18 	.word	0x08014d18
 80119c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80119cc:	429a      	cmp	r2, r3
 80119ce:	bfa8      	it	ge
 80119d0:	461a      	movge	r2, r3
 80119d2:	2a00      	cmp	r2, #0
 80119d4:	4691      	mov	r9, r2
 80119d6:	dc37      	bgt.n	8011a48 <_printf_float+0x370>
 80119d8:	f04f 0b00 	mov.w	fp, #0
 80119dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80119e0:	f104 021a 	add.w	r2, r4, #26
 80119e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80119e6:	9305      	str	r3, [sp, #20]
 80119e8:	eba3 0309 	sub.w	r3, r3, r9
 80119ec:	455b      	cmp	r3, fp
 80119ee:	dc33      	bgt.n	8011a58 <_printf_float+0x380>
 80119f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80119f4:	429a      	cmp	r2, r3
 80119f6:	db3b      	blt.n	8011a70 <_printf_float+0x398>
 80119f8:	6823      	ldr	r3, [r4, #0]
 80119fa:	07da      	lsls	r2, r3, #31
 80119fc:	d438      	bmi.n	8011a70 <_printf_float+0x398>
 80119fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011a02:	eba2 0903 	sub.w	r9, r2, r3
 8011a06:	9b05      	ldr	r3, [sp, #20]
 8011a08:	1ad2      	subs	r2, r2, r3
 8011a0a:	4591      	cmp	r9, r2
 8011a0c:	bfa8      	it	ge
 8011a0e:	4691      	movge	r9, r2
 8011a10:	f1b9 0f00 	cmp.w	r9, #0
 8011a14:	dc35      	bgt.n	8011a82 <_printf_float+0x3aa>
 8011a16:	f04f 0800 	mov.w	r8, #0
 8011a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011a1e:	f104 0a1a 	add.w	sl, r4, #26
 8011a22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a26:	1a9b      	subs	r3, r3, r2
 8011a28:	eba3 0309 	sub.w	r3, r3, r9
 8011a2c:	4543      	cmp	r3, r8
 8011a2e:	f77f af79 	ble.w	8011924 <_printf_float+0x24c>
 8011a32:	2301      	movs	r3, #1
 8011a34:	4652      	mov	r2, sl
 8011a36:	4631      	mov	r1, r6
 8011a38:	4628      	mov	r0, r5
 8011a3a:	47b8      	blx	r7
 8011a3c:	3001      	adds	r0, #1
 8011a3e:	f43f aeaa 	beq.w	8011796 <_printf_float+0xbe>
 8011a42:	f108 0801 	add.w	r8, r8, #1
 8011a46:	e7ec      	b.n	8011a22 <_printf_float+0x34a>
 8011a48:	4613      	mov	r3, r2
 8011a4a:	4631      	mov	r1, r6
 8011a4c:	4642      	mov	r2, r8
 8011a4e:	4628      	mov	r0, r5
 8011a50:	47b8      	blx	r7
 8011a52:	3001      	adds	r0, #1
 8011a54:	d1c0      	bne.n	80119d8 <_printf_float+0x300>
 8011a56:	e69e      	b.n	8011796 <_printf_float+0xbe>
 8011a58:	2301      	movs	r3, #1
 8011a5a:	4631      	mov	r1, r6
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	9205      	str	r2, [sp, #20]
 8011a60:	47b8      	blx	r7
 8011a62:	3001      	adds	r0, #1
 8011a64:	f43f ae97 	beq.w	8011796 <_printf_float+0xbe>
 8011a68:	9a05      	ldr	r2, [sp, #20]
 8011a6a:	f10b 0b01 	add.w	fp, fp, #1
 8011a6e:	e7b9      	b.n	80119e4 <_printf_float+0x30c>
 8011a70:	ee18 3a10 	vmov	r3, s16
 8011a74:	4652      	mov	r2, sl
 8011a76:	4631      	mov	r1, r6
 8011a78:	4628      	mov	r0, r5
 8011a7a:	47b8      	blx	r7
 8011a7c:	3001      	adds	r0, #1
 8011a7e:	d1be      	bne.n	80119fe <_printf_float+0x326>
 8011a80:	e689      	b.n	8011796 <_printf_float+0xbe>
 8011a82:	9a05      	ldr	r2, [sp, #20]
 8011a84:	464b      	mov	r3, r9
 8011a86:	4442      	add	r2, r8
 8011a88:	4631      	mov	r1, r6
 8011a8a:	4628      	mov	r0, r5
 8011a8c:	47b8      	blx	r7
 8011a8e:	3001      	adds	r0, #1
 8011a90:	d1c1      	bne.n	8011a16 <_printf_float+0x33e>
 8011a92:	e680      	b.n	8011796 <_printf_float+0xbe>
 8011a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a96:	2a01      	cmp	r2, #1
 8011a98:	dc01      	bgt.n	8011a9e <_printf_float+0x3c6>
 8011a9a:	07db      	lsls	r3, r3, #31
 8011a9c:	d53a      	bpl.n	8011b14 <_printf_float+0x43c>
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	4642      	mov	r2, r8
 8011aa2:	4631      	mov	r1, r6
 8011aa4:	4628      	mov	r0, r5
 8011aa6:	47b8      	blx	r7
 8011aa8:	3001      	adds	r0, #1
 8011aaa:	f43f ae74 	beq.w	8011796 <_printf_float+0xbe>
 8011aae:	ee18 3a10 	vmov	r3, s16
 8011ab2:	4652      	mov	r2, sl
 8011ab4:	4631      	mov	r1, r6
 8011ab6:	4628      	mov	r0, r5
 8011ab8:	47b8      	blx	r7
 8011aba:	3001      	adds	r0, #1
 8011abc:	f43f ae6b 	beq.w	8011796 <_printf_float+0xbe>
 8011ac0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8011acc:	f7ef f80c 	bl	8000ae8 <__aeabi_dcmpeq>
 8011ad0:	b9d8      	cbnz	r0, 8011b0a <_printf_float+0x432>
 8011ad2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011ad6:	f108 0201 	add.w	r2, r8, #1
 8011ada:	4631      	mov	r1, r6
 8011adc:	4628      	mov	r0, r5
 8011ade:	47b8      	blx	r7
 8011ae0:	3001      	adds	r0, #1
 8011ae2:	d10e      	bne.n	8011b02 <_printf_float+0x42a>
 8011ae4:	e657      	b.n	8011796 <_printf_float+0xbe>
 8011ae6:	2301      	movs	r3, #1
 8011ae8:	4652      	mov	r2, sl
 8011aea:	4631      	mov	r1, r6
 8011aec:	4628      	mov	r0, r5
 8011aee:	47b8      	blx	r7
 8011af0:	3001      	adds	r0, #1
 8011af2:	f43f ae50 	beq.w	8011796 <_printf_float+0xbe>
 8011af6:	f108 0801 	add.w	r8, r8, #1
 8011afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011afc:	3b01      	subs	r3, #1
 8011afe:	4543      	cmp	r3, r8
 8011b00:	dcf1      	bgt.n	8011ae6 <_printf_float+0x40e>
 8011b02:	464b      	mov	r3, r9
 8011b04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011b08:	e6da      	b.n	80118c0 <_printf_float+0x1e8>
 8011b0a:	f04f 0800 	mov.w	r8, #0
 8011b0e:	f104 0a1a 	add.w	sl, r4, #26
 8011b12:	e7f2      	b.n	8011afa <_printf_float+0x422>
 8011b14:	2301      	movs	r3, #1
 8011b16:	4642      	mov	r2, r8
 8011b18:	e7df      	b.n	8011ada <_printf_float+0x402>
 8011b1a:	2301      	movs	r3, #1
 8011b1c:	464a      	mov	r2, r9
 8011b1e:	4631      	mov	r1, r6
 8011b20:	4628      	mov	r0, r5
 8011b22:	47b8      	blx	r7
 8011b24:	3001      	adds	r0, #1
 8011b26:	f43f ae36 	beq.w	8011796 <_printf_float+0xbe>
 8011b2a:	f108 0801 	add.w	r8, r8, #1
 8011b2e:	68e3      	ldr	r3, [r4, #12]
 8011b30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011b32:	1a5b      	subs	r3, r3, r1
 8011b34:	4543      	cmp	r3, r8
 8011b36:	dcf0      	bgt.n	8011b1a <_printf_float+0x442>
 8011b38:	e6f8      	b.n	801192c <_printf_float+0x254>
 8011b3a:	f04f 0800 	mov.w	r8, #0
 8011b3e:	f104 0919 	add.w	r9, r4, #25
 8011b42:	e7f4      	b.n	8011b2e <_printf_float+0x456>

08011b44 <_printf_common>:
 8011b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b48:	4616      	mov	r6, r2
 8011b4a:	4699      	mov	r9, r3
 8011b4c:	688a      	ldr	r2, [r1, #8]
 8011b4e:	690b      	ldr	r3, [r1, #16]
 8011b50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011b54:	4293      	cmp	r3, r2
 8011b56:	bfb8      	it	lt
 8011b58:	4613      	movlt	r3, r2
 8011b5a:	6033      	str	r3, [r6, #0]
 8011b5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011b60:	4607      	mov	r7, r0
 8011b62:	460c      	mov	r4, r1
 8011b64:	b10a      	cbz	r2, 8011b6a <_printf_common+0x26>
 8011b66:	3301      	adds	r3, #1
 8011b68:	6033      	str	r3, [r6, #0]
 8011b6a:	6823      	ldr	r3, [r4, #0]
 8011b6c:	0699      	lsls	r1, r3, #26
 8011b6e:	bf42      	ittt	mi
 8011b70:	6833      	ldrmi	r3, [r6, #0]
 8011b72:	3302      	addmi	r3, #2
 8011b74:	6033      	strmi	r3, [r6, #0]
 8011b76:	6825      	ldr	r5, [r4, #0]
 8011b78:	f015 0506 	ands.w	r5, r5, #6
 8011b7c:	d106      	bne.n	8011b8c <_printf_common+0x48>
 8011b7e:	f104 0a19 	add.w	sl, r4, #25
 8011b82:	68e3      	ldr	r3, [r4, #12]
 8011b84:	6832      	ldr	r2, [r6, #0]
 8011b86:	1a9b      	subs	r3, r3, r2
 8011b88:	42ab      	cmp	r3, r5
 8011b8a:	dc26      	bgt.n	8011bda <_printf_common+0x96>
 8011b8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011b90:	1e13      	subs	r3, r2, #0
 8011b92:	6822      	ldr	r2, [r4, #0]
 8011b94:	bf18      	it	ne
 8011b96:	2301      	movne	r3, #1
 8011b98:	0692      	lsls	r2, r2, #26
 8011b9a:	d42b      	bmi.n	8011bf4 <_printf_common+0xb0>
 8011b9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011ba0:	4649      	mov	r1, r9
 8011ba2:	4638      	mov	r0, r7
 8011ba4:	47c0      	blx	r8
 8011ba6:	3001      	adds	r0, #1
 8011ba8:	d01e      	beq.n	8011be8 <_printf_common+0xa4>
 8011baa:	6823      	ldr	r3, [r4, #0]
 8011bac:	6922      	ldr	r2, [r4, #16]
 8011bae:	f003 0306 	and.w	r3, r3, #6
 8011bb2:	2b04      	cmp	r3, #4
 8011bb4:	bf02      	ittt	eq
 8011bb6:	68e5      	ldreq	r5, [r4, #12]
 8011bb8:	6833      	ldreq	r3, [r6, #0]
 8011bba:	1aed      	subeq	r5, r5, r3
 8011bbc:	68a3      	ldr	r3, [r4, #8]
 8011bbe:	bf0c      	ite	eq
 8011bc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011bc4:	2500      	movne	r5, #0
 8011bc6:	4293      	cmp	r3, r2
 8011bc8:	bfc4      	itt	gt
 8011bca:	1a9b      	subgt	r3, r3, r2
 8011bcc:	18ed      	addgt	r5, r5, r3
 8011bce:	2600      	movs	r6, #0
 8011bd0:	341a      	adds	r4, #26
 8011bd2:	42b5      	cmp	r5, r6
 8011bd4:	d11a      	bne.n	8011c0c <_printf_common+0xc8>
 8011bd6:	2000      	movs	r0, #0
 8011bd8:	e008      	b.n	8011bec <_printf_common+0xa8>
 8011bda:	2301      	movs	r3, #1
 8011bdc:	4652      	mov	r2, sl
 8011bde:	4649      	mov	r1, r9
 8011be0:	4638      	mov	r0, r7
 8011be2:	47c0      	blx	r8
 8011be4:	3001      	adds	r0, #1
 8011be6:	d103      	bne.n	8011bf0 <_printf_common+0xac>
 8011be8:	f04f 30ff 	mov.w	r0, #4294967295
 8011bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bf0:	3501      	adds	r5, #1
 8011bf2:	e7c6      	b.n	8011b82 <_printf_common+0x3e>
 8011bf4:	18e1      	adds	r1, r4, r3
 8011bf6:	1c5a      	adds	r2, r3, #1
 8011bf8:	2030      	movs	r0, #48	; 0x30
 8011bfa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011bfe:	4422      	add	r2, r4
 8011c00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011c04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011c08:	3302      	adds	r3, #2
 8011c0a:	e7c7      	b.n	8011b9c <_printf_common+0x58>
 8011c0c:	2301      	movs	r3, #1
 8011c0e:	4622      	mov	r2, r4
 8011c10:	4649      	mov	r1, r9
 8011c12:	4638      	mov	r0, r7
 8011c14:	47c0      	blx	r8
 8011c16:	3001      	adds	r0, #1
 8011c18:	d0e6      	beq.n	8011be8 <_printf_common+0xa4>
 8011c1a:	3601      	adds	r6, #1
 8011c1c:	e7d9      	b.n	8011bd2 <_printf_common+0x8e>
	...

08011c20 <_printf_i>:
 8011c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c24:	7e0f      	ldrb	r7, [r1, #24]
 8011c26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011c28:	2f78      	cmp	r7, #120	; 0x78
 8011c2a:	4691      	mov	r9, r2
 8011c2c:	4680      	mov	r8, r0
 8011c2e:	460c      	mov	r4, r1
 8011c30:	469a      	mov	sl, r3
 8011c32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011c36:	d807      	bhi.n	8011c48 <_printf_i+0x28>
 8011c38:	2f62      	cmp	r7, #98	; 0x62
 8011c3a:	d80a      	bhi.n	8011c52 <_printf_i+0x32>
 8011c3c:	2f00      	cmp	r7, #0
 8011c3e:	f000 80d4 	beq.w	8011dea <_printf_i+0x1ca>
 8011c42:	2f58      	cmp	r7, #88	; 0x58
 8011c44:	f000 80c0 	beq.w	8011dc8 <_printf_i+0x1a8>
 8011c48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011c4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011c50:	e03a      	b.n	8011cc8 <_printf_i+0xa8>
 8011c52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011c56:	2b15      	cmp	r3, #21
 8011c58:	d8f6      	bhi.n	8011c48 <_printf_i+0x28>
 8011c5a:	a101      	add	r1, pc, #4	; (adr r1, 8011c60 <_printf_i+0x40>)
 8011c5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011c60:	08011cb9 	.word	0x08011cb9
 8011c64:	08011ccd 	.word	0x08011ccd
 8011c68:	08011c49 	.word	0x08011c49
 8011c6c:	08011c49 	.word	0x08011c49
 8011c70:	08011c49 	.word	0x08011c49
 8011c74:	08011c49 	.word	0x08011c49
 8011c78:	08011ccd 	.word	0x08011ccd
 8011c7c:	08011c49 	.word	0x08011c49
 8011c80:	08011c49 	.word	0x08011c49
 8011c84:	08011c49 	.word	0x08011c49
 8011c88:	08011c49 	.word	0x08011c49
 8011c8c:	08011dd1 	.word	0x08011dd1
 8011c90:	08011cf9 	.word	0x08011cf9
 8011c94:	08011d8b 	.word	0x08011d8b
 8011c98:	08011c49 	.word	0x08011c49
 8011c9c:	08011c49 	.word	0x08011c49
 8011ca0:	08011df3 	.word	0x08011df3
 8011ca4:	08011c49 	.word	0x08011c49
 8011ca8:	08011cf9 	.word	0x08011cf9
 8011cac:	08011c49 	.word	0x08011c49
 8011cb0:	08011c49 	.word	0x08011c49
 8011cb4:	08011d93 	.word	0x08011d93
 8011cb8:	682b      	ldr	r3, [r5, #0]
 8011cba:	1d1a      	adds	r2, r3, #4
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	602a      	str	r2, [r5, #0]
 8011cc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011cc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011cc8:	2301      	movs	r3, #1
 8011cca:	e09f      	b.n	8011e0c <_printf_i+0x1ec>
 8011ccc:	6820      	ldr	r0, [r4, #0]
 8011cce:	682b      	ldr	r3, [r5, #0]
 8011cd0:	0607      	lsls	r7, r0, #24
 8011cd2:	f103 0104 	add.w	r1, r3, #4
 8011cd6:	6029      	str	r1, [r5, #0]
 8011cd8:	d501      	bpl.n	8011cde <_printf_i+0xbe>
 8011cda:	681e      	ldr	r6, [r3, #0]
 8011cdc:	e003      	b.n	8011ce6 <_printf_i+0xc6>
 8011cde:	0646      	lsls	r6, r0, #25
 8011ce0:	d5fb      	bpl.n	8011cda <_printf_i+0xba>
 8011ce2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011ce6:	2e00      	cmp	r6, #0
 8011ce8:	da03      	bge.n	8011cf2 <_printf_i+0xd2>
 8011cea:	232d      	movs	r3, #45	; 0x2d
 8011cec:	4276      	negs	r6, r6
 8011cee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011cf2:	485a      	ldr	r0, [pc, #360]	; (8011e5c <_printf_i+0x23c>)
 8011cf4:	230a      	movs	r3, #10
 8011cf6:	e012      	b.n	8011d1e <_printf_i+0xfe>
 8011cf8:	682b      	ldr	r3, [r5, #0]
 8011cfa:	6820      	ldr	r0, [r4, #0]
 8011cfc:	1d19      	adds	r1, r3, #4
 8011cfe:	6029      	str	r1, [r5, #0]
 8011d00:	0605      	lsls	r5, r0, #24
 8011d02:	d501      	bpl.n	8011d08 <_printf_i+0xe8>
 8011d04:	681e      	ldr	r6, [r3, #0]
 8011d06:	e002      	b.n	8011d0e <_printf_i+0xee>
 8011d08:	0641      	lsls	r1, r0, #25
 8011d0a:	d5fb      	bpl.n	8011d04 <_printf_i+0xe4>
 8011d0c:	881e      	ldrh	r6, [r3, #0]
 8011d0e:	4853      	ldr	r0, [pc, #332]	; (8011e5c <_printf_i+0x23c>)
 8011d10:	2f6f      	cmp	r7, #111	; 0x6f
 8011d12:	bf0c      	ite	eq
 8011d14:	2308      	moveq	r3, #8
 8011d16:	230a      	movne	r3, #10
 8011d18:	2100      	movs	r1, #0
 8011d1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011d1e:	6865      	ldr	r5, [r4, #4]
 8011d20:	60a5      	str	r5, [r4, #8]
 8011d22:	2d00      	cmp	r5, #0
 8011d24:	bfa2      	ittt	ge
 8011d26:	6821      	ldrge	r1, [r4, #0]
 8011d28:	f021 0104 	bicge.w	r1, r1, #4
 8011d2c:	6021      	strge	r1, [r4, #0]
 8011d2e:	b90e      	cbnz	r6, 8011d34 <_printf_i+0x114>
 8011d30:	2d00      	cmp	r5, #0
 8011d32:	d04b      	beq.n	8011dcc <_printf_i+0x1ac>
 8011d34:	4615      	mov	r5, r2
 8011d36:	fbb6 f1f3 	udiv	r1, r6, r3
 8011d3a:	fb03 6711 	mls	r7, r3, r1, r6
 8011d3e:	5dc7      	ldrb	r7, [r0, r7]
 8011d40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011d44:	4637      	mov	r7, r6
 8011d46:	42bb      	cmp	r3, r7
 8011d48:	460e      	mov	r6, r1
 8011d4a:	d9f4      	bls.n	8011d36 <_printf_i+0x116>
 8011d4c:	2b08      	cmp	r3, #8
 8011d4e:	d10b      	bne.n	8011d68 <_printf_i+0x148>
 8011d50:	6823      	ldr	r3, [r4, #0]
 8011d52:	07de      	lsls	r6, r3, #31
 8011d54:	d508      	bpl.n	8011d68 <_printf_i+0x148>
 8011d56:	6923      	ldr	r3, [r4, #16]
 8011d58:	6861      	ldr	r1, [r4, #4]
 8011d5a:	4299      	cmp	r1, r3
 8011d5c:	bfde      	ittt	le
 8011d5e:	2330      	movle	r3, #48	; 0x30
 8011d60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011d64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011d68:	1b52      	subs	r2, r2, r5
 8011d6a:	6122      	str	r2, [r4, #16]
 8011d6c:	f8cd a000 	str.w	sl, [sp]
 8011d70:	464b      	mov	r3, r9
 8011d72:	aa03      	add	r2, sp, #12
 8011d74:	4621      	mov	r1, r4
 8011d76:	4640      	mov	r0, r8
 8011d78:	f7ff fee4 	bl	8011b44 <_printf_common>
 8011d7c:	3001      	adds	r0, #1
 8011d7e:	d14a      	bne.n	8011e16 <_printf_i+0x1f6>
 8011d80:	f04f 30ff 	mov.w	r0, #4294967295
 8011d84:	b004      	add	sp, #16
 8011d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d8a:	6823      	ldr	r3, [r4, #0]
 8011d8c:	f043 0320 	orr.w	r3, r3, #32
 8011d90:	6023      	str	r3, [r4, #0]
 8011d92:	4833      	ldr	r0, [pc, #204]	; (8011e60 <_printf_i+0x240>)
 8011d94:	2778      	movs	r7, #120	; 0x78
 8011d96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011d9a:	6823      	ldr	r3, [r4, #0]
 8011d9c:	6829      	ldr	r1, [r5, #0]
 8011d9e:	061f      	lsls	r7, r3, #24
 8011da0:	f851 6b04 	ldr.w	r6, [r1], #4
 8011da4:	d402      	bmi.n	8011dac <_printf_i+0x18c>
 8011da6:	065f      	lsls	r7, r3, #25
 8011da8:	bf48      	it	mi
 8011daa:	b2b6      	uxthmi	r6, r6
 8011dac:	07df      	lsls	r7, r3, #31
 8011dae:	bf48      	it	mi
 8011db0:	f043 0320 	orrmi.w	r3, r3, #32
 8011db4:	6029      	str	r1, [r5, #0]
 8011db6:	bf48      	it	mi
 8011db8:	6023      	strmi	r3, [r4, #0]
 8011dba:	b91e      	cbnz	r6, 8011dc4 <_printf_i+0x1a4>
 8011dbc:	6823      	ldr	r3, [r4, #0]
 8011dbe:	f023 0320 	bic.w	r3, r3, #32
 8011dc2:	6023      	str	r3, [r4, #0]
 8011dc4:	2310      	movs	r3, #16
 8011dc6:	e7a7      	b.n	8011d18 <_printf_i+0xf8>
 8011dc8:	4824      	ldr	r0, [pc, #144]	; (8011e5c <_printf_i+0x23c>)
 8011dca:	e7e4      	b.n	8011d96 <_printf_i+0x176>
 8011dcc:	4615      	mov	r5, r2
 8011dce:	e7bd      	b.n	8011d4c <_printf_i+0x12c>
 8011dd0:	682b      	ldr	r3, [r5, #0]
 8011dd2:	6826      	ldr	r6, [r4, #0]
 8011dd4:	6961      	ldr	r1, [r4, #20]
 8011dd6:	1d18      	adds	r0, r3, #4
 8011dd8:	6028      	str	r0, [r5, #0]
 8011dda:	0635      	lsls	r5, r6, #24
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	d501      	bpl.n	8011de4 <_printf_i+0x1c4>
 8011de0:	6019      	str	r1, [r3, #0]
 8011de2:	e002      	b.n	8011dea <_printf_i+0x1ca>
 8011de4:	0670      	lsls	r0, r6, #25
 8011de6:	d5fb      	bpl.n	8011de0 <_printf_i+0x1c0>
 8011de8:	8019      	strh	r1, [r3, #0]
 8011dea:	2300      	movs	r3, #0
 8011dec:	6123      	str	r3, [r4, #16]
 8011dee:	4615      	mov	r5, r2
 8011df0:	e7bc      	b.n	8011d6c <_printf_i+0x14c>
 8011df2:	682b      	ldr	r3, [r5, #0]
 8011df4:	1d1a      	adds	r2, r3, #4
 8011df6:	602a      	str	r2, [r5, #0]
 8011df8:	681d      	ldr	r5, [r3, #0]
 8011dfa:	6862      	ldr	r2, [r4, #4]
 8011dfc:	2100      	movs	r1, #0
 8011dfe:	4628      	mov	r0, r5
 8011e00:	f7ee f9f6 	bl	80001f0 <memchr>
 8011e04:	b108      	cbz	r0, 8011e0a <_printf_i+0x1ea>
 8011e06:	1b40      	subs	r0, r0, r5
 8011e08:	6060      	str	r0, [r4, #4]
 8011e0a:	6863      	ldr	r3, [r4, #4]
 8011e0c:	6123      	str	r3, [r4, #16]
 8011e0e:	2300      	movs	r3, #0
 8011e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011e14:	e7aa      	b.n	8011d6c <_printf_i+0x14c>
 8011e16:	6923      	ldr	r3, [r4, #16]
 8011e18:	462a      	mov	r2, r5
 8011e1a:	4649      	mov	r1, r9
 8011e1c:	4640      	mov	r0, r8
 8011e1e:	47d0      	blx	sl
 8011e20:	3001      	adds	r0, #1
 8011e22:	d0ad      	beq.n	8011d80 <_printf_i+0x160>
 8011e24:	6823      	ldr	r3, [r4, #0]
 8011e26:	079b      	lsls	r3, r3, #30
 8011e28:	d413      	bmi.n	8011e52 <_printf_i+0x232>
 8011e2a:	68e0      	ldr	r0, [r4, #12]
 8011e2c:	9b03      	ldr	r3, [sp, #12]
 8011e2e:	4298      	cmp	r0, r3
 8011e30:	bfb8      	it	lt
 8011e32:	4618      	movlt	r0, r3
 8011e34:	e7a6      	b.n	8011d84 <_printf_i+0x164>
 8011e36:	2301      	movs	r3, #1
 8011e38:	4632      	mov	r2, r6
 8011e3a:	4649      	mov	r1, r9
 8011e3c:	4640      	mov	r0, r8
 8011e3e:	47d0      	blx	sl
 8011e40:	3001      	adds	r0, #1
 8011e42:	d09d      	beq.n	8011d80 <_printf_i+0x160>
 8011e44:	3501      	adds	r5, #1
 8011e46:	68e3      	ldr	r3, [r4, #12]
 8011e48:	9903      	ldr	r1, [sp, #12]
 8011e4a:	1a5b      	subs	r3, r3, r1
 8011e4c:	42ab      	cmp	r3, r5
 8011e4e:	dcf2      	bgt.n	8011e36 <_printf_i+0x216>
 8011e50:	e7eb      	b.n	8011e2a <_printf_i+0x20a>
 8011e52:	2500      	movs	r5, #0
 8011e54:	f104 0619 	add.w	r6, r4, #25
 8011e58:	e7f5      	b.n	8011e46 <_printf_i+0x226>
 8011e5a:	bf00      	nop
 8011e5c:	08014d1a 	.word	0x08014d1a
 8011e60:	08014d2b 	.word	0x08014d2b

08011e64 <std>:
 8011e64:	2300      	movs	r3, #0
 8011e66:	b510      	push	{r4, lr}
 8011e68:	4604      	mov	r4, r0
 8011e6a:	e9c0 3300 	strd	r3, r3, [r0]
 8011e6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e72:	6083      	str	r3, [r0, #8]
 8011e74:	8181      	strh	r1, [r0, #12]
 8011e76:	6643      	str	r3, [r0, #100]	; 0x64
 8011e78:	81c2      	strh	r2, [r0, #14]
 8011e7a:	6183      	str	r3, [r0, #24]
 8011e7c:	4619      	mov	r1, r3
 8011e7e:	2208      	movs	r2, #8
 8011e80:	305c      	adds	r0, #92	; 0x5c
 8011e82:	f000 fa17 	bl	80122b4 <memset>
 8011e86:	4b0d      	ldr	r3, [pc, #52]	; (8011ebc <std+0x58>)
 8011e88:	6263      	str	r3, [r4, #36]	; 0x24
 8011e8a:	4b0d      	ldr	r3, [pc, #52]	; (8011ec0 <std+0x5c>)
 8011e8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8011e8e:	4b0d      	ldr	r3, [pc, #52]	; (8011ec4 <std+0x60>)
 8011e90:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011e92:	4b0d      	ldr	r3, [pc, #52]	; (8011ec8 <std+0x64>)
 8011e94:	6323      	str	r3, [r4, #48]	; 0x30
 8011e96:	4b0d      	ldr	r3, [pc, #52]	; (8011ecc <std+0x68>)
 8011e98:	6224      	str	r4, [r4, #32]
 8011e9a:	429c      	cmp	r4, r3
 8011e9c:	d006      	beq.n	8011eac <std+0x48>
 8011e9e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8011ea2:	4294      	cmp	r4, r2
 8011ea4:	d002      	beq.n	8011eac <std+0x48>
 8011ea6:	33d0      	adds	r3, #208	; 0xd0
 8011ea8:	429c      	cmp	r4, r3
 8011eaa:	d105      	bne.n	8011eb8 <std+0x54>
 8011eac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011eb4:	f000 bad0 	b.w	8012458 <__retarget_lock_init_recursive>
 8011eb8:	bd10      	pop	{r4, pc}
 8011eba:	bf00      	nop
 8011ebc:	08012105 	.word	0x08012105
 8011ec0:	08012127 	.word	0x08012127
 8011ec4:	0801215f 	.word	0x0801215f
 8011ec8:	08012183 	.word	0x08012183
 8011ecc:	200062c0 	.word	0x200062c0

08011ed0 <stdio_exit_handler>:
 8011ed0:	4a02      	ldr	r2, [pc, #8]	; (8011edc <stdio_exit_handler+0xc>)
 8011ed2:	4903      	ldr	r1, [pc, #12]	; (8011ee0 <stdio_exit_handler+0x10>)
 8011ed4:	4803      	ldr	r0, [pc, #12]	; (8011ee4 <stdio_exit_handler+0x14>)
 8011ed6:	f000 b869 	b.w	8011fac <_fwalk_sglue>
 8011eda:	bf00      	nop
 8011edc:	20000030 	.word	0x20000030
 8011ee0:	080140c1 	.word	0x080140c1
 8011ee4:	2000003c 	.word	0x2000003c

08011ee8 <cleanup_stdio>:
 8011ee8:	6841      	ldr	r1, [r0, #4]
 8011eea:	4b0c      	ldr	r3, [pc, #48]	; (8011f1c <cleanup_stdio+0x34>)
 8011eec:	4299      	cmp	r1, r3
 8011eee:	b510      	push	{r4, lr}
 8011ef0:	4604      	mov	r4, r0
 8011ef2:	d001      	beq.n	8011ef8 <cleanup_stdio+0x10>
 8011ef4:	f002 f8e4 	bl	80140c0 <_fflush_r>
 8011ef8:	68a1      	ldr	r1, [r4, #8]
 8011efa:	4b09      	ldr	r3, [pc, #36]	; (8011f20 <cleanup_stdio+0x38>)
 8011efc:	4299      	cmp	r1, r3
 8011efe:	d002      	beq.n	8011f06 <cleanup_stdio+0x1e>
 8011f00:	4620      	mov	r0, r4
 8011f02:	f002 f8dd 	bl	80140c0 <_fflush_r>
 8011f06:	68e1      	ldr	r1, [r4, #12]
 8011f08:	4b06      	ldr	r3, [pc, #24]	; (8011f24 <cleanup_stdio+0x3c>)
 8011f0a:	4299      	cmp	r1, r3
 8011f0c:	d004      	beq.n	8011f18 <cleanup_stdio+0x30>
 8011f0e:	4620      	mov	r0, r4
 8011f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f14:	f002 b8d4 	b.w	80140c0 <_fflush_r>
 8011f18:	bd10      	pop	{r4, pc}
 8011f1a:	bf00      	nop
 8011f1c:	200062c0 	.word	0x200062c0
 8011f20:	20006328 	.word	0x20006328
 8011f24:	20006390 	.word	0x20006390

08011f28 <global_stdio_init.part.0>:
 8011f28:	b510      	push	{r4, lr}
 8011f2a:	4b0b      	ldr	r3, [pc, #44]	; (8011f58 <global_stdio_init.part.0+0x30>)
 8011f2c:	4c0b      	ldr	r4, [pc, #44]	; (8011f5c <global_stdio_init.part.0+0x34>)
 8011f2e:	4a0c      	ldr	r2, [pc, #48]	; (8011f60 <global_stdio_init.part.0+0x38>)
 8011f30:	601a      	str	r2, [r3, #0]
 8011f32:	4620      	mov	r0, r4
 8011f34:	2200      	movs	r2, #0
 8011f36:	2104      	movs	r1, #4
 8011f38:	f7ff ff94 	bl	8011e64 <std>
 8011f3c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011f40:	2201      	movs	r2, #1
 8011f42:	2109      	movs	r1, #9
 8011f44:	f7ff ff8e 	bl	8011e64 <std>
 8011f48:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011f4c:	2202      	movs	r2, #2
 8011f4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f52:	2112      	movs	r1, #18
 8011f54:	f7ff bf86 	b.w	8011e64 <std>
 8011f58:	200063f8 	.word	0x200063f8
 8011f5c:	200062c0 	.word	0x200062c0
 8011f60:	08011ed1 	.word	0x08011ed1

08011f64 <__sfp_lock_acquire>:
 8011f64:	4801      	ldr	r0, [pc, #4]	; (8011f6c <__sfp_lock_acquire+0x8>)
 8011f66:	f000 ba78 	b.w	801245a <__retarget_lock_acquire_recursive>
 8011f6a:	bf00      	nop
 8011f6c:	20006401 	.word	0x20006401

08011f70 <__sfp_lock_release>:
 8011f70:	4801      	ldr	r0, [pc, #4]	; (8011f78 <__sfp_lock_release+0x8>)
 8011f72:	f000 ba73 	b.w	801245c <__retarget_lock_release_recursive>
 8011f76:	bf00      	nop
 8011f78:	20006401 	.word	0x20006401

08011f7c <__sinit>:
 8011f7c:	b510      	push	{r4, lr}
 8011f7e:	4604      	mov	r4, r0
 8011f80:	f7ff fff0 	bl	8011f64 <__sfp_lock_acquire>
 8011f84:	6a23      	ldr	r3, [r4, #32]
 8011f86:	b11b      	cbz	r3, 8011f90 <__sinit+0x14>
 8011f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f8c:	f7ff bff0 	b.w	8011f70 <__sfp_lock_release>
 8011f90:	4b04      	ldr	r3, [pc, #16]	; (8011fa4 <__sinit+0x28>)
 8011f92:	6223      	str	r3, [r4, #32]
 8011f94:	4b04      	ldr	r3, [pc, #16]	; (8011fa8 <__sinit+0x2c>)
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d1f5      	bne.n	8011f88 <__sinit+0xc>
 8011f9c:	f7ff ffc4 	bl	8011f28 <global_stdio_init.part.0>
 8011fa0:	e7f2      	b.n	8011f88 <__sinit+0xc>
 8011fa2:	bf00      	nop
 8011fa4:	08011ee9 	.word	0x08011ee9
 8011fa8:	200063f8 	.word	0x200063f8

08011fac <_fwalk_sglue>:
 8011fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fb0:	4607      	mov	r7, r0
 8011fb2:	4688      	mov	r8, r1
 8011fb4:	4614      	mov	r4, r2
 8011fb6:	2600      	movs	r6, #0
 8011fb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011fbc:	f1b9 0901 	subs.w	r9, r9, #1
 8011fc0:	d505      	bpl.n	8011fce <_fwalk_sglue+0x22>
 8011fc2:	6824      	ldr	r4, [r4, #0]
 8011fc4:	2c00      	cmp	r4, #0
 8011fc6:	d1f7      	bne.n	8011fb8 <_fwalk_sglue+0xc>
 8011fc8:	4630      	mov	r0, r6
 8011fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fce:	89ab      	ldrh	r3, [r5, #12]
 8011fd0:	2b01      	cmp	r3, #1
 8011fd2:	d907      	bls.n	8011fe4 <_fwalk_sglue+0x38>
 8011fd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011fd8:	3301      	adds	r3, #1
 8011fda:	d003      	beq.n	8011fe4 <_fwalk_sglue+0x38>
 8011fdc:	4629      	mov	r1, r5
 8011fde:	4638      	mov	r0, r7
 8011fe0:	47c0      	blx	r8
 8011fe2:	4306      	orrs	r6, r0
 8011fe4:	3568      	adds	r5, #104	; 0x68
 8011fe6:	e7e9      	b.n	8011fbc <_fwalk_sglue+0x10>

08011fe8 <iprintf>:
 8011fe8:	b40f      	push	{r0, r1, r2, r3}
 8011fea:	b507      	push	{r0, r1, r2, lr}
 8011fec:	4906      	ldr	r1, [pc, #24]	; (8012008 <iprintf+0x20>)
 8011fee:	ab04      	add	r3, sp, #16
 8011ff0:	6808      	ldr	r0, [r1, #0]
 8011ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ff6:	6881      	ldr	r1, [r0, #8]
 8011ff8:	9301      	str	r3, [sp, #4]
 8011ffa:	f001 fec1 	bl	8013d80 <_vfiprintf_r>
 8011ffe:	b003      	add	sp, #12
 8012000:	f85d eb04 	ldr.w	lr, [sp], #4
 8012004:	b004      	add	sp, #16
 8012006:	4770      	bx	lr
 8012008:	20000088 	.word	0x20000088

0801200c <_puts_r>:
 801200c:	6a03      	ldr	r3, [r0, #32]
 801200e:	b570      	push	{r4, r5, r6, lr}
 8012010:	6884      	ldr	r4, [r0, #8]
 8012012:	4605      	mov	r5, r0
 8012014:	460e      	mov	r6, r1
 8012016:	b90b      	cbnz	r3, 801201c <_puts_r+0x10>
 8012018:	f7ff ffb0 	bl	8011f7c <__sinit>
 801201c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801201e:	07db      	lsls	r3, r3, #31
 8012020:	d405      	bmi.n	801202e <_puts_r+0x22>
 8012022:	89a3      	ldrh	r3, [r4, #12]
 8012024:	0598      	lsls	r0, r3, #22
 8012026:	d402      	bmi.n	801202e <_puts_r+0x22>
 8012028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801202a:	f000 fa16 	bl	801245a <__retarget_lock_acquire_recursive>
 801202e:	89a3      	ldrh	r3, [r4, #12]
 8012030:	0719      	lsls	r1, r3, #28
 8012032:	d513      	bpl.n	801205c <_puts_r+0x50>
 8012034:	6923      	ldr	r3, [r4, #16]
 8012036:	b18b      	cbz	r3, 801205c <_puts_r+0x50>
 8012038:	3e01      	subs	r6, #1
 801203a:	68a3      	ldr	r3, [r4, #8]
 801203c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012040:	3b01      	subs	r3, #1
 8012042:	60a3      	str	r3, [r4, #8]
 8012044:	b9e9      	cbnz	r1, 8012082 <_puts_r+0x76>
 8012046:	2b00      	cmp	r3, #0
 8012048:	da2e      	bge.n	80120a8 <_puts_r+0x9c>
 801204a:	4622      	mov	r2, r4
 801204c:	210a      	movs	r1, #10
 801204e:	4628      	mov	r0, r5
 8012050:	f000 f89b 	bl	801218a <__swbuf_r>
 8012054:	3001      	adds	r0, #1
 8012056:	d007      	beq.n	8012068 <_puts_r+0x5c>
 8012058:	250a      	movs	r5, #10
 801205a:	e007      	b.n	801206c <_puts_r+0x60>
 801205c:	4621      	mov	r1, r4
 801205e:	4628      	mov	r0, r5
 8012060:	f000 f8d0 	bl	8012204 <__swsetup_r>
 8012064:	2800      	cmp	r0, #0
 8012066:	d0e7      	beq.n	8012038 <_puts_r+0x2c>
 8012068:	f04f 35ff 	mov.w	r5, #4294967295
 801206c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801206e:	07da      	lsls	r2, r3, #31
 8012070:	d405      	bmi.n	801207e <_puts_r+0x72>
 8012072:	89a3      	ldrh	r3, [r4, #12]
 8012074:	059b      	lsls	r3, r3, #22
 8012076:	d402      	bmi.n	801207e <_puts_r+0x72>
 8012078:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801207a:	f000 f9ef 	bl	801245c <__retarget_lock_release_recursive>
 801207e:	4628      	mov	r0, r5
 8012080:	bd70      	pop	{r4, r5, r6, pc}
 8012082:	2b00      	cmp	r3, #0
 8012084:	da04      	bge.n	8012090 <_puts_r+0x84>
 8012086:	69a2      	ldr	r2, [r4, #24]
 8012088:	429a      	cmp	r2, r3
 801208a:	dc06      	bgt.n	801209a <_puts_r+0x8e>
 801208c:	290a      	cmp	r1, #10
 801208e:	d004      	beq.n	801209a <_puts_r+0x8e>
 8012090:	6823      	ldr	r3, [r4, #0]
 8012092:	1c5a      	adds	r2, r3, #1
 8012094:	6022      	str	r2, [r4, #0]
 8012096:	7019      	strb	r1, [r3, #0]
 8012098:	e7cf      	b.n	801203a <_puts_r+0x2e>
 801209a:	4622      	mov	r2, r4
 801209c:	4628      	mov	r0, r5
 801209e:	f000 f874 	bl	801218a <__swbuf_r>
 80120a2:	3001      	adds	r0, #1
 80120a4:	d1c9      	bne.n	801203a <_puts_r+0x2e>
 80120a6:	e7df      	b.n	8012068 <_puts_r+0x5c>
 80120a8:	6823      	ldr	r3, [r4, #0]
 80120aa:	250a      	movs	r5, #10
 80120ac:	1c5a      	adds	r2, r3, #1
 80120ae:	6022      	str	r2, [r4, #0]
 80120b0:	701d      	strb	r5, [r3, #0]
 80120b2:	e7db      	b.n	801206c <_puts_r+0x60>

080120b4 <puts>:
 80120b4:	4b02      	ldr	r3, [pc, #8]	; (80120c0 <puts+0xc>)
 80120b6:	4601      	mov	r1, r0
 80120b8:	6818      	ldr	r0, [r3, #0]
 80120ba:	f7ff bfa7 	b.w	801200c <_puts_r>
 80120be:	bf00      	nop
 80120c0:	20000088 	.word	0x20000088

080120c4 <siprintf>:
 80120c4:	b40e      	push	{r1, r2, r3}
 80120c6:	b500      	push	{lr}
 80120c8:	b09c      	sub	sp, #112	; 0x70
 80120ca:	ab1d      	add	r3, sp, #116	; 0x74
 80120cc:	9002      	str	r0, [sp, #8]
 80120ce:	9006      	str	r0, [sp, #24]
 80120d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80120d4:	4809      	ldr	r0, [pc, #36]	; (80120fc <siprintf+0x38>)
 80120d6:	9107      	str	r1, [sp, #28]
 80120d8:	9104      	str	r1, [sp, #16]
 80120da:	4909      	ldr	r1, [pc, #36]	; (8012100 <siprintf+0x3c>)
 80120dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80120e0:	9105      	str	r1, [sp, #20]
 80120e2:	6800      	ldr	r0, [r0, #0]
 80120e4:	9301      	str	r3, [sp, #4]
 80120e6:	a902      	add	r1, sp, #8
 80120e8:	f001 fd22 	bl	8013b30 <_svfiprintf_r>
 80120ec:	9b02      	ldr	r3, [sp, #8]
 80120ee:	2200      	movs	r2, #0
 80120f0:	701a      	strb	r2, [r3, #0]
 80120f2:	b01c      	add	sp, #112	; 0x70
 80120f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80120f8:	b003      	add	sp, #12
 80120fa:	4770      	bx	lr
 80120fc:	20000088 	.word	0x20000088
 8012100:	ffff0208 	.word	0xffff0208

08012104 <__sread>:
 8012104:	b510      	push	{r4, lr}
 8012106:	460c      	mov	r4, r1
 8012108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801210c:	f000 f956 	bl	80123bc <_read_r>
 8012110:	2800      	cmp	r0, #0
 8012112:	bfab      	itete	ge
 8012114:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012116:	89a3      	ldrhlt	r3, [r4, #12]
 8012118:	181b      	addge	r3, r3, r0
 801211a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801211e:	bfac      	ite	ge
 8012120:	6563      	strge	r3, [r4, #84]	; 0x54
 8012122:	81a3      	strhlt	r3, [r4, #12]
 8012124:	bd10      	pop	{r4, pc}

08012126 <__swrite>:
 8012126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801212a:	461f      	mov	r7, r3
 801212c:	898b      	ldrh	r3, [r1, #12]
 801212e:	05db      	lsls	r3, r3, #23
 8012130:	4605      	mov	r5, r0
 8012132:	460c      	mov	r4, r1
 8012134:	4616      	mov	r6, r2
 8012136:	d505      	bpl.n	8012144 <__swrite+0x1e>
 8012138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801213c:	2302      	movs	r3, #2
 801213e:	2200      	movs	r2, #0
 8012140:	f000 f92a 	bl	8012398 <_lseek_r>
 8012144:	89a3      	ldrh	r3, [r4, #12]
 8012146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801214a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801214e:	81a3      	strh	r3, [r4, #12]
 8012150:	4632      	mov	r2, r6
 8012152:	463b      	mov	r3, r7
 8012154:	4628      	mov	r0, r5
 8012156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801215a:	f000 b941 	b.w	80123e0 <_write_r>

0801215e <__sseek>:
 801215e:	b510      	push	{r4, lr}
 8012160:	460c      	mov	r4, r1
 8012162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012166:	f000 f917 	bl	8012398 <_lseek_r>
 801216a:	1c43      	adds	r3, r0, #1
 801216c:	89a3      	ldrh	r3, [r4, #12]
 801216e:	bf15      	itete	ne
 8012170:	6560      	strne	r0, [r4, #84]	; 0x54
 8012172:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012176:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801217a:	81a3      	strheq	r3, [r4, #12]
 801217c:	bf18      	it	ne
 801217e:	81a3      	strhne	r3, [r4, #12]
 8012180:	bd10      	pop	{r4, pc}

08012182 <__sclose>:
 8012182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012186:	f000 b8a1 	b.w	80122cc <_close_r>

0801218a <__swbuf_r>:
 801218a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801218c:	460e      	mov	r6, r1
 801218e:	4614      	mov	r4, r2
 8012190:	4605      	mov	r5, r0
 8012192:	b118      	cbz	r0, 801219c <__swbuf_r+0x12>
 8012194:	6a03      	ldr	r3, [r0, #32]
 8012196:	b90b      	cbnz	r3, 801219c <__swbuf_r+0x12>
 8012198:	f7ff fef0 	bl	8011f7c <__sinit>
 801219c:	69a3      	ldr	r3, [r4, #24]
 801219e:	60a3      	str	r3, [r4, #8]
 80121a0:	89a3      	ldrh	r3, [r4, #12]
 80121a2:	071a      	lsls	r2, r3, #28
 80121a4:	d525      	bpl.n	80121f2 <__swbuf_r+0x68>
 80121a6:	6923      	ldr	r3, [r4, #16]
 80121a8:	b31b      	cbz	r3, 80121f2 <__swbuf_r+0x68>
 80121aa:	6823      	ldr	r3, [r4, #0]
 80121ac:	6922      	ldr	r2, [r4, #16]
 80121ae:	1a98      	subs	r0, r3, r2
 80121b0:	6963      	ldr	r3, [r4, #20]
 80121b2:	b2f6      	uxtb	r6, r6
 80121b4:	4283      	cmp	r3, r0
 80121b6:	4637      	mov	r7, r6
 80121b8:	dc04      	bgt.n	80121c4 <__swbuf_r+0x3a>
 80121ba:	4621      	mov	r1, r4
 80121bc:	4628      	mov	r0, r5
 80121be:	f001 ff7f 	bl	80140c0 <_fflush_r>
 80121c2:	b9e0      	cbnz	r0, 80121fe <__swbuf_r+0x74>
 80121c4:	68a3      	ldr	r3, [r4, #8]
 80121c6:	3b01      	subs	r3, #1
 80121c8:	60a3      	str	r3, [r4, #8]
 80121ca:	6823      	ldr	r3, [r4, #0]
 80121cc:	1c5a      	adds	r2, r3, #1
 80121ce:	6022      	str	r2, [r4, #0]
 80121d0:	701e      	strb	r6, [r3, #0]
 80121d2:	6962      	ldr	r2, [r4, #20]
 80121d4:	1c43      	adds	r3, r0, #1
 80121d6:	429a      	cmp	r2, r3
 80121d8:	d004      	beq.n	80121e4 <__swbuf_r+0x5a>
 80121da:	89a3      	ldrh	r3, [r4, #12]
 80121dc:	07db      	lsls	r3, r3, #31
 80121de:	d506      	bpl.n	80121ee <__swbuf_r+0x64>
 80121e0:	2e0a      	cmp	r6, #10
 80121e2:	d104      	bne.n	80121ee <__swbuf_r+0x64>
 80121e4:	4621      	mov	r1, r4
 80121e6:	4628      	mov	r0, r5
 80121e8:	f001 ff6a 	bl	80140c0 <_fflush_r>
 80121ec:	b938      	cbnz	r0, 80121fe <__swbuf_r+0x74>
 80121ee:	4638      	mov	r0, r7
 80121f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121f2:	4621      	mov	r1, r4
 80121f4:	4628      	mov	r0, r5
 80121f6:	f000 f805 	bl	8012204 <__swsetup_r>
 80121fa:	2800      	cmp	r0, #0
 80121fc:	d0d5      	beq.n	80121aa <__swbuf_r+0x20>
 80121fe:	f04f 37ff 	mov.w	r7, #4294967295
 8012202:	e7f4      	b.n	80121ee <__swbuf_r+0x64>

08012204 <__swsetup_r>:
 8012204:	b538      	push	{r3, r4, r5, lr}
 8012206:	4b2a      	ldr	r3, [pc, #168]	; (80122b0 <__swsetup_r+0xac>)
 8012208:	4605      	mov	r5, r0
 801220a:	6818      	ldr	r0, [r3, #0]
 801220c:	460c      	mov	r4, r1
 801220e:	b118      	cbz	r0, 8012218 <__swsetup_r+0x14>
 8012210:	6a03      	ldr	r3, [r0, #32]
 8012212:	b90b      	cbnz	r3, 8012218 <__swsetup_r+0x14>
 8012214:	f7ff feb2 	bl	8011f7c <__sinit>
 8012218:	89a3      	ldrh	r3, [r4, #12]
 801221a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801221e:	0718      	lsls	r0, r3, #28
 8012220:	d422      	bmi.n	8012268 <__swsetup_r+0x64>
 8012222:	06d9      	lsls	r1, r3, #27
 8012224:	d407      	bmi.n	8012236 <__swsetup_r+0x32>
 8012226:	2309      	movs	r3, #9
 8012228:	602b      	str	r3, [r5, #0]
 801222a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801222e:	81a3      	strh	r3, [r4, #12]
 8012230:	f04f 30ff 	mov.w	r0, #4294967295
 8012234:	e034      	b.n	80122a0 <__swsetup_r+0x9c>
 8012236:	0758      	lsls	r0, r3, #29
 8012238:	d512      	bpl.n	8012260 <__swsetup_r+0x5c>
 801223a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801223c:	b141      	cbz	r1, 8012250 <__swsetup_r+0x4c>
 801223e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012242:	4299      	cmp	r1, r3
 8012244:	d002      	beq.n	801224c <__swsetup_r+0x48>
 8012246:	4628      	mov	r0, r5
 8012248:	f000 ff94 	bl	8013174 <_free_r>
 801224c:	2300      	movs	r3, #0
 801224e:	6363      	str	r3, [r4, #52]	; 0x34
 8012250:	89a3      	ldrh	r3, [r4, #12]
 8012252:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012256:	81a3      	strh	r3, [r4, #12]
 8012258:	2300      	movs	r3, #0
 801225a:	6063      	str	r3, [r4, #4]
 801225c:	6923      	ldr	r3, [r4, #16]
 801225e:	6023      	str	r3, [r4, #0]
 8012260:	89a3      	ldrh	r3, [r4, #12]
 8012262:	f043 0308 	orr.w	r3, r3, #8
 8012266:	81a3      	strh	r3, [r4, #12]
 8012268:	6923      	ldr	r3, [r4, #16]
 801226a:	b94b      	cbnz	r3, 8012280 <__swsetup_r+0x7c>
 801226c:	89a3      	ldrh	r3, [r4, #12]
 801226e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012272:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012276:	d003      	beq.n	8012280 <__swsetup_r+0x7c>
 8012278:	4621      	mov	r1, r4
 801227a:	4628      	mov	r0, r5
 801227c:	f001 ff6e 	bl	801415c <__smakebuf_r>
 8012280:	89a0      	ldrh	r0, [r4, #12]
 8012282:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012286:	f010 0301 	ands.w	r3, r0, #1
 801228a:	d00a      	beq.n	80122a2 <__swsetup_r+0x9e>
 801228c:	2300      	movs	r3, #0
 801228e:	60a3      	str	r3, [r4, #8]
 8012290:	6963      	ldr	r3, [r4, #20]
 8012292:	425b      	negs	r3, r3
 8012294:	61a3      	str	r3, [r4, #24]
 8012296:	6923      	ldr	r3, [r4, #16]
 8012298:	b943      	cbnz	r3, 80122ac <__swsetup_r+0xa8>
 801229a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801229e:	d1c4      	bne.n	801222a <__swsetup_r+0x26>
 80122a0:	bd38      	pop	{r3, r4, r5, pc}
 80122a2:	0781      	lsls	r1, r0, #30
 80122a4:	bf58      	it	pl
 80122a6:	6963      	ldrpl	r3, [r4, #20]
 80122a8:	60a3      	str	r3, [r4, #8]
 80122aa:	e7f4      	b.n	8012296 <__swsetup_r+0x92>
 80122ac:	2000      	movs	r0, #0
 80122ae:	e7f7      	b.n	80122a0 <__swsetup_r+0x9c>
 80122b0:	20000088 	.word	0x20000088

080122b4 <memset>:
 80122b4:	4402      	add	r2, r0
 80122b6:	4603      	mov	r3, r0
 80122b8:	4293      	cmp	r3, r2
 80122ba:	d100      	bne.n	80122be <memset+0xa>
 80122bc:	4770      	bx	lr
 80122be:	f803 1b01 	strb.w	r1, [r3], #1
 80122c2:	e7f9      	b.n	80122b8 <memset+0x4>

080122c4 <_localeconv_r>:
 80122c4:	4800      	ldr	r0, [pc, #0]	; (80122c8 <_localeconv_r+0x4>)
 80122c6:	4770      	bx	lr
 80122c8:	2000017c 	.word	0x2000017c

080122cc <_close_r>:
 80122cc:	b538      	push	{r3, r4, r5, lr}
 80122ce:	4d06      	ldr	r5, [pc, #24]	; (80122e8 <_close_r+0x1c>)
 80122d0:	2300      	movs	r3, #0
 80122d2:	4604      	mov	r4, r0
 80122d4:	4608      	mov	r0, r1
 80122d6:	602b      	str	r3, [r5, #0]
 80122d8:	f7f5 fc6f 	bl	8007bba <_close>
 80122dc:	1c43      	adds	r3, r0, #1
 80122de:	d102      	bne.n	80122e6 <_close_r+0x1a>
 80122e0:	682b      	ldr	r3, [r5, #0]
 80122e2:	b103      	cbz	r3, 80122e6 <_close_r+0x1a>
 80122e4:	6023      	str	r3, [r4, #0]
 80122e6:	bd38      	pop	{r3, r4, r5, pc}
 80122e8:	200063fc 	.word	0x200063fc

080122ec <_reclaim_reent>:
 80122ec:	4b29      	ldr	r3, [pc, #164]	; (8012394 <_reclaim_reent+0xa8>)
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	4283      	cmp	r3, r0
 80122f2:	b570      	push	{r4, r5, r6, lr}
 80122f4:	4604      	mov	r4, r0
 80122f6:	d04b      	beq.n	8012390 <_reclaim_reent+0xa4>
 80122f8:	69c3      	ldr	r3, [r0, #28]
 80122fa:	b143      	cbz	r3, 801230e <_reclaim_reent+0x22>
 80122fc:	68db      	ldr	r3, [r3, #12]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d144      	bne.n	801238c <_reclaim_reent+0xa0>
 8012302:	69e3      	ldr	r3, [r4, #28]
 8012304:	6819      	ldr	r1, [r3, #0]
 8012306:	b111      	cbz	r1, 801230e <_reclaim_reent+0x22>
 8012308:	4620      	mov	r0, r4
 801230a:	f000 ff33 	bl	8013174 <_free_r>
 801230e:	6961      	ldr	r1, [r4, #20]
 8012310:	b111      	cbz	r1, 8012318 <_reclaim_reent+0x2c>
 8012312:	4620      	mov	r0, r4
 8012314:	f000 ff2e 	bl	8013174 <_free_r>
 8012318:	69e1      	ldr	r1, [r4, #28]
 801231a:	b111      	cbz	r1, 8012322 <_reclaim_reent+0x36>
 801231c:	4620      	mov	r0, r4
 801231e:	f000 ff29 	bl	8013174 <_free_r>
 8012322:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012324:	b111      	cbz	r1, 801232c <_reclaim_reent+0x40>
 8012326:	4620      	mov	r0, r4
 8012328:	f000 ff24 	bl	8013174 <_free_r>
 801232c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801232e:	b111      	cbz	r1, 8012336 <_reclaim_reent+0x4a>
 8012330:	4620      	mov	r0, r4
 8012332:	f000 ff1f 	bl	8013174 <_free_r>
 8012336:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012338:	b111      	cbz	r1, 8012340 <_reclaim_reent+0x54>
 801233a:	4620      	mov	r0, r4
 801233c:	f000 ff1a 	bl	8013174 <_free_r>
 8012340:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8012342:	b111      	cbz	r1, 801234a <_reclaim_reent+0x5e>
 8012344:	4620      	mov	r0, r4
 8012346:	f000 ff15 	bl	8013174 <_free_r>
 801234a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801234c:	b111      	cbz	r1, 8012354 <_reclaim_reent+0x68>
 801234e:	4620      	mov	r0, r4
 8012350:	f000 ff10 	bl	8013174 <_free_r>
 8012354:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8012356:	b111      	cbz	r1, 801235e <_reclaim_reent+0x72>
 8012358:	4620      	mov	r0, r4
 801235a:	f000 ff0b 	bl	8013174 <_free_r>
 801235e:	6a23      	ldr	r3, [r4, #32]
 8012360:	b1b3      	cbz	r3, 8012390 <_reclaim_reent+0xa4>
 8012362:	4620      	mov	r0, r4
 8012364:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012368:	4718      	bx	r3
 801236a:	5949      	ldr	r1, [r1, r5]
 801236c:	b941      	cbnz	r1, 8012380 <_reclaim_reent+0x94>
 801236e:	3504      	adds	r5, #4
 8012370:	69e3      	ldr	r3, [r4, #28]
 8012372:	2d80      	cmp	r5, #128	; 0x80
 8012374:	68d9      	ldr	r1, [r3, #12]
 8012376:	d1f8      	bne.n	801236a <_reclaim_reent+0x7e>
 8012378:	4620      	mov	r0, r4
 801237a:	f000 fefb 	bl	8013174 <_free_r>
 801237e:	e7c0      	b.n	8012302 <_reclaim_reent+0x16>
 8012380:	680e      	ldr	r6, [r1, #0]
 8012382:	4620      	mov	r0, r4
 8012384:	f000 fef6 	bl	8013174 <_free_r>
 8012388:	4631      	mov	r1, r6
 801238a:	e7ef      	b.n	801236c <_reclaim_reent+0x80>
 801238c:	2500      	movs	r5, #0
 801238e:	e7ef      	b.n	8012370 <_reclaim_reent+0x84>
 8012390:	bd70      	pop	{r4, r5, r6, pc}
 8012392:	bf00      	nop
 8012394:	20000088 	.word	0x20000088

08012398 <_lseek_r>:
 8012398:	b538      	push	{r3, r4, r5, lr}
 801239a:	4d07      	ldr	r5, [pc, #28]	; (80123b8 <_lseek_r+0x20>)
 801239c:	4604      	mov	r4, r0
 801239e:	4608      	mov	r0, r1
 80123a0:	4611      	mov	r1, r2
 80123a2:	2200      	movs	r2, #0
 80123a4:	602a      	str	r2, [r5, #0]
 80123a6:	461a      	mov	r2, r3
 80123a8:	f7f5 fc2e 	bl	8007c08 <_lseek>
 80123ac:	1c43      	adds	r3, r0, #1
 80123ae:	d102      	bne.n	80123b6 <_lseek_r+0x1e>
 80123b0:	682b      	ldr	r3, [r5, #0]
 80123b2:	b103      	cbz	r3, 80123b6 <_lseek_r+0x1e>
 80123b4:	6023      	str	r3, [r4, #0]
 80123b6:	bd38      	pop	{r3, r4, r5, pc}
 80123b8:	200063fc 	.word	0x200063fc

080123bc <_read_r>:
 80123bc:	b538      	push	{r3, r4, r5, lr}
 80123be:	4d07      	ldr	r5, [pc, #28]	; (80123dc <_read_r+0x20>)
 80123c0:	4604      	mov	r4, r0
 80123c2:	4608      	mov	r0, r1
 80123c4:	4611      	mov	r1, r2
 80123c6:	2200      	movs	r2, #0
 80123c8:	602a      	str	r2, [r5, #0]
 80123ca:	461a      	mov	r2, r3
 80123cc:	f7f5 fbbc 	bl	8007b48 <_read>
 80123d0:	1c43      	adds	r3, r0, #1
 80123d2:	d102      	bne.n	80123da <_read_r+0x1e>
 80123d4:	682b      	ldr	r3, [r5, #0]
 80123d6:	b103      	cbz	r3, 80123da <_read_r+0x1e>
 80123d8:	6023      	str	r3, [r4, #0]
 80123da:	bd38      	pop	{r3, r4, r5, pc}
 80123dc:	200063fc 	.word	0x200063fc

080123e0 <_write_r>:
 80123e0:	b538      	push	{r3, r4, r5, lr}
 80123e2:	4d07      	ldr	r5, [pc, #28]	; (8012400 <_write_r+0x20>)
 80123e4:	4604      	mov	r4, r0
 80123e6:	4608      	mov	r0, r1
 80123e8:	4611      	mov	r1, r2
 80123ea:	2200      	movs	r2, #0
 80123ec:	602a      	str	r2, [r5, #0]
 80123ee:	461a      	mov	r2, r3
 80123f0:	f7f5 fbc7 	bl	8007b82 <_write>
 80123f4:	1c43      	adds	r3, r0, #1
 80123f6:	d102      	bne.n	80123fe <_write_r+0x1e>
 80123f8:	682b      	ldr	r3, [r5, #0]
 80123fa:	b103      	cbz	r3, 80123fe <_write_r+0x1e>
 80123fc:	6023      	str	r3, [r4, #0]
 80123fe:	bd38      	pop	{r3, r4, r5, pc}
 8012400:	200063fc 	.word	0x200063fc

08012404 <__errno>:
 8012404:	4b01      	ldr	r3, [pc, #4]	; (801240c <__errno+0x8>)
 8012406:	6818      	ldr	r0, [r3, #0]
 8012408:	4770      	bx	lr
 801240a:	bf00      	nop
 801240c:	20000088 	.word	0x20000088

08012410 <__libc_init_array>:
 8012410:	b570      	push	{r4, r5, r6, lr}
 8012412:	4d0d      	ldr	r5, [pc, #52]	; (8012448 <__libc_init_array+0x38>)
 8012414:	4c0d      	ldr	r4, [pc, #52]	; (801244c <__libc_init_array+0x3c>)
 8012416:	1b64      	subs	r4, r4, r5
 8012418:	10a4      	asrs	r4, r4, #2
 801241a:	2600      	movs	r6, #0
 801241c:	42a6      	cmp	r6, r4
 801241e:	d109      	bne.n	8012434 <__libc_init_array+0x24>
 8012420:	4d0b      	ldr	r5, [pc, #44]	; (8012450 <__libc_init_array+0x40>)
 8012422:	4c0c      	ldr	r4, [pc, #48]	; (8012454 <__libc_init_array+0x44>)
 8012424:	f001 ffd4 	bl	80143d0 <_init>
 8012428:	1b64      	subs	r4, r4, r5
 801242a:	10a4      	asrs	r4, r4, #2
 801242c:	2600      	movs	r6, #0
 801242e:	42a6      	cmp	r6, r4
 8012430:	d105      	bne.n	801243e <__libc_init_array+0x2e>
 8012432:	bd70      	pop	{r4, r5, r6, pc}
 8012434:	f855 3b04 	ldr.w	r3, [r5], #4
 8012438:	4798      	blx	r3
 801243a:	3601      	adds	r6, #1
 801243c:	e7ee      	b.n	801241c <__libc_init_array+0xc>
 801243e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012442:	4798      	blx	r3
 8012444:	3601      	adds	r6, #1
 8012446:	e7f2      	b.n	801242e <__libc_init_array+0x1e>
 8012448:	08015084 	.word	0x08015084
 801244c:	08015084 	.word	0x08015084
 8012450:	08015084 	.word	0x08015084
 8012454:	0801508c 	.word	0x0801508c

08012458 <__retarget_lock_init_recursive>:
 8012458:	4770      	bx	lr

0801245a <__retarget_lock_acquire_recursive>:
 801245a:	4770      	bx	lr

0801245c <__retarget_lock_release_recursive>:
 801245c:	4770      	bx	lr

0801245e <memcpy>:
 801245e:	440a      	add	r2, r1
 8012460:	4291      	cmp	r1, r2
 8012462:	f100 33ff 	add.w	r3, r0, #4294967295
 8012466:	d100      	bne.n	801246a <memcpy+0xc>
 8012468:	4770      	bx	lr
 801246a:	b510      	push	{r4, lr}
 801246c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012470:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012474:	4291      	cmp	r1, r2
 8012476:	d1f9      	bne.n	801246c <memcpy+0xe>
 8012478:	bd10      	pop	{r4, pc}

0801247a <quorem>:
 801247a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801247e:	6903      	ldr	r3, [r0, #16]
 8012480:	690c      	ldr	r4, [r1, #16]
 8012482:	42a3      	cmp	r3, r4
 8012484:	4607      	mov	r7, r0
 8012486:	db7e      	blt.n	8012586 <quorem+0x10c>
 8012488:	3c01      	subs	r4, #1
 801248a:	f101 0814 	add.w	r8, r1, #20
 801248e:	f100 0514 	add.w	r5, r0, #20
 8012492:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012496:	9301      	str	r3, [sp, #4]
 8012498:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801249c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80124a0:	3301      	adds	r3, #1
 80124a2:	429a      	cmp	r2, r3
 80124a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80124a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80124ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80124b0:	d331      	bcc.n	8012516 <quorem+0x9c>
 80124b2:	f04f 0e00 	mov.w	lr, #0
 80124b6:	4640      	mov	r0, r8
 80124b8:	46ac      	mov	ip, r5
 80124ba:	46f2      	mov	sl, lr
 80124bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80124c0:	b293      	uxth	r3, r2
 80124c2:	fb06 e303 	mla	r3, r6, r3, lr
 80124c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80124ca:	0c1a      	lsrs	r2, r3, #16
 80124cc:	b29b      	uxth	r3, r3
 80124ce:	ebaa 0303 	sub.w	r3, sl, r3
 80124d2:	f8dc a000 	ldr.w	sl, [ip]
 80124d6:	fa13 f38a 	uxtah	r3, r3, sl
 80124da:	fb06 220e 	mla	r2, r6, lr, r2
 80124de:	9300      	str	r3, [sp, #0]
 80124e0:	9b00      	ldr	r3, [sp, #0]
 80124e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80124e6:	b292      	uxth	r2, r2
 80124e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80124ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80124f0:	f8bd 3000 	ldrh.w	r3, [sp]
 80124f4:	4581      	cmp	r9, r0
 80124f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80124fa:	f84c 3b04 	str.w	r3, [ip], #4
 80124fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012502:	d2db      	bcs.n	80124bc <quorem+0x42>
 8012504:	f855 300b 	ldr.w	r3, [r5, fp]
 8012508:	b92b      	cbnz	r3, 8012516 <quorem+0x9c>
 801250a:	9b01      	ldr	r3, [sp, #4]
 801250c:	3b04      	subs	r3, #4
 801250e:	429d      	cmp	r5, r3
 8012510:	461a      	mov	r2, r3
 8012512:	d32c      	bcc.n	801256e <quorem+0xf4>
 8012514:	613c      	str	r4, [r7, #16]
 8012516:	4638      	mov	r0, r7
 8012518:	f001 f9a8 	bl	801386c <__mcmp>
 801251c:	2800      	cmp	r0, #0
 801251e:	db22      	blt.n	8012566 <quorem+0xec>
 8012520:	3601      	adds	r6, #1
 8012522:	4629      	mov	r1, r5
 8012524:	2000      	movs	r0, #0
 8012526:	f858 2b04 	ldr.w	r2, [r8], #4
 801252a:	f8d1 c000 	ldr.w	ip, [r1]
 801252e:	b293      	uxth	r3, r2
 8012530:	1ac3      	subs	r3, r0, r3
 8012532:	0c12      	lsrs	r2, r2, #16
 8012534:	fa13 f38c 	uxtah	r3, r3, ip
 8012538:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801253c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012540:	b29b      	uxth	r3, r3
 8012542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012546:	45c1      	cmp	r9, r8
 8012548:	f841 3b04 	str.w	r3, [r1], #4
 801254c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012550:	d2e9      	bcs.n	8012526 <quorem+0xac>
 8012552:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012556:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801255a:	b922      	cbnz	r2, 8012566 <quorem+0xec>
 801255c:	3b04      	subs	r3, #4
 801255e:	429d      	cmp	r5, r3
 8012560:	461a      	mov	r2, r3
 8012562:	d30a      	bcc.n	801257a <quorem+0x100>
 8012564:	613c      	str	r4, [r7, #16]
 8012566:	4630      	mov	r0, r6
 8012568:	b003      	add	sp, #12
 801256a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801256e:	6812      	ldr	r2, [r2, #0]
 8012570:	3b04      	subs	r3, #4
 8012572:	2a00      	cmp	r2, #0
 8012574:	d1ce      	bne.n	8012514 <quorem+0x9a>
 8012576:	3c01      	subs	r4, #1
 8012578:	e7c9      	b.n	801250e <quorem+0x94>
 801257a:	6812      	ldr	r2, [r2, #0]
 801257c:	3b04      	subs	r3, #4
 801257e:	2a00      	cmp	r2, #0
 8012580:	d1f0      	bne.n	8012564 <quorem+0xea>
 8012582:	3c01      	subs	r4, #1
 8012584:	e7eb      	b.n	801255e <quorem+0xe4>
 8012586:	2000      	movs	r0, #0
 8012588:	e7ee      	b.n	8012568 <quorem+0xee>
 801258a:	0000      	movs	r0, r0
 801258c:	0000      	movs	r0, r0
	...

08012590 <_dtoa_r>:
 8012590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012594:	ed2d 8b04 	vpush	{d8-d9}
 8012598:	69c5      	ldr	r5, [r0, #28]
 801259a:	b093      	sub	sp, #76	; 0x4c
 801259c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80125a0:	ec57 6b10 	vmov	r6, r7, d0
 80125a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80125a8:	9107      	str	r1, [sp, #28]
 80125aa:	4604      	mov	r4, r0
 80125ac:	920a      	str	r2, [sp, #40]	; 0x28
 80125ae:	930d      	str	r3, [sp, #52]	; 0x34
 80125b0:	b975      	cbnz	r5, 80125d0 <_dtoa_r+0x40>
 80125b2:	2010      	movs	r0, #16
 80125b4:	f000 fe2a 	bl	801320c <malloc>
 80125b8:	4602      	mov	r2, r0
 80125ba:	61e0      	str	r0, [r4, #28]
 80125bc:	b920      	cbnz	r0, 80125c8 <_dtoa_r+0x38>
 80125be:	4bae      	ldr	r3, [pc, #696]	; (8012878 <_dtoa_r+0x2e8>)
 80125c0:	21ef      	movs	r1, #239	; 0xef
 80125c2:	48ae      	ldr	r0, [pc, #696]	; (801287c <_dtoa_r+0x2ec>)
 80125c4:	f001 fe52 	bl	801426c <__assert_func>
 80125c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80125cc:	6005      	str	r5, [r0, #0]
 80125ce:	60c5      	str	r5, [r0, #12]
 80125d0:	69e3      	ldr	r3, [r4, #28]
 80125d2:	6819      	ldr	r1, [r3, #0]
 80125d4:	b151      	cbz	r1, 80125ec <_dtoa_r+0x5c>
 80125d6:	685a      	ldr	r2, [r3, #4]
 80125d8:	604a      	str	r2, [r1, #4]
 80125da:	2301      	movs	r3, #1
 80125dc:	4093      	lsls	r3, r2
 80125de:	608b      	str	r3, [r1, #8]
 80125e0:	4620      	mov	r0, r4
 80125e2:	f000 ff07 	bl	80133f4 <_Bfree>
 80125e6:	69e3      	ldr	r3, [r4, #28]
 80125e8:	2200      	movs	r2, #0
 80125ea:	601a      	str	r2, [r3, #0]
 80125ec:	1e3b      	subs	r3, r7, #0
 80125ee:	bfbb      	ittet	lt
 80125f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80125f4:	9303      	strlt	r3, [sp, #12]
 80125f6:	2300      	movge	r3, #0
 80125f8:	2201      	movlt	r2, #1
 80125fa:	bfac      	ite	ge
 80125fc:	f8c8 3000 	strge.w	r3, [r8]
 8012600:	f8c8 2000 	strlt.w	r2, [r8]
 8012604:	4b9e      	ldr	r3, [pc, #632]	; (8012880 <_dtoa_r+0x2f0>)
 8012606:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801260a:	ea33 0308 	bics.w	r3, r3, r8
 801260e:	d11b      	bne.n	8012648 <_dtoa_r+0xb8>
 8012610:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012612:	f242 730f 	movw	r3, #9999	; 0x270f
 8012616:	6013      	str	r3, [r2, #0]
 8012618:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801261c:	4333      	orrs	r3, r6
 801261e:	f000 8593 	beq.w	8013148 <_dtoa_r+0xbb8>
 8012622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012624:	b963      	cbnz	r3, 8012640 <_dtoa_r+0xb0>
 8012626:	4b97      	ldr	r3, [pc, #604]	; (8012884 <_dtoa_r+0x2f4>)
 8012628:	e027      	b.n	801267a <_dtoa_r+0xea>
 801262a:	4b97      	ldr	r3, [pc, #604]	; (8012888 <_dtoa_r+0x2f8>)
 801262c:	9300      	str	r3, [sp, #0]
 801262e:	3308      	adds	r3, #8
 8012630:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012632:	6013      	str	r3, [r2, #0]
 8012634:	9800      	ldr	r0, [sp, #0]
 8012636:	b013      	add	sp, #76	; 0x4c
 8012638:	ecbd 8b04 	vpop	{d8-d9}
 801263c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012640:	4b90      	ldr	r3, [pc, #576]	; (8012884 <_dtoa_r+0x2f4>)
 8012642:	9300      	str	r3, [sp, #0]
 8012644:	3303      	adds	r3, #3
 8012646:	e7f3      	b.n	8012630 <_dtoa_r+0xa0>
 8012648:	ed9d 7b02 	vldr	d7, [sp, #8]
 801264c:	2200      	movs	r2, #0
 801264e:	ec51 0b17 	vmov	r0, r1, d7
 8012652:	eeb0 8a47 	vmov.f32	s16, s14
 8012656:	eef0 8a67 	vmov.f32	s17, s15
 801265a:	2300      	movs	r3, #0
 801265c:	f7ee fa44 	bl	8000ae8 <__aeabi_dcmpeq>
 8012660:	4681      	mov	r9, r0
 8012662:	b160      	cbz	r0, 801267e <_dtoa_r+0xee>
 8012664:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012666:	2301      	movs	r3, #1
 8012668:	6013      	str	r3, [r2, #0]
 801266a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801266c:	2b00      	cmp	r3, #0
 801266e:	f000 8568 	beq.w	8013142 <_dtoa_r+0xbb2>
 8012672:	4b86      	ldr	r3, [pc, #536]	; (801288c <_dtoa_r+0x2fc>)
 8012674:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012676:	6013      	str	r3, [r2, #0]
 8012678:	3b01      	subs	r3, #1
 801267a:	9300      	str	r3, [sp, #0]
 801267c:	e7da      	b.n	8012634 <_dtoa_r+0xa4>
 801267e:	aa10      	add	r2, sp, #64	; 0x40
 8012680:	a911      	add	r1, sp, #68	; 0x44
 8012682:	4620      	mov	r0, r4
 8012684:	eeb0 0a48 	vmov.f32	s0, s16
 8012688:	eef0 0a68 	vmov.f32	s1, s17
 801268c:	f001 f994 	bl	80139b8 <__d2b>
 8012690:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012694:	4682      	mov	sl, r0
 8012696:	2d00      	cmp	r5, #0
 8012698:	d07f      	beq.n	801279a <_dtoa_r+0x20a>
 801269a:	ee18 3a90 	vmov	r3, s17
 801269e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80126a6:	ec51 0b18 	vmov	r0, r1, d8
 80126aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80126ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80126b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80126b6:	4619      	mov	r1, r3
 80126b8:	2200      	movs	r2, #0
 80126ba:	4b75      	ldr	r3, [pc, #468]	; (8012890 <_dtoa_r+0x300>)
 80126bc:	f7ed fdf4 	bl	80002a8 <__aeabi_dsub>
 80126c0:	a367      	add	r3, pc, #412	; (adr r3, 8012860 <_dtoa_r+0x2d0>)
 80126c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126c6:	f7ed ffa7 	bl	8000618 <__aeabi_dmul>
 80126ca:	a367      	add	r3, pc, #412	; (adr r3, 8012868 <_dtoa_r+0x2d8>)
 80126cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126d0:	f7ed fdec 	bl	80002ac <__adddf3>
 80126d4:	4606      	mov	r6, r0
 80126d6:	4628      	mov	r0, r5
 80126d8:	460f      	mov	r7, r1
 80126da:	f7ed ff33 	bl	8000544 <__aeabi_i2d>
 80126de:	a364      	add	r3, pc, #400	; (adr r3, 8012870 <_dtoa_r+0x2e0>)
 80126e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e4:	f7ed ff98 	bl	8000618 <__aeabi_dmul>
 80126e8:	4602      	mov	r2, r0
 80126ea:	460b      	mov	r3, r1
 80126ec:	4630      	mov	r0, r6
 80126ee:	4639      	mov	r1, r7
 80126f0:	f7ed fddc 	bl	80002ac <__adddf3>
 80126f4:	4606      	mov	r6, r0
 80126f6:	460f      	mov	r7, r1
 80126f8:	f7ee fa3e 	bl	8000b78 <__aeabi_d2iz>
 80126fc:	2200      	movs	r2, #0
 80126fe:	4683      	mov	fp, r0
 8012700:	2300      	movs	r3, #0
 8012702:	4630      	mov	r0, r6
 8012704:	4639      	mov	r1, r7
 8012706:	f7ee f9f9 	bl	8000afc <__aeabi_dcmplt>
 801270a:	b148      	cbz	r0, 8012720 <_dtoa_r+0x190>
 801270c:	4658      	mov	r0, fp
 801270e:	f7ed ff19 	bl	8000544 <__aeabi_i2d>
 8012712:	4632      	mov	r2, r6
 8012714:	463b      	mov	r3, r7
 8012716:	f7ee f9e7 	bl	8000ae8 <__aeabi_dcmpeq>
 801271a:	b908      	cbnz	r0, 8012720 <_dtoa_r+0x190>
 801271c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012720:	f1bb 0f16 	cmp.w	fp, #22
 8012724:	d857      	bhi.n	80127d6 <_dtoa_r+0x246>
 8012726:	4b5b      	ldr	r3, [pc, #364]	; (8012894 <_dtoa_r+0x304>)
 8012728:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801272c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012730:	ec51 0b18 	vmov	r0, r1, d8
 8012734:	f7ee f9e2 	bl	8000afc <__aeabi_dcmplt>
 8012738:	2800      	cmp	r0, #0
 801273a:	d04e      	beq.n	80127da <_dtoa_r+0x24a>
 801273c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012740:	2300      	movs	r3, #0
 8012742:	930c      	str	r3, [sp, #48]	; 0x30
 8012744:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012746:	1b5b      	subs	r3, r3, r5
 8012748:	1e5a      	subs	r2, r3, #1
 801274a:	bf45      	ittet	mi
 801274c:	f1c3 0301 	rsbmi	r3, r3, #1
 8012750:	9305      	strmi	r3, [sp, #20]
 8012752:	2300      	movpl	r3, #0
 8012754:	2300      	movmi	r3, #0
 8012756:	9206      	str	r2, [sp, #24]
 8012758:	bf54      	ite	pl
 801275a:	9305      	strpl	r3, [sp, #20]
 801275c:	9306      	strmi	r3, [sp, #24]
 801275e:	f1bb 0f00 	cmp.w	fp, #0
 8012762:	db3c      	blt.n	80127de <_dtoa_r+0x24e>
 8012764:	9b06      	ldr	r3, [sp, #24]
 8012766:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801276a:	445b      	add	r3, fp
 801276c:	9306      	str	r3, [sp, #24]
 801276e:	2300      	movs	r3, #0
 8012770:	9308      	str	r3, [sp, #32]
 8012772:	9b07      	ldr	r3, [sp, #28]
 8012774:	2b09      	cmp	r3, #9
 8012776:	d868      	bhi.n	801284a <_dtoa_r+0x2ba>
 8012778:	2b05      	cmp	r3, #5
 801277a:	bfc4      	itt	gt
 801277c:	3b04      	subgt	r3, #4
 801277e:	9307      	strgt	r3, [sp, #28]
 8012780:	9b07      	ldr	r3, [sp, #28]
 8012782:	f1a3 0302 	sub.w	r3, r3, #2
 8012786:	bfcc      	ite	gt
 8012788:	2500      	movgt	r5, #0
 801278a:	2501      	movle	r5, #1
 801278c:	2b03      	cmp	r3, #3
 801278e:	f200 8085 	bhi.w	801289c <_dtoa_r+0x30c>
 8012792:	e8df f003 	tbb	[pc, r3]
 8012796:	3b2e      	.short	0x3b2e
 8012798:	5839      	.short	0x5839
 801279a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801279e:	441d      	add	r5, r3
 80127a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80127a4:	2b20      	cmp	r3, #32
 80127a6:	bfc1      	itttt	gt
 80127a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80127ac:	fa08 f803 	lslgt.w	r8, r8, r3
 80127b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80127b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80127b8:	bfd6      	itet	le
 80127ba:	f1c3 0320 	rsble	r3, r3, #32
 80127be:	ea48 0003 	orrgt.w	r0, r8, r3
 80127c2:	fa06 f003 	lslle.w	r0, r6, r3
 80127c6:	f7ed fead 	bl	8000524 <__aeabi_ui2d>
 80127ca:	2201      	movs	r2, #1
 80127cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80127d0:	3d01      	subs	r5, #1
 80127d2:	920e      	str	r2, [sp, #56]	; 0x38
 80127d4:	e76f      	b.n	80126b6 <_dtoa_r+0x126>
 80127d6:	2301      	movs	r3, #1
 80127d8:	e7b3      	b.n	8012742 <_dtoa_r+0x1b2>
 80127da:	900c      	str	r0, [sp, #48]	; 0x30
 80127dc:	e7b2      	b.n	8012744 <_dtoa_r+0x1b4>
 80127de:	9b05      	ldr	r3, [sp, #20]
 80127e0:	eba3 030b 	sub.w	r3, r3, fp
 80127e4:	9305      	str	r3, [sp, #20]
 80127e6:	f1cb 0300 	rsb	r3, fp, #0
 80127ea:	9308      	str	r3, [sp, #32]
 80127ec:	2300      	movs	r3, #0
 80127ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80127f0:	e7bf      	b.n	8012772 <_dtoa_r+0x1e2>
 80127f2:	2300      	movs	r3, #0
 80127f4:	9309      	str	r3, [sp, #36]	; 0x24
 80127f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	dc52      	bgt.n	80128a2 <_dtoa_r+0x312>
 80127fc:	2301      	movs	r3, #1
 80127fe:	9301      	str	r3, [sp, #4]
 8012800:	9304      	str	r3, [sp, #16]
 8012802:	461a      	mov	r2, r3
 8012804:	920a      	str	r2, [sp, #40]	; 0x28
 8012806:	e00b      	b.n	8012820 <_dtoa_r+0x290>
 8012808:	2301      	movs	r3, #1
 801280a:	e7f3      	b.n	80127f4 <_dtoa_r+0x264>
 801280c:	2300      	movs	r3, #0
 801280e:	9309      	str	r3, [sp, #36]	; 0x24
 8012810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012812:	445b      	add	r3, fp
 8012814:	9301      	str	r3, [sp, #4]
 8012816:	3301      	adds	r3, #1
 8012818:	2b01      	cmp	r3, #1
 801281a:	9304      	str	r3, [sp, #16]
 801281c:	bfb8      	it	lt
 801281e:	2301      	movlt	r3, #1
 8012820:	69e0      	ldr	r0, [r4, #28]
 8012822:	2100      	movs	r1, #0
 8012824:	2204      	movs	r2, #4
 8012826:	f102 0614 	add.w	r6, r2, #20
 801282a:	429e      	cmp	r6, r3
 801282c:	d93d      	bls.n	80128aa <_dtoa_r+0x31a>
 801282e:	6041      	str	r1, [r0, #4]
 8012830:	4620      	mov	r0, r4
 8012832:	f000 fd9f 	bl	8013374 <_Balloc>
 8012836:	9000      	str	r0, [sp, #0]
 8012838:	2800      	cmp	r0, #0
 801283a:	d139      	bne.n	80128b0 <_dtoa_r+0x320>
 801283c:	4b16      	ldr	r3, [pc, #88]	; (8012898 <_dtoa_r+0x308>)
 801283e:	4602      	mov	r2, r0
 8012840:	f240 11af 	movw	r1, #431	; 0x1af
 8012844:	e6bd      	b.n	80125c2 <_dtoa_r+0x32>
 8012846:	2301      	movs	r3, #1
 8012848:	e7e1      	b.n	801280e <_dtoa_r+0x27e>
 801284a:	2501      	movs	r5, #1
 801284c:	2300      	movs	r3, #0
 801284e:	9307      	str	r3, [sp, #28]
 8012850:	9509      	str	r5, [sp, #36]	; 0x24
 8012852:	f04f 33ff 	mov.w	r3, #4294967295
 8012856:	9301      	str	r3, [sp, #4]
 8012858:	9304      	str	r3, [sp, #16]
 801285a:	2200      	movs	r2, #0
 801285c:	2312      	movs	r3, #18
 801285e:	e7d1      	b.n	8012804 <_dtoa_r+0x274>
 8012860:	636f4361 	.word	0x636f4361
 8012864:	3fd287a7 	.word	0x3fd287a7
 8012868:	8b60c8b3 	.word	0x8b60c8b3
 801286c:	3fc68a28 	.word	0x3fc68a28
 8012870:	509f79fb 	.word	0x509f79fb
 8012874:	3fd34413 	.word	0x3fd34413
 8012878:	08014d49 	.word	0x08014d49
 801287c:	08014d60 	.word	0x08014d60
 8012880:	7ff00000 	.word	0x7ff00000
 8012884:	08014d45 	.word	0x08014d45
 8012888:	08014d3c 	.word	0x08014d3c
 801288c:	08014d19 	.word	0x08014d19
 8012890:	3ff80000 	.word	0x3ff80000
 8012894:	08014e50 	.word	0x08014e50
 8012898:	08014db8 	.word	0x08014db8
 801289c:	2301      	movs	r3, #1
 801289e:	9309      	str	r3, [sp, #36]	; 0x24
 80128a0:	e7d7      	b.n	8012852 <_dtoa_r+0x2c2>
 80128a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128a4:	9301      	str	r3, [sp, #4]
 80128a6:	9304      	str	r3, [sp, #16]
 80128a8:	e7ba      	b.n	8012820 <_dtoa_r+0x290>
 80128aa:	3101      	adds	r1, #1
 80128ac:	0052      	lsls	r2, r2, #1
 80128ae:	e7ba      	b.n	8012826 <_dtoa_r+0x296>
 80128b0:	69e3      	ldr	r3, [r4, #28]
 80128b2:	9a00      	ldr	r2, [sp, #0]
 80128b4:	601a      	str	r2, [r3, #0]
 80128b6:	9b04      	ldr	r3, [sp, #16]
 80128b8:	2b0e      	cmp	r3, #14
 80128ba:	f200 80a8 	bhi.w	8012a0e <_dtoa_r+0x47e>
 80128be:	2d00      	cmp	r5, #0
 80128c0:	f000 80a5 	beq.w	8012a0e <_dtoa_r+0x47e>
 80128c4:	f1bb 0f00 	cmp.w	fp, #0
 80128c8:	dd38      	ble.n	801293c <_dtoa_r+0x3ac>
 80128ca:	4bc0      	ldr	r3, [pc, #768]	; (8012bcc <_dtoa_r+0x63c>)
 80128cc:	f00b 020f 	and.w	r2, fp, #15
 80128d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80128d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80128dc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80128e0:	d019      	beq.n	8012916 <_dtoa_r+0x386>
 80128e2:	4bbb      	ldr	r3, [pc, #748]	; (8012bd0 <_dtoa_r+0x640>)
 80128e4:	ec51 0b18 	vmov	r0, r1, d8
 80128e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80128ec:	f7ed ffbe 	bl	800086c <__aeabi_ddiv>
 80128f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128f4:	f008 080f 	and.w	r8, r8, #15
 80128f8:	2503      	movs	r5, #3
 80128fa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8012bd0 <_dtoa_r+0x640>
 80128fe:	f1b8 0f00 	cmp.w	r8, #0
 8012902:	d10a      	bne.n	801291a <_dtoa_r+0x38a>
 8012904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012908:	4632      	mov	r2, r6
 801290a:	463b      	mov	r3, r7
 801290c:	f7ed ffae 	bl	800086c <__aeabi_ddiv>
 8012910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012914:	e02b      	b.n	801296e <_dtoa_r+0x3de>
 8012916:	2502      	movs	r5, #2
 8012918:	e7ef      	b.n	80128fa <_dtoa_r+0x36a>
 801291a:	f018 0f01 	tst.w	r8, #1
 801291e:	d008      	beq.n	8012932 <_dtoa_r+0x3a2>
 8012920:	4630      	mov	r0, r6
 8012922:	4639      	mov	r1, r7
 8012924:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012928:	f7ed fe76 	bl	8000618 <__aeabi_dmul>
 801292c:	3501      	adds	r5, #1
 801292e:	4606      	mov	r6, r0
 8012930:	460f      	mov	r7, r1
 8012932:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012936:	f109 0908 	add.w	r9, r9, #8
 801293a:	e7e0      	b.n	80128fe <_dtoa_r+0x36e>
 801293c:	f000 809f 	beq.w	8012a7e <_dtoa_r+0x4ee>
 8012940:	f1cb 0600 	rsb	r6, fp, #0
 8012944:	4ba1      	ldr	r3, [pc, #644]	; (8012bcc <_dtoa_r+0x63c>)
 8012946:	4fa2      	ldr	r7, [pc, #648]	; (8012bd0 <_dtoa_r+0x640>)
 8012948:	f006 020f 	and.w	r2, r6, #15
 801294c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012954:	ec51 0b18 	vmov	r0, r1, d8
 8012958:	f7ed fe5e 	bl	8000618 <__aeabi_dmul>
 801295c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012960:	1136      	asrs	r6, r6, #4
 8012962:	2300      	movs	r3, #0
 8012964:	2502      	movs	r5, #2
 8012966:	2e00      	cmp	r6, #0
 8012968:	d17e      	bne.n	8012a68 <_dtoa_r+0x4d8>
 801296a:	2b00      	cmp	r3, #0
 801296c:	d1d0      	bne.n	8012910 <_dtoa_r+0x380>
 801296e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012970:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012974:	2b00      	cmp	r3, #0
 8012976:	f000 8084 	beq.w	8012a82 <_dtoa_r+0x4f2>
 801297a:	4b96      	ldr	r3, [pc, #600]	; (8012bd4 <_dtoa_r+0x644>)
 801297c:	2200      	movs	r2, #0
 801297e:	4640      	mov	r0, r8
 8012980:	4649      	mov	r1, r9
 8012982:	f7ee f8bb 	bl	8000afc <__aeabi_dcmplt>
 8012986:	2800      	cmp	r0, #0
 8012988:	d07b      	beq.n	8012a82 <_dtoa_r+0x4f2>
 801298a:	9b04      	ldr	r3, [sp, #16]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d078      	beq.n	8012a82 <_dtoa_r+0x4f2>
 8012990:	9b01      	ldr	r3, [sp, #4]
 8012992:	2b00      	cmp	r3, #0
 8012994:	dd39      	ble.n	8012a0a <_dtoa_r+0x47a>
 8012996:	4b90      	ldr	r3, [pc, #576]	; (8012bd8 <_dtoa_r+0x648>)
 8012998:	2200      	movs	r2, #0
 801299a:	4640      	mov	r0, r8
 801299c:	4649      	mov	r1, r9
 801299e:	f7ed fe3b 	bl	8000618 <__aeabi_dmul>
 80129a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129a6:	9e01      	ldr	r6, [sp, #4]
 80129a8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80129ac:	3501      	adds	r5, #1
 80129ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80129b2:	4628      	mov	r0, r5
 80129b4:	f7ed fdc6 	bl	8000544 <__aeabi_i2d>
 80129b8:	4642      	mov	r2, r8
 80129ba:	464b      	mov	r3, r9
 80129bc:	f7ed fe2c 	bl	8000618 <__aeabi_dmul>
 80129c0:	4b86      	ldr	r3, [pc, #536]	; (8012bdc <_dtoa_r+0x64c>)
 80129c2:	2200      	movs	r2, #0
 80129c4:	f7ed fc72 	bl	80002ac <__adddf3>
 80129c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80129cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129d0:	9303      	str	r3, [sp, #12]
 80129d2:	2e00      	cmp	r6, #0
 80129d4:	d158      	bne.n	8012a88 <_dtoa_r+0x4f8>
 80129d6:	4b82      	ldr	r3, [pc, #520]	; (8012be0 <_dtoa_r+0x650>)
 80129d8:	2200      	movs	r2, #0
 80129da:	4640      	mov	r0, r8
 80129dc:	4649      	mov	r1, r9
 80129de:	f7ed fc63 	bl	80002a8 <__aeabi_dsub>
 80129e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80129e6:	4680      	mov	r8, r0
 80129e8:	4689      	mov	r9, r1
 80129ea:	f7ee f8a5 	bl	8000b38 <__aeabi_dcmpgt>
 80129ee:	2800      	cmp	r0, #0
 80129f0:	f040 8296 	bne.w	8012f20 <_dtoa_r+0x990>
 80129f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80129f8:	4640      	mov	r0, r8
 80129fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80129fe:	4649      	mov	r1, r9
 8012a00:	f7ee f87c 	bl	8000afc <__aeabi_dcmplt>
 8012a04:	2800      	cmp	r0, #0
 8012a06:	f040 8289 	bne.w	8012f1c <_dtoa_r+0x98c>
 8012a0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f2c0 814e 	blt.w	8012cb2 <_dtoa_r+0x722>
 8012a16:	f1bb 0f0e 	cmp.w	fp, #14
 8012a1a:	f300 814a 	bgt.w	8012cb2 <_dtoa_r+0x722>
 8012a1e:	4b6b      	ldr	r3, [pc, #428]	; (8012bcc <_dtoa_r+0x63c>)
 8012a20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012a24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	f280 80dc 	bge.w	8012be8 <_dtoa_r+0x658>
 8012a30:	9b04      	ldr	r3, [sp, #16]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	f300 80d8 	bgt.w	8012be8 <_dtoa_r+0x658>
 8012a38:	f040 826f 	bne.w	8012f1a <_dtoa_r+0x98a>
 8012a3c:	4b68      	ldr	r3, [pc, #416]	; (8012be0 <_dtoa_r+0x650>)
 8012a3e:	2200      	movs	r2, #0
 8012a40:	4640      	mov	r0, r8
 8012a42:	4649      	mov	r1, r9
 8012a44:	f7ed fde8 	bl	8000618 <__aeabi_dmul>
 8012a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012a4c:	f7ee f86a 	bl	8000b24 <__aeabi_dcmpge>
 8012a50:	9e04      	ldr	r6, [sp, #16]
 8012a52:	4637      	mov	r7, r6
 8012a54:	2800      	cmp	r0, #0
 8012a56:	f040 8245 	bne.w	8012ee4 <_dtoa_r+0x954>
 8012a5a:	9d00      	ldr	r5, [sp, #0]
 8012a5c:	2331      	movs	r3, #49	; 0x31
 8012a5e:	f805 3b01 	strb.w	r3, [r5], #1
 8012a62:	f10b 0b01 	add.w	fp, fp, #1
 8012a66:	e241      	b.n	8012eec <_dtoa_r+0x95c>
 8012a68:	07f2      	lsls	r2, r6, #31
 8012a6a:	d505      	bpl.n	8012a78 <_dtoa_r+0x4e8>
 8012a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012a70:	f7ed fdd2 	bl	8000618 <__aeabi_dmul>
 8012a74:	3501      	adds	r5, #1
 8012a76:	2301      	movs	r3, #1
 8012a78:	1076      	asrs	r6, r6, #1
 8012a7a:	3708      	adds	r7, #8
 8012a7c:	e773      	b.n	8012966 <_dtoa_r+0x3d6>
 8012a7e:	2502      	movs	r5, #2
 8012a80:	e775      	b.n	801296e <_dtoa_r+0x3de>
 8012a82:	9e04      	ldr	r6, [sp, #16]
 8012a84:	465f      	mov	r7, fp
 8012a86:	e792      	b.n	80129ae <_dtoa_r+0x41e>
 8012a88:	9900      	ldr	r1, [sp, #0]
 8012a8a:	4b50      	ldr	r3, [pc, #320]	; (8012bcc <_dtoa_r+0x63c>)
 8012a8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012a90:	4431      	add	r1, r6
 8012a92:	9102      	str	r1, [sp, #8]
 8012a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012a96:	eeb0 9a47 	vmov.f32	s18, s14
 8012a9a:	eef0 9a67 	vmov.f32	s19, s15
 8012a9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012aa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012aa6:	2900      	cmp	r1, #0
 8012aa8:	d044      	beq.n	8012b34 <_dtoa_r+0x5a4>
 8012aaa:	494e      	ldr	r1, [pc, #312]	; (8012be4 <_dtoa_r+0x654>)
 8012aac:	2000      	movs	r0, #0
 8012aae:	f7ed fedd 	bl	800086c <__aeabi_ddiv>
 8012ab2:	ec53 2b19 	vmov	r2, r3, d9
 8012ab6:	f7ed fbf7 	bl	80002a8 <__aeabi_dsub>
 8012aba:	9d00      	ldr	r5, [sp, #0]
 8012abc:	ec41 0b19 	vmov	d9, r0, r1
 8012ac0:	4649      	mov	r1, r9
 8012ac2:	4640      	mov	r0, r8
 8012ac4:	f7ee f858 	bl	8000b78 <__aeabi_d2iz>
 8012ac8:	4606      	mov	r6, r0
 8012aca:	f7ed fd3b 	bl	8000544 <__aeabi_i2d>
 8012ace:	4602      	mov	r2, r0
 8012ad0:	460b      	mov	r3, r1
 8012ad2:	4640      	mov	r0, r8
 8012ad4:	4649      	mov	r1, r9
 8012ad6:	f7ed fbe7 	bl	80002a8 <__aeabi_dsub>
 8012ada:	3630      	adds	r6, #48	; 0x30
 8012adc:	f805 6b01 	strb.w	r6, [r5], #1
 8012ae0:	ec53 2b19 	vmov	r2, r3, d9
 8012ae4:	4680      	mov	r8, r0
 8012ae6:	4689      	mov	r9, r1
 8012ae8:	f7ee f808 	bl	8000afc <__aeabi_dcmplt>
 8012aec:	2800      	cmp	r0, #0
 8012aee:	d164      	bne.n	8012bba <_dtoa_r+0x62a>
 8012af0:	4642      	mov	r2, r8
 8012af2:	464b      	mov	r3, r9
 8012af4:	4937      	ldr	r1, [pc, #220]	; (8012bd4 <_dtoa_r+0x644>)
 8012af6:	2000      	movs	r0, #0
 8012af8:	f7ed fbd6 	bl	80002a8 <__aeabi_dsub>
 8012afc:	ec53 2b19 	vmov	r2, r3, d9
 8012b00:	f7ed fffc 	bl	8000afc <__aeabi_dcmplt>
 8012b04:	2800      	cmp	r0, #0
 8012b06:	f040 80b6 	bne.w	8012c76 <_dtoa_r+0x6e6>
 8012b0a:	9b02      	ldr	r3, [sp, #8]
 8012b0c:	429d      	cmp	r5, r3
 8012b0e:	f43f af7c 	beq.w	8012a0a <_dtoa_r+0x47a>
 8012b12:	4b31      	ldr	r3, [pc, #196]	; (8012bd8 <_dtoa_r+0x648>)
 8012b14:	ec51 0b19 	vmov	r0, r1, d9
 8012b18:	2200      	movs	r2, #0
 8012b1a:	f7ed fd7d 	bl	8000618 <__aeabi_dmul>
 8012b1e:	4b2e      	ldr	r3, [pc, #184]	; (8012bd8 <_dtoa_r+0x648>)
 8012b20:	ec41 0b19 	vmov	d9, r0, r1
 8012b24:	2200      	movs	r2, #0
 8012b26:	4640      	mov	r0, r8
 8012b28:	4649      	mov	r1, r9
 8012b2a:	f7ed fd75 	bl	8000618 <__aeabi_dmul>
 8012b2e:	4680      	mov	r8, r0
 8012b30:	4689      	mov	r9, r1
 8012b32:	e7c5      	b.n	8012ac0 <_dtoa_r+0x530>
 8012b34:	ec51 0b17 	vmov	r0, r1, d7
 8012b38:	f7ed fd6e 	bl	8000618 <__aeabi_dmul>
 8012b3c:	9b02      	ldr	r3, [sp, #8]
 8012b3e:	9d00      	ldr	r5, [sp, #0]
 8012b40:	930f      	str	r3, [sp, #60]	; 0x3c
 8012b42:	ec41 0b19 	vmov	d9, r0, r1
 8012b46:	4649      	mov	r1, r9
 8012b48:	4640      	mov	r0, r8
 8012b4a:	f7ee f815 	bl	8000b78 <__aeabi_d2iz>
 8012b4e:	4606      	mov	r6, r0
 8012b50:	f7ed fcf8 	bl	8000544 <__aeabi_i2d>
 8012b54:	3630      	adds	r6, #48	; 0x30
 8012b56:	4602      	mov	r2, r0
 8012b58:	460b      	mov	r3, r1
 8012b5a:	4640      	mov	r0, r8
 8012b5c:	4649      	mov	r1, r9
 8012b5e:	f7ed fba3 	bl	80002a8 <__aeabi_dsub>
 8012b62:	f805 6b01 	strb.w	r6, [r5], #1
 8012b66:	9b02      	ldr	r3, [sp, #8]
 8012b68:	429d      	cmp	r5, r3
 8012b6a:	4680      	mov	r8, r0
 8012b6c:	4689      	mov	r9, r1
 8012b6e:	f04f 0200 	mov.w	r2, #0
 8012b72:	d124      	bne.n	8012bbe <_dtoa_r+0x62e>
 8012b74:	4b1b      	ldr	r3, [pc, #108]	; (8012be4 <_dtoa_r+0x654>)
 8012b76:	ec51 0b19 	vmov	r0, r1, d9
 8012b7a:	f7ed fb97 	bl	80002ac <__adddf3>
 8012b7e:	4602      	mov	r2, r0
 8012b80:	460b      	mov	r3, r1
 8012b82:	4640      	mov	r0, r8
 8012b84:	4649      	mov	r1, r9
 8012b86:	f7ed ffd7 	bl	8000b38 <__aeabi_dcmpgt>
 8012b8a:	2800      	cmp	r0, #0
 8012b8c:	d173      	bne.n	8012c76 <_dtoa_r+0x6e6>
 8012b8e:	ec53 2b19 	vmov	r2, r3, d9
 8012b92:	4914      	ldr	r1, [pc, #80]	; (8012be4 <_dtoa_r+0x654>)
 8012b94:	2000      	movs	r0, #0
 8012b96:	f7ed fb87 	bl	80002a8 <__aeabi_dsub>
 8012b9a:	4602      	mov	r2, r0
 8012b9c:	460b      	mov	r3, r1
 8012b9e:	4640      	mov	r0, r8
 8012ba0:	4649      	mov	r1, r9
 8012ba2:	f7ed ffab 	bl	8000afc <__aeabi_dcmplt>
 8012ba6:	2800      	cmp	r0, #0
 8012ba8:	f43f af2f 	beq.w	8012a0a <_dtoa_r+0x47a>
 8012bac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012bae:	1e6b      	subs	r3, r5, #1
 8012bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8012bb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012bb6:	2b30      	cmp	r3, #48	; 0x30
 8012bb8:	d0f8      	beq.n	8012bac <_dtoa_r+0x61c>
 8012bba:	46bb      	mov	fp, r7
 8012bbc:	e04a      	b.n	8012c54 <_dtoa_r+0x6c4>
 8012bbe:	4b06      	ldr	r3, [pc, #24]	; (8012bd8 <_dtoa_r+0x648>)
 8012bc0:	f7ed fd2a 	bl	8000618 <__aeabi_dmul>
 8012bc4:	4680      	mov	r8, r0
 8012bc6:	4689      	mov	r9, r1
 8012bc8:	e7bd      	b.n	8012b46 <_dtoa_r+0x5b6>
 8012bca:	bf00      	nop
 8012bcc:	08014e50 	.word	0x08014e50
 8012bd0:	08014e28 	.word	0x08014e28
 8012bd4:	3ff00000 	.word	0x3ff00000
 8012bd8:	40240000 	.word	0x40240000
 8012bdc:	401c0000 	.word	0x401c0000
 8012be0:	40140000 	.word	0x40140000
 8012be4:	3fe00000 	.word	0x3fe00000
 8012be8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012bec:	9d00      	ldr	r5, [sp, #0]
 8012bee:	4642      	mov	r2, r8
 8012bf0:	464b      	mov	r3, r9
 8012bf2:	4630      	mov	r0, r6
 8012bf4:	4639      	mov	r1, r7
 8012bf6:	f7ed fe39 	bl	800086c <__aeabi_ddiv>
 8012bfa:	f7ed ffbd 	bl	8000b78 <__aeabi_d2iz>
 8012bfe:	9001      	str	r0, [sp, #4]
 8012c00:	f7ed fca0 	bl	8000544 <__aeabi_i2d>
 8012c04:	4642      	mov	r2, r8
 8012c06:	464b      	mov	r3, r9
 8012c08:	f7ed fd06 	bl	8000618 <__aeabi_dmul>
 8012c0c:	4602      	mov	r2, r0
 8012c0e:	460b      	mov	r3, r1
 8012c10:	4630      	mov	r0, r6
 8012c12:	4639      	mov	r1, r7
 8012c14:	f7ed fb48 	bl	80002a8 <__aeabi_dsub>
 8012c18:	9e01      	ldr	r6, [sp, #4]
 8012c1a:	9f04      	ldr	r7, [sp, #16]
 8012c1c:	3630      	adds	r6, #48	; 0x30
 8012c1e:	f805 6b01 	strb.w	r6, [r5], #1
 8012c22:	9e00      	ldr	r6, [sp, #0]
 8012c24:	1bae      	subs	r6, r5, r6
 8012c26:	42b7      	cmp	r7, r6
 8012c28:	4602      	mov	r2, r0
 8012c2a:	460b      	mov	r3, r1
 8012c2c:	d134      	bne.n	8012c98 <_dtoa_r+0x708>
 8012c2e:	f7ed fb3d 	bl	80002ac <__adddf3>
 8012c32:	4642      	mov	r2, r8
 8012c34:	464b      	mov	r3, r9
 8012c36:	4606      	mov	r6, r0
 8012c38:	460f      	mov	r7, r1
 8012c3a:	f7ed ff7d 	bl	8000b38 <__aeabi_dcmpgt>
 8012c3e:	b9c8      	cbnz	r0, 8012c74 <_dtoa_r+0x6e4>
 8012c40:	4642      	mov	r2, r8
 8012c42:	464b      	mov	r3, r9
 8012c44:	4630      	mov	r0, r6
 8012c46:	4639      	mov	r1, r7
 8012c48:	f7ed ff4e 	bl	8000ae8 <__aeabi_dcmpeq>
 8012c4c:	b110      	cbz	r0, 8012c54 <_dtoa_r+0x6c4>
 8012c4e:	9b01      	ldr	r3, [sp, #4]
 8012c50:	07db      	lsls	r3, r3, #31
 8012c52:	d40f      	bmi.n	8012c74 <_dtoa_r+0x6e4>
 8012c54:	4651      	mov	r1, sl
 8012c56:	4620      	mov	r0, r4
 8012c58:	f000 fbcc 	bl	80133f4 <_Bfree>
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012c60:	702b      	strb	r3, [r5, #0]
 8012c62:	f10b 0301 	add.w	r3, fp, #1
 8012c66:	6013      	str	r3, [r2, #0]
 8012c68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	f43f ace2 	beq.w	8012634 <_dtoa_r+0xa4>
 8012c70:	601d      	str	r5, [r3, #0]
 8012c72:	e4df      	b.n	8012634 <_dtoa_r+0xa4>
 8012c74:	465f      	mov	r7, fp
 8012c76:	462b      	mov	r3, r5
 8012c78:	461d      	mov	r5, r3
 8012c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c7e:	2a39      	cmp	r2, #57	; 0x39
 8012c80:	d106      	bne.n	8012c90 <_dtoa_r+0x700>
 8012c82:	9a00      	ldr	r2, [sp, #0]
 8012c84:	429a      	cmp	r2, r3
 8012c86:	d1f7      	bne.n	8012c78 <_dtoa_r+0x6e8>
 8012c88:	9900      	ldr	r1, [sp, #0]
 8012c8a:	2230      	movs	r2, #48	; 0x30
 8012c8c:	3701      	adds	r7, #1
 8012c8e:	700a      	strb	r2, [r1, #0]
 8012c90:	781a      	ldrb	r2, [r3, #0]
 8012c92:	3201      	adds	r2, #1
 8012c94:	701a      	strb	r2, [r3, #0]
 8012c96:	e790      	b.n	8012bba <_dtoa_r+0x62a>
 8012c98:	4ba3      	ldr	r3, [pc, #652]	; (8012f28 <_dtoa_r+0x998>)
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	f7ed fcbc 	bl	8000618 <__aeabi_dmul>
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	4606      	mov	r6, r0
 8012ca6:	460f      	mov	r7, r1
 8012ca8:	f7ed ff1e 	bl	8000ae8 <__aeabi_dcmpeq>
 8012cac:	2800      	cmp	r0, #0
 8012cae:	d09e      	beq.n	8012bee <_dtoa_r+0x65e>
 8012cb0:	e7d0      	b.n	8012c54 <_dtoa_r+0x6c4>
 8012cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012cb4:	2a00      	cmp	r2, #0
 8012cb6:	f000 80ca 	beq.w	8012e4e <_dtoa_r+0x8be>
 8012cba:	9a07      	ldr	r2, [sp, #28]
 8012cbc:	2a01      	cmp	r2, #1
 8012cbe:	f300 80ad 	bgt.w	8012e1c <_dtoa_r+0x88c>
 8012cc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012cc4:	2a00      	cmp	r2, #0
 8012cc6:	f000 80a5 	beq.w	8012e14 <_dtoa_r+0x884>
 8012cca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012cce:	9e08      	ldr	r6, [sp, #32]
 8012cd0:	9d05      	ldr	r5, [sp, #20]
 8012cd2:	9a05      	ldr	r2, [sp, #20]
 8012cd4:	441a      	add	r2, r3
 8012cd6:	9205      	str	r2, [sp, #20]
 8012cd8:	9a06      	ldr	r2, [sp, #24]
 8012cda:	2101      	movs	r1, #1
 8012cdc:	441a      	add	r2, r3
 8012cde:	4620      	mov	r0, r4
 8012ce0:	9206      	str	r2, [sp, #24]
 8012ce2:	f000 fc3d 	bl	8013560 <__i2b>
 8012ce6:	4607      	mov	r7, r0
 8012ce8:	b165      	cbz	r5, 8012d04 <_dtoa_r+0x774>
 8012cea:	9b06      	ldr	r3, [sp, #24]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	dd09      	ble.n	8012d04 <_dtoa_r+0x774>
 8012cf0:	42ab      	cmp	r3, r5
 8012cf2:	9a05      	ldr	r2, [sp, #20]
 8012cf4:	bfa8      	it	ge
 8012cf6:	462b      	movge	r3, r5
 8012cf8:	1ad2      	subs	r2, r2, r3
 8012cfa:	9205      	str	r2, [sp, #20]
 8012cfc:	9a06      	ldr	r2, [sp, #24]
 8012cfe:	1aed      	subs	r5, r5, r3
 8012d00:	1ad3      	subs	r3, r2, r3
 8012d02:	9306      	str	r3, [sp, #24]
 8012d04:	9b08      	ldr	r3, [sp, #32]
 8012d06:	b1f3      	cbz	r3, 8012d46 <_dtoa_r+0x7b6>
 8012d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	f000 80a3 	beq.w	8012e56 <_dtoa_r+0x8c6>
 8012d10:	2e00      	cmp	r6, #0
 8012d12:	dd10      	ble.n	8012d36 <_dtoa_r+0x7a6>
 8012d14:	4639      	mov	r1, r7
 8012d16:	4632      	mov	r2, r6
 8012d18:	4620      	mov	r0, r4
 8012d1a:	f000 fce1 	bl	80136e0 <__pow5mult>
 8012d1e:	4652      	mov	r2, sl
 8012d20:	4601      	mov	r1, r0
 8012d22:	4607      	mov	r7, r0
 8012d24:	4620      	mov	r0, r4
 8012d26:	f000 fc31 	bl	801358c <__multiply>
 8012d2a:	4651      	mov	r1, sl
 8012d2c:	4680      	mov	r8, r0
 8012d2e:	4620      	mov	r0, r4
 8012d30:	f000 fb60 	bl	80133f4 <_Bfree>
 8012d34:	46c2      	mov	sl, r8
 8012d36:	9b08      	ldr	r3, [sp, #32]
 8012d38:	1b9a      	subs	r2, r3, r6
 8012d3a:	d004      	beq.n	8012d46 <_dtoa_r+0x7b6>
 8012d3c:	4651      	mov	r1, sl
 8012d3e:	4620      	mov	r0, r4
 8012d40:	f000 fcce 	bl	80136e0 <__pow5mult>
 8012d44:	4682      	mov	sl, r0
 8012d46:	2101      	movs	r1, #1
 8012d48:	4620      	mov	r0, r4
 8012d4a:	f000 fc09 	bl	8013560 <__i2b>
 8012d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	4606      	mov	r6, r0
 8012d54:	f340 8081 	ble.w	8012e5a <_dtoa_r+0x8ca>
 8012d58:	461a      	mov	r2, r3
 8012d5a:	4601      	mov	r1, r0
 8012d5c:	4620      	mov	r0, r4
 8012d5e:	f000 fcbf 	bl	80136e0 <__pow5mult>
 8012d62:	9b07      	ldr	r3, [sp, #28]
 8012d64:	2b01      	cmp	r3, #1
 8012d66:	4606      	mov	r6, r0
 8012d68:	dd7a      	ble.n	8012e60 <_dtoa_r+0x8d0>
 8012d6a:	f04f 0800 	mov.w	r8, #0
 8012d6e:	6933      	ldr	r3, [r6, #16]
 8012d70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012d74:	6918      	ldr	r0, [r3, #16]
 8012d76:	f000 fba5 	bl	80134c4 <__hi0bits>
 8012d7a:	f1c0 0020 	rsb	r0, r0, #32
 8012d7e:	9b06      	ldr	r3, [sp, #24]
 8012d80:	4418      	add	r0, r3
 8012d82:	f010 001f 	ands.w	r0, r0, #31
 8012d86:	f000 8094 	beq.w	8012eb2 <_dtoa_r+0x922>
 8012d8a:	f1c0 0320 	rsb	r3, r0, #32
 8012d8e:	2b04      	cmp	r3, #4
 8012d90:	f340 8085 	ble.w	8012e9e <_dtoa_r+0x90e>
 8012d94:	9b05      	ldr	r3, [sp, #20]
 8012d96:	f1c0 001c 	rsb	r0, r0, #28
 8012d9a:	4403      	add	r3, r0
 8012d9c:	9305      	str	r3, [sp, #20]
 8012d9e:	9b06      	ldr	r3, [sp, #24]
 8012da0:	4403      	add	r3, r0
 8012da2:	4405      	add	r5, r0
 8012da4:	9306      	str	r3, [sp, #24]
 8012da6:	9b05      	ldr	r3, [sp, #20]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	dd05      	ble.n	8012db8 <_dtoa_r+0x828>
 8012dac:	4651      	mov	r1, sl
 8012dae:	461a      	mov	r2, r3
 8012db0:	4620      	mov	r0, r4
 8012db2:	f000 fcef 	bl	8013794 <__lshift>
 8012db6:	4682      	mov	sl, r0
 8012db8:	9b06      	ldr	r3, [sp, #24]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	dd05      	ble.n	8012dca <_dtoa_r+0x83a>
 8012dbe:	4631      	mov	r1, r6
 8012dc0:	461a      	mov	r2, r3
 8012dc2:	4620      	mov	r0, r4
 8012dc4:	f000 fce6 	bl	8013794 <__lshift>
 8012dc8:	4606      	mov	r6, r0
 8012dca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d072      	beq.n	8012eb6 <_dtoa_r+0x926>
 8012dd0:	4631      	mov	r1, r6
 8012dd2:	4650      	mov	r0, sl
 8012dd4:	f000 fd4a 	bl	801386c <__mcmp>
 8012dd8:	2800      	cmp	r0, #0
 8012dda:	da6c      	bge.n	8012eb6 <_dtoa_r+0x926>
 8012ddc:	2300      	movs	r3, #0
 8012dde:	4651      	mov	r1, sl
 8012de0:	220a      	movs	r2, #10
 8012de2:	4620      	mov	r0, r4
 8012de4:	f000 fb28 	bl	8013438 <__multadd>
 8012de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012dea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012dee:	4682      	mov	sl, r0
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	f000 81b0 	beq.w	8013156 <_dtoa_r+0xbc6>
 8012df6:	2300      	movs	r3, #0
 8012df8:	4639      	mov	r1, r7
 8012dfa:	220a      	movs	r2, #10
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	f000 fb1b 	bl	8013438 <__multadd>
 8012e02:	9b01      	ldr	r3, [sp, #4]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	4607      	mov	r7, r0
 8012e08:	f300 8096 	bgt.w	8012f38 <_dtoa_r+0x9a8>
 8012e0c:	9b07      	ldr	r3, [sp, #28]
 8012e0e:	2b02      	cmp	r3, #2
 8012e10:	dc59      	bgt.n	8012ec6 <_dtoa_r+0x936>
 8012e12:	e091      	b.n	8012f38 <_dtoa_r+0x9a8>
 8012e14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012e16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012e1a:	e758      	b.n	8012cce <_dtoa_r+0x73e>
 8012e1c:	9b04      	ldr	r3, [sp, #16]
 8012e1e:	1e5e      	subs	r6, r3, #1
 8012e20:	9b08      	ldr	r3, [sp, #32]
 8012e22:	42b3      	cmp	r3, r6
 8012e24:	bfbf      	itttt	lt
 8012e26:	9b08      	ldrlt	r3, [sp, #32]
 8012e28:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8012e2a:	9608      	strlt	r6, [sp, #32]
 8012e2c:	1af3      	sublt	r3, r6, r3
 8012e2e:	bfb4      	ite	lt
 8012e30:	18d2      	addlt	r2, r2, r3
 8012e32:	1b9e      	subge	r6, r3, r6
 8012e34:	9b04      	ldr	r3, [sp, #16]
 8012e36:	bfbc      	itt	lt
 8012e38:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8012e3a:	2600      	movlt	r6, #0
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	bfb7      	itett	lt
 8012e40:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012e44:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012e48:	1a9d      	sublt	r5, r3, r2
 8012e4a:	2300      	movlt	r3, #0
 8012e4c:	e741      	b.n	8012cd2 <_dtoa_r+0x742>
 8012e4e:	9e08      	ldr	r6, [sp, #32]
 8012e50:	9d05      	ldr	r5, [sp, #20]
 8012e52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012e54:	e748      	b.n	8012ce8 <_dtoa_r+0x758>
 8012e56:	9a08      	ldr	r2, [sp, #32]
 8012e58:	e770      	b.n	8012d3c <_dtoa_r+0x7ac>
 8012e5a:	9b07      	ldr	r3, [sp, #28]
 8012e5c:	2b01      	cmp	r3, #1
 8012e5e:	dc19      	bgt.n	8012e94 <_dtoa_r+0x904>
 8012e60:	9b02      	ldr	r3, [sp, #8]
 8012e62:	b9bb      	cbnz	r3, 8012e94 <_dtoa_r+0x904>
 8012e64:	9b03      	ldr	r3, [sp, #12]
 8012e66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012e6a:	b99b      	cbnz	r3, 8012e94 <_dtoa_r+0x904>
 8012e6c:	9b03      	ldr	r3, [sp, #12]
 8012e6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012e72:	0d1b      	lsrs	r3, r3, #20
 8012e74:	051b      	lsls	r3, r3, #20
 8012e76:	b183      	cbz	r3, 8012e9a <_dtoa_r+0x90a>
 8012e78:	9b05      	ldr	r3, [sp, #20]
 8012e7a:	3301      	adds	r3, #1
 8012e7c:	9305      	str	r3, [sp, #20]
 8012e7e:	9b06      	ldr	r3, [sp, #24]
 8012e80:	3301      	adds	r3, #1
 8012e82:	9306      	str	r3, [sp, #24]
 8012e84:	f04f 0801 	mov.w	r8, #1
 8012e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	f47f af6f 	bne.w	8012d6e <_dtoa_r+0x7de>
 8012e90:	2001      	movs	r0, #1
 8012e92:	e774      	b.n	8012d7e <_dtoa_r+0x7ee>
 8012e94:	f04f 0800 	mov.w	r8, #0
 8012e98:	e7f6      	b.n	8012e88 <_dtoa_r+0x8f8>
 8012e9a:	4698      	mov	r8, r3
 8012e9c:	e7f4      	b.n	8012e88 <_dtoa_r+0x8f8>
 8012e9e:	d082      	beq.n	8012da6 <_dtoa_r+0x816>
 8012ea0:	9a05      	ldr	r2, [sp, #20]
 8012ea2:	331c      	adds	r3, #28
 8012ea4:	441a      	add	r2, r3
 8012ea6:	9205      	str	r2, [sp, #20]
 8012ea8:	9a06      	ldr	r2, [sp, #24]
 8012eaa:	441a      	add	r2, r3
 8012eac:	441d      	add	r5, r3
 8012eae:	9206      	str	r2, [sp, #24]
 8012eb0:	e779      	b.n	8012da6 <_dtoa_r+0x816>
 8012eb2:	4603      	mov	r3, r0
 8012eb4:	e7f4      	b.n	8012ea0 <_dtoa_r+0x910>
 8012eb6:	9b04      	ldr	r3, [sp, #16]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	dc37      	bgt.n	8012f2c <_dtoa_r+0x99c>
 8012ebc:	9b07      	ldr	r3, [sp, #28]
 8012ebe:	2b02      	cmp	r3, #2
 8012ec0:	dd34      	ble.n	8012f2c <_dtoa_r+0x99c>
 8012ec2:	9b04      	ldr	r3, [sp, #16]
 8012ec4:	9301      	str	r3, [sp, #4]
 8012ec6:	9b01      	ldr	r3, [sp, #4]
 8012ec8:	b963      	cbnz	r3, 8012ee4 <_dtoa_r+0x954>
 8012eca:	4631      	mov	r1, r6
 8012ecc:	2205      	movs	r2, #5
 8012ece:	4620      	mov	r0, r4
 8012ed0:	f000 fab2 	bl	8013438 <__multadd>
 8012ed4:	4601      	mov	r1, r0
 8012ed6:	4606      	mov	r6, r0
 8012ed8:	4650      	mov	r0, sl
 8012eda:	f000 fcc7 	bl	801386c <__mcmp>
 8012ede:	2800      	cmp	r0, #0
 8012ee0:	f73f adbb 	bgt.w	8012a5a <_dtoa_r+0x4ca>
 8012ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ee6:	9d00      	ldr	r5, [sp, #0]
 8012ee8:	ea6f 0b03 	mvn.w	fp, r3
 8012eec:	f04f 0800 	mov.w	r8, #0
 8012ef0:	4631      	mov	r1, r6
 8012ef2:	4620      	mov	r0, r4
 8012ef4:	f000 fa7e 	bl	80133f4 <_Bfree>
 8012ef8:	2f00      	cmp	r7, #0
 8012efa:	f43f aeab 	beq.w	8012c54 <_dtoa_r+0x6c4>
 8012efe:	f1b8 0f00 	cmp.w	r8, #0
 8012f02:	d005      	beq.n	8012f10 <_dtoa_r+0x980>
 8012f04:	45b8      	cmp	r8, r7
 8012f06:	d003      	beq.n	8012f10 <_dtoa_r+0x980>
 8012f08:	4641      	mov	r1, r8
 8012f0a:	4620      	mov	r0, r4
 8012f0c:	f000 fa72 	bl	80133f4 <_Bfree>
 8012f10:	4639      	mov	r1, r7
 8012f12:	4620      	mov	r0, r4
 8012f14:	f000 fa6e 	bl	80133f4 <_Bfree>
 8012f18:	e69c      	b.n	8012c54 <_dtoa_r+0x6c4>
 8012f1a:	2600      	movs	r6, #0
 8012f1c:	4637      	mov	r7, r6
 8012f1e:	e7e1      	b.n	8012ee4 <_dtoa_r+0x954>
 8012f20:	46bb      	mov	fp, r7
 8012f22:	4637      	mov	r7, r6
 8012f24:	e599      	b.n	8012a5a <_dtoa_r+0x4ca>
 8012f26:	bf00      	nop
 8012f28:	40240000 	.word	0x40240000
 8012f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	f000 80c8 	beq.w	80130c4 <_dtoa_r+0xb34>
 8012f34:	9b04      	ldr	r3, [sp, #16]
 8012f36:	9301      	str	r3, [sp, #4]
 8012f38:	2d00      	cmp	r5, #0
 8012f3a:	dd05      	ble.n	8012f48 <_dtoa_r+0x9b8>
 8012f3c:	4639      	mov	r1, r7
 8012f3e:	462a      	mov	r2, r5
 8012f40:	4620      	mov	r0, r4
 8012f42:	f000 fc27 	bl	8013794 <__lshift>
 8012f46:	4607      	mov	r7, r0
 8012f48:	f1b8 0f00 	cmp.w	r8, #0
 8012f4c:	d05b      	beq.n	8013006 <_dtoa_r+0xa76>
 8012f4e:	6879      	ldr	r1, [r7, #4]
 8012f50:	4620      	mov	r0, r4
 8012f52:	f000 fa0f 	bl	8013374 <_Balloc>
 8012f56:	4605      	mov	r5, r0
 8012f58:	b928      	cbnz	r0, 8012f66 <_dtoa_r+0x9d6>
 8012f5a:	4b83      	ldr	r3, [pc, #524]	; (8013168 <_dtoa_r+0xbd8>)
 8012f5c:	4602      	mov	r2, r0
 8012f5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012f62:	f7ff bb2e 	b.w	80125c2 <_dtoa_r+0x32>
 8012f66:	693a      	ldr	r2, [r7, #16]
 8012f68:	3202      	adds	r2, #2
 8012f6a:	0092      	lsls	r2, r2, #2
 8012f6c:	f107 010c 	add.w	r1, r7, #12
 8012f70:	300c      	adds	r0, #12
 8012f72:	f7ff fa74 	bl	801245e <memcpy>
 8012f76:	2201      	movs	r2, #1
 8012f78:	4629      	mov	r1, r5
 8012f7a:	4620      	mov	r0, r4
 8012f7c:	f000 fc0a 	bl	8013794 <__lshift>
 8012f80:	9b00      	ldr	r3, [sp, #0]
 8012f82:	3301      	adds	r3, #1
 8012f84:	9304      	str	r3, [sp, #16]
 8012f86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f8a:	4413      	add	r3, r2
 8012f8c:	9308      	str	r3, [sp, #32]
 8012f8e:	9b02      	ldr	r3, [sp, #8]
 8012f90:	f003 0301 	and.w	r3, r3, #1
 8012f94:	46b8      	mov	r8, r7
 8012f96:	9306      	str	r3, [sp, #24]
 8012f98:	4607      	mov	r7, r0
 8012f9a:	9b04      	ldr	r3, [sp, #16]
 8012f9c:	4631      	mov	r1, r6
 8012f9e:	3b01      	subs	r3, #1
 8012fa0:	4650      	mov	r0, sl
 8012fa2:	9301      	str	r3, [sp, #4]
 8012fa4:	f7ff fa69 	bl	801247a <quorem>
 8012fa8:	4641      	mov	r1, r8
 8012faa:	9002      	str	r0, [sp, #8]
 8012fac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012fb0:	4650      	mov	r0, sl
 8012fb2:	f000 fc5b 	bl	801386c <__mcmp>
 8012fb6:	463a      	mov	r2, r7
 8012fb8:	9005      	str	r0, [sp, #20]
 8012fba:	4631      	mov	r1, r6
 8012fbc:	4620      	mov	r0, r4
 8012fbe:	f000 fc71 	bl	80138a4 <__mdiff>
 8012fc2:	68c2      	ldr	r2, [r0, #12]
 8012fc4:	4605      	mov	r5, r0
 8012fc6:	bb02      	cbnz	r2, 801300a <_dtoa_r+0xa7a>
 8012fc8:	4601      	mov	r1, r0
 8012fca:	4650      	mov	r0, sl
 8012fcc:	f000 fc4e 	bl	801386c <__mcmp>
 8012fd0:	4602      	mov	r2, r0
 8012fd2:	4629      	mov	r1, r5
 8012fd4:	4620      	mov	r0, r4
 8012fd6:	9209      	str	r2, [sp, #36]	; 0x24
 8012fd8:	f000 fa0c 	bl	80133f4 <_Bfree>
 8012fdc:	9b07      	ldr	r3, [sp, #28]
 8012fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012fe0:	9d04      	ldr	r5, [sp, #16]
 8012fe2:	ea43 0102 	orr.w	r1, r3, r2
 8012fe6:	9b06      	ldr	r3, [sp, #24]
 8012fe8:	4319      	orrs	r1, r3
 8012fea:	d110      	bne.n	801300e <_dtoa_r+0xa7e>
 8012fec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012ff0:	d029      	beq.n	8013046 <_dtoa_r+0xab6>
 8012ff2:	9b05      	ldr	r3, [sp, #20]
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	dd02      	ble.n	8012ffe <_dtoa_r+0xa6e>
 8012ff8:	9b02      	ldr	r3, [sp, #8]
 8012ffa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8012ffe:	9b01      	ldr	r3, [sp, #4]
 8013000:	f883 9000 	strb.w	r9, [r3]
 8013004:	e774      	b.n	8012ef0 <_dtoa_r+0x960>
 8013006:	4638      	mov	r0, r7
 8013008:	e7ba      	b.n	8012f80 <_dtoa_r+0x9f0>
 801300a:	2201      	movs	r2, #1
 801300c:	e7e1      	b.n	8012fd2 <_dtoa_r+0xa42>
 801300e:	9b05      	ldr	r3, [sp, #20]
 8013010:	2b00      	cmp	r3, #0
 8013012:	db04      	blt.n	801301e <_dtoa_r+0xa8e>
 8013014:	9907      	ldr	r1, [sp, #28]
 8013016:	430b      	orrs	r3, r1
 8013018:	9906      	ldr	r1, [sp, #24]
 801301a:	430b      	orrs	r3, r1
 801301c:	d120      	bne.n	8013060 <_dtoa_r+0xad0>
 801301e:	2a00      	cmp	r2, #0
 8013020:	dded      	ble.n	8012ffe <_dtoa_r+0xa6e>
 8013022:	4651      	mov	r1, sl
 8013024:	2201      	movs	r2, #1
 8013026:	4620      	mov	r0, r4
 8013028:	f000 fbb4 	bl	8013794 <__lshift>
 801302c:	4631      	mov	r1, r6
 801302e:	4682      	mov	sl, r0
 8013030:	f000 fc1c 	bl	801386c <__mcmp>
 8013034:	2800      	cmp	r0, #0
 8013036:	dc03      	bgt.n	8013040 <_dtoa_r+0xab0>
 8013038:	d1e1      	bne.n	8012ffe <_dtoa_r+0xa6e>
 801303a:	f019 0f01 	tst.w	r9, #1
 801303e:	d0de      	beq.n	8012ffe <_dtoa_r+0xa6e>
 8013040:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013044:	d1d8      	bne.n	8012ff8 <_dtoa_r+0xa68>
 8013046:	9a01      	ldr	r2, [sp, #4]
 8013048:	2339      	movs	r3, #57	; 0x39
 801304a:	7013      	strb	r3, [r2, #0]
 801304c:	462b      	mov	r3, r5
 801304e:	461d      	mov	r5, r3
 8013050:	3b01      	subs	r3, #1
 8013052:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013056:	2a39      	cmp	r2, #57	; 0x39
 8013058:	d06c      	beq.n	8013134 <_dtoa_r+0xba4>
 801305a:	3201      	adds	r2, #1
 801305c:	701a      	strb	r2, [r3, #0]
 801305e:	e747      	b.n	8012ef0 <_dtoa_r+0x960>
 8013060:	2a00      	cmp	r2, #0
 8013062:	dd07      	ble.n	8013074 <_dtoa_r+0xae4>
 8013064:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013068:	d0ed      	beq.n	8013046 <_dtoa_r+0xab6>
 801306a:	9a01      	ldr	r2, [sp, #4]
 801306c:	f109 0301 	add.w	r3, r9, #1
 8013070:	7013      	strb	r3, [r2, #0]
 8013072:	e73d      	b.n	8012ef0 <_dtoa_r+0x960>
 8013074:	9b04      	ldr	r3, [sp, #16]
 8013076:	9a08      	ldr	r2, [sp, #32]
 8013078:	f803 9c01 	strb.w	r9, [r3, #-1]
 801307c:	4293      	cmp	r3, r2
 801307e:	d043      	beq.n	8013108 <_dtoa_r+0xb78>
 8013080:	4651      	mov	r1, sl
 8013082:	2300      	movs	r3, #0
 8013084:	220a      	movs	r2, #10
 8013086:	4620      	mov	r0, r4
 8013088:	f000 f9d6 	bl	8013438 <__multadd>
 801308c:	45b8      	cmp	r8, r7
 801308e:	4682      	mov	sl, r0
 8013090:	f04f 0300 	mov.w	r3, #0
 8013094:	f04f 020a 	mov.w	r2, #10
 8013098:	4641      	mov	r1, r8
 801309a:	4620      	mov	r0, r4
 801309c:	d107      	bne.n	80130ae <_dtoa_r+0xb1e>
 801309e:	f000 f9cb 	bl	8013438 <__multadd>
 80130a2:	4680      	mov	r8, r0
 80130a4:	4607      	mov	r7, r0
 80130a6:	9b04      	ldr	r3, [sp, #16]
 80130a8:	3301      	adds	r3, #1
 80130aa:	9304      	str	r3, [sp, #16]
 80130ac:	e775      	b.n	8012f9a <_dtoa_r+0xa0a>
 80130ae:	f000 f9c3 	bl	8013438 <__multadd>
 80130b2:	4639      	mov	r1, r7
 80130b4:	4680      	mov	r8, r0
 80130b6:	2300      	movs	r3, #0
 80130b8:	220a      	movs	r2, #10
 80130ba:	4620      	mov	r0, r4
 80130bc:	f000 f9bc 	bl	8013438 <__multadd>
 80130c0:	4607      	mov	r7, r0
 80130c2:	e7f0      	b.n	80130a6 <_dtoa_r+0xb16>
 80130c4:	9b04      	ldr	r3, [sp, #16]
 80130c6:	9301      	str	r3, [sp, #4]
 80130c8:	9d00      	ldr	r5, [sp, #0]
 80130ca:	4631      	mov	r1, r6
 80130cc:	4650      	mov	r0, sl
 80130ce:	f7ff f9d4 	bl	801247a <quorem>
 80130d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80130d6:	9b00      	ldr	r3, [sp, #0]
 80130d8:	f805 9b01 	strb.w	r9, [r5], #1
 80130dc:	1aea      	subs	r2, r5, r3
 80130de:	9b01      	ldr	r3, [sp, #4]
 80130e0:	4293      	cmp	r3, r2
 80130e2:	dd07      	ble.n	80130f4 <_dtoa_r+0xb64>
 80130e4:	4651      	mov	r1, sl
 80130e6:	2300      	movs	r3, #0
 80130e8:	220a      	movs	r2, #10
 80130ea:	4620      	mov	r0, r4
 80130ec:	f000 f9a4 	bl	8013438 <__multadd>
 80130f0:	4682      	mov	sl, r0
 80130f2:	e7ea      	b.n	80130ca <_dtoa_r+0xb3a>
 80130f4:	9b01      	ldr	r3, [sp, #4]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	bfc8      	it	gt
 80130fa:	461d      	movgt	r5, r3
 80130fc:	9b00      	ldr	r3, [sp, #0]
 80130fe:	bfd8      	it	le
 8013100:	2501      	movle	r5, #1
 8013102:	441d      	add	r5, r3
 8013104:	f04f 0800 	mov.w	r8, #0
 8013108:	4651      	mov	r1, sl
 801310a:	2201      	movs	r2, #1
 801310c:	4620      	mov	r0, r4
 801310e:	f000 fb41 	bl	8013794 <__lshift>
 8013112:	4631      	mov	r1, r6
 8013114:	4682      	mov	sl, r0
 8013116:	f000 fba9 	bl	801386c <__mcmp>
 801311a:	2800      	cmp	r0, #0
 801311c:	dc96      	bgt.n	801304c <_dtoa_r+0xabc>
 801311e:	d102      	bne.n	8013126 <_dtoa_r+0xb96>
 8013120:	f019 0f01 	tst.w	r9, #1
 8013124:	d192      	bne.n	801304c <_dtoa_r+0xabc>
 8013126:	462b      	mov	r3, r5
 8013128:	461d      	mov	r5, r3
 801312a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801312e:	2a30      	cmp	r2, #48	; 0x30
 8013130:	d0fa      	beq.n	8013128 <_dtoa_r+0xb98>
 8013132:	e6dd      	b.n	8012ef0 <_dtoa_r+0x960>
 8013134:	9a00      	ldr	r2, [sp, #0]
 8013136:	429a      	cmp	r2, r3
 8013138:	d189      	bne.n	801304e <_dtoa_r+0xabe>
 801313a:	f10b 0b01 	add.w	fp, fp, #1
 801313e:	2331      	movs	r3, #49	; 0x31
 8013140:	e796      	b.n	8013070 <_dtoa_r+0xae0>
 8013142:	4b0a      	ldr	r3, [pc, #40]	; (801316c <_dtoa_r+0xbdc>)
 8013144:	f7ff ba99 	b.w	801267a <_dtoa_r+0xea>
 8013148:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801314a:	2b00      	cmp	r3, #0
 801314c:	f47f aa6d 	bne.w	801262a <_dtoa_r+0x9a>
 8013150:	4b07      	ldr	r3, [pc, #28]	; (8013170 <_dtoa_r+0xbe0>)
 8013152:	f7ff ba92 	b.w	801267a <_dtoa_r+0xea>
 8013156:	9b01      	ldr	r3, [sp, #4]
 8013158:	2b00      	cmp	r3, #0
 801315a:	dcb5      	bgt.n	80130c8 <_dtoa_r+0xb38>
 801315c:	9b07      	ldr	r3, [sp, #28]
 801315e:	2b02      	cmp	r3, #2
 8013160:	f73f aeb1 	bgt.w	8012ec6 <_dtoa_r+0x936>
 8013164:	e7b0      	b.n	80130c8 <_dtoa_r+0xb38>
 8013166:	bf00      	nop
 8013168:	08014db8 	.word	0x08014db8
 801316c:	08014d18 	.word	0x08014d18
 8013170:	08014d3c 	.word	0x08014d3c

08013174 <_free_r>:
 8013174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013176:	2900      	cmp	r1, #0
 8013178:	d044      	beq.n	8013204 <_free_r+0x90>
 801317a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801317e:	9001      	str	r0, [sp, #4]
 8013180:	2b00      	cmp	r3, #0
 8013182:	f1a1 0404 	sub.w	r4, r1, #4
 8013186:	bfb8      	it	lt
 8013188:	18e4      	addlt	r4, r4, r3
 801318a:	f000 f8e7 	bl	801335c <__malloc_lock>
 801318e:	4a1e      	ldr	r2, [pc, #120]	; (8013208 <_free_r+0x94>)
 8013190:	9801      	ldr	r0, [sp, #4]
 8013192:	6813      	ldr	r3, [r2, #0]
 8013194:	b933      	cbnz	r3, 80131a4 <_free_r+0x30>
 8013196:	6063      	str	r3, [r4, #4]
 8013198:	6014      	str	r4, [r2, #0]
 801319a:	b003      	add	sp, #12
 801319c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80131a0:	f000 b8e2 	b.w	8013368 <__malloc_unlock>
 80131a4:	42a3      	cmp	r3, r4
 80131a6:	d908      	bls.n	80131ba <_free_r+0x46>
 80131a8:	6825      	ldr	r5, [r4, #0]
 80131aa:	1961      	adds	r1, r4, r5
 80131ac:	428b      	cmp	r3, r1
 80131ae:	bf01      	itttt	eq
 80131b0:	6819      	ldreq	r1, [r3, #0]
 80131b2:	685b      	ldreq	r3, [r3, #4]
 80131b4:	1949      	addeq	r1, r1, r5
 80131b6:	6021      	streq	r1, [r4, #0]
 80131b8:	e7ed      	b.n	8013196 <_free_r+0x22>
 80131ba:	461a      	mov	r2, r3
 80131bc:	685b      	ldr	r3, [r3, #4]
 80131be:	b10b      	cbz	r3, 80131c4 <_free_r+0x50>
 80131c0:	42a3      	cmp	r3, r4
 80131c2:	d9fa      	bls.n	80131ba <_free_r+0x46>
 80131c4:	6811      	ldr	r1, [r2, #0]
 80131c6:	1855      	adds	r5, r2, r1
 80131c8:	42a5      	cmp	r5, r4
 80131ca:	d10b      	bne.n	80131e4 <_free_r+0x70>
 80131cc:	6824      	ldr	r4, [r4, #0]
 80131ce:	4421      	add	r1, r4
 80131d0:	1854      	adds	r4, r2, r1
 80131d2:	42a3      	cmp	r3, r4
 80131d4:	6011      	str	r1, [r2, #0]
 80131d6:	d1e0      	bne.n	801319a <_free_r+0x26>
 80131d8:	681c      	ldr	r4, [r3, #0]
 80131da:	685b      	ldr	r3, [r3, #4]
 80131dc:	6053      	str	r3, [r2, #4]
 80131de:	440c      	add	r4, r1
 80131e0:	6014      	str	r4, [r2, #0]
 80131e2:	e7da      	b.n	801319a <_free_r+0x26>
 80131e4:	d902      	bls.n	80131ec <_free_r+0x78>
 80131e6:	230c      	movs	r3, #12
 80131e8:	6003      	str	r3, [r0, #0]
 80131ea:	e7d6      	b.n	801319a <_free_r+0x26>
 80131ec:	6825      	ldr	r5, [r4, #0]
 80131ee:	1961      	adds	r1, r4, r5
 80131f0:	428b      	cmp	r3, r1
 80131f2:	bf04      	itt	eq
 80131f4:	6819      	ldreq	r1, [r3, #0]
 80131f6:	685b      	ldreq	r3, [r3, #4]
 80131f8:	6063      	str	r3, [r4, #4]
 80131fa:	bf04      	itt	eq
 80131fc:	1949      	addeq	r1, r1, r5
 80131fe:	6021      	streq	r1, [r4, #0]
 8013200:	6054      	str	r4, [r2, #4]
 8013202:	e7ca      	b.n	801319a <_free_r+0x26>
 8013204:	b003      	add	sp, #12
 8013206:	bd30      	pop	{r4, r5, pc}
 8013208:	20006404 	.word	0x20006404

0801320c <malloc>:
 801320c:	4b02      	ldr	r3, [pc, #8]	; (8013218 <malloc+0xc>)
 801320e:	4601      	mov	r1, r0
 8013210:	6818      	ldr	r0, [r3, #0]
 8013212:	f000 b823 	b.w	801325c <_malloc_r>
 8013216:	bf00      	nop
 8013218:	20000088 	.word	0x20000088

0801321c <sbrk_aligned>:
 801321c:	b570      	push	{r4, r5, r6, lr}
 801321e:	4e0e      	ldr	r6, [pc, #56]	; (8013258 <sbrk_aligned+0x3c>)
 8013220:	460c      	mov	r4, r1
 8013222:	6831      	ldr	r1, [r6, #0]
 8013224:	4605      	mov	r5, r0
 8013226:	b911      	cbnz	r1, 801322e <sbrk_aligned+0x12>
 8013228:	f001 f810 	bl	801424c <_sbrk_r>
 801322c:	6030      	str	r0, [r6, #0]
 801322e:	4621      	mov	r1, r4
 8013230:	4628      	mov	r0, r5
 8013232:	f001 f80b 	bl	801424c <_sbrk_r>
 8013236:	1c43      	adds	r3, r0, #1
 8013238:	d00a      	beq.n	8013250 <sbrk_aligned+0x34>
 801323a:	1cc4      	adds	r4, r0, #3
 801323c:	f024 0403 	bic.w	r4, r4, #3
 8013240:	42a0      	cmp	r0, r4
 8013242:	d007      	beq.n	8013254 <sbrk_aligned+0x38>
 8013244:	1a21      	subs	r1, r4, r0
 8013246:	4628      	mov	r0, r5
 8013248:	f001 f800 	bl	801424c <_sbrk_r>
 801324c:	3001      	adds	r0, #1
 801324e:	d101      	bne.n	8013254 <sbrk_aligned+0x38>
 8013250:	f04f 34ff 	mov.w	r4, #4294967295
 8013254:	4620      	mov	r0, r4
 8013256:	bd70      	pop	{r4, r5, r6, pc}
 8013258:	20006408 	.word	0x20006408

0801325c <_malloc_r>:
 801325c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013260:	1ccd      	adds	r5, r1, #3
 8013262:	f025 0503 	bic.w	r5, r5, #3
 8013266:	3508      	adds	r5, #8
 8013268:	2d0c      	cmp	r5, #12
 801326a:	bf38      	it	cc
 801326c:	250c      	movcc	r5, #12
 801326e:	2d00      	cmp	r5, #0
 8013270:	4607      	mov	r7, r0
 8013272:	db01      	blt.n	8013278 <_malloc_r+0x1c>
 8013274:	42a9      	cmp	r1, r5
 8013276:	d905      	bls.n	8013284 <_malloc_r+0x28>
 8013278:	230c      	movs	r3, #12
 801327a:	603b      	str	r3, [r7, #0]
 801327c:	2600      	movs	r6, #0
 801327e:	4630      	mov	r0, r6
 8013280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013284:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013358 <_malloc_r+0xfc>
 8013288:	f000 f868 	bl	801335c <__malloc_lock>
 801328c:	f8d8 3000 	ldr.w	r3, [r8]
 8013290:	461c      	mov	r4, r3
 8013292:	bb5c      	cbnz	r4, 80132ec <_malloc_r+0x90>
 8013294:	4629      	mov	r1, r5
 8013296:	4638      	mov	r0, r7
 8013298:	f7ff ffc0 	bl	801321c <sbrk_aligned>
 801329c:	1c43      	adds	r3, r0, #1
 801329e:	4604      	mov	r4, r0
 80132a0:	d155      	bne.n	801334e <_malloc_r+0xf2>
 80132a2:	f8d8 4000 	ldr.w	r4, [r8]
 80132a6:	4626      	mov	r6, r4
 80132a8:	2e00      	cmp	r6, #0
 80132aa:	d145      	bne.n	8013338 <_malloc_r+0xdc>
 80132ac:	2c00      	cmp	r4, #0
 80132ae:	d048      	beq.n	8013342 <_malloc_r+0xe6>
 80132b0:	6823      	ldr	r3, [r4, #0]
 80132b2:	4631      	mov	r1, r6
 80132b4:	4638      	mov	r0, r7
 80132b6:	eb04 0903 	add.w	r9, r4, r3
 80132ba:	f000 ffc7 	bl	801424c <_sbrk_r>
 80132be:	4581      	cmp	r9, r0
 80132c0:	d13f      	bne.n	8013342 <_malloc_r+0xe6>
 80132c2:	6821      	ldr	r1, [r4, #0]
 80132c4:	1a6d      	subs	r5, r5, r1
 80132c6:	4629      	mov	r1, r5
 80132c8:	4638      	mov	r0, r7
 80132ca:	f7ff ffa7 	bl	801321c <sbrk_aligned>
 80132ce:	3001      	adds	r0, #1
 80132d0:	d037      	beq.n	8013342 <_malloc_r+0xe6>
 80132d2:	6823      	ldr	r3, [r4, #0]
 80132d4:	442b      	add	r3, r5
 80132d6:	6023      	str	r3, [r4, #0]
 80132d8:	f8d8 3000 	ldr.w	r3, [r8]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d038      	beq.n	8013352 <_malloc_r+0xf6>
 80132e0:	685a      	ldr	r2, [r3, #4]
 80132e2:	42a2      	cmp	r2, r4
 80132e4:	d12b      	bne.n	801333e <_malloc_r+0xe2>
 80132e6:	2200      	movs	r2, #0
 80132e8:	605a      	str	r2, [r3, #4]
 80132ea:	e00f      	b.n	801330c <_malloc_r+0xb0>
 80132ec:	6822      	ldr	r2, [r4, #0]
 80132ee:	1b52      	subs	r2, r2, r5
 80132f0:	d41f      	bmi.n	8013332 <_malloc_r+0xd6>
 80132f2:	2a0b      	cmp	r2, #11
 80132f4:	d917      	bls.n	8013326 <_malloc_r+0xca>
 80132f6:	1961      	adds	r1, r4, r5
 80132f8:	42a3      	cmp	r3, r4
 80132fa:	6025      	str	r5, [r4, #0]
 80132fc:	bf18      	it	ne
 80132fe:	6059      	strne	r1, [r3, #4]
 8013300:	6863      	ldr	r3, [r4, #4]
 8013302:	bf08      	it	eq
 8013304:	f8c8 1000 	streq.w	r1, [r8]
 8013308:	5162      	str	r2, [r4, r5]
 801330a:	604b      	str	r3, [r1, #4]
 801330c:	4638      	mov	r0, r7
 801330e:	f104 060b 	add.w	r6, r4, #11
 8013312:	f000 f829 	bl	8013368 <__malloc_unlock>
 8013316:	f026 0607 	bic.w	r6, r6, #7
 801331a:	1d23      	adds	r3, r4, #4
 801331c:	1af2      	subs	r2, r6, r3
 801331e:	d0ae      	beq.n	801327e <_malloc_r+0x22>
 8013320:	1b9b      	subs	r3, r3, r6
 8013322:	50a3      	str	r3, [r4, r2]
 8013324:	e7ab      	b.n	801327e <_malloc_r+0x22>
 8013326:	42a3      	cmp	r3, r4
 8013328:	6862      	ldr	r2, [r4, #4]
 801332a:	d1dd      	bne.n	80132e8 <_malloc_r+0x8c>
 801332c:	f8c8 2000 	str.w	r2, [r8]
 8013330:	e7ec      	b.n	801330c <_malloc_r+0xb0>
 8013332:	4623      	mov	r3, r4
 8013334:	6864      	ldr	r4, [r4, #4]
 8013336:	e7ac      	b.n	8013292 <_malloc_r+0x36>
 8013338:	4634      	mov	r4, r6
 801333a:	6876      	ldr	r6, [r6, #4]
 801333c:	e7b4      	b.n	80132a8 <_malloc_r+0x4c>
 801333e:	4613      	mov	r3, r2
 8013340:	e7cc      	b.n	80132dc <_malloc_r+0x80>
 8013342:	230c      	movs	r3, #12
 8013344:	603b      	str	r3, [r7, #0]
 8013346:	4638      	mov	r0, r7
 8013348:	f000 f80e 	bl	8013368 <__malloc_unlock>
 801334c:	e797      	b.n	801327e <_malloc_r+0x22>
 801334e:	6025      	str	r5, [r4, #0]
 8013350:	e7dc      	b.n	801330c <_malloc_r+0xb0>
 8013352:	605b      	str	r3, [r3, #4]
 8013354:	deff      	udf	#255	; 0xff
 8013356:	bf00      	nop
 8013358:	20006404 	.word	0x20006404

0801335c <__malloc_lock>:
 801335c:	4801      	ldr	r0, [pc, #4]	; (8013364 <__malloc_lock+0x8>)
 801335e:	f7ff b87c 	b.w	801245a <__retarget_lock_acquire_recursive>
 8013362:	bf00      	nop
 8013364:	20006400 	.word	0x20006400

08013368 <__malloc_unlock>:
 8013368:	4801      	ldr	r0, [pc, #4]	; (8013370 <__malloc_unlock+0x8>)
 801336a:	f7ff b877 	b.w	801245c <__retarget_lock_release_recursive>
 801336e:	bf00      	nop
 8013370:	20006400 	.word	0x20006400

08013374 <_Balloc>:
 8013374:	b570      	push	{r4, r5, r6, lr}
 8013376:	69c6      	ldr	r6, [r0, #28]
 8013378:	4604      	mov	r4, r0
 801337a:	460d      	mov	r5, r1
 801337c:	b976      	cbnz	r6, 801339c <_Balloc+0x28>
 801337e:	2010      	movs	r0, #16
 8013380:	f7ff ff44 	bl	801320c <malloc>
 8013384:	4602      	mov	r2, r0
 8013386:	61e0      	str	r0, [r4, #28]
 8013388:	b920      	cbnz	r0, 8013394 <_Balloc+0x20>
 801338a:	4b18      	ldr	r3, [pc, #96]	; (80133ec <_Balloc+0x78>)
 801338c:	4818      	ldr	r0, [pc, #96]	; (80133f0 <_Balloc+0x7c>)
 801338e:	216b      	movs	r1, #107	; 0x6b
 8013390:	f000 ff6c 	bl	801426c <__assert_func>
 8013394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013398:	6006      	str	r6, [r0, #0]
 801339a:	60c6      	str	r6, [r0, #12]
 801339c:	69e6      	ldr	r6, [r4, #28]
 801339e:	68f3      	ldr	r3, [r6, #12]
 80133a0:	b183      	cbz	r3, 80133c4 <_Balloc+0x50>
 80133a2:	69e3      	ldr	r3, [r4, #28]
 80133a4:	68db      	ldr	r3, [r3, #12]
 80133a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80133aa:	b9b8      	cbnz	r0, 80133dc <_Balloc+0x68>
 80133ac:	2101      	movs	r1, #1
 80133ae:	fa01 f605 	lsl.w	r6, r1, r5
 80133b2:	1d72      	adds	r2, r6, #5
 80133b4:	0092      	lsls	r2, r2, #2
 80133b6:	4620      	mov	r0, r4
 80133b8:	f000 ff76 	bl	80142a8 <_calloc_r>
 80133bc:	b160      	cbz	r0, 80133d8 <_Balloc+0x64>
 80133be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80133c2:	e00e      	b.n	80133e2 <_Balloc+0x6e>
 80133c4:	2221      	movs	r2, #33	; 0x21
 80133c6:	2104      	movs	r1, #4
 80133c8:	4620      	mov	r0, r4
 80133ca:	f000 ff6d 	bl	80142a8 <_calloc_r>
 80133ce:	69e3      	ldr	r3, [r4, #28]
 80133d0:	60f0      	str	r0, [r6, #12]
 80133d2:	68db      	ldr	r3, [r3, #12]
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d1e4      	bne.n	80133a2 <_Balloc+0x2e>
 80133d8:	2000      	movs	r0, #0
 80133da:	bd70      	pop	{r4, r5, r6, pc}
 80133dc:	6802      	ldr	r2, [r0, #0]
 80133de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80133e2:	2300      	movs	r3, #0
 80133e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80133e8:	e7f7      	b.n	80133da <_Balloc+0x66>
 80133ea:	bf00      	nop
 80133ec:	08014d49 	.word	0x08014d49
 80133f0:	08014dc9 	.word	0x08014dc9

080133f4 <_Bfree>:
 80133f4:	b570      	push	{r4, r5, r6, lr}
 80133f6:	69c6      	ldr	r6, [r0, #28]
 80133f8:	4605      	mov	r5, r0
 80133fa:	460c      	mov	r4, r1
 80133fc:	b976      	cbnz	r6, 801341c <_Bfree+0x28>
 80133fe:	2010      	movs	r0, #16
 8013400:	f7ff ff04 	bl	801320c <malloc>
 8013404:	4602      	mov	r2, r0
 8013406:	61e8      	str	r0, [r5, #28]
 8013408:	b920      	cbnz	r0, 8013414 <_Bfree+0x20>
 801340a:	4b09      	ldr	r3, [pc, #36]	; (8013430 <_Bfree+0x3c>)
 801340c:	4809      	ldr	r0, [pc, #36]	; (8013434 <_Bfree+0x40>)
 801340e:	218f      	movs	r1, #143	; 0x8f
 8013410:	f000 ff2c 	bl	801426c <__assert_func>
 8013414:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013418:	6006      	str	r6, [r0, #0]
 801341a:	60c6      	str	r6, [r0, #12]
 801341c:	b13c      	cbz	r4, 801342e <_Bfree+0x3a>
 801341e:	69eb      	ldr	r3, [r5, #28]
 8013420:	6862      	ldr	r2, [r4, #4]
 8013422:	68db      	ldr	r3, [r3, #12]
 8013424:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013428:	6021      	str	r1, [r4, #0]
 801342a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801342e:	bd70      	pop	{r4, r5, r6, pc}
 8013430:	08014d49 	.word	0x08014d49
 8013434:	08014dc9 	.word	0x08014dc9

08013438 <__multadd>:
 8013438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801343c:	690d      	ldr	r5, [r1, #16]
 801343e:	4607      	mov	r7, r0
 8013440:	460c      	mov	r4, r1
 8013442:	461e      	mov	r6, r3
 8013444:	f101 0c14 	add.w	ip, r1, #20
 8013448:	2000      	movs	r0, #0
 801344a:	f8dc 3000 	ldr.w	r3, [ip]
 801344e:	b299      	uxth	r1, r3
 8013450:	fb02 6101 	mla	r1, r2, r1, r6
 8013454:	0c1e      	lsrs	r6, r3, #16
 8013456:	0c0b      	lsrs	r3, r1, #16
 8013458:	fb02 3306 	mla	r3, r2, r6, r3
 801345c:	b289      	uxth	r1, r1
 801345e:	3001      	adds	r0, #1
 8013460:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013464:	4285      	cmp	r5, r0
 8013466:	f84c 1b04 	str.w	r1, [ip], #4
 801346a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801346e:	dcec      	bgt.n	801344a <__multadd+0x12>
 8013470:	b30e      	cbz	r6, 80134b6 <__multadd+0x7e>
 8013472:	68a3      	ldr	r3, [r4, #8]
 8013474:	42ab      	cmp	r3, r5
 8013476:	dc19      	bgt.n	80134ac <__multadd+0x74>
 8013478:	6861      	ldr	r1, [r4, #4]
 801347a:	4638      	mov	r0, r7
 801347c:	3101      	adds	r1, #1
 801347e:	f7ff ff79 	bl	8013374 <_Balloc>
 8013482:	4680      	mov	r8, r0
 8013484:	b928      	cbnz	r0, 8013492 <__multadd+0x5a>
 8013486:	4602      	mov	r2, r0
 8013488:	4b0c      	ldr	r3, [pc, #48]	; (80134bc <__multadd+0x84>)
 801348a:	480d      	ldr	r0, [pc, #52]	; (80134c0 <__multadd+0x88>)
 801348c:	21ba      	movs	r1, #186	; 0xba
 801348e:	f000 feed 	bl	801426c <__assert_func>
 8013492:	6922      	ldr	r2, [r4, #16]
 8013494:	3202      	adds	r2, #2
 8013496:	f104 010c 	add.w	r1, r4, #12
 801349a:	0092      	lsls	r2, r2, #2
 801349c:	300c      	adds	r0, #12
 801349e:	f7fe ffde 	bl	801245e <memcpy>
 80134a2:	4621      	mov	r1, r4
 80134a4:	4638      	mov	r0, r7
 80134a6:	f7ff ffa5 	bl	80133f4 <_Bfree>
 80134aa:	4644      	mov	r4, r8
 80134ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80134b0:	3501      	adds	r5, #1
 80134b2:	615e      	str	r6, [r3, #20]
 80134b4:	6125      	str	r5, [r4, #16]
 80134b6:	4620      	mov	r0, r4
 80134b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134bc:	08014db8 	.word	0x08014db8
 80134c0:	08014dc9 	.word	0x08014dc9

080134c4 <__hi0bits>:
 80134c4:	0c03      	lsrs	r3, r0, #16
 80134c6:	041b      	lsls	r3, r3, #16
 80134c8:	b9d3      	cbnz	r3, 8013500 <__hi0bits+0x3c>
 80134ca:	0400      	lsls	r0, r0, #16
 80134cc:	2310      	movs	r3, #16
 80134ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80134d2:	bf04      	itt	eq
 80134d4:	0200      	lsleq	r0, r0, #8
 80134d6:	3308      	addeq	r3, #8
 80134d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80134dc:	bf04      	itt	eq
 80134de:	0100      	lsleq	r0, r0, #4
 80134e0:	3304      	addeq	r3, #4
 80134e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80134e6:	bf04      	itt	eq
 80134e8:	0080      	lsleq	r0, r0, #2
 80134ea:	3302      	addeq	r3, #2
 80134ec:	2800      	cmp	r0, #0
 80134ee:	db05      	blt.n	80134fc <__hi0bits+0x38>
 80134f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80134f4:	f103 0301 	add.w	r3, r3, #1
 80134f8:	bf08      	it	eq
 80134fa:	2320      	moveq	r3, #32
 80134fc:	4618      	mov	r0, r3
 80134fe:	4770      	bx	lr
 8013500:	2300      	movs	r3, #0
 8013502:	e7e4      	b.n	80134ce <__hi0bits+0xa>

08013504 <__lo0bits>:
 8013504:	6803      	ldr	r3, [r0, #0]
 8013506:	f013 0207 	ands.w	r2, r3, #7
 801350a:	d00c      	beq.n	8013526 <__lo0bits+0x22>
 801350c:	07d9      	lsls	r1, r3, #31
 801350e:	d422      	bmi.n	8013556 <__lo0bits+0x52>
 8013510:	079a      	lsls	r2, r3, #30
 8013512:	bf49      	itett	mi
 8013514:	085b      	lsrmi	r3, r3, #1
 8013516:	089b      	lsrpl	r3, r3, #2
 8013518:	6003      	strmi	r3, [r0, #0]
 801351a:	2201      	movmi	r2, #1
 801351c:	bf5c      	itt	pl
 801351e:	6003      	strpl	r3, [r0, #0]
 8013520:	2202      	movpl	r2, #2
 8013522:	4610      	mov	r0, r2
 8013524:	4770      	bx	lr
 8013526:	b299      	uxth	r1, r3
 8013528:	b909      	cbnz	r1, 801352e <__lo0bits+0x2a>
 801352a:	0c1b      	lsrs	r3, r3, #16
 801352c:	2210      	movs	r2, #16
 801352e:	b2d9      	uxtb	r1, r3
 8013530:	b909      	cbnz	r1, 8013536 <__lo0bits+0x32>
 8013532:	3208      	adds	r2, #8
 8013534:	0a1b      	lsrs	r3, r3, #8
 8013536:	0719      	lsls	r1, r3, #28
 8013538:	bf04      	itt	eq
 801353a:	091b      	lsreq	r3, r3, #4
 801353c:	3204      	addeq	r2, #4
 801353e:	0799      	lsls	r1, r3, #30
 8013540:	bf04      	itt	eq
 8013542:	089b      	lsreq	r3, r3, #2
 8013544:	3202      	addeq	r2, #2
 8013546:	07d9      	lsls	r1, r3, #31
 8013548:	d403      	bmi.n	8013552 <__lo0bits+0x4e>
 801354a:	085b      	lsrs	r3, r3, #1
 801354c:	f102 0201 	add.w	r2, r2, #1
 8013550:	d003      	beq.n	801355a <__lo0bits+0x56>
 8013552:	6003      	str	r3, [r0, #0]
 8013554:	e7e5      	b.n	8013522 <__lo0bits+0x1e>
 8013556:	2200      	movs	r2, #0
 8013558:	e7e3      	b.n	8013522 <__lo0bits+0x1e>
 801355a:	2220      	movs	r2, #32
 801355c:	e7e1      	b.n	8013522 <__lo0bits+0x1e>
	...

08013560 <__i2b>:
 8013560:	b510      	push	{r4, lr}
 8013562:	460c      	mov	r4, r1
 8013564:	2101      	movs	r1, #1
 8013566:	f7ff ff05 	bl	8013374 <_Balloc>
 801356a:	4602      	mov	r2, r0
 801356c:	b928      	cbnz	r0, 801357a <__i2b+0x1a>
 801356e:	4b05      	ldr	r3, [pc, #20]	; (8013584 <__i2b+0x24>)
 8013570:	4805      	ldr	r0, [pc, #20]	; (8013588 <__i2b+0x28>)
 8013572:	f240 1145 	movw	r1, #325	; 0x145
 8013576:	f000 fe79 	bl	801426c <__assert_func>
 801357a:	2301      	movs	r3, #1
 801357c:	6144      	str	r4, [r0, #20]
 801357e:	6103      	str	r3, [r0, #16]
 8013580:	bd10      	pop	{r4, pc}
 8013582:	bf00      	nop
 8013584:	08014db8 	.word	0x08014db8
 8013588:	08014dc9 	.word	0x08014dc9

0801358c <__multiply>:
 801358c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013590:	4691      	mov	r9, r2
 8013592:	690a      	ldr	r2, [r1, #16]
 8013594:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013598:	429a      	cmp	r2, r3
 801359a:	bfb8      	it	lt
 801359c:	460b      	movlt	r3, r1
 801359e:	460c      	mov	r4, r1
 80135a0:	bfbc      	itt	lt
 80135a2:	464c      	movlt	r4, r9
 80135a4:	4699      	movlt	r9, r3
 80135a6:	6927      	ldr	r7, [r4, #16]
 80135a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80135ac:	68a3      	ldr	r3, [r4, #8]
 80135ae:	6861      	ldr	r1, [r4, #4]
 80135b0:	eb07 060a 	add.w	r6, r7, sl
 80135b4:	42b3      	cmp	r3, r6
 80135b6:	b085      	sub	sp, #20
 80135b8:	bfb8      	it	lt
 80135ba:	3101      	addlt	r1, #1
 80135bc:	f7ff feda 	bl	8013374 <_Balloc>
 80135c0:	b930      	cbnz	r0, 80135d0 <__multiply+0x44>
 80135c2:	4602      	mov	r2, r0
 80135c4:	4b44      	ldr	r3, [pc, #272]	; (80136d8 <__multiply+0x14c>)
 80135c6:	4845      	ldr	r0, [pc, #276]	; (80136dc <__multiply+0x150>)
 80135c8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80135cc:	f000 fe4e 	bl	801426c <__assert_func>
 80135d0:	f100 0514 	add.w	r5, r0, #20
 80135d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80135d8:	462b      	mov	r3, r5
 80135da:	2200      	movs	r2, #0
 80135dc:	4543      	cmp	r3, r8
 80135de:	d321      	bcc.n	8013624 <__multiply+0x98>
 80135e0:	f104 0314 	add.w	r3, r4, #20
 80135e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80135e8:	f109 0314 	add.w	r3, r9, #20
 80135ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80135f0:	9202      	str	r2, [sp, #8]
 80135f2:	1b3a      	subs	r2, r7, r4
 80135f4:	3a15      	subs	r2, #21
 80135f6:	f022 0203 	bic.w	r2, r2, #3
 80135fa:	3204      	adds	r2, #4
 80135fc:	f104 0115 	add.w	r1, r4, #21
 8013600:	428f      	cmp	r7, r1
 8013602:	bf38      	it	cc
 8013604:	2204      	movcc	r2, #4
 8013606:	9201      	str	r2, [sp, #4]
 8013608:	9a02      	ldr	r2, [sp, #8]
 801360a:	9303      	str	r3, [sp, #12]
 801360c:	429a      	cmp	r2, r3
 801360e:	d80c      	bhi.n	801362a <__multiply+0x9e>
 8013610:	2e00      	cmp	r6, #0
 8013612:	dd03      	ble.n	801361c <__multiply+0x90>
 8013614:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013618:	2b00      	cmp	r3, #0
 801361a:	d05b      	beq.n	80136d4 <__multiply+0x148>
 801361c:	6106      	str	r6, [r0, #16]
 801361e:	b005      	add	sp, #20
 8013620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013624:	f843 2b04 	str.w	r2, [r3], #4
 8013628:	e7d8      	b.n	80135dc <__multiply+0x50>
 801362a:	f8b3 a000 	ldrh.w	sl, [r3]
 801362e:	f1ba 0f00 	cmp.w	sl, #0
 8013632:	d024      	beq.n	801367e <__multiply+0xf2>
 8013634:	f104 0e14 	add.w	lr, r4, #20
 8013638:	46a9      	mov	r9, r5
 801363a:	f04f 0c00 	mov.w	ip, #0
 801363e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013642:	f8d9 1000 	ldr.w	r1, [r9]
 8013646:	fa1f fb82 	uxth.w	fp, r2
 801364a:	b289      	uxth	r1, r1
 801364c:	fb0a 110b 	mla	r1, sl, fp, r1
 8013650:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013654:	f8d9 2000 	ldr.w	r2, [r9]
 8013658:	4461      	add	r1, ip
 801365a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801365e:	fb0a c20b 	mla	r2, sl, fp, ip
 8013662:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013666:	b289      	uxth	r1, r1
 8013668:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801366c:	4577      	cmp	r7, lr
 801366e:	f849 1b04 	str.w	r1, [r9], #4
 8013672:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013676:	d8e2      	bhi.n	801363e <__multiply+0xb2>
 8013678:	9a01      	ldr	r2, [sp, #4]
 801367a:	f845 c002 	str.w	ip, [r5, r2]
 801367e:	9a03      	ldr	r2, [sp, #12]
 8013680:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013684:	3304      	adds	r3, #4
 8013686:	f1b9 0f00 	cmp.w	r9, #0
 801368a:	d021      	beq.n	80136d0 <__multiply+0x144>
 801368c:	6829      	ldr	r1, [r5, #0]
 801368e:	f104 0c14 	add.w	ip, r4, #20
 8013692:	46ae      	mov	lr, r5
 8013694:	f04f 0a00 	mov.w	sl, #0
 8013698:	f8bc b000 	ldrh.w	fp, [ip]
 801369c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80136a0:	fb09 220b 	mla	r2, r9, fp, r2
 80136a4:	4452      	add	r2, sl
 80136a6:	b289      	uxth	r1, r1
 80136a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80136ac:	f84e 1b04 	str.w	r1, [lr], #4
 80136b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80136b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80136b8:	f8be 1000 	ldrh.w	r1, [lr]
 80136bc:	fb09 110a 	mla	r1, r9, sl, r1
 80136c0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80136c4:	4567      	cmp	r7, ip
 80136c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80136ca:	d8e5      	bhi.n	8013698 <__multiply+0x10c>
 80136cc:	9a01      	ldr	r2, [sp, #4]
 80136ce:	50a9      	str	r1, [r5, r2]
 80136d0:	3504      	adds	r5, #4
 80136d2:	e799      	b.n	8013608 <__multiply+0x7c>
 80136d4:	3e01      	subs	r6, #1
 80136d6:	e79b      	b.n	8013610 <__multiply+0x84>
 80136d8:	08014db8 	.word	0x08014db8
 80136dc:	08014dc9 	.word	0x08014dc9

080136e0 <__pow5mult>:
 80136e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136e4:	4615      	mov	r5, r2
 80136e6:	f012 0203 	ands.w	r2, r2, #3
 80136ea:	4606      	mov	r6, r0
 80136ec:	460f      	mov	r7, r1
 80136ee:	d007      	beq.n	8013700 <__pow5mult+0x20>
 80136f0:	4c25      	ldr	r4, [pc, #148]	; (8013788 <__pow5mult+0xa8>)
 80136f2:	3a01      	subs	r2, #1
 80136f4:	2300      	movs	r3, #0
 80136f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80136fa:	f7ff fe9d 	bl	8013438 <__multadd>
 80136fe:	4607      	mov	r7, r0
 8013700:	10ad      	asrs	r5, r5, #2
 8013702:	d03d      	beq.n	8013780 <__pow5mult+0xa0>
 8013704:	69f4      	ldr	r4, [r6, #28]
 8013706:	b97c      	cbnz	r4, 8013728 <__pow5mult+0x48>
 8013708:	2010      	movs	r0, #16
 801370a:	f7ff fd7f 	bl	801320c <malloc>
 801370e:	4602      	mov	r2, r0
 8013710:	61f0      	str	r0, [r6, #28]
 8013712:	b928      	cbnz	r0, 8013720 <__pow5mult+0x40>
 8013714:	4b1d      	ldr	r3, [pc, #116]	; (801378c <__pow5mult+0xac>)
 8013716:	481e      	ldr	r0, [pc, #120]	; (8013790 <__pow5mult+0xb0>)
 8013718:	f240 11b3 	movw	r1, #435	; 0x1b3
 801371c:	f000 fda6 	bl	801426c <__assert_func>
 8013720:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013724:	6004      	str	r4, [r0, #0]
 8013726:	60c4      	str	r4, [r0, #12]
 8013728:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801372c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013730:	b94c      	cbnz	r4, 8013746 <__pow5mult+0x66>
 8013732:	f240 2171 	movw	r1, #625	; 0x271
 8013736:	4630      	mov	r0, r6
 8013738:	f7ff ff12 	bl	8013560 <__i2b>
 801373c:	2300      	movs	r3, #0
 801373e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013742:	4604      	mov	r4, r0
 8013744:	6003      	str	r3, [r0, #0]
 8013746:	f04f 0900 	mov.w	r9, #0
 801374a:	07eb      	lsls	r3, r5, #31
 801374c:	d50a      	bpl.n	8013764 <__pow5mult+0x84>
 801374e:	4639      	mov	r1, r7
 8013750:	4622      	mov	r2, r4
 8013752:	4630      	mov	r0, r6
 8013754:	f7ff ff1a 	bl	801358c <__multiply>
 8013758:	4639      	mov	r1, r7
 801375a:	4680      	mov	r8, r0
 801375c:	4630      	mov	r0, r6
 801375e:	f7ff fe49 	bl	80133f4 <_Bfree>
 8013762:	4647      	mov	r7, r8
 8013764:	106d      	asrs	r5, r5, #1
 8013766:	d00b      	beq.n	8013780 <__pow5mult+0xa0>
 8013768:	6820      	ldr	r0, [r4, #0]
 801376a:	b938      	cbnz	r0, 801377c <__pow5mult+0x9c>
 801376c:	4622      	mov	r2, r4
 801376e:	4621      	mov	r1, r4
 8013770:	4630      	mov	r0, r6
 8013772:	f7ff ff0b 	bl	801358c <__multiply>
 8013776:	6020      	str	r0, [r4, #0]
 8013778:	f8c0 9000 	str.w	r9, [r0]
 801377c:	4604      	mov	r4, r0
 801377e:	e7e4      	b.n	801374a <__pow5mult+0x6a>
 8013780:	4638      	mov	r0, r7
 8013782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013786:	bf00      	nop
 8013788:	08014f18 	.word	0x08014f18
 801378c:	08014d49 	.word	0x08014d49
 8013790:	08014dc9 	.word	0x08014dc9

08013794 <__lshift>:
 8013794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013798:	460c      	mov	r4, r1
 801379a:	6849      	ldr	r1, [r1, #4]
 801379c:	6923      	ldr	r3, [r4, #16]
 801379e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80137a2:	68a3      	ldr	r3, [r4, #8]
 80137a4:	4607      	mov	r7, r0
 80137a6:	4691      	mov	r9, r2
 80137a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80137ac:	f108 0601 	add.w	r6, r8, #1
 80137b0:	42b3      	cmp	r3, r6
 80137b2:	db0b      	blt.n	80137cc <__lshift+0x38>
 80137b4:	4638      	mov	r0, r7
 80137b6:	f7ff fddd 	bl	8013374 <_Balloc>
 80137ba:	4605      	mov	r5, r0
 80137bc:	b948      	cbnz	r0, 80137d2 <__lshift+0x3e>
 80137be:	4602      	mov	r2, r0
 80137c0:	4b28      	ldr	r3, [pc, #160]	; (8013864 <__lshift+0xd0>)
 80137c2:	4829      	ldr	r0, [pc, #164]	; (8013868 <__lshift+0xd4>)
 80137c4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80137c8:	f000 fd50 	bl	801426c <__assert_func>
 80137cc:	3101      	adds	r1, #1
 80137ce:	005b      	lsls	r3, r3, #1
 80137d0:	e7ee      	b.n	80137b0 <__lshift+0x1c>
 80137d2:	2300      	movs	r3, #0
 80137d4:	f100 0114 	add.w	r1, r0, #20
 80137d8:	f100 0210 	add.w	r2, r0, #16
 80137dc:	4618      	mov	r0, r3
 80137de:	4553      	cmp	r3, sl
 80137e0:	db33      	blt.n	801384a <__lshift+0xb6>
 80137e2:	6920      	ldr	r0, [r4, #16]
 80137e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80137e8:	f104 0314 	add.w	r3, r4, #20
 80137ec:	f019 091f 	ands.w	r9, r9, #31
 80137f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80137f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80137f8:	d02b      	beq.n	8013852 <__lshift+0xbe>
 80137fa:	f1c9 0e20 	rsb	lr, r9, #32
 80137fe:	468a      	mov	sl, r1
 8013800:	2200      	movs	r2, #0
 8013802:	6818      	ldr	r0, [r3, #0]
 8013804:	fa00 f009 	lsl.w	r0, r0, r9
 8013808:	4310      	orrs	r0, r2
 801380a:	f84a 0b04 	str.w	r0, [sl], #4
 801380e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013812:	459c      	cmp	ip, r3
 8013814:	fa22 f20e 	lsr.w	r2, r2, lr
 8013818:	d8f3      	bhi.n	8013802 <__lshift+0x6e>
 801381a:	ebac 0304 	sub.w	r3, ip, r4
 801381e:	3b15      	subs	r3, #21
 8013820:	f023 0303 	bic.w	r3, r3, #3
 8013824:	3304      	adds	r3, #4
 8013826:	f104 0015 	add.w	r0, r4, #21
 801382a:	4584      	cmp	ip, r0
 801382c:	bf38      	it	cc
 801382e:	2304      	movcc	r3, #4
 8013830:	50ca      	str	r2, [r1, r3]
 8013832:	b10a      	cbz	r2, 8013838 <__lshift+0xa4>
 8013834:	f108 0602 	add.w	r6, r8, #2
 8013838:	3e01      	subs	r6, #1
 801383a:	4638      	mov	r0, r7
 801383c:	612e      	str	r6, [r5, #16]
 801383e:	4621      	mov	r1, r4
 8013840:	f7ff fdd8 	bl	80133f4 <_Bfree>
 8013844:	4628      	mov	r0, r5
 8013846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801384a:	f842 0f04 	str.w	r0, [r2, #4]!
 801384e:	3301      	adds	r3, #1
 8013850:	e7c5      	b.n	80137de <__lshift+0x4a>
 8013852:	3904      	subs	r1, #4
 8013854:	f853 2b04 	ldr.w	r2, [r3], #4
 8013858:	f841 2f04 	str.w	r2, [r1, #4]!
 801385c:	459c      	cmp	ip, r3
 801385e:	d8f9      	bhi.n	8013854 <__lshift+0xc0>
 8013860:	e7ea      	b.n	8013838 <__lshift+0xa4>
 8013862:	bf00      	nop
 8013864:	08014db8 	.word	0x08014db8
 8013868:	08014dc9 	.word	0x08014dc9

0801386c <__mcmp>:
 801386c:	b530      	push	{r4, r5, lr}
 801386e:	6902      	ldr	r2, [r0, #16]
 8013870:	690c      	ldr	r4, [r1, #16]
 8013872:	1b12      	subs	r2, r2, r4
 8013874:	d10e      	bne.n	8013894 <__mcmp+0x28>
 8013876:	f100 0314 	add.w	r3, r0, #20
 801387a:	3114      	adds	r1, #20
 801387c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013880:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013884:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013888:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801388c:	42a5      	cmp	r5, r4
 801388e:	d003      	beq.n	8013898 <__mcmp+0x2c>
 8013890:	d305      	bcc.n	801389e <__mcmp+0x32>
 8013892:	2201      	movs	r2, #1
 8013894:	4610      	mov	r0, r2
 8013896:	bd30      	pop	{r4, r5, pc}
 8013898:	4283      	cmp	r3, r0
 801389a:	d3f3      	bcc.n	8013884 <__mcmp+0x18>
 801389c:	e7fa      	b.n	8013894 <__mcmp+0x28>
 801389e:	f04f 32ff 	mov.w	r2, #4294967295
 80138a2:	e7f7      	b.n	8013894 <__mcmp+0x28>

080138a4 <__mdiff>:
 80138a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138a8:	460c      	mov	r4, r1
 80138aa:	4606      	mov	r6, r0
 80138ac:	4611      	mov	r1, r2
 80138ae:	4620      	mov	r0, r4
 80138b0:	4690      	mov	r8, r2
 80138b2:	f7ff ffdb 	bl	801386c <__mcmp>
 80138b6:	1e05      	subs	r5, r0, #0
 80138b8:	d110      	bne.n	80138dc <__mdiff+0x38>
 80138ba:	4629      	mov	r1, r5
 80138bc:	4630      	mov	r0, r6
 80138be:	f7ff fd59 	bl	8013374 <_Balloc>
 80138c2:	b930      	cbnz	r0, 80138d2 <__mdiff+0x2e>
 80138c4:	4b3a      	ldr	r3, [pc, #232]	; (80139b0 <__mdiff+0x10c>)
 80138c6:	4602      	mov	r2, r0
 80138c8:	f240 2137 	movw	r1, #567	; 0x237
 80138cc:	4839      	ldr	r0, [pc, #228]	; (80139b4 <__mdiff+0x110>)
 80138ce:	f000 fccd 	bl	801426c <__assert_func>
 80138d2:	2301      	movs	r3, #1
 80138d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80138d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138dc:	bfa4      	itt	ge
 80138de:	4643      	movge	r3, r8
 80138e0:	46a0      	movge	r8, r4
 80138e2:	4630      	mov	r0, r6
 80138e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80138e8:	bfa6      	itte	ge
 80138ea:	461c      	movge	r4, r3
 80138ec:	2500      	movge	r5, #0
 80138ee:	2501      	movlt	r5, #1
 80138f0:	f7ff fd40 	bl	8013374 <_Balloc>
 80138f4:	b920      	cbnz	r0, 8013900 <__mdiff+0x5c>
 80138f6:	4b2e      	ldr	r3, [pc, #184]	; (80139b0 <__mdiff+0x10c>)
 80138f8:	4602      	mov	r2, r0
 80138fa:	f240 2145 	movw	r1, #581	; 0x245
 80138fe:	e7e5      	b.n	80138cc <__mdiff+0x28>
 8013900:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013904:	6926      	ldr	r6, [r4, #16]
 8013906:	60c5      	str	r5, [r0, #12]
 8013908:	f104 0914 	add.w	r9, r4, #20
 801390c:	f108 0514 	add.w	r5, r8, #20
 8013910:	f100 0e14 	add.w	lr, r0, #20
 8013914:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013918:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801391c:	f108 0210 	add.w	r2, r8, #16
 8013920:	46f2      	mov	sl, lr
 8013922:	2100      	movs	r1, #0
 8013924:	f859 3b04 	ldr.w	r3, [r9], #4
 8013928:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801392c:	fa11 f88b 	uxtah	r8, r1, fp
 8013930:	b299      	uxth	r1, r3
 8013932:	0c1b      	lsrs	r3, r3, #16
 8013934:	eba8 0801 	sub.w	r8, r8, r1
 8013938:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801393c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013940:	fa1f f888 	uxth.w	r8, r8
 8013944:	1419      	asrs	r1, r3, #16
 8013946:	454e      	cmp	r6, r9
 8013948:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801394c:	f84a 3b04 	str.w	r3, [sl], #4
 8013950:	d8e8      	bhi.n	8013924 <__mdiff+0x80>
 8013952:	1b33      	subs	r3, r6, r4
 8013954:	3b15      	subs	r3, #21
 8013956:	f023 0303 	bic.w	r3, r3, #3
 801395a:	3304      	adds	r3, #4
 801395c:	3415      	adds	r4, #21
 801395e:	42a6      	cmp	r6, r4
 8013960:	bf38      	it	cc
 8013962:	2304      	movcc	r3, #4
 8013964:	441d      	add	r5, r3
 8013966:	4473      	add	r3, lr
 8013968:	469e      	mov	lr, r3
 801396a:	462e      	mov	r6, r5
 801396c:	4566      	cmp	r6, ip
 801396e:	d30e      	bcc.n	801398e <__mdiff+0xea>
 8013970:	f10c 0203 	add.w	r2, ip, #3
 8013974:	1b52      	subs	r2, r2, r5
 8013976:	f022 0203 	bic.w	r2, r2, #3
 801397a:	3d03      	subs	r5, #3
 801397c:	45ac      	cmp	ip, r5
 801397e:	bf38      	it	cc
 8013980:	2200      	movcc	r2, #0
 8013982:	4413      	add	r3, r2
 8013984:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013988:	b17a      	cbz	r2, 80139aa <__mdiff+0x106>
 801398a:	6107      	str	r7, [r0, #16]
 801398c:	e7a4      	b.n	80138d8 <__mdiff+0x34>
 801398e:	f856 8b04 	ldr.w	r8, [r6], #4
 8013992:	fa11 f288 	uxtah	r2, r1, r8
 8013996:	1414      	asrs	r4, r2, #16
 8013998:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801399c:	b292      	uxth	r2, r2
 801399e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80139a2:	f84e 2b04 	str.w	r2, [lr], #4
 80139a6:	1421      	asrs	r1, r4, #16
 80139a8:	e7e0      	b.n	801396c <__mdiff+0xc8>
 80139aa:	3f01      	subs	r7, #1
 80139ac:	e7ea      	b.n	8013984 <__mdiff+0xe0>
 80139ae:	bf00      	nop
 80139b0:	08014db8 	.word	0x08014db8
 80139b4:	08014dc9 	.word	0x08014dc9

080139b8 <__d2b>:
 80139b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80139bc:	460f      	mov	r7, r1
 80139be:	2101      	movs	r1, #1
 80139c0:	ec59 8b10 	vmov	r8, r9, d0
 80139c4:	4616      	mov	r6, r2
 80139c6:	f7ff fcd5 	bl	8013374 <_Balloc>
 80139ca:	4604      	mov	r4, r0
 80139cc:	b930      	cbnz	r0, 80139dc <__d2b+0x24>
 80139ce:	4602      	mov	r2, r0
 80139d0:	4b24      	ldr	r3, [pc, #144]	; (8013a64 <__d2b+0xac>)
 80139d2:	4825      	ldr	r0, [pc, #148]	; (8013a68 <__d2b+0xb0>)
 80139d4:	f240 310f 	movw	r1, #783	; 0x30f
 80139d8:	f000 fc48 	bl	801426c <__assert_func>
 80139dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80139e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80139e4:	bb2d      	cbnz	r5, 8013a32 <__d2b+0x7a>
 80139e6:	9301      	str	r3, [sp, #4]
 80139e8:	f1b8 0300 	subs.w	r3, r8, #0
 80139ec:	d026      	beq.n	8013a3c <__d2b+0x84>
 80139ee:	4668      	mov	r0, sp
 80139f0:	9300      	str	r3, [sp, #0]
 80139f2:	f7ff fd87 	bl	8013504 <__lo0bits>
 80139f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80139fa:	b1e8      	cbz	r0, 8013a38 <__d2b+0x80>
 80139fc:	f1c0 0320 	rsb	r3, r0, #32
 8013a00:	fa02 f303 	lsl.w	r3, r2, r3
 8013a04:	430b      	orrs	r3, r1
 8013a06:	40c2      	lsrs	r2, r0
 8013a08:	6163      	str	r3, [r4, #20]
 8013a0a:	9201      	str	r2, [sp, #4]
 8013a0c:	9b01      	ldr	r3, [sp, #4]
 8013a0e:	61a3      	str	r3, [r4, #24]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	bf14      	ite	ne
 8013a14:	2202      	movne	r2, #2
 8013a16:	2201      	moveq	r2, #1
 8013a18:	6122      	str	r2, [r4, #16]
 8013a1a:	b1bd      	cbz	r5, 8013a4c <__d2b+0x94>
 8013a1c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013a20:	4405      	add	r5, r0
 8013a22:	603d      	str	r5, [r7, #0]
 8013a24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013a28:	6030      	str	r0, [r6, #0]
 8013a2a:	4620      	mov	r0, r4
 8013a2c:	b003      	add	sp, #12
 8013a2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013a32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013a36:	e7d6      	b.n	80139e6 <__d2b+0x2e>
 8013a38:	6161      	str	r1, [r4, #20]
 8013a3a:	e7e7      	b.n	8013a0c <__d2b+0x54>
 8013a3c:	a801      	add	r0, sp, #4
 8013a3e:	f7ff fd61 	bl	8013504 <__lo0bits>
 8013a42:	9b01      	ldr	r3, [sp, #4]
 8013a44:	6163      	str	r3, [r4, #20]
 8013a46:	3020      	adds	r0, #32
 8013a48:	2201      	movs	r2, #1
 8013a4a:	e7e5      	b.n	8013a18 <__d2b+0x60>
 8013a4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013a50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013a54:	6038      	str	r0, [r7, #0]
 8013a56:	6918      	ldr	r0, [r3, #16]
 8013a58:	f7ff fd34 	bl	80134c4 <__hi0bits>
 8013a5c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013a60:	e7e2      	b.n	8013a28 <__d2b+0x70>
 8013a62:	bf00      	nop
 8013a64:	08014db8 	.word	0x08014db8
 8013a68:	08014dc9 	.word	0x08014dc9

08013a6c <_malloc_usable_size_r>:
 8013a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a70:	1f18      	subs	r0, r3, #4
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	bfbc      	itt	lt
 8013a76:	580b      	ldrlt	r3, [r1, r0]
 8013a78:	18c0      	addlt	r0, r0, r3
 8013a7a:	4770      	bx	lr

08013a7c <__ssputs_r>:
 8013a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a80:	688e      	ldr	r6, [r1, #8]
 8013a82:	461f      	mov	r7, r3
 8013a84:	42be      	cmp	r6, r7
 8013a86:	680b      	ldr	r3, [r1, #0]
 8013a88:	4682      	mov	sl, r0
 8013a8a:	460c      	mov	r4, r1
 8013a8c:	4690      	mov	r8, r2
 8013a8e:	d82c      	bhi.n	8013aea <__ssputs_r+0x6e>
 8013a90:	898a      	ldrh	r2, [r1, #12]
 8013a92:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013a96:	d026      	beq.n	8013ae6 <__ssputs_r+0x6a>
 8013a98:	6965      	ldr	r5, [r4, #20]
 8013a9a:	6909      	ldr	r1, [r1, #16]
 8013a9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013aa0:	eba3 0901 	sub.w	r9, r3, r1
 8013aa4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013aa8:	1c7b      	adds	r3, r7, #1
 8013aaa:	444b      	add	r3, r9
 8013aac:	106d      	asrs	r5, r5, #1
 8013aae:	429d      	cmp	r5, r3
 8013ab0:	bf38      	it	cc
 8013ab2:	461d      	movcc	r5, r3
 8013ab4:	0553      	lsls	r3, r2, #21
 8013ab6:	d527      	bpl.n	8013b08 <__ssputs_r+0x8c>
 8013ab8:	4629      	mov	r1, r5
 8013aba:	f7ff fbcf 	bl	801325c <_malloc_r>
 8013abe:	4606      	mov	r6, r0
 8013ac0:	b360      	cbz	r0, 8013b1c <__ssputs_r+0xa0>
 8013ac2:	6921      	ldr	r1, [r4, #16]
 8013ac4:	464a      	mov	r2, r9
 8013ac6:	f7fe fcca 	bl	801245e <memcpy>
 8013aca:	89a3      	ldrh	r3, [r4, #12]
 8013acc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013ad4:	81a3      	strh	r3, [r4, #12]
 8013ad6:	6126      	str	r6, [r4, #16]
 8013ad8:	6165      	str	r5, [r4, #20]
 8013ada:	444e      	add	r6, r9
 8013adc:	eba5 0509 	sub.w	r5, r5, r9
 8013ae0:	6026      	str	r6, [r4, #0]
 8013ae2:	60a5      	str	r5, [r4, #8]
 8013ae4:	463e      	mov	r6, r7
 8013ae6:	42be      	cmp	r6, r7
 8013ae8:	d900      	bls.n	8013aec <__ssputs_r+0x70>
 8013aea:	463e      	mov	r6, r7
 8013aec:	6820      	ldr	r0, [r4, #0]
 8013aee:	4632      	mov	r2, r6
 8013af0:	4641      	mov	r1, r8
 8013af2:	f000 fb6f 	bl	80141d4 <memmove>
 8013af6:	68a3      	ldr	r3, [r4, #8]
 8013af8:	1b9b      	subs	r3, r3, r6
 8013afa:	60a3      	str	r3, [r4, #8]
 8013afc:	6823      	ldr	r3, [r4, #0]
 8013afe:	4433      	add	r3, r6
 8013b00:	6023      	str	r3, [r4, #0]
 8013b02:	2000      	movs	r0, #0
 8013b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b08:	462a      	mov	r2, r5
 8013b0a:	f7fd fd15 	bl	8011538 <_realloc_r>
 8013b0e:	4606      	mov	r6, r0
 8013b10:	2800      	cmp	r0, #0
 8013b12:	d1e0      	bne.n	8013ad6 <__ssputs_r+0x5a>
 8013b14:	6921      	ldr	r1, [r4, #16]
 8013b16:	4650      	mov	r0, sl
 8013b18:	f7ff fb2c 	bl	8013174 <_free_r>
 8013b1c:	230c      	movs	r3, #12
 8013b1e:	f8ca 3000 	str.w	r3, [sl]
 8013b22:	89a3      	ldrh	r3, [r4, #12]
 8013b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013b28:	81a3      	strh	r3, [r4, #12]
 8013b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8013b2e:	e7e9      	b.n	8013b04 <__ssputs_r+0x88>

08013b30 <_svfiprintf_r>:
 8013b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b34:	4698      	mov	r8, r3
 8013b36:	898b      	ldrh	r3, [r1, #12]
 8013b38:	061b      	lsls	r3, r3, #24
 8013b3a:	b09d      	sub	sp, #116	; 0x74
 8013b3c:	4607      	mov	r7, r0
 8013b3e:	460d      	mov	r5, r1
 8013b40:	4614      	mov	r4, r2
 8013b42:	d50e      	bpl.n	8013b62 <_svfiprintf_r+0x32>
 8013b44:	690b      	ldr	r3, [r1, #16]
 8013b46:	b963      	cbnz	r3, 8013b62 <_svfiprintf_r+0x32>
 8013b48:	2140      	movs	r1, #64	; 0x40
 8013b4a:	f7ff fb87 	bl	801325c <_malloc_r>
 8013b4e:	6028      	str	r0, [r5, #0]
 8013b50:	6128      	str	r0, [r5, #16]
 8013b52:	b920      	cbnz	r0, 8013b5e <_svfiprintf_r+0x2e>
 8013b54:	230c      	movs	r3, #12
 8013b56:	603b      	str	r3, [r7, #0]
 8013b58:	f04f 30ff 	mov.w	r0, #4294967295
 8013b5c:	e0d0      	b.n	8013d00 <_svfiprintf_r+0x1d0>
 8013b5e:	2340      	movs	r3, #64	; 0x40
 8013b60:	616b      	str	r3, [r5, #20]
 8013b62:	2300      	movs	r3, #0
 8013b64:	9309      	str	r3, [sp, #36]	; 0x24
 8013b66:	2320      	movs	r3, #32
 8013b68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b70:	2330      	movs	r3, #48	; 0x30
 8013b72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013d18 <_svfiprintf_r+0x1e8>
 8013b76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b7a:	f04f 0901 	mov.w	r9, #1
 8013b7e:	4623      	mov	r3, r4
 8013b80:	469a      	mov	sl, r3
 8013b82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b86:	b10a      	cbz	r2, 8013b8c <_svfiprintf_r+0x5c>
 8013b88:	2a25      	cmp	r2, #37	; 0x25
 8013b8a:	d1f9      	bne.n	8013b80 <_svfiprintf_r+0x50>
 8013b8c:	ebba 0b04 	subs.w	fp, sl, r4
 8013b90:	d00b      	beq.n	8013baa <_svfiprintf_r+0x7a>
 8013b92:	465b      	mov	r3, fp
 8013b94:	4622      	mov	r2, r4
 8013b96:	4629      	mov	r1, r5
 8013b98:	4638      	mov	r0, r7
 8013b9a:	f7ff ff6f 	bl	8013a7c <__ssputs_r>
 8013b9e:	3001      	adds	r0, #1
 8013ba0:	f000 80a9 	beq.w	8013cf6 <_svfiprintf_r+0x1c6>
 8013ba4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013ba6:	445a      	add	r2, fp
 8013ba8:	9209      	str	r2, [sp, #36]	; 0x24
 8013baa:	f89a 3000 	ldrb.w	r3, [sl]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	f000 80a1 	beq.w	8013cf6 <_svfiprintf_r+0x1c6>
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8013bba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013bbe:	f10a 0a01 	add.w	sl, sl, #1
 8013bc2:	9304      	str	r3, [sp, #16]
 8013bc4:	9307      	str	r3, [sp, #28]
 8013bc6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013bca:	931a      	str	r3, [sp, #104]	; 0x68
 8013bcc:	4654      	mov	r4, sl
 8013bce:	2205      	movs	r2, #5
 8013bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013bd4:	4850      	ldr	r0, [pc, #320]	; (8013d18 <_svfiprintf_r+0x1e8>)
 8013bd6:	f7ec fb0b 	bl	80001f0 <memchr>
 8013bda:	9a04      	ldr	r2, [sp, #16]
 8013bdc:	b9d8      	cbnz	r0, 8013c16 <_svfiprintf_r+0xe6>
 8013bde:	06d0      	lsls	r0, r2, #27
 8013be0:	bf44      	itt	mi
 8013be2:	2320      	movmi	r3, #32
 8013be4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013be8:	0711      	lsls	r1, r2, #28
 8013bea:	bf44      	itt	mi
 8013bec:	232b      	movmi	r3, #43	; 0x2b
 8013bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bf2:	f89a 3000 	ldrb.w	r3, [sl]
 8013bf6:	2b2a      	cmp	r3, #42	; 0x2a
 8013bf8:	d015      	beq.n	8013c26 <_svfiprintf_r+0xf6>
 8013bfa:	9a07      	ldr	r2, [sp, #28]
 8013bfc:	4654      	mov	r4, sl
 8013bfe:	2000      	movs	r0, #0
 8013c00:	f04f 0c0a 	mov.w	ip, #10
 8013c04:	4621      	mov	r1, r4
 8013c06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013c0a:	3b30      	subs	r3, #48	; 0x30
 8013c0c:	2b09      	cmp	r3, #9
 8013c0e:	d94d      	bls.n	8013cac <_svfiprintf_r+0x17c>
 8013c10:	b1b0      	cbz	r0, 8013c40 <_svfiprintf_r+0x110>
 8013c12:	9207      	str	r2, [sp, #28]
 8013c14:	e014      	b.n	8013c40 <_svfiprintf_r+0x110>
 8013c16:	eba0 0308 	sub.w	r3, r0, r8
 8013c1a:	fa09 f303 	lsl.w	r3, r9, r3
 8013c1e:	4313      	orrs	r3, r2
 8013c20:	9304      	str	r3, [sp, #16]
 8013c22:	46a2      	mov	sl, r4
 8013c24:	e7d2      	b.n	8013bcc <_svfiprintf_r+0x9c>
 8013c26:	9b03      	ldr	r3, [sp, #12]
 8013c28:	1d19      	adds	r1, r3, #4
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	9103      	str	r1, [sp, #12]
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	bfbb      	ittet	lt
 8013c32:	425b      	neglt	r3, r3
 8013c34:	f042 0202 	orrlt.w	r2, r2, #2
 8013c38:	9307      	strge	r3, [sp, #28]
 8013c3a:	9307      	strlt	r3, [sp, #28]
 8013c3c:	bfb8      	it	lt
 8013c3e:	9204      	strlt	r2, [sp, #16]
 8013c40:	7823      	ldrb	r3, [r4, #0]
 8013c42:	2b2e      	cmp	r3, #46	; 0x2e
 8013c44:	d10c      	bne.n	8013c60 <_svfiprintf_r+0x130>
 8013c46:	7863      	ldrb	r3, [r4, #1]
 8013c48:	2b2a      	cmp	r3, #42	; 0x2a
 8013c4a:	d134      	bne.n	8013cb6 <_svfiprintf_r+0x186>
 8013c4c:	9b03      	ldr	r3, [sp, #12]
 8013c4e:	1d1a      	adds	r2, r3, #4
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	9203      	str	r2, [sp, #12]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	bfb8      	it	lt
 8013c58:	f04f 33ff 	movlt.w	r3, #4294967295
 8013c5c:	3402      	adds	r4, #2
 8013c5e:	9305      	str	r3, [sp, #20]
 8013c60:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8013d28 <_svfiprintf_r+0x1f8>
 8013c64:	7821      	ldrb	r1, [r4, #0]
 8013c66:	2203      	movs	r2, #3
 8013c68:	4650      	mov	r0, sl
 8013c6a:	f7ec fac1 	bl	80001f0 <memchr>
 8013c6e:	b138      	cbz	r0, 8013c80 <_svfiprintf_r+0x150>
 8013c70:	9b04      	ldr	r3, [sp, #16]
 8013c72:	eba0 000a 	sub.w	r0, r0, sl
 8013c76:	2240      	movs	r2, #64	; 0x40
 8013c78:	4082      	lsls	r2, r0
 8013c7a:	4313      	orrs	r3, r2
 8013c7c:	3401      	adds	r4, #1
 8013c7e:	9304      	str	r3, [sp, #16]
 8013c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c84:	4825      	ldr	r0, [pc, #148]	; (8013d1c <_svfiprintf_r+0x1ec>)
 8013c86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c8a:	2206      	movs	r2, #6
 8013c8c:	f7ec fab0 	bl	80001f0 <memchr>
 8013c90:	2800      	cmp	r0, #0
 8013c92:	d038      	beq.n	8013d06 <_svfiprintf_r+0x1d6>
 8013c94:	4b22      	ldr	r3, [pc, #136]	; (8013d20 <_svfiprintf_r+0x1f0>)
 8013c96:	bb1b      	cbnz	r3, 8013ce0 <_svfiprintf_r+0x1b0>
 8013c98:	9b03      	ldr	r3, [sp, #12]
 8013c9a:	3307      	adds	r3, #7
 8013c9c:	f023 0307 	bic.w	r3, r3, #7
 8013ca0:	3308      	adds	r3, #8
 8013ca2:	9303      	str	r3, [sp, #12]
 8013ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ca6:	4433      	add	r3, r6
 8013ca8:	9309      	str	r3, [sp, #36]	; 0x24
 8013caa:	e768      	b.n	8013b7e <_svfiprintf_r+0x4e>
 8013cac:	fb0c 3202 	mla	r2, ip, r2, r3
 8013cb0:	460c      	mov	r4, r1
 8013cb2:	2001      	movs	r0, #1
 8013cb4:	e7a6      	b.n	8013c04 <_svfiprintf_r+0xd4>
 8013cb6:	2300      	movs	r3, #0
 8013cb8:	3401      	adds	r4, #1
 8013cba:	9305      	str	r3, [sp, #20]
 8013cbc:	4619      	mov	r1, r3
 8013cbe:	f04f 0c0a 	mov.w	ip, #10
 8013cc2:	4620      	mov	r0, r4
 8013cc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013cc8:	3a30      	subs	r2, #48	; 0x30
 8013cca:	2a09      	cmp	r2, #9
 8013ccc:	d903      	bls.n	8013cd6 <_svfiprintf_r+0x1a6>
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d0c6      	beq.n	8013c60 <_svfiprintf_r+0x130>
 8013cd2:	9105      	str	r1, [sp, #20]
 8013cd4:	e7c4      	b.n	8013c60 <_svfiprintf_r+0x130>
 8013cd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8013cda:	4604      	mov	r4, r0
 8013cdc:	2301      	movs	r3, #1
 8013cde:	e7f0      	b.n	8013cc2 <_svfiprintf_r+0x192>
 8013ce0:	ab03      	add	r3, sp, #12
 8013ce2:	9300      	str	r3, [sp, #0]
 8013ce4:	462a      	mov	r2, r5
 8013ce6:	4b0f      	ldr	r3, [pc, #60]	; (8013d24 <_svfiprintf_r+0x1f4>)
 8013ce8:	a904      	add	r1, sp, #16
 8013cea:	4638      	mov	r0, r7
 8013cec:	f7fd fcf4 	bl	80116d8 <_printf_float>
 8013cf0:	1c42      	adds	r2, r0, #1
 8013cf2:	4606      	mov	r6, r0
 8013cf4:	d1d6      	bne.n	8013ca4 <_svfiprintf_r+0x174>
 8013cf6:	89ab      	ldrh	r3, [r5, #12]
 8013cf8:	065b      	lsls	r3, r3, #25
 8013cfa:	f53f af2d 	bmi.w	8013b58 <_svfiprintf_r+0x28>
 8013cfe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013d00:	b01d      	add	sp, #116	; 0x74
 8013d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d06:	ab03      	add	r3, sp, #12
 8013d08:	9300      	str	r3, [sp, #0]
 8013d0a:	462a      	mov	r2, r5
 8013d0c:	4b05      	ldr	r3, [pc, #20]	; (8013d24 <_svfiprintf_r+0x1f4>)
 8013d0e:	a904      	add	r1, sp, #16
 8013d10:	4638      	mov	r0, r7
 8013d12:	f7fd ff85 	bl	8011c20 <_printf_i>
 8013d16:	e7eb      	b.n	8013cf0 <_svfiprintf_r+0x1c0>
 8013d18:	08014f24 	.word	0x08014f24
 8013d1c:	08014f2e 	.word	0x08014f2e
 8013d20:	080116d9 	.word	0x080116d9
 8013d24:	08013a7d 	.word	0x08013a7d
 8013d28:	08014f2a 	.word	0x08014f2a

08013d2c <__sfputc_r>:
 8013d2c:	6893      	ldr	r3, [r2, #8]
 8013d2e:	3b01      	subs	r3, #1
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	b410      	push	{r4}
 8013d34:	6093      	str	r3, [r2, #8]
 8013d36:	da08      	bge.n	8013d4a <__sfputc_r+0x1e>
 8013d38:	6994      	ldr	r4, [r2, #24]
 8013d3a:	42a3      	cmp	r3, r4
 8013d3c:	db01      	blt.n	8013d42 <__sfputc_r+0x16>
 8013d3e:	290a      	cmp	r1, #10
 8013d40:	d103      	bne.n	8013d4a <__sfputc_r+0x1e>
 8013d42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d46:	f7fe ba20 	b.w	801218a <__swbuf_r>
 8013d4a:	6813      	ldr	r3, [r2, #0]
 8013d4c:	1c58      	adds	r0, r3, #1
 8013d4e:	6010      	str	r0, [r2, #0]
 8013d50:	7019      	strb	r1, [r3, #0]
 8013d52:	4608      	mov	r0, r1
 8013d54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d58:	4770      	bx	lr

08013d5a <__sfputs_r>:
 8013d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d5c:	4606      	mov	r6, r0
 8013d5e:	460f      	mov	r7, r1
 8013d60:	4614      	mov	r4, r2
 8013d62:	18d5      	adds	r5, r2, r3
 8013d64:	42ac      	cmp	r4, r5
 8013d66:	d101      	bne.n	8013d6c <__sfputs_r+0x12>
 8013d68:	2000      	movs	r0, #0
 8013d6a:	e007      	b.n	8013d7c <__sfputs_r+0x22>
 8013d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d70:	463a      	mov	r2, r7
 8013d72:	4630      	mov	r0, r6
 8013d74:	f7ff ffda 	bl	8013d2c <__sfputc_r>
 8013d78:	1c43      	adds	r3, r0, #1
 8013d7a:	d1f3      	bne.n	8013d64 <__sfputs_r+0xa>
 8013d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013d80 <_vfiprintf_r>:
 8013d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d84:	460d      	mov	r5, r1
 8013d86:	b09d      	sub	sp, #116	; 0x74
 8013d88:	4614      	mov	r4, r2
 8013d8a:	4698      	mov	r8, r3
 8013d8c:	4606      	mov	r6, r0
 8013d8e:	b118      	cbz	r0, 8013d98 <_vfiprintf_r+0x18>
 8013d90:	6a03      	ldr	r3, [r0, #32]
 8013d92:	b90b      	cbnz	r3, 8013d98 <_vfiprintf_r+0x18>
 8013d94:	f7fe f8f2 	bl	8011f7c <__sinit>
 8013d98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013d9a:	07d9      	lsls	r1, r3, #31
 8013d9c:	d405      	bmi.n	8013daa <_vfiprintf_r+0x2a>
 8013d9e:	89ab      	ldrh	r3, [r5, #12]
 8013da0:	059a      	lsls	r2, r3, #22
 8013da2:	d402      	bmi.n	8013daa <_vfiprintf_r+0x2a>
 8013da4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013da6:	f7fe fb58 	bl	801245a <__retarget_lock_acquire_recursive>
 8013daa:	89ab      	ldrh	r3, [r5, #12]
 8013dac:	071b      	lsls	r3, r3, #28
 8013dae:	d501      	bpl.n	8013db4 <_vfiprintf_r+0x34>
 8013db0:	692b      	ldr	r3, [r5, #16]
 8013db2:	b99b      	cbnz	r3, 8013ddc <_vfiprintf_r+0x5c>
 8013db4:	4629      	mov	r1, r5
 8013db6:	4630      	mov	r0, r6
 8013db8:	f7fe fa24 	bl	8012204 <__swsetup_r>
 8013dbc:	b170      	cbz	r0, 8013ddc <_vfiprintf_r+0x5c>
 8013dbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013dc0:	07dc      	lsls	r4, r3, #31
 8013dc2:	d504      	bpl.n	8013dce <_vfiprintf_r+0x4e>
 8013dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8013dc8:	b01d      	add	sp, #116	; 0x74
 8013dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dce:	89ab      	ldrh	r3, [r5, #12]
 8013dd0:	0598      	lsls	r0, r3, #22
 8013dd2:	d4f7      	bmi.n	8013dc4 <_vfiprintf_r+0x44>
 8013dd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013dd6:	f7fe fb41 	bl	801245c <__retarget_lock_release_recursive>
 8013dda:	e7f3      	b.n	8013dc4 <_vfiprintf_r+0x44>
 8013ddc:	2300      	movs	r3, #0
 8013dde:	9309      	str	r3, [sp, #36]	; 0x24
 8013de0:	2320      	movs	r3, #32
 8013de2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013de6:	f8cd 800c 	str.w	r8, [sp, #12]
 8013dea:	2330      	movs	r3, #48	; 0x30
 8013dec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8013fa0 <_vfiprintf_r+0x220>
 8013df0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013df4:	f04f 0901 	mov.w	r9, #1
 8013df8:	4623      	mov	r3, r4
 8013dfa:	469a      	mov	sl, r3
 8013dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e00:	b10a      	cbz	r2, 8013e06 <_vfiprintf_r+0x86>
 8013e02:	2a25      	cmp	r2, #37	; 0x25
 8013e04:	d1f9      	bne.n	8013dfa <_vfiprintf_r+0x7a>
 8013e06:	ebba 0b04 	subs.w	fp, sl, r4
 8013e0a:	d00b      	beq.n	8013e24 <_vfiprintf_r+0xa4>
 8013e0c:	465b      	mov	r3, fp
 8013e0e:	4622      	mov	r2, r4
 8013e10:	4629      	mov	r1, r5
 8013e12:	4630      	mov	r0, r6
 8013e14:	f7ff ffa1 	bl	8013d5a <__sfputs_r>
 8013e18:	3001      	adds	r0, #1
 8013e1a:	f000 80a9 	beq.w	8013f70 <_vfiprintf_r+0x1f0>
 8013e1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013e20:	445a      	add	r2, fp
 8013e22:	9209      	str	r2, [sp, #36]	; 0x24
 8013e24:	f89a 3000 	ldrb.w	r3, [sl]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	f000 80a1 	beq.w	8013f70 <_vfiprintf_r+0x1f0>
 8013e2e:	2300      	movs	r3, #0
 8013e30:	f04f 32ff 	mov.w	r2, #4294967295
 8013e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e38:	f10a 0a01 	add.w	sl, sl, #1
 8013e3c:	9304      	str	r3, [sp, #16]
 8013e3e:	9307      	str	r3, [sp, #28]
 8013e40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013e44:	931a      	str	r3, [sp, #104]	; 0x68
 8013e46:	4654      	mov	r4, sl
 8013e48:	2205      	movs	r2, #5
 8013e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e4e:	4854      	ldr	r0, [pc, #336]	; (8013fa0 <_vfiprintf_r+0x220>)
 8013e50:	f7ec f9ce 	bl	80001f0 <memchr>
 8013e54:	9a04      	ldr	r2, [sp, #16]
 8013e56:	b9d8      	cbnz	r0, 8013e90 <_vfiprintf_r+0x110>
 8013e58:	06d1      	lsls	r1, r2, #27
 8013e5a:	bf44      	itt	mi
 8013e5c:	2320      	movmi	r3, #32
 8013e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e62:	0713      	lsls	r3, r2, #28
 8013e64:	bf44      	itt	mi
 8013e66:	232b      	movmi	r3, #43	; 0x2b
 8013e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8013e70:	2b2a      	cmp	r3, #42	; 0x2a
 8013e72:	d015      	beq.n	8013ea0 <_vfiprintf_r+0x120>
 8013e74:	9a07      	ldr	r2, [sp, #28]
 8013e76:	4654      	mov	r4, sl
 8013e78:	2000      	movs	r0, #0
 8013e7a:	f04f 0c0a 	mov.w	ip, #10
 8013e7e:	4621      	mov	r1, r4
 8013e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e84:	3b30      	subs	r3, #48	; 0x30
 8013e86:	2b09      	cmp	r3, #9
 8013e88:	d94d      	bls.n	8013f26 <_vfiprintf_r+0x1a6>
 8013e8a:	b1b0      	cbz	r0, 8013eba <_vfiprintf_r+0x13a>
 8013e8c:	9207      	str	r2, [sp, #28]
 8013e8e:	e014      	b.n	8013eba <_vfiprintf_r+0x13a>
 8013e90:	eba0 0308 	sub.w	r3, r0, r8
 8013e94:	fa09 f303 	lsl.w	r3, r9, r3
 8013e98:	4313      	orrs	r3, r2
 8013e9a:	9304      	str	r3, [sp, #16]
 8013e9c:	46a2      	mov	sl, r4
 8013e9e:	e7d2      	b.n	8013e46 <_vfiprintf_r+0xc6>
 8013ea0:	9b03      	ldr	r3, [sp, #12]
 8013ea2:	1d19      	adds	r1, r3, #4
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	9103      	str	r1, [sp, #12]
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	bfbb      	ittet	lt
 8013eac:	425b      	neglt	r3, r3
 8013eae:	f042 0202 	orrlt.w	r2, r2, #2
 8013eb2:	9307      	strge	r3, [sp, #28]
 8013eb4:	9307      	strlt	r3, [sp, #28]
 8013eb6:	bfb8      	it	lt
 8013eb8:	9204      	strlt	r2, [sp, #16]
 8013eba:	7823      	ldrb	r3, [r4, #0]
 8013ebc:	2b2e      	cmp	r3, #46	; 0x2e
 8013ebe:	d10c      	bne.n	8013eda <_vfiprintf_r+0x15a>
 8013ec0:	7863      	ldrb	r3, [r4, #1]
 8013ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8013ec4:	d134      	bne.n	8013f30 <_vfiprintf_r+0x1b0>
 8013ec6:	9b03      	ldr	r3, [sp, #12]
 8013ec8:	1d1a      	adds	r2, r3, #4
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	9203      	str	r2, [sp, #12]
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	bfb8      	it	lt
 8013ed2:	f04f 33ff 	movlt.w	r3, #4294967295
 8013ed6:	3402      	adds	r4, #2
 8013ed8:	9305      	str	r3, [sp, #20]
 8013eda:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8013fb0 <_vfiprintf_r+0x230>
 8013ede:	7821      	ldrb	r1, [r4, #0]
 8013ee0:	2203      	movs	r2, #3
 8013ee2:	4650      	mov	r0, sl
 8013ee4:	f7ec f984 	bl	80001f0 <memchr>
 8013ee8:	b138      	cbz	r0, 8013efa <_vfiprintf_r+0x17a>
 8013eea:	9b04      	ldr	r3, [sp, #16]
 8013eec:	eba0 000a 	sub.w	r0, r0, sl
 8013ef0:	2240      	movs	r2, #64	; 0x40
 8013ef2:	4082      	lsls	r2, r0
 8013ef4:	4313      	orrs	r3, r2
 8013ef6:	3401      	adds	r4, #1
 8013ef8:	9304      	str	r3, [sp, #16]
 8013efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013efe:	4829      	ldr	r0, [pc, #164]	; (8013fa4 <_vfiprintf_r+0x224>)
 8013f00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013f04:	2206      	movs	r2, #6
 8013f06:	f7ec f973 	bl	80001f0 <memchr>
 8013f0a:	2800      	cmp	r0, #0
 8013f0c:	d03f      	beq.n	8013f8e <_vfiprintf_r+0x20e>
 8013f0e:	4b26      	ldr	r3, [pc, #152]	; (8013fa8 <_vfiprintf_r+0x228>)
 8013f10:	bb1b      	cbnz	r3, 8013f5a <_vfiprintf_r+0x1da>
 8013f12:	9b03      	ldr	r3, [sp, #12]
 8013f14:	3307      	adds	r3, #7
 8013f16:	f023 0307 	bic.w	r3, r3, #7
 8013f1a:	3308      	adds	r3, #8
 8013f1c:	9303      	str	r3, [sp, #12]
 8013f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f20:	443b      	add	r3, r7
 8013f22:	9309      	str	r3, [sp, #36]	; 0x24
 8013f24:	e768      	b.n	8013df8 <_vfiprintf_r+0x78>
 8013f26:	fb0c 3202 	mla	r2, ip, r2, r3
 8013f2a:	460c      	mov	r4, r1
 8013f2c:	2001      	movs	r0, #1
 8013f2e:	e7a6      	b.n	8013e7e <_vfiprintf_r+0xfe>
 8013f30:	2300      	movs	r3, #0
 8013f32:	3401      	adds	r4, #1
 8013f34:	9305      	str	r3, [sp, #20]
 8013f36:	4619      	mov	r1, r3
 8013f38:	f04f 0c0a 	mov.w	ip, #10
 8013f3c:	4620      	mov	r0, r4
 8013f3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f42:	3a30      	subs	r2, #48	; 0x30
 8013f44:	2a09      	cmp	r2, #9
 8013f46:	d903      	bls.n	8013f50 <_vfiprintf_r+0x1d0>
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d0c6      	beq.n	8013eda <_vfiprintf_r+0x15a>
 8013f4c:	9105      	str	r1, [sp, #20]
 8013f4e:	e7c4      	b.n	8013eda <_vfiprintf_r+0x15a>
 8013f50:	fb0c 2101 	mla	r1, ip, r1, r2
 8013f54:	4604      	mov	r4, r0
 8013f56:	2301      	movs	r3, #1
 8013f58:	e7f0      	b.n	8013f3c <_vfiprintf_r+0x1bc>
 8013f5a:	ab03      	add	r3, sp, #12
 8013f5c:	9300      	str	r3, [sp, #0]
 8013f5e:	462a      	mov	r2, r5
 8013f60:	4b12      	ldr	r3, [pc, #72]	; (8013fac <_vfiprintf_r+0x22c>)
 8013f62:	a904      	add	r1, sp, #16
 8013f64:	4630      	mov	r0, r6
 8013f66:	f7fd fbb7 	bl	80116d8 <_printf_float>
 8013f6a:	4607      	mov	r7, r0
 8013f6c:	1c78      	adds	r0, r7, #1
 8013f6e:	d1d6      	bne.n	8013f1e <_vfiprintf_r+0x19e>
 8013f70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013f72:	07d9      	lsls	r1, r3, #31
 8013f74:	d405      	bmi.n	8013f82 <_vfiprintf_r+0x202>
 8013f76:	89ab      	ldrh	r3, [r5, #12]
 8013f78:	059a      	lsls	r2, r3, #22
 8013f7a:	d402      	bmi.n	8013f82 <_vfiprintf_r+0x202>
 8013f7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013f7e:	f7fe fa6d 	bl	801245c <__retarget_lock_release_recursive>
 8013f82:	89ab      	ldrh	r3, [r5, #12]
 8013f84:	065b      	lsls	r3, r3, #25
 8013f86:	f53f af1d 	bmi.w	8013dc4 <_vfiprintf_r+0x44>
 8013f8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f8c:	e71c      	b.n	8013dc8 <_vfiprintf_r+0x48>
 8013f8e:	ab03      	add	r3, sp, #12
 8013f90:	9300      	str	r3, [sp, #0]
 8013f92:	462a      	mov	r2, r5
 8013f94:	4b05      	ldr	r3, [pc, #20]	; (8013fac <_vfiprintf_r+0x22c>)
 8013f96:	a904      	add	r1, sp, #16
 8013f98:	4630      	mov	r0, r6
 8013f9a:	f7fd fe41 	bl	8011c20 <_printf_i>
 8013f9e:	e7e4      	b.n	8013f6a <_vfiprintf_r+0x1ea>
 8013fa0:	08014f24 	.word	0x08014f24
 8013fa4:	08014f2e 	.word	0x08014f2e
 8013fa8:	080116d9 	.word	0x080116d9
 8013fac:	08013d5b 	.word	0x08013d5b
 8013fb0:	08014f2a 	.word	0x08014f2a

08013fb4 <__sflush_r>:
 8013fb4:	898a      	ldrh	r2, [r1, #12]
 8013fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fba:	4605      	mov	r5, r0
 8013fbc:	0710      	lsls	r0, r2, #28
 8013fbe:	460c      	mov	r4, r1
 8013fc0:	d458      	bmi.n	8014074 <__sflush_r+0xc0>
 8013fc2:	684b      	ldr	r3, [r1, #4]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	dc05      	bgt.n	8013fd4 <__sflush_r+0x20>
 8013fc8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	dc02      	bgt.n	8013fd4 <__sflush_r+0x20>
 8013fce:	2000      	movs	r0, #0
 8013fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013fd6:	2e00      	cmp	r6, #0
 8013fd8:	d0f9      	beq.n	8013fce <__sflush_r+0x1a>
 8013fda:	2300      	movs	r3, #0
 8013fdc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013fe0:	682f      	ldr	r7, [r5, #0]
 8013fe2:	6a21      	ldr	r1, [r4, #32]
 8013fe4:	602b      	str	r3, [r5, #0]
 8013fe6:	d032      	beq.n	801404e <__sflush_r+0x9a>
 8013fe8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013fea:	89a3      	ldrh	r3, [r4, #12]
 8013fec:	075a      	lsls	r2, r3, #29
 8013fee:	d505      	bpl.n	8013ffc <__sflush_r+0x48>
 8013ff0:	6863      	ldr	r3, [r4, #4]
 8013ff2:	1ac0      	subs	r0, r0, r3
 8013ff4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013ff6:	b10b      	cbz	r3, 8013ffc <__sflush_r+0x48>
 8013ff8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013ffa:	1ac0      	subs	r0, r0, r3
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	4602      	mov	r2, r0
 8014000:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014002:	6a21      	ldr	r1, [r4, #32]
 8014004:	4628      	mov	r0, r5
 8014006:	47b0      	blx	r6
 8014008:	1c43      	adds	r3, r0, #1
 801400a:	89a3      	ldrh	r3, [r4, #12]
 801400c:	d106      	bne.n	801401c <__sflush_r+0x68>
 801400e:	6829      	ldr	r1, [r5, #0]
 8014010:	291d      	cmp	r1, #29
 8014012:	d82b      	bhi.n	801406c <__sflush_r+0xb8>
 8014014:	4a29      	ldr	r2, [pc, #164]	; (80140bc <__sflush_r+0x108>)
 8014016:	410a      	asrs	r2, r1
 8014018:	07d6      	lsls	r6, r2, #31
 801401a:	d427      	bmi.n	801406c <__sflush_r+0xb8>
 801401c:	2200      	movs	r2, #0
 801401e:	6062      	str	r2, [r4, #4]
 8014020:	04d9      	lsls	r1, r3, #19
 8014022:	6922      	ldr	r2, [r4, #16]
 8014024:	6022      	str	r2, [r4, #0]
 8014026:	d504      	bpl.n	8014032 <__sflush_r+0x7e>
 8014028:	1c42      	adds	r2, r0, #1
 801402a:	d101      	bne.n	8014030 <__sflush_r+0x7c>
 801402c:	682b      	ldr	r3, [r5, #0]
 801402e:	b903      	cbnz	r3, 8014032 <__sflush_r+0x7e>
 8014030:	6560      	str	r0, [r4, #84]	; 0x54
 8014032:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014034:	602f      	str	r7, [r5, #0]
 8014036:	2900      	cmp	r1, #0
 8014038:	d0c9      	beq.n	8013fce <__sflush_r+0x1a>
 801403a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801403e:	4299      	cmp	r1, r3
 8014040:	d002      	beq.n	8014048 <__sflush_r+0x94>
 8014042:	4628      	mov	r0, r5
 8014044:	f7ff f896 	bl	8013174 <_free_r>
 8014048:	2000      	movs	r0, #0
 801404a:	6360      	str	r0, [r4, #52]	; 0x34
 801404c:	e7c0      	b.n	8013fd0 <__sflush_r+0x1c>
 801404e:	2301      	movs	r3, #1
 8014050:	4628      	mov	r0, r5
 8014052:	47b0      	blx	r6
 8014054:	1c41      	adds	r1, r0, #1
 8014056:	d1c8      	bne.n	8013fea <__sflush_r+0x36>
 8014058:	682b      	ldr	r3, [r5, #0]
 801405a:	2b00      	cmp	r3, #0
 801405c:	d0c5      	beq.n	8013fea <__sflush_r+0x36>
 801405e:	2b1d      	cmp	r3, #29
 8014060:	d001      	beq.n	8014066 <__sflush_r+0xb2>
 8014062:	2b16      	cmp	r3, #22
 8014064:	d101      	bne.n	801406a <__sflush_r+0xb6>
 8014066:	602f      	str	r7, [r5, #0]
 8014068:	e7b1      	b.n	8013fce <__sflush_r+0x1a>
 801406a:	89a3      	ldrh	r3, [r4, #12]
 801406c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014070:	81a3      	strh	r3, [r4, #12]
 8014072:	e7ad      	b.n	8013fd0 <__sflush_r+0x1c>
 8014074:	690f      	ldr	r7, [r1, #16]
 8014076:	2f00      	cmp	r7, #0
 8014078:	d0a9      	beq.n	8013fce <__sflush_r+0x1a>
 801407a:	0793      	lsls	r3, r2, #30
 801407c:	680e      	ldr	r6, [r1, #0]
 801407e:	bf08      	it	eq
 8014080:	694b      	ldreq	r3, [r1, #20]
 8014082:	600f      	str	r7, [r1, #0]
 8014084:	bf18      	it	ne
 8014086:	2300      	movne	r3, #0
 8014088:	eba6 0807 	sub.w	r8, r6, r7
 801408c:	608b      	str	r3, [r1, #8]
 801408e:	f1b8 0f00 	cmp.w	r8, #0
 8014092:	dd9c      	ble.n	8013fce <__sflush_r+0x1a>
 8014094:	6a21      	ldr	r1, [r4, #32]
 8014096:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014098:	4643      	mov	r3, r8
 801409a:	463a      	mov	r2, r7
 801409c:	4628      	mov	r0, r5
 801409e:	47b0      	blx	r6
 80140a0:	2800      	cmp	r0, #0
 80140a2:	dc06      	bgt.n	80140b2 <__sflush_r+0xfe>
 80140a4:	89a3      	ldrh	r3, [r4, #12]
 80140a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80140aa:	81a3      	strh	r3, [r4, #12]
 80140ac:	f04f 30ff 	mov.w	r0, #4294967295
 80140b0:	e78e      	b.n	8013fd0 <__sflush_r+0x1c>
 80140b2:	4407      	add	r7, r0
 80140b4:	eba8 0800 	sub.w	r8, r8, r0
 80140b8:	e7e9      	b.n	801408e <__sflush_r+0xda>
 80140ba:	bf00      	nop
 80140bc:	dfbffffe 	.word	0xdfbffffe

080140c0 <_fflush_r>:
 80140c0:	b538      	push	{r3, r4, r5, lr}
 80140c2:	690b      	ldr	r3, [r1, #16]
 80140c4:	4605      	mov	r5, r0
 80140c6:	460c      	mov	r4, r1
 80140c8:	b913      	cbnz	r3, 80140d0 <_fflush_r+0x10>
 80140ca:	2500      	movs	r5, #0
 80140cc:	4628      	mov	r0, r5
 80140ce:	bd38      	pop	{r3, r4, r5, pc}
 80140d0:	b118      	cbz	r0, 80140da <_fflush_r+0x1a>
 80140d2:	6a03      	ldr	r3, [r0, #32]
 80140d4:	b90b      	cbnz	r3, 80140da <_fflush_r+0x1a>
 80140d6:	f7fd ff51 	bl	8011f7c <__sinit>
 80140da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d0f3      	beq.n	80140ca <_fflush_r+0xa>
 80140e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80140e4:	07d0      	lsls	r0, r2, #31
 80140e6:	d404      	bmi.n	80140f2 <_fflush_r+0x32>
 80140e8:	0599      	lsls	r1, r3, #22
 80140ea:	d402      	bmi.n	80140f2 <_fflush_r+0x32>
 80140ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80140ee:	f7fe f9b4 	bl	801245a <__retarget_lock_acquire_recursive>
 80140f2:	4628      	mov	r0, r5
 80140f4:	4621      	mov	r1, r4
 80140f6:	f7ff ff5d 	bl	8013fb4 <__sflush_r>
 80140fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80140fc:	07da      	lsls	r2, r3, #31
 80140fe:	4605      	mov	r5, r0
 8014100:	d4e4      	bmi.n	80140cc <_fflush_r+0xc>
 8014102:	89a3      	ldrh	r3, [r4, #12]
 8014104:	059b      	lsls	r3, r3, #22
 8014106:	d4e1      	bmi.n	80140cc <_fflush_r+0xc>
 8014108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801410a:	f7fe f9a7 	bl	801245c <__retarget_lock_release_recursive>
 801410e:	e7dd      	b.n	80140cc <_fflush_r+0xc>

08014110 <__swhatbuf_r>:
 8014110:	b570      	push	{r4, r5, r6, lr}
 8014112:	460c      	mov	r4, r1
 8014114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014118:	2900      	cmp	r1, #0
 801411a:	b096      	sub	sp, #88	; 0x58
 801411c:	4615      	mov	r5, r2
 801411e:	461e      	mov	r6, r3
 8014120:	da0d      	bge.n	801413e <__swhatbuf_r+0x2e>
 8014122:	89a3      	ldrh	r3, [r4, #12]
 8014124:	f013 0f80 	tst.w	r3, #128	; 0x80
 8014128:	f04f 0100 	mov.w	r1, #0
 801412c:	bf0c      	ite	eq
 801412e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8014132:	2340      	movne	r3, #64	; 0x40
 8014134:	2000      	movs	r0, #0
 8014136:	6031      	str	r1, [r6, #0]
 8014138:	602b      	str	r3, [r5, #0]
 801413a:	b016      	add	sp, #88	; 0x58
 801413c:	bd70      	pop	{r4, r5, r6, pc}
 801413e:	466a      	mov	r2, sp
 8014140:	f000 f862 	bl	8014208 <_fstat_r>
 8014144:	2800      	cmp	r0, #0
 8014146:	dbec      	blt.n	8014122 <__swhatbuf_r+0x12>
 8014148:	9901      	ldr	r1, [sp, #4]
 801414a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801414e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8014152:	4259      	negs	r1, r3
 8014154:	4159      	adcs	r1, r3
 8014156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801415a:	e7eb      	b.n	8014134 <__swhatbuf_r+0x24>

0801415c <__smakebuf_r>:
 801415c:	898b      	ldrh	r3, [r1, #12]
 801415e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014160:	079d      	lsls	r5, r3, #30
 8014162:	4606      	mov	r6, r0
 8014164:	460c      	mov	r4, r1
 8014166:	d507      	bpl.n	8014178 <__smakebuf_r+0x1c>
 8014168:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801416c:	6023      	str	r3, [r4, #0]
 801416e:	6123      	str	r3, [r4, #16]
 8014170:	2301      	movs	r3, #1
 8014172:	6163      	str	r3, [r4, #20]
 8014174:	b002      	add	sp, #8
 8014176:	bd70      	pop	{r4, r5, r6, pc}
 8014178:	ab01      	add	r3, sp, #4
 801417a:	466a      	mov	r2, sp
 801417c:	f7ff ffc8 	bl	8014110 <__swhatbuf_r>
 8014180:	9900      	ldr	r1, [sp, #0]
 8014182:	4605      	mov	r5, r0
 8014184:	4630      	mov	r0, r6
 8014186:	f7ff f869 	bl	801325c <_malloc_r>
 801418a:	b948      	cbnz	r0, 80141a0 <__smakebuf_r+0x44>
 801418c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014190:	059a      	lsls	r2, r3, #22
 8014192:	d4ef      	bmi.n	8014174 <__smakebuf_r+0x18>
 8014194:	f023 0303 	bic.w	r3, r3, #3
 8014198:	f043 0302 	orr.w	r3, r3, #2
 801419c:	81a3      	strh	r3, [r4, #12]
 801419e:	e7e3      	b.n	8014168 <__smakebuf_r+0xc>
 80141a0:	89a3      	ldrh	r3, [r4, #12]
 80141a2:	6020      	str	r0, [r4, #0]
 80141a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80141a8:	81a3      	strh	r3, [r4, #12]
 80141aa:	9b00      	ldr	r3, [sp, #0]
 80141ac:	6163      	str	r3, [r4, #20]
 80141ae:	9b01      	ldr	r3, [sp, #4]
 80141b0:	6120      	str	r0, [r4, #16]
 80141b2:	b15b      	cbz	r3, 80141cc <__smakebuf_r+0x70>
 80141b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141b8:	4630      	mov	r0, r6
 80141ba:	f000 f837 	bl	801422c <_isatty_r>
 80141be:	b128      	cbz	r0, 80141cc <__smakebuf_r+0x70>
 80141c0:	89a3      	ldrh	r3, [r4, #12]
 80141c2:	f023 0303 	bic.w	r3, r3, #3
 80141c6:	f043 0301 	orr.w	r3, r3, #1
 80141ca:	81a3      	strh	r3, [r4, #12]
 80141cc:	89a3      	ldrh	r3, [r4, #12]
 80141ce:	431d      	orrs	r5, r3
 80141d0:	81a5      	strh	r5, [r4, #12]
 80141d2:	e7cf      	b.n	8014174 <__smakebuf_r+0x18>

080141d4 <memmove>:
 80141d4:	4288      	cmp	r0, r1
 80141d6:	b510      	push	{r4, lr}
 80141d8:	eb01 0402 	add.w	r4, r1, r2
 80141dc:	d902      	bls.n	80141e4 <memmove+0x10>
 80141de:	4284      	cmp	r4, r0
 80141e0:	4623      	mov	r3, r4
 80141e2:	d807      	bhi.n	80141f4 <memmove+0x20>
 80141e4:	1e43      	subs	r3, r0, #1
 80141e6:	42a1      	cmp	r1, r4
 80141e8:	d008      	beq.n	80141fc <memmove+0x28>
 80141ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80141ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80141f2:	e7f8      	b.n	80141e6 <memmove+0x12>
 80141f4:	4402      	add	r2, r0
 80141f6:	4601      	mov	r1, r0
 80141f8:	428a      	cmp	r2, r1
 80141fa:	d100      	bne.n	80141fe <memmove+0x2a>
 80141fc:	bd10      	pop	{r4, pc}
 80141fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014202:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014206:	e7f7      	b.n	80141f8 <memmove+0x24>

08014208 <_fstat_r>:
 8014208:	b538      	push	{r3, r4, r5, lr}
 801420a:	4d07      	ldr	r5, [pc, #28]	; (8014228 <_fstat_r+0x20>)
 801420c:	2300      	movs	r3, #0
 801420e:	4604      	mov	r4, r0
 8014210:	4608      	mov	r0, r1
 8014212:	4611      	mov	r1, r2
 8014214:	602b      	str	r3, [r5, #0]
 8014216:	f7f3 fcdc 	bl	8007bd2 <_fstat>
 801421a:	1c43      	adds	r3, r0, #1
 801421c:	d102      	bne.n	8014224 <_fstat_r+0x1c>
 801421e:	682b      	ldr	r3, [r5, #0]
 8014220:	b103      	cbz	r3, 8014224 <_fstat_r+0x1c>
 8014222:	6023      	str	r3, [r4, #0]
 8014224:	bd38      	pop	{r3, r4, r5, pc}
 8014226:	bf00      	nop
 8014228:	200063fc 	.word	0x200063fc

0801422c <_isatty_r>:
 801422c:	b538      	push	{r3, r4, r5, lr}
 801422e:	4d06      	ldr	r5, [pc, #24]	; (8014248 <_isatty_r+0x1c>)
 8014230:	2300      	movs	r3, #0
 8014232:	4604      	mov	r4, r0
 8014234:	4608      	mov	r0, r1
 8014236:	602b      	str	r3, [r5, #0]
 8014238:	f7f3 fcdb 	bl	8007bf2 <_isatty>
 801423c:	1c43      	adds	r3, r0, #1
 801423e:	d102      	bne.n	8014246 <_isatty_r+0x1a>
 8014240:	682b      	ldr	r3, [r5, #0]
 8014242:	b103      	cbz	r3, 8014246 <_isatty_r+0x1a>
 8014244:	6023      	str	r3, [r4, #0]
 8014246:	bd38      	pop	{r3, r4, r5, pc}
 8014248:	200063fc 	.word	0x200063fc

0801424c <_sbrk_r>:
 801424c:	b538      	push	{r3, r4, r5, lr}
 801424e:	4d06      	ldr	r5, [pc, #24]	; (8014268 <_sbrk_r+0x1c>)
 8014250:	2300      	movs	r3, #0
 8014252:	4604      	mov	r4, r0
 8014254:	4608      	mov	r0, r1
 8014256:	602b      	str	r3, [r5, #0]
 8014258:	f7f3 fce4 	bl	8007c24 <_sbrk>
 801425c:	1c43      	adds	r3, r0, #1
 801425e:	d102      	bne.n	8014266 <_sbrk_r+0x1a>
 8014260:	682b      	ldr	r3, [r5, #0]
 8014262:	b103      	cbz	r3, 8014266 <_sbrk_r+0x1a>
 8014264:	6023      	str	r3, [r4, #0]
 8014266:	bd38      	pop	{r3, r4, r5, pc}
 8014268:	200063fc 	.word	0x200063fc

0801426c <__assert_func>:
 801426c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801426e:	4614      	mov	r4, r2
 8014270:	461a      	mov	r2, r3
 8014272:	4b09      	ldr	r3, [pc, #36]	; (8014298 <__assert_func+0x2c>)
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	4605      	mov	r5, r0
 8014278:	68d8      	ldr	r0, [r3, #12]
 801427a:	b14c      	cbz	r4, 8014290 <__assert_func+0x24>
 801427c:	4b07      	ldr	r3, [pc, #28]	; (801429c <__assert_func+0x30>)
 801427e:	9100      	str	r1, [sp, #0]
 8014280:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014284:	4906      	ldr	r1, [pc, #24]	; (80142a0 <__assert_func+0x34>)
 8014286:	462b      	mov	r3, r5
 8014288:	f000 f844 	bl	8014314 <fiprintf>
 801428c:	f000 f854 	bl	8014338 <abort>
 8014290:	4b04      	ldr	r3, [pc, #16]	; (80142a4 <__assert_func+0x38>)
 8014292:	461c      	mov	r4, r3
 8014294:	e7f3      	b.n	801427e <__assert_func+0x12>
 8014296:	bf00      	nop
 8014298:	20000088 	.word	0x20000088
 801429c:	08014f3f 	.word	0x08014f3f
 80142a0:	08014f4c 	.word	0x08014f4c
 80142a4:	08014f7a 	.word	0x08014f7a

080142a8 <_calloc_r>:
 80142a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80142aa:	fba1 2402 	umull	r2, r4, r1, r2
 80142ae:	b94c      	cbnz	r4, 80142c4 <_calloc_r+0x1c>
 80142b0:	4611      	mov	r1, r2
 80142b2:	9201      	str	r2, [sp, #4]
 80142b4:	f7fe ffd2 	bl	801325c <_malloc_r>
 80142b8:	9a01      	ldr	r2, [sp, #4]
 80142ba:	4605      	mov	r5, r0
 80142bc:	b930      	cbnz	r0, 80142cc <_calloc_r+0x24>
 80142be:	4628      	mov	r0, r5
 80142c0:	b003      	add	sp, #12
 80142c2:	bd30      	pop	{r4, r5, pc}
 80142c4:	220c      	movs	r2, #12
 80142c6:	6002      	str	r2, [r0, #0]
 80142c8:	2500      	movs	r5, #0
 80142ca:	e7f8      	b.n	80142be <_calloc_r+0x16>
 80142cc:	4621      	mov	r1, r4
 80142ce:	f7fd fff1 	bl	80122b4 <memset>
 80142d2:	e7f4      	b.n	80142be <_calloc_r+0x16>

080142d4 <__ascii_mbtowc>:
 80142d4:	b082      	sub	sp, #8
 80142d6:	b901      	cbnz	r1, 80142da <__ascii_mbtowc+0x6>
 80142d8:	a901      	add	r1, sp, #4
 80142da:	b142      	cbz	r2, 80142ee <__ascii_mbtowc+0x1a>
 80142dc:	b14b      	cbz	r3, 80142f2 <__ascii_mbtowc+0x1e>
 80142de:	7813      	ldrb	r3, [r2, #0]
 80142e0:	600b      	str	r3, [r1, #0]
 80142e2:	7812      	ldrb	r2, [r2, #0]
 80142e4:	1e10      	subs	r0, r2, #0
 80142e6:	bf18      	it	ne
 80142e8:	2001      	movne	r0, #1
 80142ea:	b002      	add	sp, #8
 80142ec:	4770      	bx	lr
 80142ee:	4610      	mov	r0, r2
 80142f0:	e7fb      	b.n	80142ea <__ascii_mbtowc+0x16>
 80142f2:	f06f 0001 	mvn.w	r0, #1
 80142f6:	e7f8      	b.n	80142ea <__ascii_mbtowc+0x16>

080142f8 <__ascii_wctomb>:
 80142f8:	b149      	cbz	r1, 801430e <__ascii_wctomb+0x16>
 80142fa:	2aff      	cmp	r2, #255	; 0xff
 80142fc:	bf85      	ittet	hi
 80142fe:	238a      	movhi	r3, #138	; 0x8a
 8014300:	6003      	strhi	r3, [r0, #0]
 8014302:	700a      	strbls	r2, [r1, #0]
 8014304:	f04f 30ff 	movhi.w	r0, #4294967295
 8014308:	bf98      	it	ls
 801430a:	2001      	movls	r0, #1
 801430c:	4770      	bx	lr
 801430e:	4608      	mov	r0, r1
 8014310:	4770      	bx	lr
	...

08014314 <fiprintf>:
 8014314:	b40e      	push	{r1, r2, r3}
 8014316:	b503      	push	{r0, r1, lr}
 8014318:	4601      	mov	r1, r0
 801431a:	ab03      	add	r3, sp, #12
 801431c:	4805      	ldr	r0, [pc, #20]	; (8014334 <fiprintf+0x20>)
 801431e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014322:	6800      	ldr	r0, [r0, #0]
 8014324:	9301      	str	r3, [sp, #4]
 8014326:	f7ff fd2b 	bl	8013d80 <_vfiprintf_r>
 801432a:	b002      	add	sp, #8
 801432c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014330:	b003      	add	sp, #12
 8014332:	4770      	bx	lr
 8014334:	20000088 	.word	0x20000088

08014338 <abort>:
 8014338:	b508      	push	{r3, lr}
 801433a:	2006      	movs	r0, #6
 801433c:	f000 f82c 	bl	8014398 <raise>
 8014340:	2001      	movs	r0, #1
 8014342:	f7f3 fbf7 	bl	8007b34 <_exit>

08014346 <_raise_r>:
 8014346:	291f      	cmp	r1, #31
 8014348:	b538      	push	{r3, r4, r5, lr}
 801434a:	4604      	mov	r4, r0
 801434c:	460d      	mov	r5, r1
 801434e:	d904      	bls.n	801435a <_raise_r+0x14>
 8014350:	2316      	movs	r3, #22
 8014352:	6003      	str	r3, [r0, #0]
 8014354:	f04f 30ff 	mov.w	r0, #4294967295
 8014358:	bd38      	pop	{r3, r4, r5, pc}
 801435a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801435c:	b112      	cbz	r2, 8014364 <_raise_r+0x1e>
 801435e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014362:	b94b      	cbnz	r3, 8014378 <_raise_r+0x32>
 8014364:	4620      	mov	r0, r4
 8014366:	f000 f831 	bl	80143cc <_getpid_r>
 801436a:	462a      	mov	r2, r5
 801436c:	4601      	mov	r1, r0
 801436e:	4620      	mov	r0, r4
 8014370:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014374:	f000 b818 	b.w	80143a8 <_kill_r>
 8014378:	2b01      	cmp	r3, #1
 801437a:	d00a      	beq.n	8014392 <_raise_r+0x4c>
 801437c:	1c59      	adds	r1, r3, #1
 801437e:	d103      	bne.n	8014388 <_raise_r+0x42>
 8014380:	2316      	movs	r3, #22
 8014382:	6003      	str	r3, [r0, #0]
 8014384:	2001      	movs	r0, #1
 8014386:	e7e7      	b.n	8014358 <_raise_r+0x12>
 8014388:	2400      	movs	r4, #0
 801438a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801438e:	4628      	mov	r0, r5
 8014390:	4798      	blx	r3
 8014392:	2000      	movs	r0, #0
 8014394:	e7e0      	b.n	8014358 <_raise_r+0x12>
	...

08014398 <raise>:
 8014398:	4b02      	ldr	r3, [pc, #8]	; (80143a4 <raise+0xc>)
 801439a:	4601      	mov	r1, r0
 801439c:	6818      	ldr	r0, [r3, #0]
 801439e:	f7ff bfd2 	b.w	8014346 <_raise_r>
 80143a2:	bf00      	nop
 80143a4:	20000088 	.word	0x20000088

080143a8 <_kill_r>:
 80143a8:	b538      	push	{r3, r4, r5, lr}
 80143aa:	4d07      	ldr	r5, [pc, #28]	; (80143c8 <_kill_r+0x20>)
 80143ac:	2300      	movs	r3, #0
 80143ae:	4604      	mov	r4, r0
 80143b0:	4608      	mov	r0, r1
 80143b2:	4611      	mov	r1, r2
 80143b4:	602b      	str	r3, [r5, #0]
 80143b6:	f7f3 fbad 	bl	8007b14 <_kill>
 80143ba:	1c43      	adds	r3, r0, #1
 80143bc:	d102      	bne.n	80143c4 <_kill_r+0x1c>
 80143be:	682b      	ldr	r3, [r5, #0]
 80143c0:	b103      	cbz	r3, 80143c4 <_kill_r+0x1c>
 80143c2:	6023      	str	r3, [r4, #0]
 80143c4:	bd38      	pop	{r3, r4, r5, pc}
 80143c6:	bf00      	nop
 80143c8:	200063fc 	.word	0x200063fc

080143cc <_getpid_r>:
 80143cc:	f7f3 bb9a 	b.w	8007b04 <_getpid>

080143d0 <_init>:
 80143d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143d2:	bf00      	nop
 80143d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80143d6:	bc08      	pop	{r3}
 80143d8:	469e      	mov	lr, r3
 80143da:	4770      	bx	lr

080143dc <_fini>:
 80143dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143de:	bf00      	nop
 80143e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80143e2:	bc08      	pop	{r3}
 80143e4:	469e      	mov	lr, r3
 80143e6:	4770      	bx	lr
