# VSD_FPGA_Workshop
FPGA - Fabric, Design and Architecture Workshop by VSD-IAT

## Table of Contents

- [Day 1](#day-1)
  1. [Introduction to FPGA](#introduction-to-fpga)
  2. [Counter example using Vivado](#counter-example-using-vivado)
  3. [Counter Verilog explanation and implementation using Vivado](#counter-verilog-explanation-and-implementation-using-vivado)
  4. [Vivado timing power and area measurement for counter](#vivado-timing-power-and-area-measurement-for-counter)
  5. [Introduction to VIO](#introduction-to-vio)
    + [Sub-sub-heading](#sub-sub-heading)
- [Day 2](#day-2)
  1. [Introduction to OpenFPGA and VTR (verilog-to-routing)](#introduction-to-openfpga-and-vtr-(verilog-to-routing))
  2. [Introduction to VPR (versatile-place-and-route) using basic Earch fabric](#introduction-to-vpr-(versatile-place-and-route)-using-basic-earch-fabric)
  3. [Counter example using VPR/VTR openfpga flow](#counter-example-using-vpr/vtr-openfpga-flow)
    + [Sub-sub-heading](#sub-sub-heading-1)
- [Day 3](#day-3)
  * [Sub-heading](#sub-heading-2)
    + [Sub-sub-heading](#sub-sub-heading-2)
- [Day 4](#day-4)
  * [Sub-heading](#sub-heading-2)
    + [Sub-sub-heading](#sub-sub-heading-2)
- [Day 5](#day-5)
  * [Sub-heading](#sub-heading-2)
    + [Sub-sub-heading](#sub-sub-heading-2)

## Day 1

This is an h1 heading

### Introduction to FPGA

This is an h2 heading

### Counter example using Vivado

### Counter Verilog explanation and implementation using Vivado

### Vivado timing, power, and area measurement for counter

### Introduction to VIO

#### Sub-sub-heading

This is an h3 heading

## Day 2

This is an h1 heading

### Introduction to OpenFPGA and VTR (verilog-to-routing)

This is an h2 heading

### Introduction to VPR (versatile-place-and-route) using basic Earch fabric

This is an h3 heading

### Counter example using VPR/VTR openfpga flow

## Day 3

This is an h1 heading

### Sub-heading

This is an h2 heading

#### Sub-sub-heading

This is an h3 heading

## Day 4

This is an h1 heading

### Sub-heading

This is an h2 heading

#### Sub-sub-heading

This is an h3 heading

## Day 5

This is an h1 heading

### Sub-heading

This is an h2 heading

#### Sub-sub-heading

This is an h3 heading

## Table of Contents

### Day 1
1. Introduction to FPGA
2. Counter example using Vivado
3. Counter Verilog explanation and implementation using Vivado
4. Vivado timing, power, and area measurement for counter
5. Introduction to VIO

### Day 2: 
1. Introduction to OpenFPGA and VTR (verilog-to-routing)
2. Introduction to VPR (versatile-place-and-route) using basic Earch fabric
3. Counter example using VPR/VTR openfpga flow

### Day 3:
1. Introduction to basic RISC-V core – rvmyth
2. Rvmyth – Vivado RTL to synthesis flow
3. Rvmyth – Vivado Synthesis to bitstream

### Day 4:
1. Introduction to opensource SOFA FPGA fabric
2. Steps to run counter example on SOFA
3. Characterize counter example in terms of area and timing
4. Post-implementation netlist and simulation using SOFA

### Day 5:
1. Steps to run RISC-V Core - on SOFA
2. Characterize RVmyth in terms of performance and area
3. Steps to generate rvmyth post-implementation netlist
4. Confirm RVmyth on SOFA behavioral simulation using Vivado
