$date
	Fri Jun  8 12:41:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bench $end
$var wire 1 ! out1 $end
$var wire 1 " out2 $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module x1 $end
$var wire 1 % clk $end
$var wire 1 & clk_n $end
$var wire 1 ' d $end
$var wire 1 ! q $end
$var wire 1 ( q_m $end
$scope module x2 $end
$var wire 1 ' d $end
$var wire 1 ) d_n $end
$var wire 1 & en $end
$var wire 1 ( o $end
$var wire 1 * o_n $end
$var wire 1 + r $end
$var wire 1 , s $end
$upscope $end
$scope module x3 $end
$var wire 1 ' d $end
$var wire 1 - d_n $end
$var wire 1 % en $end
$var wire 1 ! o $end
$var wire 1 . o_n $end
$var wire 1 / r $end
$var wire 1 0 s $end
$upscope $end
$upscope $end
$scope module x2 $end
$var wire 1 % clk $end
$var wire 1 ' d $end
$var wire 1 " q $end
$var reg 1 1 q_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1*
0(
1+
1&
0/
0,
1)
00
1-
0$
0%
0#
0'
#10
1.
0+
0!
0&
01
0"
1/
1$
1%
#15
1+
1&
0/
0$
0%
#20
1(
0*
0+
1,
0)
0-
1#
1'
#25
1!
0,
0.
0&
11
1"
10
1$
1%
#30
