\hypertarget{group___r_c_c___l_s_i___configuration}{}\doxysection{LSI Configuration}
\label{group___r_c_c___l_s_i___configuration}\index{LSI Configuration@{LSI Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}))
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}\label{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}} 
\index{LSI Configuration@{LSI Configuration}!\_\_HAL\_RCC\_LSI\_DISABLE@{\_\_HAL\_RCC\_LSI\_DISABLE}}
\index{\_\_HAL\_RCC\_LSI\_DISABLE@{\_\_HAL\_RCC\_LSI\_DISABLE}!LSI Configuration@{LSI Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_DISABLE}{\_\_HAL\_RCC\_LSI\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00701}{701}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}\label{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}} 
\index{LSI Configuration@{LSI Configuration}!\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}}
\index{\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}!LSI Configuration@{LSI Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_ENABLE}{\_\_HAL\_RCC\_LSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}))}



Macros to enable or disable the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. 

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00700}{700}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

