[
	{
		"original_line": "parameter real pll_vco_gain = 5K;", 
		"bug_line": "parameter real pll_vco_gain : 5K;",
		"error_description": "Replaced assignment operator '=' with colon ':', which is invalid syntax for parameter initialization in VerilogA."
	},
	{
		"original_line": "parameter real pll_out_bw = 50K;", 
		"bug_line": "parameter real pll_out_bw = 50 K;",
		"error_description": "Space inserted between numeric literal 50 and exponent K creates two tokens (50 and K) instead of a single valid real number, causing a syntax error."
	},
	{
		"original_line": "parameter real pll_vco_cf = 1M;", 
		"bug_line": "parameter real pll_vco_cf = 1M",
		"error_description": "Missing semicolon at the end of the parameter declaration."
	},
	{
		"original_line": "V(vrf) <+ rf_gain * V(vin);", 
		"bug_line": "V(vrf) <+ rf_gain * V(vin;",
		"error_description": "Missing closing parenthesis ')' in function call V(vin)"
	},
	{
		"original_line": "parameter real pll_vco_cf = 1M;", 
		"bug_line": "parameter real pll_vco_cf = 1 M;",
		"error_description": "Space between '1' and 'M' breaks engineering notation syntax; Verilog-A requires no spaces in real number literals (e.g., 1M)."
	},
	{
		"original_line": "           .vco_center_freq(pll_vco_cf),.phase_detect_type(`MULT))", 
		"bug_line": "           .vco_center_freq(pll_vco_cf).phase_detect_type(`MULT))",
		"error_description": "Missing comma between named parameter assignments causes '.' to be interpreted as a member access operator rather than starting a new parameter assignment."
	},
	{
		"original_line": "parameter real pll_vco_gain = 5K;", 
		"bug_line": "parameter real pll_vco_gain = 5K",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "      V(vrf) <+ rf_gain * V(vin);", 
		"bug_line": "      V(vrf) <+ rf_gain * V(vin)",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as VerilogA requires semicolons to terminate analog operator assignments."
	},
	{
		"original_line": "pll   #(.vout_filt_bandwidth(pll_out_bw),.vco_gain(pll_vco_gain),", 
		"bug_line": "pll   #(.vout_filt_bandwidth(pll_out_bw).vco_gain(pll_vco_gain),",
		"error_description": "Replaced comma with period between parameter assignments, creating invalid syntax for named parameter list"
	},
	{
		"original_line": "parameter real rf_gain = 1;", 
		"bug_line": "parameter real rf_gain = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "parameter real pll_vco_cf = 1M;", 
		"bug_line": "parameter real pll_vco_cf = 1M",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "module pm_demodulator(vin, vout);", 
		"bug_line": "module pm_demodulator(vin vout);",
		"error_description": "Missing comma between port identifiers in module declaration"
	},
	{
		"original_line": "                    Pll(vrf,v_lo,vph_det,vdetect);", 
		"bug_line": "                    Pll(vrf v_lo,vph_det,vdetect);",
		"error_description": "Missing comma between arguments vrf and v_lo causes a syntax error due to unseparated identifiers in the module instance argument list."
	},
	{
		"original_line": "                    af_filter(vaf,demod_gnd,vph_det,demod_gnd);", 
		"bug_line": "                    af_filter(vaf demod_gnd,vph_det,demod_gnd);",
		"error_description": "Missing comma between port connections causes syntax error. VerilogA requires commas to separate connection items in module instantiations."
	},
	{
		"original_line": "`define MULT 1", 
		"bug_line": "`define MULT 1;",
		"error_description": "Semicolon at the end of `define directive is invalid syntax - preprocessor directives must not be terminated with semicolons."
	},
	{
		"original_line": "V(vout) <+ af_gain*V(vaf) + af_lev_shift;", 
		"bug_line": "V(vout) <+ af_gain*V(vaf) + af_lev_shift",
		"error_description": "Missing semicolon at the end of the analog block contribution statement"
	},
	{
		"original_line": "parameter real af_lev_shift = 0;", 
		"bug_line": "parameter real af_lev_shift = 0",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "`define MULT 1", 
		"bug_line": "define MULT 1",
		"error_description": "Missing backtick (`) in compiler directive, causing 'define' to be interpreted as an invalid token instead of a preprocessor command."
	},
	{
		"original_line": "      V(vout) <+ af_gain*V(vaf) + af_lev_shift;", 
		"bug_line": "      V(vout) <+ af_gain*V(vaf) + af_lev_shift",
		"error_description": "Missing semicolon at the end of the analog contribution statement"
	},
	{
		"original_line": "parameter real pll_out_bw = 50K;", 
		"bug_line": "parameter real pll_out_bw = 50K",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	}
]