v 20130925 2
C 40000 40000 0 0 0 title-C.sym
V 42700 47500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 43100 47800 43800 48500 3 0 0 0 -1 -1
L 42700 47000 42700 46000 3 0 0 0 -1 -1
V 42700 47500 1500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48000 52000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 47700 46000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 50200 55000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 50200 52600 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48000 55600 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 50000 45500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 50200 53800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48000 53200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 41200 49500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 42300 47800 41600 48500 3 0 0 0 -1 -1
L 43800 46500 43100 47200 3 0 0 0 -1 -1
L 42300 47200 41600 46500 3 0 0 0 -1 -1
V 43900 49400 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 46000 46000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 41200 51300 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 41200 47500 42200 47500 3 0 0 0 -1 -1
V 47700 48500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48000 54400 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 46300 48500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 46500 46000 47200 46000 3 0 1 0 -1 -1
L 44200 47500 45800 48500 3 0 1 0 -1 -1
L 46800 48500 47200 48500 3 0 1 0 -1 -1
L 44200 47500 45500 46000 3 0 1 0 -1 -1
V 45800 57100 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 43000 57100 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 45800 56600 47200 48500 9 0 1 0 -1 -1
L 43500 57100 47200 48500 5 0 1 0 -1 -1
V 50000 44200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 44200 47500 47500 52000 3 0 1 0 -1 -1
L 44200 47500 47500 53200 3 0 1 0 -1 -1
L 44200 47500 47500 54400 3 0 1 0 -1 -1
L 44200 47500 47500 55600 3 0 1 0 -1 -1
L 43500 57100 47500 52000 3 0 1 0 -1 -1
L 43500 57100 47500 53200 3 0 1 0 -1 -1
L 43500 57100 47500 54400 3 0 1 0 -1 -1
L 43500 57100 47500 55600 3 0 1 0 -1 -1
L 48500 54400 49700 53800 3 0 1 0 -1 -1
L 48500 54400 49700 55000 3 0 1 0 -1 -1
L 48500 53200 49700 53800 3 0 1 0 -1 -1
L 48500 53200 49700 55000 3 0 1 0 -1 -1
L 48500 52000 49700 52600 3 0 1 0 -1 -1
V 50200 56200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48500 55600 49700 55000 3 0 1 0 -1 -1
L 48500 55600 49700 56200 3 0 1 0 -1 -1
V 50200 50500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48500 53200 49700 50500 3 0 1 0 -1 -1
L 48200 48500 49700 50500 3 0 1 0 -1 -1
L 48200 46000 49700 50500 3 0 1 0 -1 -1
L 48200 48500 49500 45500 3 0 1 0 -1 -1
L 49500 45500 48200 46000 3 0 1 0 -1 -1
V 52200 46300 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 54400 49900 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 49500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 47300 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 52200 50200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 45100 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 42700 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 46200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 48400 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 54900 49900 55500 49500 3 0 1 0 -1 -1
L 54900 49900 55500 48400 3 0 1 0 -1 -1
L 54900 49900 55500 47300 3 0 1 0 -1 -1
L 52700 46300 55500 48400 3 0 1 0 -1 -1
L 52700 46300 55500 47300 3 0 1 0 -1 -1
L 52700 46300 55500 46200 3 0 1 0 -1 -1
L 52700 46300 55500 45100 3 0 1 0 -1 -1
V 58400 47200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 54900 49900 55400 50300 3 0 1 0 -1 -1
L 55400 50300 56600 50300 3 0 1 0 -1 -1
L 56600 50300 57900 47200 3 0 1 0 -1 -1
L 52700 46300 55500 44500 3 0 1 0 -1 -1
L 55500 44500 56500 44500 3 0 1 0 -1 -1
L 56500 44500 57900 47200 3 0 1 0 -1 -1
L 56500 45100 57900 47200 3 0 1 0 -1 -1
L 56500 46200 57900 47200 3 0 1 0 -1 -1
L 56500 47300 57900 47200 3 0 1 0 -1 -1
L 56500 48400 57900 47200 3 0 1 0 -1 -1
L 56500 49500 57900 47200 3 0 1 0 -1 -1
L 56500 43800 57900 47200 3 0 1 0 -1 -1
V 52200 48800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 52200 47500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 50000 42900 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48200 48500 49500 44200 4 0 1 0 -1 -1
L 48200 46000 49500 44200 4 0 1 0 -1 -1
L 48200 46000 49500 42900 4 0 1 0 -1 -1
L 48200 48400 49500 42900 4 0 1 0 -1 -1
L 52700 48800 53900 49900 4 0 1 0 -1 -1
L 48200 48500 51700 48800 5 0 1 0 -1 -1
L 48200 48500 51700 47500 3 0 1 0 -1 -1
L 48200 48500 50800 46400 5 0 1 0 -1 -1
V 52200 44100 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56000 43800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48200 48500 51700 46300 8 0 1 0 -1 -1
L 56500 42700 57900 47200 3 0 0 0 -1 -1
T 42700 47500 9 10 1 0 0 4 1
libgeda
T 42700 48500 9 10 1 0 0 4 1
gschem
T 41700 47200 9 10 1 0 0 4 1
gattrib
T 43700 47500 9 10 1 0 0 4 1
gnetlist
T 50000 45500 9 10 1 0 0 4 1
gerbv
T 47700 46000 9 10 1 0 0 4 1
pcb
T 48000 52000 9 10 1 0 0 4 1
iverilog
T 48000 53200 9 10 1 0 0 4 1
ng-spice
T 50200 53800 9 10 1 0 0 4 1
gtkwave
T 41200 49500 9 10 1 0 0 4 1
tragesym
T 42200 46500 9 10 1 0 0 4 1
gsymcheck
T 50200 55000 9 10 1 0 0 4 1
gwave
T 50200 52600 9 10 1 0 0 4 1
dinotrace
T 48000 55600 9 10 1 0 0 4 1
xyce
T 42700 49200 9 10 1 0 0 4 1
geda
T 46000 46000 9 10 1 0 0 4 1
gsch2pcb
T 41700 47800 9 10 1 0 0 4 1
gschlas
T 43900 49400 9 10 1 0 0 4 1
sarlacc
T 41200 45900 9 10 1 0 0 2 3
* sarlacc and tragesym use libgeda 
but only for colors?! They do not 
apear to parse symbols via libgeda.
T 41200 51300 9 10 1 0 0 4 1
make
T 47700 48500 9 10 1 0 0 4 1
pcb-rnd
T 43100 46500 9 10 1 0 0 4 1
gaf
T 48000 54400 9 10 1 0 0 4 1
gnucap
T 46300 48600 9 10 1 0 0 4 1
gsch2-
T 46300 48400 9 10 1 0 0 4 1
pcb-rnd
T 45800 57100 9 10 1 0 0 4 1
ltspice
T 43000 57100 9 10 1 0 0 4 1
qucs
T 47400 51100 9 12 1 0 0 0 1
PCB Layout
T 42100 57800 9 12 1 0 0 0 1
Schematic Capture
T 47100 56300 9 12 1 0 0 0 1
Circuit Simulation
T 50000 44200 9 10 1 0 0 4 1
linuxcnc
T 50200 56200 9 10 1 0 0 4 1
gnuplot
T 50200 50500 9 10 1 0 0 4 1
cray lc
T 49600 56800 9 12 1 0 0 0 1
2D Graphing
T 49800 50300 9 12 1 0 0 0 1
(closed)
T 45400 56900 9 12 1 0 0 0 1
(closed)
T 49800 51000 9 12 1 0 0 0 2
3D FEM
parasitics
T 52200 46300 9 10 1 0 0 4 1
salome
T 54400 49900 9 10 1 0 0 4 1
onelab
T 53700 50600 9 12 1 0 0 0 1
FEM front end
T 56000 49500 9 10 1 0 0 4 1
getdp
T 56000 47300 9 10 1 0 0 4 1
elmer
T 52200 50200 9 10 1 0 0 4 1
gmsh
T 56000 45100 9 10 1 0 0 4 1
code aster
T 56000 42700 9 10 1 0 0 4 1
openems
T 56000 46200 9 10 1 0 0 4 1
code saturne
T 56000 48400 9 10 1 0 0 4 1
openfoam
T 51600 50800 9 12 1 0 0 0 1
Mesh + CAD
T 55500 50100 9 12 1 0 0 0 1
3D solvers
T 58400 47200 9 10 1 0 0 4 1
paraview
T 49500 46100 9 12 1 0 0 0 1
gerber view
T 49500 44800 9 12 1 0 0 0 1
CNC Mill
T 52200 48800 9 10 1 0 0 4 1
brlcad
T 51800 49400 9 12 1 0 0 0 1
3D CAD
T 52200 47500 9 10 1 0 0 4 2
open
scad
T 50000 42900 9 10 1 0 0 4 1
openpnp
T 49500 43500 9 12 1 0 0 0 1
CNC Asm.
T 56800 52800 9 12 1 0 0 0 10
Key
Green - Workflows known to operate
Blue - Workflows believe to work based on format compatibility
Yellow - Workflows we would are considering in the near term.
Red - Workflows someone should do in the extreme far future. 
Gray - Core dependency.
Grey Dashed - Optional dependency.
Probably by/as other projects.
(state) - status of a project
[parent] - who is this a part of
T 52200 44100 9 10 1 0 0 4 2
csxcad
[openems]
T 57700 47900 9 12 1 0 0 0 1
3D Graphing
T 56000 43800 9 10 1 0 0 4 1
FEniCS
T 50800 54900 9 10 1 0 0 0 8
Note: For E&M solving you really need direct route from 
pcb-rnd to the solver or atleast a front end for it. Meta-
data is lost when you transition through a 3D CAD about 
where connections are and etc that is critical to E&M. 
The flows via 3D CAD are documented here so that they 
can be visualized for people who might want to look at 
heat/air flow over populated boards and/or vibrational 
modes of complete assemblies.
T 57900 44900 9 10 1 0 0 0 6
Note: I am not proposing we actually build all or any of this 
[block of 3D CAD&FEM stuff] past the part I have already 
gotten involved with. I just wanted everyone to understand 
how the workflows could be if one of these tools jumped 
out as a "must have" to them or if one of their users 
jumped at the chance to bridge the gap.
L 52700 50200 53900 49900 3 0 0 0 -1 -1
L 52700 50200 55500 48400 3 0 0 0 -1 -1
L 52700 50200 55500 43800 3 0 0 0 -1 -1
T 40600 51900 9 12 1 0 0 0 1
Automation
T 41200 49300 9 10 1 0 0 4 1
[geda-gaf]
T 43900 49200 9 10 1 0 0 4 1
[geda-gaf]
L 52700 50200 55500 47300 3 0 0 0 -1 -1
L 52700 50200 55500 46200 3 0 0 0 -1 -1
L 52700 50200 55500 45100 3 0 0 0 -1 -1
L 48200 48500 50800 49000 8 0 1 0 -1 -1
L 50800 49000 51700 50200 8 0 1 0 -1 -1
L 52700 50200 54500 49200 3 0 0 0 -1 -1
L 54500 49200 55300 49200 3 0 0 0 -1 -1
L 55300 49200 55500 49500 3 0 0 0 -1 -1
L 52700 48800 55500 48400 4 0 1 0 -1 -1
L 52700 48800 55500 43800 4 0 1 0 -1 -1
T 52200 46000 9 10 1 0 0 3 1
(LGPL2.1)
T 57200 41700 9 10 1 0 0 0 15
*brlcad
example 
https://brlcad.org/wiki/SGI_Cube

*openscad
The whole thing was built to be scripted.

*salome
???

*freecad
Look at "The parametric way" here.
http://www.freecadweb.org/wiki/index.php?title=Drawing_Module
http://www.freecadweb.org/wiki/index.php?title=Topological_data_scripting
https://www.youtube.com/watch?v=Cann15ajYlY
T 58200 48700 9 10 1 0 0 0 11
Converting geometry between cad programs...

openscad can be read perfectly in freecad but the reverse requires reconstruction because of freecads fundamental architecture being BREP and not CSG.
http://www.freecadweb.org/wiki/index.php?title=OpenSCAD_Module

to understand the difference between BREP and CSG look at how the brlcad developers explain it in this document page 4.
http://brlcad.org/w/images/6/66/Converting_Geometry.pdf
(note this document is rather out of date but the concepts it describes are still valid)

https://sourceforge.net/p/brlcad/mailman/message/25933181/
from the cocreator himself. don't change formats
T 52200 43800 9 10 1 0 0 3 1
(LGPL3)
T 56000 42500 9 10 1 0 0 3 1
(GPL3)
L 50800 46400 51700 44100 5 0 1 0 -1 -1
V 43000 55900 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43000 55900 9 10 1 0 0 4 1
fidocadJ
V 43000 54700 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43000 54700 9 10 1 0 0 4 1
tinycad
L 43500 54700 47200 48500 9 0 1 0 -1 -1
L 43500 55900 47200 48500 3 0 1 0 -1 -1
T 44900 57800 9 12 1 0 0 0 2
Schematic Capture
and Simulation
V 42700 50000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42700 50000 9 10 1 0 0 4 1
orcad
T 42700 49900 9 10 1 0 0 5 1
(closed)
L 43200 48900 43500 49100 3 0 0 0 -1 -1
L 43600 49800 43200 50000 3 0 0 0 -1 -1
L 41600 49200 42000 48800 3 0 0 0 -1 -1
V 43000 53500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43000 53300 9 10 1 0 0 4 1
[kicad]
L 43500 53500 47200 48500 3 0 0 0 -1 -1
T 43000 53500 9 10 1 0 0 4 1
eeschema
V 53800 40900 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53800 40900 9 10 1 0 0 4 1
octave
T 53800 41500 9 12 1 0 0 3 1
Math
L 52700 44100 53300 40900 3 0 0 0 -1 -1
L 54300 40900 55500 42700 3 0 0 0 -1 -1
V 54000 44000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54000 44100 9 10 1 0 0 4 2
open-
cascade
T 54000 44600 9 12 1 0 0 3 1
3D Kernel
T 54000 43700 9 10 1 0 0 3 1
(LGPL2)
V 51700 39400 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 51700 39400 9 10 1 0 0 4 3
circuit
tool box
[openems]
T 51700 40100 9 12 1 0 0 3 2
lumped element
modeling in fdtd
L 52700 46300 53500 44000 15 0 0 0 -1 -1
L 52200 39400 53300 40900 3 0 0 0 -1 -1
L 52700 50200 53500 44000 15 0 0 2 100 100
L 46800 46600 48500 39400 5 0 0 0 -1 -1
L 48500 39400 51200 39400 5 0 0 0 -1 -1
L 46800 46500 48400 38700 5 0 0 0 -1 -1
L 48400 38700 52700 38700 5 0 0 0 -1 -1
L 52700 38700 53300 40900 5 0 0 0 -1 -1
V 46800 47100 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46800 47100 9 10 1 0 0 4 1
tedax
L 47300 47100 47700 48000 3 0 0 0 -1 -1
V 50000 41600 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50000 41600 9 10 1 0 0 4 1
grbl
T 49500 42200 9 12 1 0 0 0 1
CNC Misc.
L 48200 46000 49500 41600 4 0 1 0 -1 -1
L 48200 48500 49500 41600 4 0 1 0 -1 -1
V 52200 45200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52200 45200 9 10 1 0 0 4 1
freecad
L 52700 45200 53500 44000 15 0 0 0 -1 -1
L 50900 46600 51700 45200 8 0 1 0 -1 -1
L 48200 48500 50900 46600 8 0 1 0 -1 -1
L 51200 49900 51200 42200 4 50 1 0 -1 -1
L 51700 44100 51200 44500 4 50 1 0 -1 -1
L 51700 45200 51200 45600 4 50 1 0 -1 -1
L 51700 46300 51200 46700 4 50 1 0 -1 -1
L 51700 47500 51200 47900 4 50 1 0 -1 -1
L 51700 48800 51200 49200 4 50 1 0 -1 -1
L 51700 50200 51200 49900 4 50 1 0 -1 -1
V 53800 38500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53800 38500 9 10 1 0 0 4 1
mathematica
L 53300 38500 52800 37900 3 0 0 0 -1 -1
L 52800 37900 47200 37900 3 0 0 0 -1 -1
L 47200 37900 44200 47500 3 0 0 0 -1 -1
T 52200 44900 9 10 1 0 0 3 1
(LGPL2+)
V 50000 40200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50000 40200 9 10 1 0 0 4 1
openocd
T 50000 40800 9 12 1 0 0 3 1
JTAG
L 46800 46600 47700 43300 5 0 0 0 -1 -1
L 47700 43300 49500 40200 5 0 0 0 -1 -1
L 48200 48500 49500 40200 5 0 0 0 -1 -1
T 46400 47700 9 12 1 0 0 0 1
Netlister
L 44200 47500 46300 47100 5 0 0 0 -1 -1
V 52200 41400 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52200 41600 9 10 1 0 0 4 1
libbsdl
T 52200 42000 9 12 1 0 0 3 1
Format Engine
T 52200 41100 9 10 1 0 0 3 2
{work in
progress}
L 50500 40200 51700 41400 5 0 0 0 -1 -1
V 42000 39000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42000 39000 9 10 1 0 0 4 1
gcc
T 41400 39600 9 12 1 0 0 0 1
Compiler
L 42500 39000 49500 40200 3 0 0 0 -1 -1
V 42000 37800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42000 37800 9 10 1 0 0 4 1
llvm
L 42500 37800 49500 40200 3 0 0 0 -1 -1
V 44000 37200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44000 37200 9 10 1 0 0 4 1
gdb
T 43700 37800 9 12 1 0 0 0 1
Debuger
L 44500 37200 49500 40200 3 0 0 0 -1 -1
L 42500 39000 43500 37200 3 0 0 0 -1 -1
L 42500 37800 43500 37200 3 0 0 0 -1 -1
T 53800 38400 9 10 1 0 0 5 1
(closed)
V 42500 44000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 42500 42800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42500 44000 9 10 1 0 0 4 1
icestorm
T 42000 44600 9 12 1 0 0 0 1
Synthasis
T 42500 42800 9 10 1 0 0 4 2
xilinx ise/
vivado
L 43000 44000 49500 40200 3 0 0 0 -1 -1
L 43000 42800 49500 40200 3 0 0 0 -1 -1
V 41100 44000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 41100 44000 9 10 1 0 0 4 1
arachne-pnr
T 40600 44600 9 10 1 0 0 0 1
PLD routing
V 39500 44000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39500 44000 9 10 1 0 0 4 1
yosys
T 39000 44600 9 10 1 0 0 0 1
RTL Synth.
L 40000 44000 40600 44000 3 0 0 0 -1 -1
L 41600 44000 42000 44000 3 0 0 0 -1 -1
T 39300 43700 9 10 1 0 0 0 1
(ISC)
V 42500 41600 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42500 41700 9 10 1 0 0 4 2
altera
quartus
T 42500 42600 9 10 1 0 0 5 1
(closed)
T 42500 41500 9 10 1 0 0 5 1
(closed)
L 43000 41600 49500 40200 3 0 0 0 -1 -1
L 47700 46500 47700 48000 3 0 0 0 -1 -1
L 51200 42200 50500 41600 4 50 1 0 -1 -1
V 47700 50000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 47700 50100 9 10 1 0 0 4 1
pcbnew
L 47700 49500 47700 49000 3 0 0 0 -1 -1
T 47700 49900 9 10 1 0 0 4 1
[kicad]
V 48800 50500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48800 50600 9 10 1 0 0 4 1
autotrax
T 48800 50400 9 10 1 0 0 4 1
(closed)
L 47700 49000 48800 50000 3 0 0 0 -1 -1
