module rgb2yuv (valid, clk, rst, R, G, B, Y, U, V, outvalid);

	input				valid, clk, rst;
	input 	[7:0]	R, G, B;
	output	reg	[7:0]	Y,	U, V;
	output	reg	outvalid;
	
	wire	[15:0]	Y1, U1, V1;
		
	assign Y1 = R * 7'b1001101 + G * 8'b10010110 + B * 5'b11101;
	assign U1 = B * 8'b10000000 - R * 6'b101011 - G * 7'b1010101 + 7'b1000000;
	assign V1 = R * 8'b10000000 - G * 7'b1101011 - B * 5'b10101 + 7'b1000000;

	always @(posedge clk or negedge rst)	
	begin
		if	(!rst)	begin
			Y <= 8'b0;
			U <= 8'b0;
			V <= 8'b0;
			outvalid <= 1'b0;
		end
		else	if	(valid)	begin
			Y <= Y1[15:8];
			U <= U1[15:8];
			V <= V1[15:8];
			outvalid <= 1'b1;
		end
		else	outvalid <= 1'b0;
	end
	
endmodule
