// Seed: 1580941367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = (id_1);
  tri1 id_19 = id_12 & 1;
  assign id_6  = (id_13);
  assign id_18 = 1;
  tri1 id_20 = 1;
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_19;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_10,
      id_5,
      id_10,
      id_8,
      id_18,
      id_17,
      id_2,
      id_2,
      id_19,
      id_19,
      id_14,
      id_7,
      id_5,
      id_10,
      id_17,
      id_7
  );
  assign modCall_1.id_20 = 0;
  wire id_20;
  wire id_21;
  wire id_22;
  assign id_12 = (1 == id_19);
endmodule
