-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_1_proc225 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_local_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_local_V_data_0_V_full_n : IN STD_LOGIC;
    in_local_V_data_0_V_write : OUT STD_LOGIC;
    in_local_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_local_V_data_1_V_full_n : IN STD_LOGIC;
    in_local_V_data_1_V_write : OUT STD_LOGIC;
    in_local_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_local_V_data_2_V_full_n : IN STD_LOGIC;
    in_local_V_data_2_V_write : OUT STD_LOGIC;
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of Loop_1_proc225 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_FF8 : STD_LOGIC_VECTOR (11 downto 0) := "111111111000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal in_local_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln26_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_local_V_data_1_V_blk_n : STD_LOGIC;
    signal in_local_V_data_2_V_blk_n : STD_LOGIC;
    signal in_r_TDATA_blk_n : STD_LOGIC;
    signal i_fu_194_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_695 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal j_fu_206_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_reg_703 : STD_LOGIC_VECTOR (1 downto 0);
    signal io_acc_block_signal_op40 : STD_LOGIC;
    signal ap_block_state3 : BOOLEAN;
    signal in_data_tmp_reg_708 : STD_LOGIC_VECTOR (31 downto 0);
    signal man_V_2_fu_311_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_714 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln571_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln571_reg_719 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln581_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln581_reg_725 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln581_fu_337_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln581_reg_732 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln581_fu_343_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln581_reg_737 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln582_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_reg_742 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln583_fu_355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln583_reg_748 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln603_fu_491_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln603_reg_754 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal or_ln603_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_1_fu_505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln603_1_reg_764 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln603_2_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_2_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_i_reg_151 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal j_0_i_reg_162 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln23_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal is_last_1_fu_122 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ctype_data_V_fu_126 : STD_LOGIC_VECTOR (23 downto 0);
    signal ctype_data_V_1_fu_668_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_275_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_fu_289_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_s_fu_293_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_9_fu_301_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_s_fu_267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_1_fu_305_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln556_fu_263_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln461_fu_285_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_325_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_359_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_139_fu_378_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln581_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln586_fu_394_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln586_fu_398_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal bitcast_ln696_fu_407_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_fu_410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln581_fu_368_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln571_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln582_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln585_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln581_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln585_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln581_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln603_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln581_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln603_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln604_fu_426_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln586_fu_403_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln585_1_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln585_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln588_fu_418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln582_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_1_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_2_fu_524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_367_fu_544_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln603_3_fu_529_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln356_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln356_fu_560_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln356_fu_566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln356_2_fu_582_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln356_1_fu_574_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln356_1_fu_590_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln356_fu_556_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln356_1_fu_596_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln356_fu_608_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_141_fu_614_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln356_2_fu_600_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln356_3_fu_604_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln356_1_fu_632_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal lshr_ln356_fu_638_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln356_fu_644_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln356_fu_650_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln356_3_fu_624_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln356_1_fu_656_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln356_2_fu_662_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_174_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_in_last_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal in_r_TVALID_int : STD_LOGIC;
    signal in_r_TREADY_int : STD_LOGIC;
    signal regslice_both_in_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_data_U_apdone_blk : STD_LOGIC;
    signal in_r_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal regslice_both_in_data_U_vld_out : STD_LOGIC;
    signal regslice_both_in_data_U_ack_in : STD_LOGIC;

    component myproject_axi_fpext_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    myproject_axi_fpext_32ns_64_2_1_U1 : component myproject_axi_fpext_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => in_r_TDATA_int,
        ce => grp_fu_174_ce,
        dout => grp_fu_174_p1);

    regslice_both_in_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_r_TLAST,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_last_V_U_ack_in,
        data_out => in_r_TLAST_int,
        vld_out => in_r_TVALID_int,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_last_V_U_apdone_blk);

    regslice_both_in_data_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_r_TDATA,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_data_U_ack_in,
        data_out => in_r_TDATA_int,
        vld_out => regslice_both_in_data_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_data_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln23_fu_188_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_i_reg_151 <= i_reg_695;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_reg_151 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    is_last_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                is_last_1_fu_122 <= is_last_fu_221_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                is_last_1_fu_122 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    j_0_i_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                j_0_i_reg_162 <= j_reg_703;
            elsif (((icmp_ln23_fu_188_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_i_reg_162 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln581_reg_732 <= add_ln581_fu_337_p2;
                icmp_ln571_reg_719 <= icmp_ln571_fu_319_p2;
                icmp_ln581_reg_725 <= icmp_ln581_fu_331_p2;
                icmp_ln582_reg_742 <= icmp_ln582_fu_349_p2;
                man_V_2_reg_714 <= man_V_2_fu_311_p3;
                sub_ln581_reg_737 <= sub_ln581_fu_343_p2;
                trunc_ln583_reg_748 <= trunc_ln583_fu_355_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                ctype_data_V_fu_126 <= ctype_data_V_1_fu_668_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_695 <= i_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                in_data_tmp_reg_708 <= in_r_TDATA_int;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                j_reg_703 <= j_fu_206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                or_ln603_2_reg_769 <= or_ln603_2_fu_518_p2;
                or_ln603_reg_759 <= or_ln603_fu_499_p2;
                select_ln603_1_reg_764 <= select_ln603_1_fu_505_p3;
                select_ln603_reg_754 <= select_ln603_fu_491_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln26_fu_200_p2, ap_CS_fsm_state2, io_acc_block_signal_op40, icmp_ln23_fu_188_p2, in_r_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln23_fu_188_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    F2_fu_325_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln461_fu_285_p1));
    add_ln581_fu_337_p2 <= std_logic_vector(signed(ap_const_lv12_FF8) + signed(F2_fu_325_p2));
    and_ln356_1_fu_656_p2 <= (xor_ln356_fu_650_p2 and ctype_data_V_fu_126);
    and_ln356_2_fu_662_p2 <= (select_ln356_3_fu_624_p3 and and_ln356_fu_644_p2);
    and_ln356_fu_644_p2 <= (shl_ln356_1_fu_632_p2 and lshr_ln356_fu_638_p2);
    and_ln581_fu_451_p2 <= (xor_ln582_fu_445_p2 and icmp_ln581_reg_725);
    and_ln582_fu_436_p2 <= (xor_ln571_fu_431_p2 and icmp_ln582_reg_742);
    and_ln585_1_fu_468_p2 <= (icmp_ln585_fu_372_p2 and and_ln581_fu_451_p2);
    and_ln585_fu_462_p2 <= (xor_ln585_fu_456_p2 and and_ln581_fu_451_p2);
    and_ln603_fu_485_p2 <= (xor_ln581_fu_479_p2 and icmp_ln603_fu_388_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_assign_proc : process(icmp_ln26_fu_200_p2, io_acc_block_signal_op40, in_r_TVALID_int)
    begin
                ap_block_state3 <= (((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln23_fu_188_p2)
    begin
        if (((icmp_ln23_fu_188_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    ap_return <= is_last_1_fu_122;
    ashr_ln586_fu_398_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_714),to_integer(unsigned('0' & zext_ln586_fu_394_p1(31-1 downto 0)))));
    bitcast_ln696_fu_407_p1 <= in_data_tmp_reg_708;
    ctype_data_V_1_fu_668_p2 <= (and_ln356_2_fu_662_p2 or and_ln356_1_fu_656_p2);
    empty_367_fu_544_p2 <= (shl_ln_fu_536_p3 or ap_const_lv5_7);
    exp_tmp_V_fu_275_p4 <= ireg_V_fu_259_p1(62 downto 52);

    grp_fu_174_ce_assign_proc : process(ap_CS_fsm_state3, icmp_ln26_fu_200_p2, io_acc_block_signal_op40, ap_CS_fsm_state4, in_r_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            grp_fu_174_ce <= ap_const_logic_1;
        else 
            grp_fu_174_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_194_p2 <= std_logic_vector(unsigned(i_0_i_reg_151) + unsigned(ap_const_lv11_1));
    icmp_ln23_fu_188_p2 <= "1" when (i_0_i_reg_151 = ap_const_lv11_400) else "0";
    icmp_ln26_fu_200_p2 <= "1" when (j_0_i_reg_162 = ap_const_lv2_3) else "0";
    icmp_ln356_fu_550_p2 <= "1" when (unsigned(shl_ln_fu_536_p3) > unsigned(empty_367_fu_544_p2)) else "0";
    icmp_ln571_fu_319_p2 <= "1" when (trunc_ln556_fu_263_p1 = ap_const_lv63_0) else "0";
    icmp_ln581_fu_331_p2 <= "1" when (signed(F2_fu_325_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln582_fu_349_p2 <= "1" when (F2_fu_325_p2 = ap_const_lv12_8) else "0";
    icmp_ln585_fu_372_p2 <= "1" when (unsigned(sh_amt_fu_359_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln603_fu_388_p2 <= "1" when (tmp_139_fu_378_p4 = ap_const_lv9_0) else "0";

    in_local_V_data_0_V_blk_n_assign_proc : process(in_local_V_data_0_V_full_n, ap_CS_fsm_state3, icmp_ln26_fu_200_p2)
    begin
        if (((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_local_V_data_0_V_blk_n <= in_local_V_data_0_V_full_n;
        else 
            in_local_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_local_V_data_0_V_din <= ctype_data_V_fu_126(8 - 1 downto 0);

    in_local_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state3, icmp_ln26_fu_200_p2, io_acc_block_signal_op40, in_r_TVALID_int)
    begin
        if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_local_V_data_0_V_write <= ap_const_logic_1;
        else 
            in_local_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    in_local_V_data_1_V_blk_n_assign_proc : process(in_local_V_data_1_V_full_n, ap_CS_fsm_state3, icmp_ln26_fu_200_p2)
    begin
        if (((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_local_V_data_1_V_blk_n <= in_local_V_data_1_V_full_n;
        else 
            in_local_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_local_V_data_1_V_din <= ctype_data_V_fu_126(15 downto 8);

    in_local_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state3, icmp_ln26_fu_200_p2, io_acc_block_signal_op40, in_r_TVALID_int)
    begin
        if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_local_V_data_1_V_write <= ap_const_logic_1;
        else 
            in_local_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    in_local_V_data_2_V_blk_n_assign_proc : process(in_local_V_data_2_V_full_n, ap_CS_fsm_state3, icmp_ln26_fu_200_p2)
    begin
        if (((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_local_V_data_2_V_blk_n <= in_local_V_data_2_V_full_n;
        else 
            in_local_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_local_V_data_2_V_din <= ctype_data_V_fu_126(23 downto 16);

    in_local_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state3, icmp_ln26_fu_200_p2, io_acc_block_signal_op40, in_r_TVALID_int)
    begin
        if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_local_V_data_2_V_write <= ap_const_logic_1;
        else 
            in_local_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    in_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, icmp_ln26_fu_200_p2, in_r_TVALID_int)
    begin
        if (((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_r_TDATA_blk_n <= in_r_TVALID_int;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(in_r_TVALID, regslice_both_in_last_V_U_ack_in)
    begin
        if (((in_r_TVALID = ap_const_logic_1) and (regslice_both_in_last_V_U_ack_in = ap_const_logic_1))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_r_TREADY_int_assign_proc : process(ap_CS_fsm_state3, icmp_ln26_fu_200_p2, io_acc_block_signal_op40, in_r_TVALID_int)
    begin
        if ((not((((icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (in_r_TVALID_int = ap_const_logic_0)) or ((icmp_ln26_fu_200_p2 = ap_const_lv1_1) and (io_acc_block_signal_op40 = ap_const_logic_0)))) and (icmp_ln26_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_r_TREADY_int <= ap_const_logic_1;
        else 
            in_r_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln23_fu_188_p2)
    begin
        if (((icmp_ln23_fu_188_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op40 <= (in_local_V_data_2_V_full_n and in_local_V_data_1_V_full_n and in_local_V_data_0_V_full_n);
    ireg_V_fu_259_p1 <= grp_fu_174_p1;
    is_last_fu_221_p2 <= (is_last_1_fu_122 or in_r_TLAST_int);
    j_fu_206_p2 <= std_logic_vector(unsigned(j_0_i_reg_162) + unsigned(ap_const_lv2_1));
    lshr_ln356_fu_638_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv24_FFFFFF),to_integer(unsigned('0' & zext_ln356_3_fu_604_p1(24-1 downto 0)))));
    man_V_1_fu_305_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_9_fu_301_p1));
    man_V_2_fu_311_p3 <= 
        man_V_1_fu_305_p2 when (p_Result_s_fu_267_p3(0) = '1') else 
        p_Result_9_fu_301_p1;
    or_ln581_fu_474_p2 <= (or_ln582_fu_441_p2 or icmp_ln581_reg_725);
    or_ln582_fu_441_p2 <= (icmp_ln582_reg_742 or icmp_ln571_reg_719);
    or_ln603_1_fu_512_p2 <= (and_ln585_fu_462_p2 or and_ln582_fu_436_p2);
    or_ln603_2_fu_518_p2 <= (or_ln603_fu_499_p2 or or_ln603_1_fu_512_p2);
    or_ln603_fu_499_p2 <= (and_ln603_fu_485_p2 or and_ln585_1_fu_468_p2);
    p_Result_9_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_293_p3),54));
    p_Result_s_fu_267_p3 <= ireg_V_fu_259_p1(63 downto 63);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln356_1_fu_574_p3 <= 
        empty_367_fu_544_p2 when (icmp_ln356_fu_550_p2(0) = '1') else 
        shl_ln_fu_536_p3;
    select_ln356_2_fu_582_p3 <= 
        sub_ln356_fu_560_p2 when (icmp_ln356_fu_550_p2(0) = '1') else 
        shl_ln_fu_536_p3;
    select_ln356_3_fu_624_p3 <= 
        tmp_141_fu_614_p4 when (icmp_ln356_fu_550_p2(0) = '1') else 
        shl_ln356_fu_608_p2;
    select_ln356_fu_566_p3 <= 
        shl_ln_fu_536_p3 when (icmp_ln356_fu_550_p2(0) = '1') else 
        empty_367_fu_544_p2;
    select_ln588_fu_418_p3 <= 
        ap_const_lv8_FF when (tmp_140_fu_410_p3(0) = '1') else 
        ap_const_lv8_0;
    select_ln603_1_fu_505_p3 <= 
        select_ln588_fu_418_p3 when (and_ln585_fu_462_p2(0) = '1') else 
        trunc_ln583_reg_748;
    select_ln603_2_fu_524_p3 <= 
        select_ln603_reg_754 when (or_ln603_reg_759(0) = '1') else 
        select_ln603_1_reg_764;
    select_ln603_3_fu_529_p3 <= 
        select_ln603_2_fu_524_p3 when (or_ln603_2_reg_769(0) = '1') else 
        ap_const_lv8_0;
    select_ln603_fu_491_p3 <= 
        shl_ln604_fu_426_p2 when (and_ln603_fu_485_p2(0) = '1') else 
        trunc_ln586_fu_403_p1;
        sext_ln581_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_359_p3),32));

    sh_amt_fu_359_p3 <= 
        add_ln581_reg_732 when (icmp_ln581_reg_725(0) = '1') else 
        sub_ln581_reg_737;
    shl_ln356_1_fu_632_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv24_FFFFFF),to_integer(unsigned('0' & zext_ln356_2_fu_600_p1(24-1 downto 0)))));
    shl_ln356_fu_608_p2 <= std_logic_vector(shift_left(unsigned(zext_ln356_fu_556_p1),to_integer(unsigned('0' & zext_ln356_1_fu_596_p1(24-1 downto 0)))));
    shl_ln604_fu_426_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln583_reg_748),to_integer(unsigned('0' & trunc_ln581_fu_368_p1(8-1 downto 0)))));
    shl_ln_fu_536_p3 <= (j_0_i_reg_162 & ap_const_lv3_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln356_1_fu_590_p2 <= std_logic_vector(signed(ap_const_lv5_17) - signed(select_ln356_fu_566_p3));
    sub_ln356_fu_560_p2 <= std_logic_vector(signed(ap_const_lv5_17) - signed(shl_ln_fu_536_p3));
    sub_ln581_fu_343_p2 <= std_logic_vector(unsigned(ap_const_lv12_8) - unsigned(F2_fu_325_p2));
    tmp_139_fu_378_p4 <= sh_amt_fu_359_p3(11 downto 3);
    tmp_140_fu_410_p3 <= bitcast_ln696_fu_407_p1(31 downto 31);
    
    tmp_141_fu_614_p4_proc : process(shl_ln356_fu_608_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(24+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(24+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(24 - 1 downto 0);
    variable tmp_141_fu_614_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(24 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(24 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(24 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_17(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := shl_ln356_fu_608_p2;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(24-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(24-1-unsigned(ap_const_lv32_17(5-1 downto 0)));
            for tmp_141_fu_614_p4_i in 0 to 24-1 loop
                v0_cpy(tmp_141_fu_614_p4_i) := shl_ln356_fu_608_p2(24-1-tmp_141_fu_614_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(24-1 downto 0)))));
        res_mask := res_mask(24-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_141_fu_614_p4 <= resvalue(24-1 downto 0);
    end process;

    tmp_s_fu_293_p3 <= (ap_const_lv1_1 & trunc_ln565_fu_289_p1);
    trunc_ln556_fu_263_p1 <= ireg_V_fu_259_p1(63 - 1 downto 0);
    trunc_ln565_fu_289_p1 <= ireg_V_fu_259_p1(52 - 1 downto 0);
    trunc_ln581_fu_368_p1 <= sh_amt_fu_359_p3(8 - 1 downto 0);
    trunc_ln583_fu_355_p1 <= man_V_2_fu_311_p3(8 - 1 downto 0);
    trunc_ln586_fu_403_p1 <= ashr_ln586_fu_398_p2(8 - 1 downto 0);
    xor_ln356_fu_650_p2 <= (ap_const_lv24_FFFFFF xor and_ln356_fu_644_p2);
    xor_ln571_fu_431_p2 <= (icmp_ln571_reg_719 xor ap_const_lv1_1);
    xor_ln581_fu_479_p2 <= (or_ln581_fu_474_p2 xor ap_const_lv1_1);
    xor_ln582_fu_445_p2 <= (or_ln582_fu_441_p2 xor ap_const_lv1_1);
    xor_ln585_fu_456_p2 <= (icmp_ln585_fu_372_p2 xor ap_const_lv1_1);
    zext_ln356_1_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln356_2_fu_582_p3),24));
    zext_ln356_2_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln356_1_fu_574_p3),24));
    zext_ln356_3_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln356_1_fu_590_p2),24));
    zext_ln356_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln603_3_fu_529_p3),24));
    zext_ln461_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_fu_275_p4),12));
    zext_ln586_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln581_fu_364_p1),54));
end behav;
