/*
 * x9-clk.h
 *
 *
 * Copyright(c); 2018 Semidrive
 *
 * Author: Alex Chen <qing.chen@semidrive.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __X9_CLK_H
#define __X9_CLK_H
/*SOC*/
#define SOC_CLK_INTERN_FIRST 33
#define SOC_CLK_CPU1A SOC_CLK_INTERN_FIRST
#define SOC_CLK_CPU1A_MUX (SOC_CLK_CPU1A+1)
#define SOC_CLK_CPU1B (SOC_CLK_CPU1A_MUX+1)
#define SOC_CLK_CPU1B_MUX (SOC_CLK_CPU1B+1)
#define SOC_CLK_CPU2 (SOC_CLK_CPU1B_MUX+1)
#define SOC_CLK_CPU2_MUX (SOC_CLK_CPU2+1)
#define SOC_CLK_GPU1 (SOC_CLK_CPU2_MUX+1)
#define SOC_CLK_GPU1_MUX (SOC_CLK_GPU1+1)
#define SOC_CLK_GPU2 (SOC_CLK_GPU1_MUX+1)
#define SOC_CLK_GPU2_MUX (SOC_CLK_GPU2+1)
#define SOC_CLK_VPU1 (SOC_CLK_GPU2_MUX+1)
#define SOC_CLK_VPU1_MUX (SOC_CLK_VPU1+1)
#define SOC_CLK_MJPEG (SOC_CLK_VPU1_MUX+1)
#define SOC_CLK_MJPEG_MUX (SOC_CLK_MJPEG+1)
#define SOC_CLK_VPU_BUS (SOC_CLK_MJPEG_MUX+1)
#define SOC_CLK_VPU_BUS_MUX (SOC_CLK_VPU_BUS+1)
#define SOC_CLK_VSN_BUS (SOC_CLK_VPU_BUS_MUX+1)
#define SOC_CLK_VSN_BUS_MUX (SOC_CLK_VSN_BUS+1)
#define SOC_CLK_DDR (SOC_CLK_VSN_BUS_MUX+1)
#define SOC_CLK_DDR_MUX (SOC_CLK_DDR+1)
#define SOC_CLK_HIS_BUS (SOC_CLK_DDR_MUX+1)
#define SOC_CLK_HIS_BUS_MUX (SOC_CLK_HIS_BUS+1)
/*out*/
#define SOC_CLK_CPU1A_0 (SOC_CLK_HIS_BUS_MUX+1)
#define SOC_CLK_CPU1A_0_CORE0 (SOC_CLK_CPU1A_0+1)
#define SOC_CLK_CPU1A_0_CORE1 (SOC_CLK_CPU1A_0_CORE0+1)
#define SOC_CLK_CPU1A_0_CORE2 (SOC_CLK_CPU1A_0_CORE1+1)
#define SOC_CLK_CPU1A_0_CORE3 (SOC_CLK_CPU1A_0_CORE2+1)
#define SOC_CLK_CPU1A_0_CORE4 (SOC_CLK_CPU1A_0_CORE3+1)
#define SOC_CLK_CPU1A_0_CORE5 (SOC_CLK_CPU1A_0_CORE4+1)
#define SOC_CLK_CPU1A_1 (SOC_CLK_CPU1A_0_CORE5+1)
#define SOC_CLK_CPU1A_2 (SOC_CLK_CPU1A_1+1)
#define SOC_CLK_CPU1A_3 (SOC_CLK_CPU1A_2+1)
#define SOC_CLK_CPU1B_0 (SOC_CLK_CPU1A_3+1)
#define SOC_CLK_CPU1B_1 (SOC_CLK_CPU1B_0+1)
#define SOC_CLK_CPU1B_2 (SOC_CLK_CPU1B_1+1)
#define SOC_CLK_CPU1B_3 (SOC_CLK_CPU1B_2+1)
#define       SOC_CLK_CPU2_0 (SOC_CLK_CPU1B_3+1)
#define SOC_CLK_CPU2_1       (SOC_CLK_CPU2_0+1)
#define SOC_CLK_CPU2_2       (SOC_CLK_CPU2_1+1)
#define SOC_CLK_CPU2_3       (SOC_CLK_CPU2_2+1)
#define SOC_CLK_GPU1_0       (SOC_CLK_CPU2_3+1)
#define SOC_CLK_GPU1_1       (SOC_CLK_GPU1_0+1)
#define SOC_CLK_GPU1_2       (SOC_CLK_GPU1_1+1)
#define SOC_CLK_GPU1_3       (SOC_CLK_GPU1_2+1)
#define SOC_CLK_GPU2_0       (SOC_CLK_GPU1_3+1)
#define SOC_CLK_GPU2_1       (SOC_CLK_GPU2_0+1)
#define SOC_CLK_GPU2_2       (SOC_CLK_GPU2_1+1)
#define SOC_CLK_GPU2_3       (SOC_CLK_GPU2_2+1)
#define SOC_CLK_VPU1_0       (SOC_CLK_GPU2_3+1)
#define SOC_CLK_VPU1_1       (SOC_CLK_VPU1_0+1)
#define SOC_CLK_VPU1_2       (SOC_CLK_VPU1_1+1)
#define SOC_CLK_VPU1_3       (SOC_CLK_VPU1_2+1)
#define SOC_CLK_MJPEG_0       (SOC_CLK_VPU1_3+1)
#define SOC_CLK_MJPEG_1       (SOC_CLK_MJPEG_0+1)
#define SOC_CLK_MJPEG_2       (SOC_CLK_MJPEG_1+1)
#define SOC_CLK_MJPEG_3       (SOC_CLK_MJPEG_2+1)
#define SOC_CLK_VPU_BUS_0       (SOC_CLK_MJPEG_3+1)
#define SOC_CLK_VPU_BUS_0_VPU1       (SOC_CLK_VPU_BUS_0+1)
#define SOC_CLK_VPU_BUS_0_VPU2 (SOC_CLK_VPU_BUS_0_VPU1+1)
#define SOC_CLK_VPU_BUS_0_MJPEG (SOC_CLK_VPU_BUS_0_VPU2+1)
#define SOC_CLK_VPU_BUS_1       (SOC_CLK_VPU_BUS_0_MJPEG+1)
#define SOC_CLK_VPU_BUS_1_VPU1 (SOC_CLK_VPU_BUS_1+1)
#define SOC_CLK_VPU_BUS_1_VPU2 (SOC_CLK_VPU_BUS_1_VPU1+1)
#define SOC_CLK_VPU_BUS_1_MJPEG (SOC_CLK_VPU_BUS_1_VPU2+1)
#define SOC_CLK_VPU_BUS_2       (SOC_CLK_VPU_BUS_1_MJPEG+1)
#define SOC_CLK_VPU_BUS_3       (SOC_CLK_VPU_BUS_2+1)
#define SOC_CLK_VSN_BUS_0       (SOC_CLK_VPU_BUS_3+1)
#define SOC_CLK_VSN_BUS_0_VDSP (SOC_CLK_VSN_BUS_0+1)
#define SOC_CLK_VSN_BUS_0_BIPC_VDSP (SOC_CLK_VSN_BUS_0_VDSP+1)
#define SOC_CLK_VSN_BUS_1 (SOC_CLK_VSN_BUS_0_BIPC_VDSP+1)
#define SOC_CLK_VSN_BUS_1_NOC_VSP (SOC_CLK_VSN_BUS_1+1)
#define SOC_CLK_VSN_BUS_1_PLL_VSP (SOC_CLK_VSN_BUS_1_NOC_VSP+1)
#define SOC_CLK_VSN_BUS_1_BIPC_VDSP (SOC_CLK_VSN_BUS_1_PLL_VSP+1)
#define SOC_CLK_VSN_BUS_1_EIC_VDSP (SOC_CLK_VSN_BUS_1_BIPC_VDSP+1)
#define SOC_CLK_VSN_BUS_2       (SOC_CLK_VSN_BUS_1_EIC_VDSP+1)
#define SOC_CLK_VSN_BUS_3       (SOC_CLK_VSN_BUS_2+1)
#define SOC_CLK_DDR_0       (SOC_CLK_VSN_BUS_3+1)
#define SOC_CLK_DDR_1       (SOC_CLK_DDR_0+1)
#define SOC_CLK_DDR_2       (SOC_CLK_DDR_1+1)
#define SOC_CLK_DDR_3 (SOC_CLK_DDR_2+1)
#define SOC_CLK_NOC_BUS       (SOC_CLK_DDR_3+1)
#define SOC_CLK_HIS_BUS_0       (SOC_CLK_NOC_BUS+1)
#define SOC_CLK_HIS_BUS_1       (SOC_CLK_HIS_BUS_0+1)
#define SOC_CLK_HIS_BUS_2       (SOC_CLK_HIS_BUS_1+1)
#define SOC_CLK_HIS_BUS_2_NOC_HIS (SOC_CLK_HIS_BUS_2+1)
#define SOC_CLK_HIS_BUS_2_PCIE2 (SOC_CLK_HIS_BUS_2_NOC_HIS+1)
#define SOC_CLK_HIS_BUS_2_PCIE1 (SOC_CLK_HIS_BUS_2_PCIE2+1)
#define SOC_CLK_HIS_BUS_2_USB1 (SOC_CLK_HIS_BUS_2_PCIE1+1)
#define SOC_CLK_HIS_BUS_2_USB2 (SOC_CLK_HIS_BUS_2_USB1+1)
#define SOC_CLK_HIS_BUS_3       (SOC_CLK_HIS_BUS_2_USB2+1)
#define SOC_CLK_HIS_BUS_3_NOC_HIS (SOC_CLK_HIS_BUS_3+1)
#define SOC_CLK_HIS_BUS_3_PCIE2 (SOC_CLK_HIS_BUS_3_NOC_HIS+1)
#define SOC_CLK_HIS_BUS_3_PCIE1 (SOC_CLK_HIS_BUS_3_PCIE2+1)
#define SOC_CLK_HIS_BUS_3_USB1 (SOC_CLK_HIS_BUS_3_PCIE1+1)
#define SOC_CLK_HIS_BUS_3_USB2 (SOC_CLK_HIS_BUS_3_USB1+1)
#define SOC_CLK_HIS_BUS_3_PCIE_PHY (SOC_CLK_HIS_BUS_3_USB2+1)
#define SOC_CLK_CPU1A_M       (SOC_CLK_HIS_BUS_3_PCIE_PHY+1)
#define SOC_CLK_CPU1B_M       (SOC_CLK_CPU1A_M+1)
#define SOC_CLK_CPU2_M       (SOC_CLK_CPU1B_M+1)
#define SOC_CLK_GPU1_M       (SOC_CLK_CPU2_M+1)
#define SOC_CLK_GPU2_M       (SOC_CLK_GPU1_M+1)
#define SOC_CLK_VPU1_M       (SOC_CLK_GPU2_M+1)
#define SOC_CLK_MJPEG_M       (SOC_CLK_VPU1_M+1)
#define SOC_CLK_VPU_BUS_M       (SOC_CLK_MJPEG_M+1)
#define SOC_CLK_VSN_BUS_M       (SOC_CLK_VPU_BUS_M+1)
#define SOC_CLK_DDR_M       (SOC_CLK_VSN_BUS_M+1)
#define SOC_CLK_HIS_BUS_M       (SOC_CLK_DDR_M+1)

/*SEC*/
#define SEC_CLK_INTERN_FIRST 33
#define SEC_CLK_SEC_PLAT SEC_CLK_INTERN_FIRST
#define SEC_CLK_MP_PLAT (SEC_CLK_SEC_PLAT+1)

#define SEC_CLK_SPARE0 (SEC_CLK_MP_PLAT+1)
#define SEC_CLK_SPARE1 (SEC_CLK_SPARE0+1)
#define SEC_CLK_CE2 (SEC_CLK_SPARE1+1)
#define SEC_CLK_ADC (SEC_CLK_CE2+1)
#define SEC_CLK_SPARE2 (SEC_CLK_ADC+1)
#define SEC_CLK_I2C_SEC0 (SEC_CLK_SPARE2+1)
#define SEC_CLK_I2C_SEC0_5 (SEC_CLK_I2C_SEC0+1)
#define SEC_CLK_I2C_SEC0_7 (SEC_CLK_I2C_SEC0_5+1)
#define SEC_CLK_I2C_SEC0_9 (SEC_CLK_I2C_SEC0_7+1)
#define SEC_CLK_I2C_SEC0_11 (SEC_CLK_I2C_SEC0_9+1)
#define SEC_CLK_I2C_SEC0_13 (SEC_CLK_I2C_SEC0_11+1)
#define SEC_CLK_I2C_SEC0_15 (SEC_CLK_I2C_SEC0_13+1)
#define SEC_CLK_I2C_SEC1 (SEC_CLK_I2C_SEC0_15+1)
#define SEC_CLK_I2C_SEC1_6 (SEC_CLK_I2C_SEC1+1)
#define SEC_CLK_I2C_SEC1_8 (SEC_CLK_I2C_SEC1_6+1)
#define SEC_CLK_I2C_SEC1_10 (SEC_CLK_I2C_SEC1_8+1)
#define SEC_CLK_I2C_SEC1_12 (SEC_CLK_I2C_SEC1_10+1)
#define SEC_CLK_I2C_SEC1_14 (SEC_CLK_I2C_SEC1_12+1)
#define SEC_CLK_I2C_SEC1_16 (SEC_CLK_I2C_SEC1_14+1)
#define SEC_CLK_SPI_SEC0 (SEC_CLK_I2C_SEC1_16+1)
#define SEC_CLK_SPI_SEC0_5 (SEC_CLK_SPI_SEC0+1)
#define SEC_CLK_SPI_SEC0_7 (SEC_CLK_SPI_SEC0_5+1)
#define SEC_CLK_SPI_SEC1 (SEC_CLK_SPI_SEC0_7+1)
#define SEC_CLK_SPI_SEC1_6 (SEC_CLK_SPI_SEC1+1)
#define SEC_CLK_SPI_SEC1_8 (SEC_CLK_SPI_SEC1_6+1)
#define SEC_CLK_UART_SEC0 (SEC_CLK_SPI_SEC1_8+1)
#define SEC_CLK_UART_SEC0_9 (SEC_CLK_UART_SEC0+1)
#define SEC_CLK_UART_SEC0_11 (SEC_CLK_UART_SEC0_9+1)
#define SEC_CLK_UART_SEC0_13 (SEC_CLK_UART_SEC0_11+1)
#define SEC_CLK_UART_SEC1 (SEC_CLK_UART_SEC0_13+1)
#define SEC_CLK_UART_SEC1_10 (SEC_CLK_UART_SEC1+1)
#define SEC_CLK_UART_SEC1_12 (SEC_CLK_UART_SEC1_10+1)
#define SEC_CLK_UART_SEC1_14 (SEC_CLK_UART_SEC1_12+1)
#define SEC_CLK_EMMC1 (SEC_CLK_UART_SEC1_14+1)
#define SEC_CLK_EMMC2 (SEC_CLK_EMMC1+1)
#define SEC_CLK_EMMC3 (SEC_CLK_EMMC2+1)
#define SEC_CLK_EMMC4 (SEC_CLK_EMMC3+1)
#define SEC_CLK_ENET2_TX (SEC_CLK_EMMC4+1)
#define SEC_CLK_ENET2_RMII (SEC_CLK_ENET2_TX+1)
#define SEC_CLK_ENET2_PHY_REF (SEC_CLK_ENET2_RMII+1)
#define SEC_CLK_ENET2_TIMER_SEC (SEC_CLK_ENET2_PHY_REF+1)
#define SEC_CLK_SPDIF1 (SEC_CLK_ENET2_TIMER_SEC+1)
#define SEC_CLK_SPDIF2 (SEC_CLK_SPDIF1+1)
#define SEC_CLK_SPDIF3 (SEC_CLK_SPDIF2+1)
#define SEC_CLK_SPDIF4 (SEC_CLK_SPDIF3+1)
#define SEC_CLK_OSPI2 (SEC_CLK_SPDIF4+1)
#define SEC_CLK_TIMER3 (SEC_CLK_OSPI2+1)
#define SEC_CLK_TIMER4 (SEC_CLK_TIMER3+1)
#define SEC_CLK_TIMER5 (SEC_CLK_TIMER4+1)
#define SEC_CLK_TIMER6 (SEC_CLK_TIMER5+1)
#define SEC_CLK_TIMER7 (SEC_CLK_TIMER6+1)
#define SEC_CLK_TIMER8 (SEC_CLK_TIMER7+1)
#define SEC_CLK_PWM3 (SEC_CLK_TIMER8+1)
#define SEC_CLK_PWM4 (SEC_CLK_PWM3+1)
#define SEC_CLK_PWM5 (SEC_CLK_PWM4+1)
#define SEC_CLK_PWM6 (SEC_CLK_PWM5+1)
#define SEC_CLK_PWM7 (SEC_CLK_PWM6+1)
#define SEC_CLK_PWM8 (SEC_CLK_PWM7+1)
#define SEC_CLK_I2S_MCLK2 (SEC_CLK_PWM8+1)
#define SEC_CLK_I2S_MCLK3 (SEC_CLK_I2S_MCLK2+1)
#define SEC_CLK_I2S_MC1 (SEC_CLK_I2S_MCLK3+1)
#define SEC_CLK_I2S_MC2 (SEC_CLK_I2S_MC1+1)
#define SEC_CLK_I2S_SC3 (SEC_CLK_I2S_MC2+1)
#define SEC_CLK_I2S_SC4 (SEC_CLK_I2S_SC3+1)
#define SEC_CLK_I2S_SC5 (SEC_CLK_I2S_SC4+1)
#define SEC_CLK_I2S_SC6 (SEC_CLK_I2S_SC5+1)
#define SEC_CLK_I2S_SC7 (SEC_CLK_I2S_SC6+1)
#define SEC_CLK_I2S_SC8 (SEC_CLK_I2S_SC7+1)
#define SEC_CLK_CSI_MCLK1 (SEC_CLK_I2S_SC8+1)
#define SEC_CLK_CSI_MCLK2 (SEC_CLK_CSI_MCLK1+1)
#define SEC_CLK_GIC_4_5 (SEC_CLK_CSI_MCLK2+1)
#define SEC_CLK_CAN_5_TO_20 (SEC_CLK_GIC_4_5+1)
#define SEC_CLK_TRACE (SEC_CLK_CAN_5_TO_20+1)
#define SEC_CLK_SYS_CNT (SEC_CLK_TRACE+1)
#define SEC_CLK_MSHC_TIMER (SEC_CLK_SYS_CNT+1)
#define SEC_CLK_HPI_CLK600 (SEC_CLK_MSHC_TIMER+1)
#define SEC_CLK_HPI_CLK800 (SEC_CLK_HPI_CLK600+1)
#define SEC_CLK_GPIO2 (SEC_CLK_HPI_CLK800+1)
#define SEC_CLK_GPIO3 (SEC_CLK_GPIO2+1)
#define SEC_CLK_GPIO4 (SEC_CLK_GPIO3+1)
#define SEC_CLK_GPIO5 (SEC_CLK_GPIO4+1)
#define SEC_CLK_WDT3 (SEC_CLK_GPIO5+1)
#define SEC_CLK_WDT4 (SEC_CLK_WDT3+1)
#define SEC_CLK_WDT5 (SEC_CLK_WDT4+1)
#define SEC_CLK_WDT6 (SEC_CLK_WDT5+1)
#define SEC_CLK_WDT7 (SEC_CLK_WDT6+1)
#define SEC_CLK_WDT8 (SEC_CLK_WDT7+1)


/*DISP*/
#define DISP_CLK_OUT_FIRST 19
#define DISP_CLK_MIPI_CSI1_PIX       DISP_CLK_OUT_FIRST
#define DISP_CLK_MIPI_CSI2_PIX       (DISP_CLK_MIPI_CSI1_PIX+1)
#define DISP_CLK_MIPI_CSI3_PIX       (DISP_CLK_MIPI_CSI2_PIX+1)
#define DISP_CLK_DP1       (DISP_CLK_MIPI_CSI3_PIX+1)
#define DISP_CLK_DP2       (DISP_CLK_DP1+1)
#define DISP_CLK_DP3       (DISP_CLK_DP2+1)
#define DISP_CLK_DC5       (DISP_CLK_DP3+1)
#define DISP_CLK_DC1       (DISP_CLK_DC5+1)
#define DISP_CLK_DC2       (DISP_CLK_DC1+1)
#define DISP_CLK_DC3       (DISP_CLK_DC2+1)
#define DISP_CLK_DC4       (DISP_CLK_DC3+1)
#define DISP_CLK_SPARE1       (DISP_CLK_DC4+1)
#define DISP_CLK_DC5_ALT_DSP       (DISP_CLK_SPARE1+1)
#define DISP_CLK_DISP_BUS       (DISP_CLK_DC5_ALT_DSP+1)
#define DISP_CLK_EXT_AUD1       (DISP_CLK_DISP_BUS+1)
#define DISP_CLK_EXT_AUD2       (DISP_CLK_EXT_AUD1+1)
#define DISP_CLK_EXT_AUD3       (DISP_CLK_EXT_AUD2+1)
#define DISP_CLK_EXT_AUD4       (DISP_CLK_EXT_AUD3+1)
#define DISP_CLK_MIPI_CSI1 (DISP_CLK_EXT_AUD4+1)
#define DISP_CLK_MIPI_CSI2 (DISP_CLK_MIPI_CSI1+1)
#define DISP_CLK_MIPI_CSI3 (DISP_CLK_MIPI_CSI2+1)
#define DISP_CLK_CSI1 (DISP_CLK_MIPI_CSI3+1)
#define DISP_CLK_CSI2 (DISP_CLK_CSI1+1)
#define DISP_CLK_CSI3 (DISP_CLK_CSI2+1)

#endif
