// Seed: 2187607837
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    output tri0 id_4
    , id_7,
    input supply1 id_5
);
  wire [1  +  1  -  !  1 : 1] id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3
    , id_14,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    inout logic id_10,
    output tri id_11,
    input supply1 id_12
);
  id_15 :
  assert property (@(negedge -1) 1 == id_9)
  else if (1 ? 1 : -1) id_10 <= 1 & id_14;
  localparam id_16 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_2,
      id_3,
      id_0,
      id_1
  );
  logic id_17 = id_15;
endmodule
