WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500218 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5003208 heartbeat IPC: 3.995 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6253383 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6253383 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9673481 heartbeat IPC: 2.141 cumulative IPC: 1.462 (Simulation time: 00 hr 01 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_44.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 17541555 heartbeat IPC: 1.271 cumulative IPC: 1.329 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 24759299 heartbeat IPC: 1.385 cumulative IPC: 1.351 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 31531140 heartbeat IPC: 1.477 cumulative IPC: 1.385 (Simulation time: 00 hr 02 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_44.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 39625936 heartbeat IPC: 1.235 cumulative IPC: 1.348 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 46911850 heartbeat IPC: 1.373 cumulative IPC: 1.353 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 53515524 heartbeat IPC: 1.514 cumulative IPC: 1.375 (Simulation time: 00 hr 04 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_44.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 61665462 heartbeat IPC: 1.227 cumulative IPC: 1.353 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 68996291 heartbeat IPC: 1.364 cumulative IPC: 1.355 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 75477102 heartbeat IPC: 1.543 cumulative IPC: 1.372 (Simulation time: 00 hr 06 min 11 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_44.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 73389697 cumulative IPC: 1.363 (Simulation time: 00 hr 06 min 30 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 73389697 cumulative IPC: 1.363 (Simulation time: 00 hr 06 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_44.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.363 instructions: 100000002 cycles: 73389697
CPU 0 Branch Prediction Accuracy: 88.76% MPKI: 18.86 Average ROB Occupancy at Mispredict: 23.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00065
BRANCH_INDIRECT: 2.01
BRANCH_CONDITIONAL: 16.8
BRANCH_DIRECT_CALL: 0.00196
BRANCH_INDIRECT_CALL: 0.0187
BRANCH_RETURN: 0.00175

L1D TOTAL        ACCESS:   24097844 HIT:   23045361 MISS:    1052483
L1D LOAD         ACCESS:   19573655 HIT:   18784237 MISS:     789418
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    4441404 HIT:    4257696 MISS:     183708
L1D TRANSLATION  ACCESS:      82785 HIT:       3428 MISS:      79357
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 33.09 cycles
L1I TOTAL        ACCESS:     635864 HIT:     630056 MISS:       5808
L1I LOAD         ACCESS:     635864 HIT:     630056 MISS:       5808
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 153.6 cycles
L2C TOTAL        ACCESS:    1091854 HIT:     745324 MISS:     346530
L2C LOAD         ACCESS:     484493 HIT:     241484 MISS:     243009
L2C RFO          ACCESS:     120324 HIT:      77041 MISS:      43283
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     407782 HIT:     373433 MISS:      34349
L2C TRANSLATION  ACCESS:      79255 HIT:      53366 MISS:      25889
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 88.59 cycles
LLC TOTAL        ACCESS:     502015 HIT:     331506 MISS:     170509
LLC LOAD         ACCESS:     243009 HIT:     144094 MISS:      98915
LLC RFO          ACCESS:      43283 HIT:      23006 MISS:      20277
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     189834 HIT:     143999 MISS:      45835
LLC TRANSLATION  ACCESS:      25889 HIT:      20407 MISS:       5482
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 142.7 cycles
cpu0_DTLB TOTAL        ACCESS:   19065515 HIT:   18371164 MISS:     694351
cpu0_DTLB LOAD         ACCESS:   19065515 HIT:   18371164 MISS:     694351
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.958 cycles
cpu0_ITLB TOTAL        ACCESS:     562998 HIT:     562114 MISS:        884
cpu0_ITLB LOAD         ACCESS:     562998 HIT:     562114 MISS:        884
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 102.1 cycles
cpu0_STLB TOTAL        ACCESS:     540536 HIT:     457962 MISS:      82574
cpu0_STLB LOAD         ACCESS:     540536 HIT:     457962 MISS:      82574
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 36.33 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10960
  ROW_BUFFER_MISS:     113708
 AVG DBUS CONGESTED CYCLE: 3.873
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      16311
  FULL:      58247
