@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":29:2:29:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.
@N: FX1016 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\top.vhd":12:12:12:17|SB_GB_IO inserted on the port mclock.
@N: MT611 :|Automatically generated clock top|cntDiv_derived_clock[25] is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
