{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740673559778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740673559781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 16:25:59 2025 " "Processing started: Thu Feb 27 16:25:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740673559781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673559781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673559781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740673561971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740673561971 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740673578185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:25 Progress: Loading qsys_system/cpu.qsys " "2025.02.27.16:26:25 Progress: Loading qsys_system/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673585339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:27 Progress: Reading input file " "2025.02.27.16:26:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673587074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:27 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.02.27.16:26:27 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673587214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:28 Progress: Parameterizing module clk_0 " "2025.02.27.16:26:28 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673588755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:28 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.02.27.16:26:28 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673588755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Parameterizing module cpu " "2025.02.27.16:26:29 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.02.27.16:26:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Parameterizing module jtag_uart " "2025.02.27.16:26:29 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2025.02.27.16:26:29 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Parameterizing module sdram " "2025.02.27.16:26:29 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2025.02.27.16:26:29 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Parameterizing module sys_clk_timer " "2025.02.27.16:26:29 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:29 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2025.02.27.16:26:29 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673589589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:30 Progress: Parameterizing module sysid " "2025.02.27.16:26:30 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673590233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:30 Progress: Building connections " "2025.02.27.16:26:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673590233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:30 Progress: Parameterizing connections " "2025.02.27.16:26:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673590304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:30 Progress: Validating " "2025.02.27.16:26:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673590304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.27.16:26:32 Progress: Done reading input file " "2025.02.27.16:26:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673592522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673595857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673595857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673595857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sysid: Time stamp will be automatically updated when this component is generated. " "Cpu.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673595857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673597294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673613040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673613061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673613061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'cpu_jtag_uart' " "Jtag_uart: Done RTL generation for module 'cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673615478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673615518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'cpu_sdram' " "Sdram: Starting RTL generation for module 'cpu_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673615531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0003_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0003_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673615531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'cpu_sdram' " "Sdram: Done RTL generation for module 'cpu_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"cpu\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"cpu\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"cpu\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"cpu\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"cpu\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"cpu\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673616989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673627207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673628425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673629590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673630967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673632297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673639811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673639858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673639922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_cpu_cpu' " "Cpu: Starting RTL generation for module 'cpu_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673640000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673640000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:22 (*) Starting Nios II generation " "Cpu: # 2025.02.27 16:27:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:22 (*)   Checking for plaintext license. " "Cpu: # 2025.02.27 16:27:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.02.27 16:27:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.02.27 16:27:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:24 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.02.27 16:27:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:24 (*)   Plaintext license not found. " "Cpu: # 2025.02.27 16:27:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:24 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.02.27 16:27:24 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.02.27 16:27:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.02.27 16:27:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.02.27 16:27:26 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.02.27 16:27:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.02.27 16:27:26 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)   Creating all objects for CPU " "Cpu: # 2025.02.27 16:27:26 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)     Testbench " "Cpu: # 2025.02.27 16:27:26 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)     Instruction decoding " "Cpu: # 2025.02.27 16:27:26 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)       Instruction fields " "Cpu: # 2025.02.27 16:27:26 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:26 (*)       Instruction decodes " "Cpu: # 2025.02.27 16:27:26 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:27 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.02.27 16:27:27 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:27 (*)       Instruction controls " "Cpu: # 2025.02.27 16:27:27 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:27 (*)     Pipeline frontend " "Cpu: # 2025.02.27 16:27:27 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:27 (*)     Pipeline backend " "Cpu: # 2025.02.27 16:27:27 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:30 (*)   Generating RTL from CPU objects " "Cpu: # 2025.02.27 16:27:30 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:31 (*)   Creating encrypted RTL " "Cpu: # 2025.02.27 16:27:31 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.27 16:27:32 (*) Done Nios II generation " "Cpu: # 2025.02.27 16:27:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_cpu_cpu' " "Cpu: Done RTL generation for module 'cpu_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673653987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673654221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673656534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673658918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673658961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673658974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 35 modules, 61 files " "Cpu: Done \"cpu\" with 35 modules, 61 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673658976 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740673660144 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" cpu_inst.v(1) " "Verilog HDL syntax error at cpu_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "qsys_system/cpu/cpu_inst.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/qsys_system/cpu/cpu_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1740673661047 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects cpu_inst.v(1) " "Verilog HDL error at cpu_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "qsys_system/cpu/cpu_inst.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/qsys_system/cpu/cpu_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1740673661063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/cpu/cpu_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file qsys_system/cpu/cpu_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "qsys_system/cpu/synthesis/cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/qsys_system/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cpu/submodules/altera_default_burst_converter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cpu/submodules/altera_incr_burst_converter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cpu/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661299 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661421 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661421 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661421 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661421 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673661473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661632 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673661915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu " "Found entity 1: cpu_cpu" {  } { { "db/ip/cpu/submodules/cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673661947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673661947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_cpu_ic_data_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_cpu_ic_tag_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_cpu_bht_module " "Found entity 3: cpu_cpu_cpu_bht_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_cpu_dc_tag_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_cpu_dc_data_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_cpu_dc_victim_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_cpu_nios2_oci_break " "Found entity 10: cpu_cpu_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_cpu_nios2_oci_xbrk " "Found entity 11: cpu_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_cpu_nios2_oci_dbrk " "Found entity 12: cpu_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_cpu_nios2_oci_itrace " "Found entity 13: cpu_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_cpu_nios2_oci_td_mode " "Found entity 14: cpu_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_cpu_nios2_oci_dtrace " "Found entity 15: cpu_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_cpu_nios2_oci_fifo " "Found entity 19: cpu_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_cpu_nios2_oci_pib " "Found entity 20: cpu_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_cpu_nios2_oci_im " "Found entity 21: cpu_cpu_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_cpu_nios2_performance_monitors " "Found entity 22: cpu_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_cpu_nios2_avalon_reg " "Found entity 23: cpu_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_cpu_ociram_sp_ram_module " "Found entity 24: cpu_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_cpu_nios2_ocimem " "Found entity 25: cpu_cpu_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu_cpu " "Found entity 27: cpu_cpu_cpu" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_sysclk " "Found entity 1: cpu_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_tck " "Found entity 1: cpu_cpu_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_wrapper " "Found entity 1: cpu_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_test_bench " "Found entity 1: cpu_cpu_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663505 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_scfifo_w " "Found entity 2: cpu_jtag_uart_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663505 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663505 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_scfifo_r " "Found entity 4: cpu_jtag_uart_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663505 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart " "Found entity 5: cpu_jtag_uart" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673663937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673663937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663973 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673663973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673663973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673663981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673663986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664005 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673664020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673664024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664044 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673664059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673664061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664089 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_004 " "Found entity 2: cpu_mm_interconnect_0_router_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673664104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740673664107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_006_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664136 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_006 " "Found entity 2: cpu_mm_interconnect_0_router_006" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_input_efifo_module " "Found entity 1: cpu_sdram_input_efifo_module" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664405 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram " "Found entity 2: cpu_sdram" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sys_clk_timer " "Found entity 1: cpu_sys_clk_timer" {  } { { "db/ip/cpu/submodules/cpu_sys_clk_timer.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid " "Found entity 1: cpu_sysid" {  } { { "db/ip/cpu/submodules/cpu_sysid.v" "" { Text "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740673664500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/hello_world.map.smsg " "Generated suppressed messages file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673664690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740673665384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 27 16:27:45 2025 " "Processing ended: Thu Feb 27 16:27:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740673665384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740673665384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740673665384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740673665384 ""}
