Information: Corner Fast: no PVT mismatches. (PVT-032)
Information: Corner Typical: no PVT mismatches. (PVT-032)
Information: Corner Slow: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : dut_toplevel
Version: V-2023.12
Date   : Wed Jun  4 13:38:35 2025
****************************************
Information: Activity propagation will be performed for scenario Normal_Fast.
Information: Activity propagation will be performed for scenario PowerSave_Fast.
Information: Doing activity propagation for mode 'Normal' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Normal_Fast (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'PowerSave' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario PowerSave_Fast (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario PowerSave_Typical identical to that on PowerSave_Fast (POW-006)
Information: Propagated activity on scenario PowerSave_Slow identical to that on PowerSave_Fast (POW-006)
Information: Propagated activity on scenario Normal_Slow identical to that on Normal_Fast (POW-006)
Information: Propagated activity on scenario Normal_Typical identical to that on Normal_Fast (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'dut_toplevel.dlib:dut_toplevel/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design dut_toplevel  (NEX-011)
Information: r = 2.638818 ohm/um, via_r = 0.901182 ohm/cut, c = 0.106790 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.045109 ohm/um, via_r = 1.176629 ohm/cut, c = 0.113835 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'dut_toplevel'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1604, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1604, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Mode: Normal
Corner: Fast
Scenario: Normal_Fast
Voltage: 0.88
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell math_wrapper_INST/out_data_r_reg[35] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_1_INST/in_data_arb_r_reg[2] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000038 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_1_INST/in_data_last_arb_r_reg for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_1_INST/in_valid_arb_r_reg for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[12] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000076 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_0_INST/in_data_arb_r_reg[33] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000191 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_fifo_INST/fifo_data_r_reg[2][6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_fifo_INST/fifo_data_r_reg[3][31] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_1_INST/in_data_arb_r_reg[2] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell math_wrapper_INST/out_data_r_reg[34] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.100000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 9.27e+07 pW ( 78.3%)
  Net Switching Power    = 2.56e+07 pW ( 21.7%)
Total Dynamic Power      = 1.18e+08 pW (100.0%)

Cell Leakage Power       = N/A


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
clock_network             8.06e+07               8.53e+06                    N/A               8.91e+07    ( 75.3%)        i
register                  7.69e+06               3.03e+06                    N/A               1.07e+07    (  9.1%)         
sequential                0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
combinational             4.46e+06               1.41e+07                    N/A               1.85e+07    ( 15.7%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     9.27e+07 pW            2.56e+07 pW                 N/A               1.18e+08 pW
Mode: Normal
Corner: Slow
Scenario: Normal_Slow
Voltage: 0.72
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 2.63e+07 pW ( 61.5%)
  Net Switching Power    = 1.65e+07 pW ( 38.5%)
Total Dynamic Power      = 4.28e+07 pW (100.0%)

Cell Leakage Power       = 1.61e+04 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.93e+07               5.49e+06               2.50e+02               2.48e+07    ( 58.0%)        i
register                  3.80e+06               2.15e+06               9.40e+03               5.97e+06    ( 13.9%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.16e+06               8.85e+06               6.40e+03               1.20e+07    ( 28.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.63e+07 pW            1.65e+07 pW            1.61e+04 pW            4.28e+07 pW
Mode: Normal
Corner: Typical
Scenario: Normal_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 4.00e+07 pW ( 65.5%)
  Net Switching Power    = 2.10e+07 pW ( 34.5%)
Total Dynamic Power      = 6.10e+07 pW (100.0%)

Cell Leakage Power       = 2.89e+05 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.12e+07               6.99e+06               3.55e+03               3.82e+07    ( 62.4%)        i
register                  5.09e+06               2.64e+06               1.41e+05               7.87e+06    ( 12.8%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.63e+06               1.14e+07               1.45e+05               1.52e+07    ( 24.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     4.00e+07 pW            2.10e+07 pW            2.89e+05 pW            6.13e+07 pW
Mode: PowerSave
Corner: Fast
Scenario: PowerSave_Fast
Voltage: 0.88
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 3.54e+07 pW ( 87.4%)
  Net Switching Power    = 5.12e+06 pW ( 12.6%)
Total Dynamic Power      = 4.06e+07 pW (100.0%)

Cell Leakage Power       = N/A


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
clock_network             3.26e+07               1.71e+06                    N/A               3.43e+07    ( 84.6%)        i
register                  1.95e+06               6.05e+05                    N/A               2.56e+06    (  6.3%)         
sequential                0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
combinational             8.92e+05               2.81e+06                    N/A               3.70e+06    (  9.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.54e+07 pW            5.12e+06 pW                 N/A               4.06e+07 pW
Mode: PowerSave
Corner: Slow
Scenario: PowerSave_Slow
Voltage: 0.72
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 5.17e+06 pW ( 61.0%)
  Net Switching Power    = 3.30e+06 pW ( 39.0%)
Total Dynamic Power      = 8.47e+06 pW (100.0%)

Cell Leakage Power       = 1.61e+04 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.77e+06               1.10e+06               2.50e+02               4.87e+06    ( 57.4%)        i
register                  7.62e+05               4.31e+05               9.40e+03               1.20e+06    ( 14.2%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             6.32e+05               1.77e+06               6.40e+03               2.41e+06    ( 28.4%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.17e+06 pW            3.30e+06 pW            1.61e+04 pW            8.48e+06 pW
Mode: PowerSave
Corner: Typical
Scenario: PowerSave_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.00e+07 pW ( 70.5%)
  Net Switching Power    = 4.21e+06 pW ( 29.5%)
Total Dynamic Power      = 1.42e+07 pW (100.0%)

Cell Leakage Power       = 2.89e+05 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             8.23e+06               1.40e+06               3.55e+03               9.63e+06    ( 66.3%)        i
register                  1.08e+06               5.28e+05               1.41e+05               1.75e+06    ( 12.0%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             7.25e+05               2.28e+06               1.45e+05               3.15e+06    ( 21.7%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.00e+07 pW            4.21e+06 pW            2.89e+05 pW            1.45e+07 pW
1
