--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml final_test.twx final_test.ncd -o final_test.twr
final_test.pcf

Design file:              final_test.ncd
Physical constraint file: final_test.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in1         |   11.876(R)|   -1.202(R)|clk_BUFGP         |   0.000|
in2         |   12.083(R)|   -0.769(R)|clk_BUFGP         |   0.000|
in3         |   10.119(R)|    0.066(R)|clk_BUFGP         |   0.000|
in4         |    9.825(R)|   -0.313(R)|clk_BUFGP         |   0.000|
in5         |   10.522(R)|   -0.430(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |    7.220(R)|clk_BUFGP         |   0.000|
b           |    7.205(R)|clk_BUFGP         |   0.000|
b1          |    8.558(R)|clk_BUFGP         |   0.000|
b2          |    8.312(R)|clk_BUFGP         |   0.000|
c           |    7.072(R)|clk_BUFGP         |   0.000|
d           |    6.710(R)|clk_BUFGP         |   0.000|
e           |    7.598(R)|clk_BUFGP         |   0.000|
rs          |    6.770(R)|clk_BUFGP         |   0.000|
rw          |    6.934(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.928|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 21 15:09:02 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



