{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410094182628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410094182628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 07 22:49:42 2014 " "Processing started: Sun Sep 07 22:49:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410094182628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410094182628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410094182628 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410094182668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410094182758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410094182778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410094182778 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410094182908 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410094182928 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410094182938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 62.856 " "Worst-case setup slack is 62.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.856         0.000 Clock  " "   62.856         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410094182958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.747 " "Worst-case hold slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747         0.000 Clock  " "    0.747         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410094182958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410094182968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410094182968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.933 " "Worst-case minimum pulse width slack is 36.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.933         0.000 Clock  " "   36.933         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094182968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410094182968 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410094183128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 62.856 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 62.856" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 62.856  " "Path #1: Setup slack is 62.856 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      3.334  R        clock network delay " "     3.334      3.334  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.304     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\] " "     3.638      0.304     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]\|regout " "     3.638      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.137      0.499 FF    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|dataa " "     4.137      0.499 FF    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 115 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.788      0.651 FF  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout " "     4.788      0.651 FF  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 115 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.846      1.058 FF    IC  EX_Forward_Unit\|ForwardB_EX~3\|dataa " "     5.846      1.058 FF    IC  EX_Forward_Unit\|ForwardB_EX~3\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.497      0.651 FF  CELL  EX_Forward_Unit\|ForwardB_EX~3\|combout " "     6.497      0.651 FF  CELL  EX_Forward_Unit\|ForwardB_EX~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.862      0.365 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|datad " "     6.862      0.365 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~4 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.068      0.206 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|combout " "     7.068      0.206 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~4 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.453      0.385 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|datad " "     7.453      0.385 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.659      0.206 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout " "     7.659      0.206 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.076      0.417 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|datad " "     8.076      0.417 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.282      0.206 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|combout " "     8.282      0.206 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.241      1.959 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|datab " "    10.241      1.959 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~15 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.865      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|combout " "    10.865      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~15 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.238      0.373 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|datac " "    11.238      0.373 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~16 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.608      0.370 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|combout " "    11.608      0.370 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~16 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.680      1.072 FF    IC  EX_ALU\|LessThan0~11\|dataa " "    12.680      1.072 FF    IC  EX_ALU\|LessThan0~11\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.301      0.621 FR  CELL  EX_ALU\|LessThan0~11\|cout " "    13.301      0.621 FR  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.301      0.000 RR    IC  EX_ALU\|LessThan0~13\|cin " "    13.301      0.000 RR    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.387      0.086 RF  CELL  EX_ALU\|LessThan0~13\|cout " "    13.387      0.086 RF  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.387      0.000 FF    IC  EX_ALU\|LessThan0~15\|cin " "    13.387      0.000 FF    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.577      0.190 FR  CELL  EX_ALU\|LessThan0~15\|cout " "    13.577      0.190 FR  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.577      0.000 RR    IC  EX_ALU\|LessThan0~17\|cin " "    13.577      0.000 RR    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.663      0.086 RF  CELL  EX_ALU\|LessThan0~17\|cout " "    13.663      0.086 RF  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.663      0.000 FF    IC  EX_ALU\|LessThan0~19\|cin " "    13.663      0.000 FF    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.749      0.086 FR  CELL  EX_ALU\|LessThan0~19\|cout " "    13.749      0.086 FR  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.749      0.000 RR    IC  EX_ALU\|LessThan0~21\|cin " "    13.749      0.000 RR    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.835      0.086 RF  CELL  EX_ALU\|LessThan0~21\|cout " "    13.835      0.086 RF  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.835      0.000 FF    IC  EX_ALU\|LessThan0~23\|cin " "    13.835      0.000 FF    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.921      0.086 FR  CELL  EX_ALU\|LessThan0~23\|cout " "    13.921      0.086 FR  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.921      0.000 RR    IC  EX_ALU\|LessThan0~25\|cin " "    13.921      0.000 RR    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.007      0.086 RF  CELL  EX_ALU\|LessThan0~25\|cout " "    14.007      0.086 RF  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.007      0.000 FF    IC  EX_ALU\|LessThan0~27\|cin " "    14.007      0.000 FF    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.093      0.086 FR  CELL  EX_ALU\|LessThan0~27\|cout " "    14.093      0.086 FR  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.093      0.000 RR    IC  EX_ALU\|LessThan0~29\|cin " "    14.093      0.000 RR    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.086 RF  CELL  EX_ALU\|LessThan0~29\|cout " "    14.179      0.086 RF  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.000 FF    IC  EX_ALU\|LessThan0~31\|cin " "    14.179      0.000 FF    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.354      0.175 FR  CELL  EX_ALU\|LessThan0~31\|cout " "    14.354      0.175 FR  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.354      0.000 RR    IC  EX_ALU\|LessThan0~33\|cin " "    14.354      0.000 RR    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.440      0.086 RF  CELL  EX_ALU\|LessThan0~33\|cout " "    14.440      0.086 RF  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.440      0.000 FF    IC  EX_ALU\|LessThan0~35\|cin " "    14.440      0.000 FF    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.526      0.086 FR  CELL  EX_ALU\|LessThan0~35\|cout " "    14.526      0.086 FR  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.526      0.000 RR    IC  EX_ALU\|LessThan0~37\|cin " "    14.526      0.000 RR    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.086 RF  CELL  EX_ALU\|LessThan0~37\|cout " "    14.612      0.086 RF  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.000 FF    IC  EX_ALU\|LessThan0~39\|cin " "    14.612      0.000 FF    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.698      0.086 FR  CELL  EX_ALU\|LessThan0~39\|cout " "    14.698      0.086 FR  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.698      0.000 RR    IC  EX_ALU\|LessThan0~41\|cin " "    14.698      0.000 RR    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.784      0.086 RF  CELL  EX_ALU\|LessThan0~41\|cout " "    14.784      0.086 RF  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.784      0.000 FF    IC  EX_ALU\|LessThan0~43\|cin " "    14.784      0.000 FF    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.870      0.086 FR  CELL  EX_ALU\|LessThan0~43\|cout " "    14.870      0.086 FR  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.870      0.000 RR    IC  EX_ALU\|LessThan0~45\|cin " "    14.870      0.000 RR    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.956      0.086 RF  CELL  EX_ALU\|LessThan0~45\|cout " "    14.956      0.086 RF  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.956      0.000 FF    IC  EX_ALU\|LessThan0~47\|cin " "    14.956      0.000 FF    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.146      0.190 FR  CELL  EX_ALU\|LessThan0~47\|cout " "    15.146      0.190 FR  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.146      0.000 RR    IC  EX_ALU\|LessThan0~49\|cin " "    15.146      0.000 RR    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.232      0.086 RF  CELL  EX_ALU\|LessThan0~49\|cout " "    15.232      0.086 RF  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.232      0.000 FF    IC  EX_ALU\|LessThan0~51\|cin " "    15.232      0.000 FF    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.318      0.086 FR  CELL  EX_ALU\|LessThan0~51\|cout " "    15.318      0.086 FR  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.318      0.000 RR    IC  EX_ALU\|LessThan0~53\|cin " "    15.318      0.000 RR    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.404      0.086 RF  CELL  EX_ALU\|LessThan0~53\|cout " "    15.404      0.086 RF  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.404      0.000 FF    IC  EX_ALU\|LessThan0~55\|cin " "    15.404      0.000 FF    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.490      0.086 FR  CELL  EX_ALU\|LessThan0~55\|cout " "    15.490      0.086 FR  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.490      0.000 RR    IC  EX_ALU\|LessThan0~57\|cin " "    15.490      0.000 RR    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.576      0.086 RF  CELL  EX_ALU\|LessThan0~57\|cout " "    15.576      0.086 RF  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.576      0.000 FF    IC  EX_ALU\|LessThan0~59\|cin " "    15.576      0.000 FF    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.662      0.086 FR  CELL  EX_ALU\|LessThan0~59\|cout " "    15.662      0.086 FR  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.662      0.000 RR    IC  EX_ALU\|LessThan0~61\|cin " "    15.662      0.000 RR    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.748      0.086 RF  CELL  EX_ALU\|LessThan0~61\|cout " "    15.748      0.086 RF  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.748      0.000 FF    IC  EX_ALU\|LessThan0~62\|cin " "    15.748      0.000 FF    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.254      0.506 FF  CELL  EX_ALU\|LessThan0~62\|combout " "    16.254      0.506 FF  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.348      1.094 FF    IC  EX_ALU\|Mux31~5\|datad " "    17.348      1.094 FF    IC  EX_ALU\|Mux31~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.554      0.206 FF  CELL  EX_ALU\|Mux31~5\|combout " "    17.554      0.206 FF  CELL  EX_ALU\|Mux31~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.919      0.365 FF    IC  EX_ALU\|Mux31~6\|datad " "    17.919      0.365 FF    IC  EX_ALU\|Mux31~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.125      0.206 FF  CELL  EX_ALU\|Mux31~6\|combout " "    18.125      0.206 FF  CELL  EX_ALU\|Mux31~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.632      1.507 FF    IC  EX_ALU\|Equal0~2\|datad " "    19.632      1.507 FF    IC  EX_ALU\|Equal0~2\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.834      0.202 FR  CELL  EX_ALU\|Equal0~2\|combout " "    19.834      0.202 FR  CELL  EX_ALU\|Equal0~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.195      0.361 RR    IC  EX_ALU\|Equal0~10\|datad " "    20.195      0.361 RR    IC  EX_ALU\|Equal0~10\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.401      0.206 RR  CELL  EX_ALU\|Equal0~10\|combout " "    20.401      0.206 RR  CELL  EX_ALU\|Equal0~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.401      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain " "    20.401      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.509      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "    20.509      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.325      3.325  R        clock network delay " "    83.325      3.325  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.365      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "    83.365      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.509 " "Data Arrival Time  :    20.509" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    83.365 " "Data Required Time :    83.365" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    62.856  " "Slack              :    62.856 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.747  " "Path #1: Hold slack is 0.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\] " "From Node    : MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\] " "To Node      : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      3.330  R        clock network delay " "     3.330      3.330  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.304     uTco  MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\] " "     3.634      0.304     uTco  MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000 RR  CELL  MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]\|regout " "     3.634      0.000 RR  CELL  MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.069      0.435 RR    IC  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|datad " "     4.069      0.435 RR    IC  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[20]~31 } "NODE_NAME" } } { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.275      0.206 RR  CELL  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|combout " "     4.275      0.206 RR  CELL  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[20]~31 } "NODE_NAME" } } { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.275      0.000 RR    IC  MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]\|datain " "     4.275      0.000 RR    IC  MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[20] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      0.108 RR  CELL  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\] " "     4.383      0.108 RR  CELL  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[20] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      3.330  R        clock network delay " "     3.330      3.330  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636      0.306      uTh  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\] " "     3.636      0.306      uTh  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[20] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.383 " "Data Arrival Time  :     4.383" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.636 " "Data Required Time :     3.636" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.747  " "Slack              :     0.747 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183148 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 36.933  " "Path #1: slack is 36.933 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.100      1.100 RR  CELL  Clk\|combout " "     1.100      1.100 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587      1.352 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.587      1.352 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.422      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.422      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.100      1.100 FF  CELL  Clk\|combout " "    41.100      1.100 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.587      1.352 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.587      1.352 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.422      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "    43.422      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     3.067 " "Required Width   :     3.067" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    36.933 " "Slack            :    36.933" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183158 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410094183158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.718 " "Worst-case setup slack is 74.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.718         0.000 Clock  " "   74.718         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410094183238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228         0.000 Clock  " "    0.228         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410094183248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410094183258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410094183258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 Clock  " "   37.873         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410094183268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410094183268 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410094183438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.718 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 74.718  " "Path #1: Setup slack is 74.718 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      1.708  R        clock network delay " "     1.708      1.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.135     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\] " "     1.843      0.135     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]\|regout " "     1.843      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[11\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.011      0.168 FF    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|dataa " "     2.011      0.168 FF    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 115 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.183      0.172 FF  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout " "     2.183      0.172 FF  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 115 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      0.288 FF    IC  EX_Forward_Unit\|ForwardB_EX~3\|dataa " "     2.471      0.288 FF    IC  EX_Forward_Unit\|ForwardB_EX~3\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.650      0.179 FF  CELL  EX_Forward_Unit\|ForwardB_EX~3\|combout " "     2.650      0.179 FF  CELL  EX_Forward_Unit\|ForwardB_EX~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.752      0.102 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|datad " "     2.752      0.102 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~4 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.809      0.057 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|combout " "     2.809      0.057 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~4\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~4 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.110 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|datad " "     2.919      0.110 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.976      0.057 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout " "     2.976      0.057 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.123 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|datad " "     3.099      0.123 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.156      0.057 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|combout " "     3.156      0.057 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.751      0.595 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|datab " "     3.751      0.595 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~15 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.923      0.172 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|combout " "     3.923      0.172 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~15\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~15 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.027      0.104 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|datac " "     4.027      0.104 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~16 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.129      0.102 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|combout " "     4.129      0.102 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[5\]~16\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[5]~16 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.421      0.292 FF    IC  EX_ALU\|LessThan0~11\|dataa " "     4.421      0.292 FF    IC  EX_ALU\|LessThan0~11\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.143 FR  CELL  EX_ALU\|LessThan0~11\|cout " "     4.564      0.143 FR  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.000 RR    IC  EX_ALU\|LessThan0~13\|cin " "     4.564      0.000 RR    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.598      0.034 RF  CELL  EX_ALU\|LessThan0~13\|cout " "     4.598      0.034 RF  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.598      0.000 FF    IC  EX_ALU\|LessThan0~15\|cin " "     4.598      0.000 FF    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.689      0.091 FR  CELL  EX_ALU\|LessThan0~15\|cout " "     4.689      0.091 FR  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.689      0.000 RR    IC  EX_ALU\|LessThan0~17\|cin " "     4.689      0.000 RR    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.723      0.034 RF  CELL  EX_ALU\|LessThan0~17\|cout " "     4.723      0.034 RF  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.723      0.000 FF    IC  EX_ALU\|LessThan0~19\|cin " "     4.723      0.000 FF    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.757      0.034 FR  CELL  EX_ALU\|LessThan0~19\|cout " "     4.757      0.034 FR  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.757      0.000 RR    IC  EX_ALU\|LessThan0~21\|cin " "     4.757      0.000 RR    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.791      0.034 RF  CELL  EX_ALU\|LessThan0~21\|cout " "     4.791      0.034 RF  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.791      0.000 FF    IC  EX_ALU\|LessThan0~23\|cin " "     4.791      0.000 FF    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.825      0.034 FR  CELL  EX_ALU\|LessThan0~23\|cout " "     4.825      0.034 FR  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.825      0.000 RR    IC  EX_ALU\|LessThan0~25\|cin " "     4.825      0.000 RR    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.859      0.034 RF  CELL  EX_ALU\|LessThan0~25\|cout " "     4.859      0.034 RF  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.859      0.000 FF    IC  EX_ALU\|LessThan0~27\|cin " "     4.859      0.000 FF    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.893      0.034 FR  CELL  EX_ALU\|LessThan0~27\|cout " "     4.893      0.034 FR  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.893      0.000 RR    IC  EX_ALU\|LessThan0~29\|cin " "     4.893      0.000 RR    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.927      0.034 RF  CELL  EX_ALU\|LessThan0~29\|cout " "     4.927      0.034 RF  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.927      0.000 FF    IC  EX_ALU\|LessThan0~31\|cin " "     4.927      0.000 FF    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.011      0.084 FR  CELL  EX_ALU\|LessThan0~31\|cout " "     5.011      0.084 FR  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.011      0.000 RR    IC  EX_ALU\|LessThan0~33\|cin " "     5.011      0.000 RR    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.045      0.034 RF  CELL  EX_ALU\|LessThan0~33\|cout " "     5.045      0.034 RF  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.045      0.000 FF    IC  EX_ALU\|LessThan0~35\|cin " "     5.045      0.000 FF    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.079      0.034 FR  CELL  EX_ALU\|LessThan0~35\|cout " "     5.079      0.034 FR  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.079      0.000 RR    IC  EX_ALU\|LessThan0~37\|cin " "     5.079      0.000 RR    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.113      0.034 RF  CELL  EX_ALU\|LessThan0~37\|cout " "     5.113      0.034 RF  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.113      0.000 FF    IC  EX_ALU\|LessThan0~39\|cin " "     5.113      0.000 FF    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.147      0.034 FR  CELL  EX_ALU\|LessThan0~39\|cout " "     5.147      0.034 FR  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.147      0.000 RR    IC  EX_ALU\|LessThan0~41\|cin " "     5.147      0.000 RR    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.181      0.034 RF  CELL  EX_ALU\|LessThan0~41\|cout " "     5.181      0.034 RF  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.181      0.000 FF    IC  EX_ALU\|LessThan0~43\|cin " "     5.181      0.000 FF    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.034 FR  CELL  EX_ALU\|LessThan0~43\|cout " "     5.215      0.034 FR  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.000 RR    IC  EX_ALU\|LessThan0~45\|cin " "     5.215      0.000 RR    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.249      0.034 RF  CELL  EX_ALU\|LessThan0~45\|cout " "     5.249      0.034 RF  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.249      0.000 FF    IC  EX_ALU\|LessThan0~47\|cin " "     5.249      0.000 FF    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.340      0.091 FR  CELL  EX_ALU\|LessThan0~47\|cout " "     5.340      0.091 FR  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.340      0.000 RR    IC  EX_ALU\|LessThan0~49\|cin " "     5.340      0.000 RR    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.374      0.034 RF  CELL  EX_ALU\|LessThan0~49\|cout " "     5.374      0.034 RF  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.374      0.000 FF    IC  EX_ALU\|LessThan0~51\|cin " "     5.374      0.000 FF    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.408      0.034 FR  CELL  EX_ALU\|LessThan0~51\|cout " "     5.408      0.034 FR  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.408      0.000 RR    IC  EX_ALU\|LessThan0~53\|cin " "     5.408      0.000 RR    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.442      0.034 RF  CELL  EX_ALU\|LessThan0~53\|cout " "     5.442      0.034 RF  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.442      0.000 FF    IC  EX_ALU\|LessThan0~55\|cin " "     5.442      0.000 FF    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.476      0.034 FR  CELL  EX_ALU\|LessThan0~55\|cout " "     5.476      0.034 FR  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.476      0.000 RR    IC  EX_ALU\|LessThan0~57\|cin " "     5.476      0.000 RR    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.510      0.034 RF  CELL  EX_ALU\|LessThan0~57\|cout " "     5.510      0.034 RF  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.510      0.000 FF    IC  EX_ALU\|LessThan0~59\|cin " "     5.510      0.000 FF    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.544      0.034 FR  CELL  EX_ALU\|LessThan0~59\|cout " "     5.544      0.034 FR  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.544      0.000 RR    IC  EX_ALU\|LessThan0~61\|cin " "     5.544      0.000 RR    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.578      0.034 RF  CELL  EX_ALU\|LessThan0~61\|cout " "     5.578      0.034 RF  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.578      0.000 FF    IC  EX_ALU\|LessThan0~62\|cin " "     5.578      0.000 FF    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.740      0.162 FF  CELL  EX_ALU\|LessThan0~62\|combout " "     5.740      0.162 FF  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.093      0.353 FF    IC  EX_ALU\|Mux31~5\|datad " "     6.093      0.353 FF    IC  EX_ALU\|Mux31~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.150      0.057 FF  CELL  EX_ALU\|Mux31~5\|combout " "     6.150      0.057 FF  CELL  EX_ALU\|Mux31~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.252      0.102 FF    IC  EX_ALU\|Mux31~6\|datad " "     6.252      0.102 FF    IC  EX_ALU\|Mux31~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.309      0.057 FF  CELL  EX_ALU\|Mux31~6\|combout " "     6.309      0.057 FF  CELL  EX_ALU\|Mux31~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.758      0.449 FF    IC  EX_ALU\|Equal0~2\|datad " "     6.758      0.449 FF    IC  EX_ALU\|Equal0~2\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.815      0.057 FR  CELL  EX_ALU\|Equal0~2\|combout " "     6.815      0.057 FR  CELL  EX_ALU\|Equal0~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      0.100 RR    IC  EX_ALU\|Equal0~10\|datad " "     6.915      0.100 RR    IC  EX_ALU\|Equal0~10\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.972      0.057 RR  CELL  EX_ALU\|Equal0~10\|combout " "     6.972      0.057 RR  CELL  EX_ALU\|Equal0~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.972      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain " "     6.972      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.012      0.040 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "     7.012      0.040 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.700      1.700  R        clock network delay " "    81.700      1.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.730      0.030     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "    81.730      0.030     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.012 " "Data Arrival Time  :     7.012" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.730 " "Data Required Time :    81.730" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    74.718  " "Slack              :    74.718 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183448 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\] " "From Node    : MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\] " "To Node      : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.704      1.704  R        clock network delay " "     1.704      1.704  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      0.135     uTco  MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\] " "     1.839      0.135     uTco  MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      0.000 RR  CELL  MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]\|regout " "     1.839      0.000 RR  CELL  MEM_Data_Memory\|Data_Memory_rtl_0_bypass\[59\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.144 RR    IC  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|datad " "     1.983      0.144 RR    IC  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[20]~31 } "NODE_NAME" } } { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.040      0.057 RR  CELL  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|combout " "     2.040      0.057 RR  CELL  MEM_Data_Memory\|Read_Data_MEM\[20\]~31\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[20]~31 } "NODE_NAME" } } { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.040      0.000 RR    IC  MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]\|datain " "     2.040      0.000 RR    IC  MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[20] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.040 RR  CELL  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\] " "     2.080      0.040 RR  CELL  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[20] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.704      1.704  R        clock network delay " "     1.704      1.704  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.852      0.148      uTh  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\] " "     1.852      0.148      uTh  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Read_Data_WB\[20\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[20] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.080 " "Data Arrival Time  :     2.080" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.852 " "Data Required Time :     1.852" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410094183458 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.548      0.548 RR  CELL  Clk\|combout " "     0.548      0.548 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.356      0.742 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.356      0.742 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.763      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.763      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.548      0.548 FF  CELL  Clk\|combout " "    40.548      0.548 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.356      0.742 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.356      0.742 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.763      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.763      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410094183468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410094183538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410094183558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410094183678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 07 22:49:43 2014 " "Processing ended: Sun Sep 07 22:49:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410094183678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410094183678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410094183678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410094183678 ""}
