-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:18:08 EDT 2021                        

Solution Settings: ntt_flat.v4
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/flat_md/src/utils.cpp
      $PROJECT_HOME/flat_md/include/utils.h
        $PROJECT_HOME/flat_md/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/flat_md/src/ntt.cpp
      $PROJECT_HOME/flat_md/include/ntt.h
        $PROJECT_HOME/flat_md/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $PROJECT_HOME/flat_md/include/utils.h
    $PROJECT_HOME/flat_md/src/main.cpp
    $PROJECT_HOME/flat_md/include/utils.h
      $PROJECT_HOME/flat_md/include/config.h
        $MGC_HOME/shared/include/ac_math.h
          $MGC_HOME/shared/include/ac_math/ac_abs.h
            $MGC_HOME/shared/include/ac_int.h
            $MGC_HOME/shared/include/ac_fixed.h
            $MGC_HOME/shared/include/ac_float.h
            $MGC_HOME/shared/include/ac_complex.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_shift.h
              $MGC_HOME/shared/include/ac_math/ac_normalize.h
          $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_div.h
          $MGC_HOME/shared/include/ac_math/ac_hcordic.h
          $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt.h
          $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/flat_md/include/ntt.h
    $PROJECT_HOME/flat_md/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/flat_md/directives.tcl
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /ntt_flat/core                     170   77955      77960            0  0          
    Design Total:                      170   77955      77960            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  6.250             20.00    0.000000 /ntt_flat/core           
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc.q                   IN   Unsigned        32                                     
    p:rsc.dat                   IN   Unsigned        32                                     
    r:rsc.dat                   IN   Unsigned        32                                     
    twiddle:rsc.q               IN   Unsigned        32                                     
    twiddle_h:rsc.q             IN   Unsigned        32                                     
    result:rsc(0)(0).q          IN   Unsigned        32                                     
    result:rsc(1)(0).q          IN   Unsigned        32                                     
    result:rsc(2)(0).q          IN   Unsigned        32                                     
    result:rsc(3)(0).q          IN   Unsigned        32                                     
    result:rsc(4)(0).q          IN   Unsigned        32                                     
    result:rsc(5)(0).q          IN   Unsigned        32                                     
    result:rsc(6)(0).q          IN   Unsigned        32                                     
    result:rsc(7)(0).q          IN   Unsigned        32                                     
    result:rsc(8)(0).q          IN   Unsigned        32                                     
    result:rsc(9)(0).q          IN   Unsigned        32                                     
    result:rsc(10)(0).q         IN   Unsigned        32                                     
    result:rsc(11)(0).q         IN   Unsigned        32                                     
    result:rsc(12)(0).q         IN   Unsigned        32                                     
    vec:rsc.radr                OUT  Unsigned        12                                     
    vec:rsc.triosy.lz           OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    r:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc.radr            OUT  Unsigned        12                                     
    twiddle:rsc.triosy.lz       OUT  Unsigned         1                                     
    twiddle_h:rsc.radr          OUT  Unsigned        12                                     
    twiddle_h:rsc.triosy.lz     OUT  Unsigned         1                                     
    result:rsc(0)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(0)(0).d          OUT  Unsigned        32                                     
    result:rsc(0)(0).we         OUT  Unsigned         1                                     
    result:rsc(0)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    result:rsc(1)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(1)(0).d          OUT  Unsigned        32                                     
    result:rsc(1)(0).we         OUT  Unsigned         1                                     
    result:rsc(1)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(1)(0).lz  OUT  Unsigned         1                                     
    result:rsc(2)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(2)(0).d          OUT  Unsigned        32                                     
    result:rsc(2)(0).we         OUT  Unsigned         1                                     
    result:rsc(2)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(2)(0).lz  OUT  Unsigned         1                                     
    result:rsc(3)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(3)(0).d          OUT  Unsigned        32                                     
    result:rsc(3)(0).we         OUT  Unsigned         1                                     
    result:rsc(3)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(3)(0).lz  OUT  Unsigned         1                                     
    result:rsc(4)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(4)(0).d          OUT  Unsigned        32                                     
    result:rsc(4)(0).we         OUT  Unsigned         1                                     
    result:rsc(4)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(4)(0).lz  OUT  Unsigned         1                                     
    result:rsc(5)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(5)(0).d          OUT  Unsigned        32                                     
    result:rsc(5)(0).we         OUT  Unsigned         1                                     
    result:rsc(5)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(5)(0).lz  OUT  Unsigned         1                                     
    result:rsc(6)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(6)(0).d          OUT  Unsigned        32                                     
    result:rsc(6)(0).we         OUT  Unsigned         1                                     
    result:rsc(6)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(6)(0).lz  OUT  Unsigned         1                                     
    result:rsc(7)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(7)(0).d          OUT  Unsigned        32                                     
    result:rsc(7)(0).we         OUT  Unsigned         1                                     
    result:rsc(7)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(7)(0).lz  OUT  Unsigned         1                                     
    result:rsc(8)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(8)(0).d          OUT  Unsigned        32                                     
    result:rsc(8)(0).we         OUT  Unsigned         1                                     
    result:rsc(8)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(8)(0).lz  OUT  Unsigned         1                                     
    result:rsc(9)(0).wadr       OUT  Unsigned        12                                     
    result:rsc(9)(0).d          OUT  Unsigned        32                                     
    result:rsc(9)(0).we         OUT  Unsigned         1                                     
    result:rsc(9)(0).radr       OUT  Unsigned        12                                     
    result:rsc.triosy(9)(0).lz  OUT  Unsigned         1                                     
    result:rsc(10)(0).wadr      OUT  Unsigned        12                                     
    result:rsc(10)(0).d         OUT  Unsigned        32                                     
    result:rsc(10)(0).we        OUT  Unsigned         1                                     
    result:rsc(10)(0).radr      OUT  Unsigned        12                                     
    result:rsc.triosy(10)(0).lz OUT  Unsigned         1                                     
    result:rsc(11)(0).wadr      OUT  Unsigned        12                                     
    result:rsc(11)(0).d         OUT  Unsigned        32                                     
    result:rsc(11)(0).we        OUT  Unsigned         1                                     
    result:rsc(11)(0).radr      OUT  Unsigned        12                                     
    result:rsc.triosy(11)(0).lz OUT  Unsigned         1                                     
    result:rsc(12)(0).wadr      OUT  Unsigned        12                                     
    result:rsc(12)(0).d         OUT  Unsigned        32                                     
    result:rsc(12)(0).we        OUT  Unsigned         1                                     
    result:rsc(12)(0).radr      OUT  Unsigned        12                                     
    result:rsc.triosy(12)(0).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /ntt_flat/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address        
      ------------- ------- --------------------------
      /ntt_flat/vec    0:31 00000fff-00000000 (4095-0) 
      
    Resource Name: /ntt_flat/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /ntt_flat/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /ntt_flat/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /ntt_flat/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /ntt_flat/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /ntt_flat/twiddle    0:31 00000fff-00000000 (4095-0) 
      
    Resource Name: /ntt_flat/twiddle_h:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /ntt_flat/twiddle_h    0:31 00000fff-00000000 (4095-0) 
      
    Resource Name: /ntt_flat/result:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         53248 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address         
      ---------------- ------- ---------------------------
      /ntt_flat/result    0:31 0000cfff-00000000 (53247-0) 
      
      Splitting: 
      Block             Original Addresses         
      ----------------- --------------------------
      result:rsc(0)(0)    0, 1, ..., 4095          
      result:rsc(1)(0)    4096, 4097, ..., 8191    
      result:rsc(2)(0)    8192, 8193, ..., 12287   
      result:rsc(3)(0)    12288, 12289, ..., 16383 
      result:rsc(4)(0)    16384, 16385, ..., 20479 
      result:rsc(5)(0)    20480, 20481, ..., 24575 
      result:rsc(6)(0)    24576, 24577, ..., 28671 
      result:rsc(7)(0)    28672, 28673, ..., 32767 
      result:rsc(8)(0)    32768, 32769, ..., 36863 
      result:rsc(9)(0)    36864, 36865, ..., 40959 
      result:rsc(10)(0)   40960, 40961, ..., 45055 
      result:rsc(11)(0)   45056, 45057, ..., 49151 
      result:rsc(12)(0)   49152, 49153, ..., 53247 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /ntt_flat/core core:rlp           Infinite       0        77960  487.25 us                       
    /ntt_flat/core  main              Infinite       2        77960  487.25 us                       
    /ntt_flat/core   for                  4096       3         4098   25.61 us            1          
    /ntt_flat/core   STAGE_LOOP             12       2        73860  461.62 us                       
    /ntt_flat/core    INNER_LOOP          2048      12         6153   38.46 us            3          
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /ntt_flat/core core:rlp                   0                        0.00            77960           
    /ntt_flat/core  main                      2                        0.00            77960           
    /ntt_flat/core   for                   4098                        5.26                1           
    /ntt_flat/core   STAGE_LOOP              24                        0.03            73860           
    /ntt_flat/core    INNER_LOOP          73836                       94.71                3           
    
  End of Report
