Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Dec 12 18:26:59 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4547)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2245)
---------------------------
 There are 2245 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4547)
---------------------------------------------------
 There are 4547 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4552          inf        0.000                      0                 4552           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4552 Endpoints
Min Delay          4552 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.476ns  (logic 12.018ns (21.663%)  route 43.458ns (78.337%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.453    53.044    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124    53.168 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_7/O
                         net (fo=1, routed)           1.041    54.209    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_7_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.124    54.333 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_2/O
                         net (fo=1, routed)           1.019    55.352    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_2_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    55.476 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_1/O
                         net (fo=1, routed)           0.000    55.476    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.409ns  (logic 12.018ns (21.689%)  route 43.391ns (78.311%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.401    54.267    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124    54.391 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_2/O
                         net (fo=1, routed)           0.894    55.285    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_2_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.409 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1/O
                         net (fo=1, routed)           0.000    55.409    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1_n_0
    SLICE_X44Y63         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.350ns  (logic 12.018ns (21.713%)  route 43.332ns (78.287%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.285    54.151    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    54.275 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_2/O
                         net (fo=1, routed)           0.950    55.226    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_2_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.124    55.350 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_1/O
                         net (fo=1, routed)           0.000    55.350    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.192ns  (logic 12.018ns (21.775%)  route 43.174ns (78.225%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.422    54.288    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.124    54.412 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_2/O
                         net (fo=1, routed)           0.655    55.068    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_2_n_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.124    55.192 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_1/O
                         net (fo=1, routed)           0.000    55.192    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_1_n_0
    SLICE_X46Y64         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.164ns  (logic 12.018ns (21.786%)  route 43.146ns (78.214%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.855    53.722    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124    53.846 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_2/O
                         net (fo=1, routed)           1.194    55.040    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_2_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124    55.164 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_1/O
                         net (fo=1, routed)           0.000    55.164    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.158ns  (logic 12.018ns (21.788%)  route 43.140ns (78.212%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.222    54.089    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    54.213 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2/O
                         net (fo=1, routed)           0.821    55.034    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.124    55.158 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1/O
                         net (fo=1, routed)           0.000    55.158    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.056ns  (logic 12.018ns (21.829%)  route 43.038ns (78.171%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.044    53.910    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124    54.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2/O
                         net (fo=1, routed)           0.897    54.932    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.124    55.056 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1/O
                         net (fo=1, routed)           0.000    55.056    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.053ns  (logic 12.018ns (21.830%)  route 43.035ns (78.170%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.286    54.152    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.124    54.276 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_2/O
                         net (fo=1, routed)           0.653    54.929    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_2_n_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.124    55.053 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_1/O
                         net (fo=1, routed)           0.000    55.053    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_1_n_0
    SLICE_X46Y64         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.052ns  (logic 12.018ns (21.830%)  route 43.034ns (78.170%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.997    53.864    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I2_O)        0.124    53.988 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2/O
                         net (fo=1, routed)           0.940    54.928    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.124    55.052 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1/O
                         net (fo=1, routed)           0.000    55.052    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1_n_0
    SLICE_X45Y64         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.034ns  (logic 12.018ns (21.837%)  route 43.016ns (78.163%))
  Logic Levels:           36  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          4.569     4.988    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.296     5.284 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138/O
                         net (fo=3, routed)           0.829     6.113    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_138_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.237 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99/O
                         net (fo=14, routed)          1.260     7.497    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_99_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_65/O
                         net (fo=7, routed)           1.483     9.104    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.228 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114/O
                         net (fo=19, routed)          1.278    10.505    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_114_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.150    10.655 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129/O
                         net (fo=2, routed)           1.194    11.849    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_129_n_0
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.326    12.175 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134/O
                         net (fo=2, routed)           0.820    12.995    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_134_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83/O
                         net (fo=2, routed)           0.990    14.109    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_83_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.233 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32/O
                         net (fo=1, routed)           0.790    15.023    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.059 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.061    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    20.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.667    23.246    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.124    23.370 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          2.117    25.487    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.124    25.611 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.620    26.231    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          1.135    27.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           1.204    28.819    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.152    28.971 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           1.153    30.124    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.326    30.450 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.887    31.337    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.461    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.011 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.011    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.233 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.946    33.179    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325    33.504 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.441    33.945    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.326    34.271 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.817    35.088    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    35.212 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.203    36.415    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168/O
                         net (fo=71, routed)          4.023    40.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_168_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694/O
                         net (fo=110, routed)         2.921    43.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1694_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708/O
                         net (fo=1, routed)           0.569    44.300    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1708_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           1.623    46.443    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_951_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124    46.567 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483/O
                         net (fo=1, routed)           0.670    47.237    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_483_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    47.361 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299/O
                         net (fo=1, routed)           1.241    48.602    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_299_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.726 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179/O
                         net (fo=1, routed)           0.670    49.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_179_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124    49.520 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.918    50.438    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    50.562 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.905    51.467    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.124    51.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.151    52.743    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.132    53.998    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    54.122 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_2/O
                         net (fo=1, routed)           0.788    54.910    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_2_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.124    55.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1/O
                         net (fo=1, routed)           0.000    55.034    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.117%)  route 0.106ns (42.883%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y129        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[25]/C
    SLICE_X23Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[25]/Q
                         net (fo=1, routed)           0.106     0.247    i2cExternal/BUFFER_32_reg_n_0_[25]
    SLICE_X20Y129        FDRE                                         r  i2cExternal/WRITE_DATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCal/output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory_reg[21][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        FDRE                         0.000     0.000 r  pwmCal/output_reg[4]/C
    SLICE_X22Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCal/output_reg[4]/Q
                         net (fo=4, routed)           0.063     0.204    i2cExternal/memory_reg[21][7]_0[4]
    SLICE_X23Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.249 r  i2cExternal/memory[21][4]_i_1/O
                         net (fo=1, routed)           0.000     0.249    i2cExternal_n_77
    SLICE_X23Y117        FDRE                                         r  memory_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[27]/C
    SLICE_X27Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[27]/Q
                         net (fo=1, routed)           0.110     0.251    i2cExternal/BUFFER_32_reg_n_0_[27]
    SLICE_X27Y129        FDRE                                         r  i2cExternal/WRITE_DATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[3]/C
    SLICE_X21Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[3]/Q
                         net (fo=2, routed)           0.111     0.252    i2cExternal/BUFFER_32_reg_n_0_[3]
    SLICE_X23Y128        FDRE                                         r  i2cExternal/WRITE_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/I_I2CITF/shiftreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y127        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/shiftreg_reg[3]/C
    SLICE_X20Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.066     0.207    i2cExternal/I_I2CITF/data2[4]
    SLICE_X21Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.252 r  i2cExternal/I_I2CITF/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.252    i2cExternal/I_I2CITF/p_0_out[4]
    SLICE_X21Y127        FDRE                                         r  i2cExternal/I_I2CITF/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[6]/C
    SLICE_X21Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[6]/Q
                         net (fo=2, routed)           0.113     0.254    i2cExternal/BUFFER_32_reg_n_0_[6]
    SLICE_X23Y128        FDRE                                         r  i2cExternal/WRITE_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.225%)  route 0.114ns (44.775%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[9]/C
    SLICE_X23Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[9]/Q
                         net (fo=2, routed)           0.114     0.255    i2cExternal/BUFFER_32_reg_n_0_[9]
    SLICE_X20Y129        FDRE                                         r  i2cExternal/WRITE_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c0_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[-15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c0_reg[-15]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c0_reg[-15]/Q
                         net (fo=2, routed)           0.071     0.212    DIST_MATRIX/matrixReloaded/c0_reg[-_n_0_15]
    SLICE_X28Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  DIST_MATRIX/matrixReloaded/i_/data0[-15]_i_1/O
                         net (fo=1, routed)           0.000     0.257    DIST_MATRIX/matrixReloaded/i_/data0[-15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/WRITE_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory_reg[37][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.308%)  route 0.124ns (46.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE                         0.000     0.000 r  i2cExternal/WRITE_DATA_reg[1]/C
    SLICE_X23Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/WRITE_DATA_reg[1]/Q
                         net (fo=46, routed)          0.124     0.265    EXTERNAL_WRITE_DATA[1]
    SLICE_X21Y129        FDRE                                         r  memory_reg[37][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y130        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[5]/C
    SLICE_X20Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[5]/Q
                         net (fo=2, routed)           0.127     0.268    i2cExternal/BUFFER_32_reg_n_0_[5]
    SLICE_X20Y129        FDRE                                         r  i2cExternal/WRITE_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------





