

================================================================
== Vivado HLS Report for 'PE_A_dummy141'
================================================================
* Date:           Sun Mar 22 14:27:11 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.330 us | 0.330 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str189, i32 0, i32 0, [1 x i8]* @p_str190, [1 x i8]* @p_str191, [1 x i8]* @p_str192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str193, [1 x i8]* @p_str194)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:505]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i7 [ 0, %0 ], [ %add_ln505, %hls_label_17 ]" [src/kernel_xilinx.cpp:505]   --->   Operation 7 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.59ns)   --->   "%icmp_ln505 = icmp eq i7 %indvar_flatten95, -64" [src/kernel_xilinx.cpp:505]   --->   Operation 8 'icmp' 'icmp_ln505' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.40ns)   --->   "%add_ln505 = add i7 %indvar_flatten95, 1" [src/kernel_xilinx.cpp:505]   --->   Operation 9 'add' 'add_ln505' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln505, label %1, label %hls_label_17" [src/kernel_xilinx.cpp:505]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [src/kernel_xilinx.cpp:517]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:518]   --->   Operation 13 'specpipeline' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.45ns)   --->   "%tmp_V_0 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:521]   --->   Operation 14 'read' 'tmp_V_0' <Predicate = (!icmp_ln505)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)" [src/kernel_xilinx.cpp:523]   --->   Operation 15 'specregionend' 'empty_72' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:517]   --->   Operation 16 'br' <Predicate = (!icmp_ln505)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:528]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
br_ln505           (br               ) [ 01110]
indvar_flatten95   (phi              ) [ 00100]
icmp_ln505         (icmp             ) [ 00110]
add_ln505          (add              ) [ 01110]
br_ln505           (br               ) [ 00000]
empty              (speclooptripcount) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln518 (specpipeline     ) [ 00000]
tmp_V_0            (read             ) [ 00000]
empty_72           (specregionend    ) [ 00000]
br_ln517           (br               ) [ 01110]
ret_ln528          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_V_0_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_0/3 "/>
</bind>
</comp>

<comp id="54" class="1005" name="indvar_flatten95_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="1"/>
<pin id="56" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten95 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten95_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten95/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln505_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="7" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln505/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="add_ln505_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln505/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="icmp_ln505_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln505 "/>
</bind>
</comp>

<comp id="81" class="1005" name="add_ln505_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln505 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="44" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="58" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="58" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="65" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="71" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: PE_A_dummy141 : fifo_A_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln505 : 1
		add_ln505 : 1
		br_ln505 : 2
	State 3
		empty_72 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln505_fu_65  |    0    |    11   |
|----------|--------------------|---------|---------|
|    add   |   add_ln505_fu_71  |    0    |    7    |
|----------|--------------------|---------|---------|
|   read   | tmp_V_0_read_fu_48 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    18   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln505_reg_81   |    7   |
|   icmp_ln505_reg_77   |    1   |
|indvar_flatten95_reg_54|    7   |
+-----------------------+--------+
|         Total         |   15   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   18   |
+-----------+--------+--------+
