<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.exe                 *
****************************************************************************************************
-->
<sensor name="AR0231AT"
	part_number="AR0231AT"
	version="7"
	version_name="REV7-1"
	width="1928"
	height="1208"
	image_type="BAYER"
	bits_per_clock="12"
	clocks_per_pixel="1"
	pixel_clock_polarity="1"
	full_width="1928"
	full_height="1208"
	reg_addr_size="16"
	reg_data_size="8"
	ship_base_address="0x20 0x30 0x40 0x50 0x60 0x70 0x6C 0x6E">
	<demo_system>
		<version_reg_read reg="CUSTOMER_REV" mask="0x40F" value="0x407"></version_reg_read>
		<product_variant name="RCCC"  reg="CUSTOMER_REV" mask="0x70" value="6"></product_variant>
	</demo_system>
	<addr_spaces>
		<space name="PARAM" type="REG" value="1" desc="SMIA Parameter Limits"></space>
		<space name="MFR2" type="REG" value="2" desc="Manufacturer Specific 2"></space>
		<space name="MFR" type="REG" value="3" desc="Manufacturer Specific"></space>
	</addr_spaces>
	<registers>
		<reg  name="RESERVED_PARAM_1000" addr="0x1000" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1004" addr="0x1004" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_PARAM_1006" addr="0x1006" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_PARAM_1008" addr="0x1008" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x036F"></reg>
		<reg  name="RESERVED_PARAM_100A" addr="0x100A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_100C" addr="0x100C" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x058F"></reg>
		<reg  name="RESERVED_PARAM_100E" addr="0x100E" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x07AF"></reg>
		<reg  name="RESERVED_PARAM_1010" addr="0x1010" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x014F"></reg>
		<reg  name="RESERVED_PARAM_1080" addr="0x1080" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1084" addr="0x1084" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO" datatype="ufixed8"></reg>
		<reg  name="RESERVED_PARAM_1086" addr="0x1086" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x07FF" rw="RO" datatype="ufixed8"></reg>
		<reg  name="RESERVED_PARAM_1088" addr="0x1088" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO" datatype="ufixed8"></reg>
		<reg  name="RESERVED_PARAM_1100" addr="0x1100" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x40000000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1104" addr="0x1104" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x42800000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1108" addr="0x1108" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_110A" addr="0x110A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0040" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_110C" addr="0x110C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x40800000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1110" addr="0x1110" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x41C00000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1114" addr="0x1114" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0020" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1116" addr="0x1116" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0180" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1118" addr="0x1118" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x43C00000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_111C" addr="0x111C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x44400000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1120" addr="0x1120" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1122" addr="0x1122" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1124" addr="0x1124" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x41F00000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1128" addr="0x1128" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x4439A000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_112C" addr="0x112C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x40C00000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1130" addr="0x1130" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0x7F800000" default="0x42948000" rw="RO" datatype="float"></reg>
		<reg  name="RESERVED_PARAM_1134" addr="0x1134" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1136" addr="0x1136" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1140" addr="0x1140" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0049" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1142" addr="0x1142" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1144" addr="0x1144" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0860" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1146" addr="0x1146" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7FFE" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1148" addr="0x1148" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00A4" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_114A" addr="0x114A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0047" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1180" addr="0x1180" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1182" addr="0x1182" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1184" addr="0x1184" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x078F" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1186" addr="0x1186" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x04B7" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C0" addr="0x11C0" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C2" addr="0x11C2" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C4" addr="0x11C4" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C6" addr="0x11C6" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0005" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1200" addr="0x1200" space="PARAM" span="2" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003" default="0x0002" rw="RO"></reg>
		<reg  name="FRAME_COUNT2_" addr="0x2000" space="MFR2" span="2" mask="0xFFFF" display_name="frame_count2_" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>frame_count2_</detail></reg>
		<reg  name="FRAME_COUNT_" addr="0x2002" space="MFR2" span="2" mask="0xFFFF" display_name="frame_count_" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>frame_count_</detail></reg>
		<reg  name="OTPM_STATUS" addr="0x2004" space="MFR2" span="2" mask="0xFFFF" display_name="otpm_status" range="0x0000 0xFFFF" rw="RO"><detail>otpm_status</detail>
			<bitfield  name="OTPM_DONE" mask="0x0001" display_name="0: otpm_done" range="0x0000 0x0001" rw="RO"><detail>otpm_done</detail></bitfield>
			<bitfield  name="BITS_1_6" confidential="Y" mask="0x007E" display_name="1-6: Reserved" range="0x0000 0x0006" rw="RO"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001" rw="RO"></bitfield>
			<bitfield  name="DED_PARITY_FAILURE" mask="0x0100" display_name="8: ded_parity_failure" range="0x0000 0x0001" rw="RO"><detail>ded_parity_failure</detail></bitfield>
			<bitfield  name="OTPM_FULL" mask="0x0200" display_name="9: otpm_full" range="0x0000 0x0001" rw="RO"><detail>otpm_full</detail></bitfield>
			<bitfield  name="OTPM_INSUFFICIENT" mask="0x0400" display_name="10: otpm_insufficient" range="0x0000 0x0001" rw="RO"><detail>otpm_insufficient</detail></bitfield>
			<bitfield  name="OP_BUSY" mask="0x0800" display_name="11: op_busy" range="0x0000 0x0001" rw="RO"><detail>op_busy</detail></bitfield>
			<bitfield  name="SEC_CNT" mask="0xF000" display_name="12-15: sec_cnt" range="0x0000 0x000F" rw="RO"><detail>sec_cnt</detail></bitfield></reg>
		<reg  name="GPI_STATUS" addr="0x2006" space="MFR2" span="2" mask="0x077F" display_name="gpi_status" range="0x0000 0x077F" rw="RO"><detail>gpi_status</detail>
			<bitfield  name="GPIO0_PIN_STATUS" mask="0x0001" display_name="0: gpio0_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO0 pin.</detail></bitfield>
			<bitfield  name="GPIO1_PIN_STATUS" mask="0x0002" display_name="1: gpio1_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO1 pin.</detail></bitfield>
			<bitfield  name="GPIO2_PIN_STATUS" mask="0x0004" display_name="2: gpio2_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO2 pin.</detail></bitfield>
			<bitfield  name="GPIO3_PIN_STATUS" mask="0x0008" display_name="3: gpio3_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO3 pin.</detail></bitfield>
			<bitfield  name="SADDR0_PIN_STATUS" mask="0x0010" display_name="4: saddr0_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of SADDR0 pin.</detail></bitfield>
			<bitfield  name="SADDR1_PIN_STATUS" mask="0x0020" display_name="5: saddr1_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of SADDR1 pin.</detail></bitfield>
			<bitfield  name="SADDR2_PIN_STATUS" mask="0x0040" display_name="6: saddr2_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of SADDR2 pin.</detail></bitfield>
			<bitfield  name="OUTPUT_ENABLE_N_PIN_STATUS" mask="0x0100" display_name="8: output_enable_n_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of OUTPUT_ENABLE_N pin function.</detail></bitfield>
			<bitfield  name="TRIGGER_PIN_STATUS" mask="0x0200" display_name="9: trigger_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of TRIGGER pin function.</detail></bitfield>
			<bitfield  name="STANDBY_PIN_STATUS" mask="0x0400" display_name="10: standby_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of STANDBY pin function.</detail></bitfield></reg>
		<reg  name="FRAME_STATUS" addr="0x2008" space="MFR2" span="2" mask="0x000F" display_name="frame_status" range="0x0000 0x000F" rw="RO"><detail>frame_status</detail>
			<bitfield  name="FRAME_STATUS_FRAMESYNC" mask="0x0001" display_name="0: frame_status_framesync" range="0x0000 0x0001" rw="RO"><detail>frame_status_framesync</detail></bitfield>
			<bitfield  name="FRAME_STATUS_STANDBY" mask="0x0002" display_name="1: frame_status_standby" range="0x0000 0x0001" rw="RO"><detail>frame_status_standby</detail></bitfield>
			<bitfield  name="FRAME_STATUS_FRAME_START_DURING_GPH" mask="0x0004" display_name="2: frame_status_frame_start_during_gph" range="0x0000 0x0001" rw="RO"><detail>frame_status_frame_start_during_gph</detail></bitfield>
			<bitfield  name="FRAME_STATUS_PLL_LOCKED" mask="0x0008" display_name="3: frame_status_pll_locked" range="0x0000 0x0001" rw="RO"><detail>frame_status_pll_locked</detail></bitfield></reg>
		<reg  name="DATAPATH_STATUS" addr="0x200A" space="MFR2" span="2" mask="0x0033" display_name="datapath_status" range="0x0000 0x0033" rw="RO"><detail>datapath_status</detail></reg>
		<reg  name="FLASH_STATUS" addr="0x200C" space="MFR2" span="2" mask="0xE000" display_name="flash_status" range="0x0000 0xE000" rw="RO"><detail>flash_status</detail>
			<bitfield  name="XENON_SEQ_ON" mask="0x2000" display_name="13: xenon_seq_on" range="0x0000 0x0001" rw="RO"><detail>xenon_seq_on</detail></bitfield>
			<bitfield  name="FLASH_TRIGGERED" mask="0x4000" display_name="14: flash_triggered" range="0x0000 0x0001" rw="RO"><detail>flash_triggered</detail></bitfield>
			<bitfield  name="FLASH_OUTPUT_STATUS" mask="0x8000" display_name="15: flash_output_status" range="0x0000 0x0001" rw="RO"><detail>flash_output_status</detail></bitfield></reg>
		<reg  name="OTPM_STATUS2" addr="0x200E" space="MFR2" span="2" mask="0xE666" display_name="otpm_status2" range="0x0000 0xE666" rw="RO"><detail>otpm_status2</detail>
			<bitfield  name="OTPM_CONTROL_AUTO_WR_END" mask="0x0002" display_name="1: otpm_control_auto_wr_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_WR_END</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_WR_SUCCESS" mask="0x0004" display_name="2: otpm_control_auto_wr_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_WR_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_RD_END" mask="0x0020" display_name="5: otpm_control_auto_rd_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_RD_END</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_RD_SUCCESS" mask="0x0040" display_name="6: otpm_control_auto_rd_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_RD_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_WR_END" mask="0x0200" display_name="9: otpm_manual_single_wr_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_MANUAL_SINGLE_WR_END</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_WR_SUCCESS" mask="0x0400" display_name="10: otpm_manual_single_wr_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_MANUAL_SINGLE_WR_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_RD_END" mask="0x2000" display_name="13: otpm_manual_single_rd_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_MANUAL_SINGLE_RD_END</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_RD_SUCCESS" mask="0x4000" display_name="14: otpm_single_rd_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_SINGLE_RD_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_PON_VAA_1V8_1V2" mask="0x8000" display_name="15: otpm_pon_vaa_1v8_1v2" range="0x0000 0x0001" rw="RO"><detail>OTPM_PON_VAA_1V8_1V2</detail></bitfield></reg>
		<reg  name="RESERVED_MFR2_2010" addr="0x2010" space="MFR2" span="2" confidential="Y" mask="0xC000" display_name="Reserved" range="0x0000 0xC000" default="0x8000" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2012" addr="0x2012" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2014" addr="0x2014" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2016" addr="0x2016" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2018" addr="0x2018" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="EXPOSURE_T1_ROW" addr="0x2020" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t1_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t1_row</detail></reg>
		<reg  name="EXPOSURE_T2_ROW" addr="0x2022" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t2_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t2_row</detail></reg>
		<reg  name="EXPOSURE_T3_ROW" addr="0x2024" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t3_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t3_row</detail></reg>
		<reg  name="EXPOSURE_T4_ROW" addr="0x2026" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t4_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t4_row</detail></reg>
		<reg  name="EXPOSURE_T1_CLK_U" addr="0x2028" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t1_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t1_clk_u</detail></reg>
		<reg  name="EXPOSURE_T1_CLK_L" addr="0x202A" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t1_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t1_clk_l</detail></reg>
		<reg  name="EXPOSURE_T2_CLK_U" addr="0x202C" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t2_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t2_clk_u</detail></reg>
		<reg  name="EXPOSURE_T2_CLK_L" addr="0x202E" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t2_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t2_clk_l</detail></reg>
		<reg  name="EXPOSURE_T3_CLK_U" addr="0x2030" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t3_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t3_clk_u</detail></reg>
		<reg  name="EXPOSURE_T3_CLK_L" addr="0x2032" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t3_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t3_clk_l</detail></reg>
		<reg  name="EXPOSURE_T4_CLK_U" addr="0x2034" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t4_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t4_clk_u</detail></reg>
		<reg  name="EXPOSURE_T4_CLK_L" addr="0x2036" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t4_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t4_clk_l</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T1" addr="0x2038" space="MFR2" span="2" mask="0xFFFF" display_name="fine_integration_actual_t1" range="0x0000 0xFFFF" default="0x03FD" rw="RO"><detail>fine_integration_actual_t1</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T2" addr="0x203A" space="MFR2" span="2" mask="0xFFFF" display_name="fine_integration_actual_t2" range="0x0000 0xFFFF" default="0x0564" rw="RO"><detail>fine_integration_actual_t2</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T3" addr="0x203C" space="MFR2" span="2" mask="0xFFFF" display_name="fine_integration_actual_t3" range="0x0000 0xFFFF" default="0x08E9" rw="RO"><detail>fine_integration_actual_t3</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T4" addr="0x203E" space="MFR2" span="2" mask="0xFFFF" display_name="fine_integration_actual_t4" range="0x0000 0xFFFF" default="0x08F0" rw="RO"><detail>fine_integration_actual_t4</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T2" addr="0x2040" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_t1_t2" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_t1_t2</detail></reg>
		<reg  name="RATIO_ACTUAL_T2_T3" addr="0x2042" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_t2_t3" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_t2_t3</detail></reg>
		<reg  name="RATIO_ACTUAL_T3_T4" addr="0x2044" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_t3_t4" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_t3_t4</detail></reg>
		<reg  name="RATIO_ACTUAL_T2_T1" addr="0x2046" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_t2_t1" range="0x0000 0xFFFF" default="0x0400" rw="RO"><detail>ratio_actual_t2_t1</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T3_MSB" addr="0x2048" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_t1_t3_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_t1_t3_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T3" addr="0x204A" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_t1_t3" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_t1_t3</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T4_MSB" addr="0x204C" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_t1_t4_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_t1_t4_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T4" addr="0x204E" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_t1_t4" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_t1_t4</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN1" addr="0x2050" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_gain1" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_gain1</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN2_MSB" addr="0x2054" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_gain2_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_gain2_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN2" addr="0x2056" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_gain2" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_gain2</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN3_MSB" addr="0x2058" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_gain3_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_gain3_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN3" addr="0x205A" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_gain3" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_gain3</detail></reg>
		<reg  name="DATA_FORMAT_ACTUAL" addr="0x205C" space="MFR2" span="2" mask="0x1F1F" display_name="data_format_actual" range="0x0000 0x1F1F" default="0x140C" rw="RO"><detail>data_format_actual</detail></reg>
		<reg  name="RESERVED_MFR2_205E" addr="0x205E" space="MFR2" span="2" confidential="Y" mask="0xE000" display_name="Reserved" range="0x0000 0xE000" default="0xC000" rw="RO"></reg>
		<reg  name="ASIL_STATUS_00" addr="0x2060" space="MFR2" span="2" mask="0xFFC1" display_name="asil_status_00" range="0x0000 0xFFC1"><detail>asil_status_00</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ASIL_STATUS_EXT_CLK_PARAM" mask="0x0200" display_name="9: asil_status_ext_clk_param" range="0x0000 0x0001"><detail>asil_status_ext_clk_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_PIX_PARAM" mask="0x0400" display_name="10: asil_status_clk_pix_param" range="0x0000 0x0001"><detail>asil_status_clk_pix_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_OP_PARAM" mask="0x0800" display_name="11: asil_status_clk_op_param" range="0x0000 0x0001"><detail>asil_status_clk_op_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_REG_PARAM" mask="0x1000" display_name="12: asil_status_clk_reg_param" range="0x0000 0x0001"><detail>asil_status_clk_reg_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_PIX_100_PARAM" mask="0x2000" display_name="13: asil_status_clk_pix_100_param" range="0x0000 0x0001"><detail>asil_status_clk_pix_100_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_OP_100_PARAM" mask="0x4000" display_name="14: asil_status_clk_op_100_param" range="0x0000 0x0001"><detail>asil_status_clk_op_100_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_REG_100_PARAM" mask="0x8000" display_name="15: asil_status_clk_reg_100_param" range="0x0000 0x0001"><detail>asil_status_clk_reg_100_param</detail></bitfield></reg>
		<reg  name="ASIL_STATUS_01" addr="0x2062" space="MFR2" span="2" mask="0xFFFF" display_name="asil_status_01" range="0x0000 0xFFFF"><detail>asil_status_01</detail>
			<bitfield  name="FAIL_CRT" mask="0x0001" display_name="0: fail_crt" range="0x0000 0x0001"><detail>fail_crt</detail></bitfield>
			<bitfield  name="FAIL_MT1" mask="0x0002" display_name="1: fail_mt1" range="0x0000 0x0001"><detail>fail_mt1</detail></bitfield>
			<bitfield  name="FAIL_MT2" mask="0x0004" display_name="2: fail_mt2" range="0x0000 0x0001"><detail>fail_mt2</detail></bitfield>
			<bitfield  name="FAIL_OT1_PIXEL_LOW" mask="0x0008" display_name="3: fail_ot1_pixel_low" range="0x0000 0x0001"><detail>fail_ot1_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT1_PIXEL_HIGH" mask="0x0010" display_name="4: fail_ot1_pixel_high" range="0x0000 0x0001"><detail>fail_ot1_pixel_high</detail></bitfield>
			<bitfield  name="FAIL_OT2_PIXEL_LOW" mask="0x0020" display_name="5: fail_ot2_pixel_low" range="0x0000 0x0001"><detail>fail_ot2_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT2_PIXEL_HIGH" mask="0x0040" display_name="6: fail_ot2_pixel_high" range="0x0000 0x0001"><detail>fail_ot2_pixel_high</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_AB_PIXEL_LEGAL" mask="0x0080" display_name="7: fail_zebra_ab_pixel_legal" range="0x0000 0x0001"><detail>fail_zebra_ab_pixel_legal</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_AB_PIXEL_CORRECT" mask="0x0100" display_name="8: fail_zebra_ab_pixel_correct" range="0x0000 0x0001"><detail>fail_zebra_ab_pixel_correct</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_BA_PIXEL_LEGAL" mask="0x0200" display_name="9: fail_zebra_ba_pixel_legal" range="0x0000 0x0001"><detail>fail_zebra_ba_pixel_legal</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_BA_PIXEL_CORRECT" mask="0x0400" display_name="10: fail_zebra_ba_pixel_correct" range="0x0000 0x0001"><detail>fail_zebra_ba_pixel_correct</detail></bitfield>
			<bitfield  name="FAIL_PT1_BELOW_THRESHOLD" mask="0x0800" display_name="11: fail_pt1_below_threshold" range="0x0000 0x0001"><detail>fail_pt1_below_threshold</detail></bitfield>
			<bitfield  name="FAIL_PT2_ABOVE_THRESHOLD" mask="0x1000" display_name="12: fail_pt2_above_threshold" range="0x0000 0x0001"><detail>fail_pt2_above_threshold</detail></bitfield>
			<bitfield  name="FAIL_RRC_PIXEL_LEGAL" mask="0x2000" display_name="13: fail_rrc_pixel_legal" range="0x0000 0x0001"><detail>fail_rrc_pixel_legal</detail></bitfield>
			<bitfield  name="FAIL_RRC_ADDRESS" mask="0x4000" display_name="14: fail_rrc_address" range="0x0000 0x0001"><detail>fail_rrc_address</detail></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ASIL_STATUS_02" addr="0x2064" space="MFR2" span="2" mask="0x7377" display_name="asil_status_02" range="0x0000 0x7377"><detail>asil_status_02</detail>
			<bitfield  name="EMBEDDED_CRC_STATUS" mask="0x0001" display_name="0: embedded_crc_status" range="0x0000 0x0001"><detail>embedded_crc_status</detail></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DBLC_RAM_ECC_DED_STATUS" mask="0x0010" display_name="4: dblc_ram_ecc_ded_status" range="0x0000 0x0001"><detail>dblc_ram_ecc_ded_status</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_SEC_STATUS" mask="0x0020" display_name="5: dblc_ram_ecc_sec_status" range="0x0000 0x0001"><detail>dblc_ram_ecc_sec_status</detail></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="TPG_RAM_ECC_SEC" mask="0x0100" display_name="8: tpg_ram_ecc_sec" range="0x0000 0x0001"><detail>tpg_ram_ecc_sec</detail></bitfield>
			<bitfield  name="TPG_RAM_ECC_DED" mask="0x0200" display_name="9: tpg_ram_ecc_ded" range="0x0000 0x0001"><detail>tpg_ram_ecc_ded</detail></bitfield>
			<bitfield  name="SEQUENCER_ECC_STATUS" mask="0x1000" display_name="12: sequencer_ecc_status" range="0x0000 0x0001"><detail>sequencer_ecc_status</detail></bitfield>
			<bitfield  name="DTR_CRC_STATUS" mask="0x2000" display_name="13: dtr_crc_status" range="0x0000 0x0001"><detail>dtr_crc_status</detail></bitfield>
			<bitfield  name="ROW_FRAME_CRC_STATUS" mask="0x4000" display_name="14: row_frame_crc_status" range="0x0000 0x0001"><detail>row_frame_crc_status</detail></bitfield></reg>
		<reg  name="ASIL_STATUS_03" addr="0x2066" space="MFR2" span="2" mask="0x0001" display_name="asil_status_03" range="0x0000 0x0001"><detail>asil_status_03</detail>
			<bitfield  name="DELAY_BUFFER_CRC_FAULT" mask="0x0001" display_name="0: delay_buffer_crc_fault" range="0x0000 0x0001"><detail>delay_buffer_crc_fault</detail></bitfield></reg>
		<reg  name="ASIL_STARTUP_STATUS_00" addr="0x2068" space="MFR2" span="2" mask="0x000F" display_name="asil_startup_status_00" range="0x0000 0x000F"><detail>asil_startup_status_00</detail>
			<bitfield  name="SYS_CHECK_M3ROM" mask="0x0001" display_name="0: sys_check_m3rom" range="0x0000 0x0001"><detail>sys_check_m3rom</detail></bitfield>
			<bitfield  name="SYS_CHECK_OTPM" mask="0x0002" display_name="1: sys_check_otpm" range="0x0000 0x0001"><detail>sys_check_otpm</detail></bitfield>
			<bitfield  name="SYS_CHECK_IREG" mask="0x0004" display_name="2: sys_check_ireg" range="0x0000 0x0001"><detail>sys_check_ireg</detail></bitfield>
			<bitfield  name="SYS_CHECK_PDIM" mask="0x0008" display_name="3: sys_check_pdim" range="0x0000 0x0001"><detail>sys_check_pdim</detail></bitfield></reg>
		<reg  name="ATR_CHECK_CRT_CRC_VALUE" addr="0x206A" space="MFR2" span="2" mask="0xFFFF" display_name="atr_check_crt_crc_value" range="0x0000 0xFFFF"><detail>atr_check_crt_crc_value</detail></reg>
		<reg  name="RRC_CHECK_ADDR_CRC_VALUE" addr="0x206C" space="MFR2" span="2" mask="0xFFFF" display_name="rrc_check_addr_crc_value" range="0x0000 0xFFFF"><detail>rrc_check_addr_crc_value</detail></reg>
		<reg  name="DELAY_BUFFER_CRC_FAULTS_PER_FRAME" addr="0x206E" space="MFR2" span="2" mask="0xFFFF" display_name="delay_buffer_crc_faults_per_frame" range="0x0000 0xFFFF"><detail>delay_buffer_crc_faults_per_frame</detail></reg>
		<reg  name="DELAY_BUFFER_CRC_FAULT_FRAMES" addr="0x2070" space="MFR2" span="2" mask="0xFFFF" display_name="delay_buffer_crc_fault_frames" range="0x0000 0xFFFF"><detail>delay_buffer_crc_fault_frames</detail></reg>
		<reg  name="FUSE_PIXEL_DEFECT_COUNT" addr="0x2072" space="MFR2" span="2" mask="0x00FF" display_name="fuse_pixel_defect_count" range="0x0000 0x00FF"><detail>fuse_pixel_defect_count</detail></reg>
		<reg  name="FINE_INT_ERR" addr="0x2074" space="MFR2" span="2" mask="0xFFFF" display_name="fine_int_err" range="0x0000 0xFFFF"><detail>fine_int_err</detail>
			<bitfield  name="FINE_OVLP_ERR" mask="0x0001" display_name="0: fine_ovlp_err" range="0x0000 0x0001"><detail>fine_ovlp_err</detail></bitfield>
			<bitfield  name="FINE2_OVLP_ERR" mask="0x0002" display_name="1: fine2_ovlp_err" range="0x0000 0x0001"><detail>fine2_ovlp_err</detail></bitfield>
			<bitfield  name="FINE3_OVLP_ERR" mask="0x0004" display_name="2: fine3_ovlp_err" range="0x0000 0x0001"><detail>fine3_ovlp_err</detail></bitfield>
			<bitfield  name="FINE4_OVLP_ERR" mask="0x0008" display_name="3: fine4_ovlp_err" range="0x0000 0x0001"><detail>fine4_ovlp_err</detail></bitfield>
			<bitfield  name="FINE_LIMIT_ERR" mask="0x0010" display_name="4: fine_limit_err" range="0x0000 0x0001"><detail>fine_limit_err</detail></bitfield>
			<bitfield  name="FINE2_LIMIT_ERR" mask="0x0020" display_name="5: fine2_limit_err" range="0x0000 0x0001"><detail>fine2_limit_err</detail></bitfield>
			<bitfield  name="FINE3_LIMIT_ERR" mask="0x0040" display_name="6: fine3_limit_err" range="0x0000 0x0001"><detail>fine3_limit_err</detail></bitfield>
			<bitfield  name="FINE4_LIMIT_ERR" mask="0x0080" display_name="7: fine4_limit_err" range="0x0000 0x0001"><detail>fine4_limit_err</detail></bitfield>
			<bitfield  name="FINE_SAMP_ERR" mask="0x0100" display_name="8: fine_samp_err" range="0x0000 0x0001"><detail>fine_samp_err</detail></bitfield>
			<bitfield  name="FINE2_SAMP_ERR" mask="0x0200" display_name="9: fine2_samp_err" range="0x0000 0x0001"><detail>fine2_samp_err</detail></bitfield>
			<bitfield  name="FINE3_SAMP_ERR" mask="0x0400" display_name="10: fine3_samp_err" range="0x0000 0x0001"><detail>fine3_samp_err</detail></bitfield>
			<bitfield  name="FINE4_SAMP_ERR" mask="0x0800" display_name="11: fine4_samp_err" range="0x0000 0x0001"><detail>fine4_samp_err</detail></bitfield>
			<bitfield  name="FINE_PIN_EN" mask="0x1000" display_name="12: fine_pin_en" range="0x0000 0x0001"><detail>fine_pin_en</detail></bitfield>
			<bitfield  name="FINE2_PIN_EN" mask="0x2000" display_name="13: fine2_pin_en" range="0x0000 0x0001"><detail>fine2_pin_en</detail></bitfield>
			<bitfield  name="FINE3_PIN_EN" mask="0x4000" display_name="14: fine3_pin_en" range="0x0000 0x0001"><detail>fine3_pin_en</detail></bitfield>
			<bitfield  name="FINE4_PIN_EN" mask="0x8000" display_name="15: fine4_pin_en" range="0x0000 0x0001"><detail>fine4_pin_en</detail></bitfield></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_MSB" addr="0x2080" space="MFR2" span="2" mask="0x003F" display_name="asil_ext_clk_count_msb" range="0x0000 0x003F"><detail>asil_ext_clk_count_msb</detail></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_LSB" addr="0x2082" space="MFR2" span="2" mask="0xFFFF" display_name="asil_ext_clk_count_lsb" range="0x0000 0xFFFF"><detail>asil_ext_clk_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_MSB" addr="0x2084" space="MFR2" span="2" mask="0x003F" display_name="asil_clk_pix_count_msb" range="0x0000 0x003F"><detail>asil_clk_pix_count_msb</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_LSB" addr="0x2086" space="MFR2" span="2" mask="0xFFFF" display_name="asil_clk_pix_count_lsb" range="0x0000 0xFFFF"><detail>asil_clk_pix_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_MSB" addr="0x2088" space="MFR2" span="2" mask="0x003F" display_name="asil_clk_op_count_msb" range="0x0000 0x003F"><detail>asil_clk_op_count_msb</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_LSB" addr="0x208A" space="MFR2" span="2" mask="0xFFFF" display_name="asil_clk_op_count_lsb" range="0x0000 0xFFFF"><detail>asil_clk_op_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_MSB" addr="0x208C" space="MFR2" span="2" mask="0x003F" display_name="asil_clk_reg_count_msb" range="0x0000 0x003F"><detail>asil_clk_reg_count_msb</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_LSB" addr="0x208E" space="MFR2" span="2" mask="0xFFFF" display_name="asil_clk_reg_count_lsb" range="0x0000 0xFFFF"><detail>asil_clk_reg_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_100_EXT" addr="0x2090" space="MFR2" span="2" mask="0x07FF" display_name="asil_clk_pix_count_100_ext" range="0x0000 0x07FF"><detail>asil_clk_pix_count_100_ext</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_100_EXT" addr="0x2092" space="MFR2" span="2" mask="0x07FF" display_name="asil_clk_op_count_100_ext" range="0x0000 0x07FF"><detail>asil_clk_op_count_100_ext</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_100_EXT" addr="0x2094" space="MFR2" span="2" mask="0x07FF" display_name="asil_clk_reg_count_100_ext" range="0x0000 0x07FF"><detail>asil_clk_reg_count_100_ext</detail></reg>
		<reg  name="RESERVED_MFR2_2096" addr="0x2096" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR2_2098" addr="0x2098" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR2_209A" addr="0x209A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="TEMPSENS0_DATA_REG" addr="0x20B0" space="MFR2" span="2" mask="0x03FF" display_name="tempsens0_data_reg" range="0x0000 0x03FF" rw="RO"><detail>tempsens0_data_reg</detail></reg>
		<reg  name="TEMPSENS1_DATA_REG" addr="0x20B2" space="MFR2" span="2" mask="0x03FF" display_name="tempsens1_data_reg" range="0x0000 0x03FF" rw="RO"><detail>tempsens1_data_reg</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_0" addr="0x20B4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_0" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_0</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_1" addr="0x20B6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_1" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_1</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_2" addr="0x20B8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_2" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_2</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_3" addr="0x20BA" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_3" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_3</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_4" addr="0x20BC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_4" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_4</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_5" addr="0x20BE" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_5" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_5</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_6" addr="0x20C0" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_6" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_6</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_7" addr="0x20C2" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_7" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_7</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_8" addr="0x20C4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_8" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_8</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_9" addr="0x20C6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_9" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_9</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_10" addr="0x20C8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_10" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_10</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_11" addr="0x20CA" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_11" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_11</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_12" addr="0x20CC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_12" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_12</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_13" addr="0x20CE" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_13" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_13</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_14" addr="0x20D0" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_14" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_14</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_15" addr="0x20D2" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_15" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_15</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_16" addr="0x20D4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_16" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_16</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_17" addr="0x20D6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_17" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_17</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_18" addr="0x20D8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_18" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_18</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_19" addr="0x20DA" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_19" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_19</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_0" addr="0x20DC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_0" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_0</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_1" addr="0x20DE" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_1" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_1</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_2" addr="0x20E0" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_2" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_2</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_3" addr="0x20E2" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_3" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_3</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_4" addr="0x20E4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_4" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_4</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_5" addr="0x20E6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_5" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_5</detail></reg>
		<reg  name="TEMPVSENS0_VMON_MEAS_6" addr="0x20E8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_vmon_meas_6" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_vmon_meas_6</detail></reg>
		<reg  name="TEMPVSENS0_STATUS" addr="0x20EA" space="MFR2" span="2" mask="0x7FFF" display_name="tempvsens0_status" range="0x0000 0x7FFF" rw="RO"><detail>tempvsens0_status</detail>
			<bitfield  name="TEMPVSENS0_YELLOW_FLAG_GATED" mask="0x0001" display_name="0: tempvsens0_yellow_flag_gated" range="0x0000 0x0001" rw="RO"><detail>tempvsens0_yellow_flag_gated</detail></bitfield>
			<bitfield  name="TEMPVSENS0_RED_FLAG_GATED" mask="0x0002" display_name="1: tempvsens0_red_flag_gated" range="0x0000 0x0001" rw="RO"><detail>tempvsens0_red_flag_gated</detail></bitfield>
			<bitfield  name="TEMPVSENS0_YELLOW_FLAG" mask="0x0004" display_name="2: tempvsens0_yellow_flag" range="0x0000 0x0001" rw="RO"><detail>tempvsens0_yellow_flag</detail></bitfield>
			<bitfield  name="TEMPVSENS0_RED_FLAG" mask="0x0008" display_name="3: tempvsens0_red_flag" range="0x0000 0x0001" rw="RO"><detail>tempvsens0_red_flag</detail></bitfield>
			<bitfield  name="TEMPVSENS0_ERROR_COUNT" mask="0x0070" display_name="4-6: tempvsens0_error_count" range="0x0000 0x0007" rw="RO"><detail>tempvsens0_error_count</detail></bitfield>
			<bitfield  name="TEMPVSENS0_ERROR_ADDR" mask="0x0F80" display_name="7-11: tempvsens0_error_addr" range="0x0000 0x001F" rw="RO"><detail>tempvsens0_error_addr</detail></bitfield>
			<bitfield  name="TEMPVSENS0_ERROR_MODE" mask="0x7000" display_name="12-14: tempvsens0_error_mode" range="0x0000 0x0007" rw="RO"><detail>tempvsens0_error_mode</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_0" addr="0x20EC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_0" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_0</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_1" addr="0x20EE" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_1" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_1</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_2" addr="0x20F0" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_2" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_2</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_3" addr="0x20F2" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_3" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_3</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_4" addr="0x20F4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_4" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_4</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_5" addr="0x20F6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_5" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_5</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_6" addr="0x20F8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_6" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_6</detail></reg>
		<reg  name="TEMPVSENS1_STATUS" addr="0x20FA" space="MFR2" span="2" mask="0x7FFF" display_name="tempvsens1_status" range="0x0000 0x7FFF" rw="RO"><detail>tempvsens1_status</detail>
			<bitfield  name="TEMPVSENS1_YELLOW_FLAG_GATED" mask="0x0001" display_name="0: tempvsens1_yellow_flag_gated" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_yellow_flag_gated</detail></bitfield>
			<bitfield  name="TEMPVSENS1_RED_FLAG_GATED" mask="0x0002" display_name="1: tempvsens1_red_flag_gated" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_red_flag_gated</detail></bitfield>
			<bitfield  name="TEMPVSENS1_YELLOW_FLAG" mask="0x0004" display_name="2: tempvsens1_yellow_flag" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_yellow_flag</detail></bitfield>
			<bitfield  name="TEMPVSENS1_RED_FLAG" mask="0x0008" display_name="3: tempvsens1_red_flag" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_red_flag</detail></bitfield>
			<bitfield  name="TEMPVSENS1_ERROR_COUNT" mask="0x0070" display_name="4-6: tempvsens1_error_count" range="0x0000 0x0007" rw="RO"><detail>tempvsens1_error_count</detail></bitfield>
			<bitfield  name="TEMPVSENS1_ERROR_ADDR" mask="0x0F80" display_name="7-11: tempvsens1_error_addr" range="0x0000 0x001F" rw="RO"><detail>tempvsens1_error_addr</detail></bitfield>
			<bitfield  name="TEMPVSENS1_ERROR_MODE" mask="0x7000" display_name="12-14: tempvsens1_error_mode" range="0x0000 0x0007" rw="RO"><detail>tempvsens1_error_mode</detail></bitfield></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_20" addr="0x20FC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_20" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_20</detail></reg>
		<reg  name="RESERVED_MFR2_2100" addr="0x2100" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="AE_MEAN_H" addr="0x2150" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean_h</detail></reg>
		<reg  name="AE_MEAN_L" addr="0x2152" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean_l</detail></reg>
		<reg  name="AE_HIST_BEGIN_H" addr="0x2154" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_begin_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_begin_h</detail></reg>
		<reg  name="AE_HIST_BEGIN_L" addr="0x2156" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_begin_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_begin_l</detail></reg>
		<reg  name="AE_HIST_END_H" addr="0x2158" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_end_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_end_h</detail></reg>
		<reg  name="AE_HIST_END_L" addr="0x215A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_end_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_end_l</detail></reg>
		<reg  name="AE_LOW_END_MEAN_H" addr="0x215C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low_end_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_low_end_mean_h</detail></reg>
		<reg  name="AE_LOW_END_MEAN_L" addr="0x215E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low_end_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_low_end_mean_l</detail></reg>
		<reg  name="AE_PERC_LOW_END" addr="0x2160" space="MFR2" span="2" mask="0xFFFF" display_name="ae_perc_low_end" range="0x0000 0xFFFF" rw="RO"><detail>ae_perc_low_end</detail></reg>
		<reg  name="AE_NORM_ABS_DEV" addr="0x2162" space="MFR2" span="2" mask="0xFFFF" display_name="ae_norm_abs_dev" range="0x0000 0xFFFF" rw="RO"><detail>ae_norm_abs_dev</detail></reg>
		<reg  name="RESERVED_MFR2_2164" addr="0x2164" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="AE_MEAN2_H" addr="0x2250" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean2_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean2_h</detail></reg>
		<reg  name="AE_MEAN2_L" addr="0x2252" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean2_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean2_l</detail></reg>
		<reg  name="AE_HIST2_BEGIN_H" addr="0x2254" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_begin_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_begin_h</detail></reg>
		<reg  name="AE_HIST2_BEGIN_L" addr="0x2256" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_begin_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_begin_l</detail></reg>
		<reg  name="AE_HIST2_END_H" addr="0x2258" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_end_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_end_h</detail></reg>
		<reg  name="AE_HIST2_END_L" addr="0x225A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_end_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_end_l</detail></reg>
		<reg  name="AE_LOW2_END_MEAN_H" addr="0x225C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low2_end_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_low2_end_mean_h</detail></reg>
		<reg  name="AE_LOW2_END_MEAN_L" addr="0x225E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low2_end_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_low2_end_mean_l</detail></reg>
		<reg  name="AE_PERC2_LOW_END" addr="0x2260" space="MFR2" span="2" mask="0xFFFF" display_name="ae_perc2_low_end" range="0x0000 0xFFFF" rw="RO"><detail>ae_perc2_low_end</detail></reg>
		<reg  name="AE_NORM2_ABS_DEV" addr="0x2262" space="MFR2" span="2" mask="0xFFFF" display_name="ae_norm2_abs_dev" range="0x0000 0xFFFF" rw="RO"><detail>ae_norm2_abs_dev</detail></reg>
		<reg  name="AE_STATS_STATUS" addr="0x226E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_stats_status" range="0x0000 0xFFFF" rw="RO"><detail>ae_stats_status</detail>
			<bitfield  name="ROI1_ROI_OFF_OUT_OF_IMG_WIN" mask="0x0001" display_name="0: roi1_roi_off_out_of_img_win" range="0x0000 0x0001" rw="RO"><detail>roi1_roi_off_out_of_img_win</detail></bitfield>
			<bitfield  name="ROI1_ROI_OUT_OF_BOUNDS" mask="0x0002" display_name="1: roi1_roi_out_of_bounds" range="0x0000 0x0001" rw="RO"><detail>roi1_roi_out_of_bounds</detail></bitfield>
			<bitfield  name="ROI1_ROW_TYPE_EXP_INVALID" mask="0x0004" display_name="2: roi1_row_type_exp_invalid" range="0x0000 0x0001" rw="RO"><detail>roi1_row_type_exp_invalid</detail></bitfield>
			<bitfield  name="ROI1_STATS_DATA_VALID" mask="0x0008" display_name="3: roi1_stats_data_valid" range="0x0000 0x0001" rw="RO"><detail>roi1_stats_data_valid</detail></bitfield>
			<bitfield  name="ROI2_ROI_OFF_OUT_OF_IMG_WIN" mask="0x0010" display_name="4: roi2_roi_off_out_of_img_win" range="0x0000 0x0001" rw="RO"><detail>roi2_roi_off_out_of_img_win</detail></bitfield>
			<bitfield  name="ROI2_ROI_OUT_OF_BOUNDS" mask="0x0020" display_name="5: roi2_roi_out_of_bounds" range="0x0000 0x0001" rw="RO"><detail>roi2_roi_out_of_bounds</detail></bitfield>
			<bitfield  name="ROI2_ROW_TYPE_EXP_INVALID" mask="0x0040" display_name="6: roi2_row_type_exp_invalid" range="0x0000 0x0001" rw="RO"><detail>roi2_row_type_exp_invalid</detail></bitfield>
			<bitfield  name="ROI2_STATS_DATA_VALID" mask="0x0080" display_name="7: roi2_stats_data_valid" range="0x0000 0x0001" rw="RO"><detail>roi2_stats_data_valid</detail></bitfield>
			<bitfield  name="ROI3_ROI_OFF_OUT_OF_IMG_WIN" mask="0x0100" display_name="8: roi3_roi_off_out_of_img_win" range="0x0000 0x0001" rw="RO"><detail>roi3_roi_off_out_of_img_win</detail></bitfield>
			<bitfield  name="ROI3_ROI_OUT_OF_BOUNDS" mask="0x0200" display_name="9: roi3_roi_out_of_bounds" range="0x0000 0x0001" rw="RO"><detail>roi3_roi_out_of_bounds</detail></bitfield>
			<bitfield  name="ROI3_ROW_TYPE_EXP_INVALID" mask="0x0400" display_name="10: roi3_row_type_exp_invalid" range="0x0000 0x0001" rw="RO"><detail>roi3_row_type_exp_invalid</detail></bitfield>
			<bitfield  name="ROI3_STATS_DATA_VALID" mask="0x0800" display_name="11: roi3_stats_data_valid" range="0x0000 0x0001" rw="RO"><detail>roi3_stats_data_valid</detail></bitfield>
			<bitfield  name="X_GRID_STATUS" mask="0x3000" display_name="12-13: x_grid_status" range="0x0000 0x0003" rw="RO"><detail>x_grid_status</detail></bitfield>
			<bitfield  name="Y_GRID_STATUS" mask="0xC000" display_name="14-15: y_grid_status" range="0x0000 0x0003" rw="RO"><detail>y_grid_status</detail></bitfield></reg>
		<reg  name="AE_X0_Y0_MEAN_H" addr="0x2280" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y0_mean_h</detail></reg>
		<reg  name="AE_X0_Y0_MEAN_L" addr="0x2282" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y0_mean_l</detail></reg>
		<reg  name="AE_X0_Y1_MEAN_H" addr="0x2284" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y1_mean_h</detail></reg>
		<reg  name="AE_X0_Y1_MEAN_L" addr="0x2286" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y1_mean_l</detail></reg>
		<reg  name="AE_X0_Y2_MEAN_H" addr="0x2288" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y2_mean_h</detail></reg>
		<reg  name="AE_X0_Y2_MEAN_L" addr="0x228A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y2_mean_l</detail></reg>
		<reg  name="AE_X0_Y3_MEAN_H" addr="0x228C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y3_mean_h</detail></reg>
		<reg  name="AE_X0_Y3_MEAN_L" addr="0x228E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y3_mean_l</detail></reg>
		<reg  name="AE_X1_Y0_MEAN_H" addr="0x22A0" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y0_mean_h</detail></reg>
		<reg  name="AE_X1_Y0_MEAN_L" addr="0x22A2" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y0_mean_l</detail></reg>
		<reg  name="AE_X1_Y1_MEAN_H" addr="0x22A4" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y1_mean_h</detail></reg>
		<reg  name="AE_X1_Y1_MEAN_L" addr="0x22A6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y1_mean_l</detail></reg>
		<reg  name="AE_X1_Y2_MEAN_H" addr="0x22A8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y2_mean_h</detail></reg>
		<reg  name="AE_X1_Y2_MEAN_L" addr="0x22AA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y2_mean_l</detail></reg>
		<reg  name="AE_X1_Y3_MEAN_H" addr="0x22AC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y3_mean_h</detail></reg>
		<reg  name="AE_X1_Y3_MEAN_L" addr="0x22AE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y3_mean_l</detail></reg>
		<reg  name="AE_X2_Y0_MEAN_H" addr="0x22B0" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y0_mean_h</detail></reg>
		<reg  name="AE_X2_Y0_MEAN_L" addr="0x22B2" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y0_mean_l</detail></reg>
		<reg  name="AE_X2_Y1_MEAN_H" addr="0x22B4" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y1_mean_h</detail></reg>
		<reg  name="AE_X2_Y1_MEAN_L" addr="0x22B6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y1_mean_l</detail></reg>
		<reg  name="AE_X2_Y2_MEAN_H" addr="0x22B8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y2_mean_h</detail></reg>
		<reg  name="AE_X2_Y2_MEAN_L" addr="0x22BA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y2_mean_l</detail></reg>
		<reg  name="AE_X2_Y3_MEAN_H" addr="0x22BC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y3_mean_h</detail></reg>
		<reg  name="AE_X2_Y3_MEAN_L" addr="0x22BE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y3_mean_l</detail></reg>
		<reg  name="AE_X3_Y0_MEAN_H" addr="0x22C0" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y0_mean_h</detail></reg>
		<reg  name="AE_X3_Y0_MEAN_L" addr="0x22C2" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y0_mean_l</detail></reg>
		<reg  name="AE_X3_Y1_MEAN_H" addr="0x22C4" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y1_mean_h</detail></reg>
		<reg  name="AE_X3_Y1_MEAN_L" addr="0x22C6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y1_mean_l</detail></reg>
		<reg  name="AE_X3_Y2_MEAN_H" addr="0x22C8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y2_mean_h</detail></reg>
		<reg  name="AE_X3_Y2_MEAN_L" addr="0x22CA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y2_mean_l</detail></reg>
		<reg  name="AE_X3_Y3_MEAN_H" addr="0x22CC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y3_mean_h</detail></reg>
		<reg  name="AE_X3_Y3_MEAN_L" addr="0x22CE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y3_mean_l</detail></reg>
		<reg  name="AE_MEAN3_H" addr="0x22F6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean3_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean3_h</detail></reg>
		<reg  name="AE_MEAN3_L" addr="0x22F8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean3_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean3_l</detail></reg>
		<reg  name="AE_HIST3_BEGIN_H" addr="0x22FA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_begin_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_begin_h</detail></reg>
		<reg  name="AE_HIST3_BEGIN_L" addr="0x22FC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_begin_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_begin_l</detail></reg>
		<reg  name="AE_HIST3_END_H" addr="0x22FE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_end_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_end_h</detail></reg>
		<reg  name="CTX_RD_DATA_REG" addr="0x2500" space="MFR2" span="2" mask="0xFFFF" display_name="ctx_rd_data_reg" range="0x0000 0xFFFF"><detail>ctx_rd_data_reg</detail></reg>
		<reg  name="SEQ_DATA_PORT" addr="0x2510" space="MFR2" span="2" mask="0xFFFF" display_name="seq_data_port" range="0x0000 0xFFFF"><detail>seq_data_port</detail></reg>
		<reg  name="SEQ_CTRL_PORT" addr="0x2512" space="MFR2" span="2" mask="0xE3FF" display_name="seq_ctrl_port" range="0x0000 0xE3FF" default="0xC000"><detail>seq_ctrl_port</detail>
			<bitfield  name="ACCESS_ADDR" mask="0x03FF" display_name="0-9: access_addr" range="0x0000 0x03FF"><detail>access_addr</detail></bitfield>
			<bitfield  name="SEQ_ECC_BYPASS" mask="0x2000" display_name="13: seq_ecc_bypass" range="0x0000 0x0001"><detail>Bypass the sequencer ECC.</detail></bitfield>
			<bitfield  name="AUTO_INC_ON_READ" mask="0x4000" display_name="14: auto_inc_on_read" range="0x0000 0x0001"><detail>auto_inc_on_read</detail></bitfield>
			<bitfield  name="SEQUENCER_STOPPED" mask="0x8000" display_name="15: sequencer_stopped" range="0x0000 0x0001" rw="RO"><detail>sequencer_stopped</detail></bitfield></reg>
		<reg  name="RESERVED_MFR2_2520" addr="0x2520" space="MFR2" span="2" confidential="Y" mask="0x1FFF" display_name="Reserved" range="0x0000 0x1FFF"></reg>
		<reg  name="RESERVED_MFR2_2522" addr="0x2522" space="MFR2" span="2" confidential="Y" mask="0x1FFF" display_name="Reserved" range="0x0000 0x1FFF"></reg>
		<reg  name="DBLC_DATA_0" addr="0x2600" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_0" range="0x0000 0xFFFF"><detail>dblc_data_0</detail></reg>
		<reg  name="DBLC_DATA_1" addr="0x2602" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_1" range="0x0000 0xFFFF"><detail>dblc_data_1</detail></reg>
		<reg  name="DBLC_DATA_2" addr="0x2604" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_2" range="0x0000 0xFFFF"><detail>dblc_data_2</detail></reg>
		<reg  name="DBLC_DATA_3" addr="0x2606" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_3" range="0x0000 0xFFFF"><detail>dblc_data_3</detail></reg>
		<reg  name="DBLC_DATA_4" addr="0x2608" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_4" range="0x0000 0xFFFF"><detail>dblc_data_4</detail></reg>
		<reg  name="DBLC_DATA_5" addr="0x260A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_5" range="0x0000 0xFFFF"><detail>dblc_data_5</detail></reg>
		<reg  name="DBLC_DATA_6" addr="0x260C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_6" range="0x0000 0xFFFF"><detail>dblc_data_6</detail></reg>
		<reg  name="DBLC_DATA_7" addr="0x260E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_7" range="0x0000 0xFFFF"><detail>dblc_data_7</detail></reg>
		<reg  name="DBLC_DATA_8" addr="0x2610" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_8" range="0x0000 0xFFFF"><detail>dblc_data_8</detail></reg>
		<reg  name="DBLC_DATA_9" addr="0x2612" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_9" range="0x0000 0xFFFF"><detail>dblc_data_9</detail></reg>
		<reg  name="DBLC_DATA_10" addr="0x2614" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_10" range="0x0000 0xFFFF"><detail>dblc_data_10</detail></reg>
		<reg  name="DBLC_DATA_11" addr="0x2616" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_11" range="0x0000 0xFFFF"><detail>dblc_data_11</detail></reg>
		<reg  name="DBLC_DATA_12" addr="0x2618" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_12" range="0x0000 0xFFFF"><detail>dblc_data_12</detail></reg>
		<reg  name="DBLC_DATA_13" addr="0x261A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_13" range="0x0000 0xFFFF"><detail>dblc_data_13</detail></reg>
		<reg  name="DBLC_DATA_14" addr="0x261C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_14" range="0x0000 0xFFFF"><detail>dblc_data_14</detail></reg>
		<reg  name="DBLC_DATA_15" addr="0x261E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_15" range="0x0000 0xFFFF"><detail>dblc_data_15</detail></reg>
		<reg  name="DBLC_DATA_16" addr="0x2620" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_16" range="0x0000 0xFFFF"><detail>dblc_data_16</detail></reg>
		<reg  name="DBLC_DATA_17" addr="0x2622" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_17" range="0x0000 0xFFFF"><detail>dblc_data_17</detail></reg>
		<reg  name="DBLC_DATA_18" addr="0x2624" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_18" range="0x0000 0xFFFF"><detail>dblc_data_18</detail></reg>
		<reg  name="DBLC_DATA_19" addr="0x2626" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_19" range="0x0000 0xFFFF"><detail>dblc_data_19</detail></reg>
		<reg  name="DBLC_DATA_20" addr="0x2628" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_20" range="0x0000 0xFFFF"><detail>dblc_data_20</detail></reg>
		<reg  name="DBLC_DATA_21" addr="0x262A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_21" range="0x0000 0xFFFF"><detail>dblc_data_21</detail></reg>
		<reg  name="DBLC_DATA_22" addr="0x262C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_22" range="0x0000 0xFFFF"><detail>dblc_data_22</detail></reg>
		<reg  name="DBLC_DATA_23" addr="0x262E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_23" range="0x0000 0xFFFF"><detail>dblc_data_23</detail></reg>
		<reg  name="DBLC_DATA_24" addr="0x2630" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_24" range="0x0000 0xFFFF"><detail>dblc_data_24</detail></reg>
		<reg  name="DBLC_DATA_25" addr="0x2632" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_25" range="0x0000 0xFFFF"><detail>dblc_data_25</detail></reg>
		<reg  name="DBLC_DATA_26" addr="0x2634" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_26" range="0x0000 0xFFFF"><detail>dblc_data_26</detail></reg>
		<reg  name="DBLC_DATA_27" addr="0x2636" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_27" range="0x0000 0xFFFF"><detail>dblc_data_27</detail></reg>
		<reg  name="DBLC_DATA_28" addr="0x2638" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_28" range="0x0000 0xFFFF"><detail>dblc_data_28</detail></reg>
		<reg  name="DBLC_DATA_29" addr="0x263A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_29" range="0x0000 0xFFFF"><detail>dblc_data_29</detail></reg>
		<reg  name="DBLC_DATA_30" addr="0x263C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_30" range="0x0000 0xFFFF"><detail>dblc_data_30</detail></reg>
		<reg  name="DBLC_DATA_31" addr="0x263E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_31" range="0x0000 0xFFFF"><detail>dblc_data_31</detail></reg>
		<reg  name="DBLC_DATA_32" addr="0x2640" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_32" range="0x0000 0xFFFF"><detail>dblc_data_32</detail></reg>
		<reg  name="DBLC_DATA_33" addr="0x2642" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_33" range="0x0000 0xFFFF"><detail>dblc_data_33</detail></reg>
		<reg  name="DBLC_DATA_34" addr="0x2644" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_34" range="0x0000 0xFFFF"><detail>dblc_data_34</detail></reg>
		<reg  name="DBLC_DATA_35" addr="0x2646" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_35" range="0x0000 0xFFFF"><detail>dblc_data_35</detail></reg>
		<reg  name="DBLC_DATA_36" addr="0x2648" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_36" range="0x0000 0xFFFF"><detail>dblc_data_36</detail></reg>
		<reg  name="DBLC_DATA_37" addr="0x264A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_37" range="0x0000 0xFFFF"><detail>dblc_data_37</detail></reg>
		<reg  name="DBLC_DATA_38" addr="0x264C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_38" range="0x0000 0xFFFF"><detail>dblc_data_38</detail></reg>
		<reg  name="DBLC_DATA_39" addr="0x264E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_39" range="0x0000 0xFFFF"><detail>dblc_data_39</detail></reg>
		<reg  name="DBLC_DATA_40" addr="0x2650" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_40" range="0x0000 0xFFFF"><detail>dblc_data_40</detail></reg>
		<reg  name="DBLC_DATA_41" addr="0x2652" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_41" range="0x0000 0xFFFF"><detail>dblc_data_41</detail></reg>
		<reg  name="DBLC_DATA_42" addr="0x2654" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_42" range="0x0000 0xFFFF"><detail>dblc_data_42</detail></reg>
		<reg  name="DBLC_DATA_43" addr="0x2656" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_43" range="0x0000 0xFFFF"><detail>dblc_data_43</detail></reg>
		<reg  name="DBLC_DATA_44" addr="0x2658" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_44" range="0x0000 0xFFFF"><detail>dblc_data_44</detail></reg>
		<reg  name="DBLC_DATA_45" addr="0x265A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_45" range="0x0000 0xFFFF"><detail>dblc_data_45</detail></reg>
		<reg  name="DBLC_DATA_46" addr="0x265C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_46" range="0x0000 0xFFFF"><detail>dblc_data_46</detail></reg>
		<reg  name="DBLC_DATA_47" addr="0x265E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_47" range="0x0000 0xFFFF"><detail>dblc_data_47</detail></reg>
		<reg  name="DBLC_DATA_48" addr="0x2660" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_48" range="0x0000 0xFFFF"><detail>dblc_data_48</detail></reg>
		<reg  name="DBLC_DATA_49" addr="0x2662" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_49" range="0x0000 0xFFFF"><detail>dblc_data_49</detail></reg>
		<reg  name="DBLC_DATA_50" addr="0x2664" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_50" range="0x0000 0xFFFF"><detail>dblc_data_50</detail></reg>
		<reg  name="DBLC_DATA_51" addr="0x2666" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_51" range="0x0000 0xFFFF"><detail>dblc_data_51</detail></reg>
		<reg  name="DBLC_DATA_52" addr="0x2668" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_52" range="0x0000 0xFFFF"><detail>dblc_data_52</detail></reg>
		<reg  name="DBLC_DATA_53" addr="0x266A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_53" range="0x0000 0xFFFF"><detail>dblc_data_53</detail></reg>
		<reg  name="DBLC_DATA_54" addr="0x266C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_54" range="0x0000 0xFFFF"><detail>dblc_data_54</detail></reg>
		<reg  name="DBLC_DATA_55" addr="0x266E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_55" range="0x0000 0xFFFF"><detail>dblc_data_55</detail></reg>
		<reg  name="DBLC_DATA_56" addr="0x2670" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_56" range="0x0000 0xFFFF"><detail>dblc_data_56</detail></reg>
		<reg  name="DBLC_DATA_57" addr="0x2672" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_57" range="0x0000 0xFFFF"><detail>dblc_data_57</detail></reg>
		<reg  name="DBLC_DATA_58" addr="0x2674" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_58" range="0x0000 0xFFFF"><detail>dblc_data_58</detail></reg>
		<reg  name="DBLC_DATA_59" addr="0x2676" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_59" range="0x0000 0xFFFF"><detail>dblc_data_59</detail></reg>
		<reg  name="DBLC_DATA_60" addr="0x2678" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_60" range="0x0000 0xFFFF"><detail>dblc_data_60</detail></reg>
		<reg  name="DBLC_DATA_61" addr="0x267A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_61" range="0x0000 0xFFFF"><detail>dblc_data_61</detail></reg>
		<reg  name="DBLC_DATA_62" addr="0x267C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_62" range="0x0000 0xFFFF"><detail>dblc_data_62</detail></reg>
		<reg  name="DBLC_DATA_63" addr="0x267E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_63" range="0x0000 0xFFFF"><detail>dblc_data_63</detail></reg>
		<reg  name="DBLC_DATA_64" addr="0x2680" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_64" range="0x0000 0xFFFF"><detail>dblc_data_64</detail></reg>
		<reg  name="DBLC_DATA_65" addr="0x2682" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_65" range="0x0000 0xFFFF"><detail>dblc_data_65</detail></reg>
		<reg  name="DBLC_DATA_66" addr="0x2684" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_66" range="0x0000 0xFFFF"><detail>dblc_data_66</detail></reg>
		<reg  name="DBLC_DATA_67" addr="0x2686" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_67" range="0x0000 0xFFFF"><detail>dblc_data_67</detail></reg>
		<reg  name="DBLC_DATA_68" addr="0x2688" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_68" range="0x0000 0xFFFF"><detail>dblc_data_68</detail></reg>
		<reg  name="DBLC_DATA_69" addr="0x268A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_69" range="0x0000 0xFFFF"><detail>dblc_data_69</detail></reg>
		<reg  name="DBLC_DATA_70" addr="0x268C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_70" range="0x0000 0xFFFF"><detail>dblc_data_70</detail></reg>
		<reg  name="DBLC_DATA_71" addr="0x268E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_71" range="0x0000 0xFFFF"><detail>dblc_data_71</detail></reg>
		<reg  name="DBLC_DATA_72" addr="0x2690" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_72" range="0x0000 0xFFFF"><detail>dblc_data_72</detail></reg>
		<reg  name="DBLC_DATA_73" addr="0x2692" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_73" range="0x0000 0xFFFF"><detail>dblc_data_73</detail></reg>
		<reg  name="DBLC_DATA_74" addr="0x2694" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_74" range="0x0000 0xFFFF"><detail>dblc_data_74</detail></reg>
		<reg  name="DBLC_DATA_75" addr="0x2696" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_75" range="0x0000 0xFFFF"><detail>dblc_data_75</detail></reg>
		<reg  name="DBLC_DATA_76" addr="0x2698" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_76" range="0x0000 0xFFFF"><detail>dblc_data_76</detail></reg>
		<reg  name="DBLC_DATA_77" addr="0x269A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_77" range="0x0000 0xFFFF"><detail>dblc_data_77</detail></reg>
		<reg  name="DBLC_DATA_78" addr="0x269C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_78" range="0x0000 0xFFFF"><detail>dblc_data_78</detail></reg>
		<reg  name="DBLC_DATA_79" addr="0x269E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_79" range="0x0000 0xFFFF"><detail>dblc_data_79</detail></reg>
		<reg  name="DBLC_DATA_80" addr="0x26A0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_80" range="0x0000 0xFFFF"><detail>dblc_data_80</detail></reg>
		<reg  name="DBLC_DATA_81" addr="0x26A2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_81" range="0x0000 0xFFFF"><detail>dblc_data_81</detail></reg>
		<reg  name="DBLC_DATA_82" addr="0x26A4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_82" range="0x0000 0xFFFF"><detail>dblc_data_82</detail></reg>
		<reg  name="DBLC_DATA_83" addr="0x26A6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_83" range="0x0000 0xFFFF"><detail>dblc_data_83</detail></reg>
		<reg  name="DBLC_DATA_84" addr="0x26A8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_84" range="0x0000 0xFFFF"><detail>dblc_data_84</detail></reg>
		<reg  name="DBLC_DATA_85" addr="0x26AA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_85" range="0x0000 0xFFFF"><detail>dblc_data_85</detail></reg>
		<reg  name="DBLC_DATA_86" addr="0x26AC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_86" range="0x0000 0xFFFF"><detail>dblc_data_86</detail></reg>
		<reg  name="DBLC_DATA_87" addr="0x26AE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_87" range="0x0000 0xFFFF"><detail>dblc_data_87</detail></reg>
		<reg  name="DBLC_DATA_88" addr="0x26B0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_88" range="0x0000 0xFFFF"><detail>dblc_data_88</detail></reg>
		<reg  name="DBLC_DATA_89" addr="0x26B2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_89" range="0x0000 0xFFFF"><detail>dblc_data_89</detail></reg>
		<reg  name="DBLC_DATA_90" addr="0x26B4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_90" range="0x0000 0xFFFF"><detail>dblc_data_90</detail></reg>
		<reg  name="DBLC_DATA_91" addr="0x26B6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_91" range="0x0000 0xFFFF"><detail>dblc_data_91</detail></reg>
		<reg  name="DBLC_DATA_92" addr="0x26B8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_92" range="0x0000 0xFFFF"><detail>dblc_data_92</detail></reg>
		<reg  name="DBLC_DATA_93" addr="0x26BA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_93" range="0x0000 0xFFFF"><detail>dblc_data_93</detail></reg>
		<reg  name="DBLC_DATA_94" addr="0x26BC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_94" range="0x0000 0xFFFF"><detail>dblc_data_94</detail></reg>
		<reg  name="DBLC_DATA_95" addr="0x26BE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_95" range="0x0000 0xFFFF"><detail>dblc_data_95</detail></reg>
		<reg  name="DBLC_DATA_96" addr="0x26C0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_96" range="0x0000 0xFFFF"><detail>dblc_data_96</detail></reg>
		<reg  name="DBLC_DATA_97" addr="0x26C2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_97" range="0x0000 0xFFFF"><detail>dblc_data_97</detail></reg>
		<reg  name="DBLC_DATA_98" addr="0x26C4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_98" range="0x0000 0xFFFF"><detail>dblc_data_98</detail></reg>
		<reg  name="DBLC_DATA_99" addr="0x26C6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_99" range="0x0000 0xFFFF"><detail>dblc_data_99</detail></reg>
		<reg  name="DBLC_DATA_100" addr="0x26C8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_100" range="0x0000 0xFFFF"><detail>dblc_data_100</detail></reg>
		<reg  name="DBLC_DATA_101" addr="0x26CA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_101" range="0x0000 0xFFFF"><detail>dblc_data_101</detail></reg>
		<reg  name="DBLC_DATA_102" addr="0x26CC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_102" range="0x0000 0xFFFF"><detail>dblc_data_102</detail></reg>
		<reg  name="DBLC_DATA_103" addr="0x26CE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_103" range="0x0000 0xFFFF"><detail>dblc_data_103</detail></reg>
		<reg  name="DBLC_DATA_104" addr="0x26D0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_104" range="0x0000 0xFFFF"><detail>dblc_data_104</detail></reg>
		<reg  name="DBLC_DATA_105" addr="0x26D2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_105" range="0x0000 0xFFFF"><detail>dblc_data_105</detail></reg>
		<reg  name="DBLC_DATA_106" addr="0x26D4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_106" range="0x0000 0xFFFF"><detail>dblc_data_106</detail></reg>
		<reg  name="DBLC_DATA_107" addr="0x26D6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_107" range="0x0000 0xFFFF"><detail>dblc_data_107</detail></reg>
		<reg  name="DBLC_DATA_108" addr="0x26D8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_108" range="0x0000 0xFFFF"><detail>dblc_data_108</detail></reg>
		<reg  name="DBLC_DATA_109" addr="0x26DA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_109" range="0x0000 0xFFFF"><detail>dblc_data_109</detail></reg>
		<reg  name="DBLC_DATA_110" addr="0x26DC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_110" range="0x0000 0xFFFF"><detail>dblc_data_110</detail></reg>
		<reg  name="DBLC_DATA_111" addr="0x26DE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_111" range="0x0000 0xFFFF"><detail>dblc_data_111</detail></reg>
		<reg  name="DBLC_DATA_112" addr="0x26E0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_112" range="0x0000 0xFFFF"><detail>dblc_data_112</detail></reg>
		<reg  name="DBLC_DATA_113" addr="0x26E2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_113" range="0x0000 0xFFFF"><detail>dblc_data_113</detail></reg>
		<reg  name="DBLC_DATA_114" addr="0x26E4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_114" range="0x0000 0xFFFF"><detail>dblc_data_114</detail></reg>
		<reg  name="DBLC_DATA_115" addr="0x26E6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_115" range="0x0000 0xFFFF"><detail>dblc_data_115</detail></reg>
		<reg  name="DBLC_DATA_116" addr="0x26E8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_116" range="0x0000 0xFFFF"><detail>dblc_data_116</detail></reg>
		<reg  name="DBLC_DATA_117" addr="0x26EA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_117" range="0x0000 0xFFFF"><detail>dblc_data_117</detail></reg>
		<reg  name="DBLC_DATA_118" addr="0x26EC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_118" range="0x0000 0xFFFF"><detail>dblc_data_118</detail></reg>
		<reg  name="DBLC_DATA_119" addr="0x26EE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_119" range="0x0000 0xFFFF"><detail>dblc_data_119</detail></reg>
		<reg  name="DBLC_DATA_120" addr="0x26F0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_120" range="0x0000 0xFFFF"><detail>dblc_data_120</detail></reg>
		<reg  name="DBLC_DATA_121" addr="0x26F2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_121" range="0x0000 0xFFFF"><detail>dblc_data_121</detail></reg>
		<reg  name="DBLC_DATA_122" addr="0x26F4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_122" range="0x0000 0xFFFF"><detail>dblc_data_122</detail></reg>
		<reg  name="DBLC_DATA_123" addr="0x26F6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_123" range="0x0000 0xFFFF"><detail>dblc_data_123</detail></reg>
		<reg  name="DBLC_DATA_124" addr="0x26F8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_124" range="0x0000 0xFFFF"><detail>dblc_data_124</detail></reg>
		<reg  name="DBLC_DATA_125" addr="0x26FA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_125" range="0x0000 0xFFFF"><detail>dblc_data_125</detail></reg>
		<reg  name="DBLC_DATA_126" addr="0x26FC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_126" range="0x0000 0xFFFF"><detail>dblc_data_126</detail></reg>
		<reg  name="DBLC_DATA_127" addr="0x26FE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_127" range="0x0000 0xFFFF"><detail>dblc_data_127</detail></reg>
		<reg  name="DBLC_DATA_128" addr="0x2700" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_128" range="0x0000 0xFFFF"><detail>dblc_data_128</detail></reg>
		<reg  name="DBLC_DATA_129" addr="0x2702" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_129" range="0x0000 0xFFFF"><detail>dblc_data_129</detail></reg>
		<reg  name="DBLC_DATA_130" addr="0x2704" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_130" range="0x0000 0xFFFF"><detail>dblc_data_130</detail></reg>
		<reg  name="DBLC_DATA_131" addr="0x2706" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_131" range="0x0000 0xFFFF"><detail>dblc_data_131</detail></reg>
		<reg  name="DBLC_DATA_132" addr="0x2708" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_132" range="0x0000 0xFFFF"><detail>dblc_data_132</detail></reg>
		<reg  name="DBLC_DATA_133" addr="0x270A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_133" range="0x0000 0xFFFF"><detail>dblc_data_133</detail></reg>
		<reg  name="DBLC_DATA_134" addr="0x270C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_134" range="0x0000 0xFFFF"><detail>dblc_data_134</detail></reg>
		<reg  name="DBLC_DATA_135" addr="0x270E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_135" range="0x0000 0xFFFF"><detail>dblc_data_135</detail></reg>
		<reg  name="DBLC_DATA_136" addr="0x2710" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_136" range="0x0000 0xFFFF"><detail>dblc_data_136</detail></reg>
		<reg  name="DBLC_DATA_137" addr="0x2712" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_137" range="0x0000 0xFFFF"><detail>dblc_data_137</detail></reg>
		<reg  name="DBLC_DATA_138" addr="0x2714" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_138" range="0x0000 0xFFFF"><detail>dblc_data_138</detail></reg>
		<reg  name="DBLC_DATA_139" addr="0x2716" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_139" range="0x0000 0xFFFF"><detail>dblc_data_139</detail></reg>
		<reg  name="DBLC_DATA_140" addr="0x2718" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_140" range="0x0000 0xFFFF"><detail>dblc_data_140</detail></reg>
		<reg  name="DBLC_DATA_141" addr="0x271A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_141" range="0x0000 0xFFFF"><detail>dblc_data_141</detail></reg>
		<reg  name="DBLC_DATA_142" addr="0x271C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_142" range="0x0000 0xFFFF"><detail>dblc_data_142</detail></reg>
		<reg  name="DBLC_DATA_143" addr="0x271E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_143" range="0x0000 0xFFFF"><detail>dblc_data_143</detail></reg>
		<reg  name="DBLC_DATA_144" addr="0x2720" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_144" range="0x0000 0xFFFF"><detail>dblc_data_144</detail></reg>
		<reg  name="DBLC_DATA_145" addr="0x2722" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_145" range="0x0000 0xFFFF"><detail>dblc_data_145</detail></reg>
		<reg  name="DBLC_DATA_146" addr="0x2724" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_146" range="0x0000 0xFFFF"><detail>dblc_data_146</detail></reg>
		<reg  name="DBLC_DATA_147" addr="0x2726" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_147" range="0x0000 0xFFFF"><detail>dblc_data_147</detail></reg>
		<reg  name="DBLC_DATA_148" addr="0x2728" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_148" range="0x0000 0xFFFF"><detail>dblc_data_148</detail></reg>
		<reg  name="DBLC_DATA_149" addr="0x272A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_149" range="0x0000 0xFFFF"><detail>dblc_data_149</detail></reg>
		<reg  name="DBLC_DATA_150" addr="0x272C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_150" range="0x0000 0xFFFF"><detail>dblc_data_150</detail></reg>
		<reg  name="DBLC_DATA_151" addr="0x272E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_151" range="0x0000 0xFFFF"><detail>dblc_data_151</detail></reg>
		<reg  name="DBLC_DATA_152" addr="0x2730" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_152" range="0x0000 0xFFFF"><detail>dblc_data_152</detail></reg>
		<reg  name="DBLC_DATA_153" addr="0x2732" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_153" range="0x0000 0xFFFF"><detail>dblc_data_153</detail></reg>
		<reg  name="DBLC_DATA_154" addr="0x2734" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_154" range="0x0000 0xFFFF"><detail>dblc_data_154</detail></reg>
		<reg  name="DBLC_DATA_155" addr="0x2736" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_155" range="0x0000 0xFFFF"><detail>dblc_data_155</detail></reg>
		<reg  name="DBLC_DATA_156" addr="0x2738" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_156" range="0x0000 0xFFFF"><detail>dblc_data_156</detail></reg>
		<reg  name="DBLC_DATA_157" addr="0x273A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_157" range="0x0000 0xFFFF"><detail>dblc_data_157</detail></reg>
		<reg  name="DBLC_DATA_158" addr="0x273C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_158" range="0x0000 0xFFFF"><detail>dblc_data_158</detail></reg>
		<reg  name="DBLC_DATA_159" addr="0x273E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_159" range="0x0000 0xFFFF"><detail>dblc_data_159</detail></reg>
		<reg  name="DBLC_DATA_160" addr="0x2740" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_160" range="0x0000 0xFFFF"><detail>dblc_data_160</detail></reg>
		<reg  name="DBLC_DATA_161" addr="0x2742" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_161" range="0x0000 0xFFFF"><detail>dblc_data_161</detail></reg>
		<reg  name="DBLC_DATA_162" addr="0x2744" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_162" range="0x0000 0xFFFF"><detail>dblc_data_162</detail></reg>
		<reg  name="DBLC_DATA_163" addr="0x2746" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_163" range="0x0000 0xFFFF"><detail>dblc_data_163</detail></reg>
		<reg  name="DBLC_DATA_164" addr="0x2748" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_164" range="0x0000 0xFFFF"><detail>dblc_data_164</detail></reg>
		<reg  name="DBLC_DATA_165" addr="0x274A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_165" range="0x0000 0xFFFF"><detail>dblc_data_165</detail></reg>
		<reg  name="DBLC_DATA_166" addr="0x274C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_166" range="0x0000 0xFFFF"><detail>dblc_data_166</detail></reg>
		<reg  name="DBLC_DATA_167" addr="0x274E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_167" range="0x0000 0xFFFF"><detail>dblc_data_167</detail></reg>
		<reg  name="DBLC_DATA_168" addr="0x2750" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_168" range="0x0000 0xFFFF"><detail>dblc_data_168</detail></reg>
		<reg  name="DBLC_DATA_169" addr="0x2752" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_169" range="0x0000 0xFFFF"><detail>dblc_data_169</detail></reg>
		<reg  name="DBLC_DATA_170" addr="0x2754" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_170" range="0x0000 0xFFFF"><detail>dblc_data_170</detail></reg>
		<reg  name="DBLC_DATA_171" addr="0x2756" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_171" range="0x0000 0xFFFF"><detail>dblc_data_171</detail></reg>
		<reg  name="DBLC_DATA_172" addr="0x2758" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_172" range="0x0000 0xFFFF"><detail>dblc_data_172</detail></reg>
		<reg  name="DBLC_DATA_173" addr="0x275A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_173" range="0x0000 0xFFFF"><detail>dblc_data_173</detail></reg>
		<reg  name="DBLC_DATA_174" addr="0x275C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_174" range="0x0000 0xFFFF"><detail>dblc_data_174</detail></reg>
		<reg  name="DBLC_DATA_175" addr="0x275E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_175" range="0x0000 0xFFFF"><detail>dblc_data_175</detail></reg>
		<reg  name="DBLC_DATA_176" addr="0x2760" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_176" range="0x0000 0xFFFF"><detail>dblc_data_176</detail></reg>
		<reg  name="DBLC_DATA_177" addr="0x2762" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_177" range="0x0000 0xFFFF"><detail>dblc_data_177</detail></reg>
		<reg  name="DBLC_DATA_178" addr="0x2764" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_178" range="0x0000 0xFFFF"><detail>dblc_data_178</detail></reg>
		<reg  name="DBLC_DATA_179" addr="0x2766" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_179" range="0x0000 0xFFFF"><detail>dblc_data_179</detail></reg>
		<reg  name="DBLC_DATA_180" addr="0x2768" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_180" range="0x0000 0xFFFF"><detail>dblc_data_180</detail></reg>
		<reg  name="DBLC_DATA_181" addr="0x276A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_181" range="0x0000 0xFFFF"><detail>dblc_data_181</detail></reg>
		<reg  name="DBLC_DATA_182" addr="0x276C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_182" range="0x0000 0xFFFF"><detail>dblc_data_182</detail></reg>
		<reg  name="DBLC_DATA_183" addr="0x276E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_183" range="0x0000 0xFFFF"><detail>dblc_data_183</detail></reg>
		<reg  name="DBLC_DATA_184" addr="0x2770" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_184" range="0x0000 0xFFFF"><detail>dblc_data_184</detail></reg>
		<reg  name="DBLC_DATA_185" addr="0x2772" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_185" range="0x0000 0xFFFF"><detail>dblc_data_185</detail></reg>
		<reg  name="DBLC_DATA_186" addr="0x2774" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_186" range="0x0000 0xFFFF"><detail>dblc_data_186</detail></reg>
		<reg  name="DBLC_DATA_187" addr="0x2776" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_187" range="0x0000 0xFFFF"><detail>dblc_data_187</detail></reg>
		<reg  name="DBLC_DATA_188" addr="0x2778" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_188" range="0x0000 0xFFFF"><detail>dblc_data_188</detail></reg>
		<reg  name="DBLC_DATA_189" addr="0x277A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_189" range="0x0000 0xFFFF"><detail>dblc_data_189</detail></reg>
		<reg  name="DBLC_DATA_190" addr="0x277C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_190" range="0x0000 0xFFFF"><detail>dblc_data_190</detail></reg>
		<reg  name="DBLC_DATA_191" addr="0x277E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_191" range="0x0000 0xFFFF"><detail>dblc_data_191</detail></reg>
		<reg  name="DBLC_DATA_192" addr="0x2780" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_192" range="0x0000 0xFFFF"><detail>dblc_data_192</detail></reg>
		<reg  name="DBLC_DATA_193" addr="0x2782" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_193" range="0x0000 0xFFFF"><detail>dblc_data_193</detail></reg>
		<reg  name="DBLC_DATA_194" addr="0x2784" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_194" range="0x0000 0xFFFF"><detail>dblc_data_194</detail></reg>
		<reg  name="DBLC_DATA_195" addr="0x2786" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_195" range="0x0000 0xFFFF"><detail>dblc_data_195</detail></reg>
		<reg  name="DBLC_DATA_196" addr="0x2788" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_196" range="0x0000 0xFFFF"><detail>dblc_data_196</detail></reg>
		<reg  name="DBLC_DATA_197" addr="0x278A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_197" range="0x0000 0xFFFF"><detail>dblc_data_197</detail></reg>
		<reg  name="DBLC_DATA_198" addr="0x278C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_198" range="0x0000 0xFFFF"><detail>dblc_data_198</detail></reg>
		<reg  name="DBLC_DATA_199" addr="0x278E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_199" range="0x0000 0xFFFF"><detail>dblc_data_199</detail></reg>
		<reg  name="DBLC_DATA_200" addr="0x2790" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_200" range="0x0000 0xFFFF"><detail>dblc_data_200</detail></reg>
		<reg  name="DBLC_DATA_201" addr="0x2792" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_201" range="0x0000 0xFFFF"><detail>dblc_data_201</detail></reg>
		<reg  name="DBLC_DATA_202" addr="0x2794" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_202" range="0x0000 0xFFFF"><detail>dblc_data_202</detail></reg>
		<reg  name="DBLC_DATA_203" addr="0x2796" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_203" range="0x0000 0xFFFF"><detail>dblc_data_203</detail></reg>
		<reg  name="DBLC_DATA_204" addr="0x2798" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_204" range="0x0000 0xFFFF"><detail>dblc_data_204</detail></reg>
		<reg  name="DBLC_DATA_205" addr="0x279A" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_205" range="0x0000 0xFFFF"><detail>dblc_data_205</detail></reg>
		<reg  name="DBLC_DATA_206" addr="0x279C" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_206" range="0x0000 0xFFFF"><detail>dblc_data_206</detail></reg>
		<reg  name="DBLC_DATA_207" addr="0x279E" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_207" range="0x0000 0xFFFF"><detail>dblc_data_207</detail></reg>
		<reg  name="DBLC_DATA_208" addr="0x27A0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_208" range="0x0000 0xFFFF"><detail>dblc_data_208</detail></reg>
		<reg  name="DBLC_DATA_209" addr="0x27A2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_209" range="0x0000 0xFFFF"><detail>dblc_data_209</detail></reg>
		<reg  name="DBLC_DATA_210" addr="0x27A4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_210" range="0x0000 0xFFFF"><detail>dblc_data_210</detail></reg>
		<reg  name="DBLC_DATA_211" addr="0x27A6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_211" range="0x0000 0xFFFF"><detail>dblc_data_211</detail></reg>
		<reg  name="DBLC_DATA_212" addr="0x27A8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_212" range="0x0000 0xFFFF"><detail>dblc_data_212</detail></reg>
		<reg  name="DBLC_DATA_213" addr="0x27AA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_213" range="0x0000 0xFFFF"><detail>dblc_data_213</detail></reg>
		<reg  name="DBLC_DATA_214" addr="0x27AC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_214" range="0x0000 0xFFFF"><detail>dblc_data_214</detail></reg>
		<reg  name="DBLC_DATA_215" addr="0x27AE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_215" range="0x0000 0xFFFF"><detail>dblc_data_215</detail></reg>
		<reg  name="DBLC_DATA_216" addr="0x27B0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_216" range="0x0000 0xFFFF"><detail>dblc_data_216</detail></reg>
		<reg  name="DBLC_DATA_217" addr="0x27B2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_217" range="0x0000 0xFFFF"><detail>dblc_data_217</detail></reg>
		<reg  name="DBLC_DATA_218" addr="0x27B4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_218" range="0x0000 0xFFFF"><detail>dblc_data_218</detail></reg>
		<reg  name="DBLC_DATA_219" addr="0x27B6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_219" range="0x0000 0xFFFF"><detail>dblc_data_219</detail></reg>
		<reg  name="DBLC_DATA_220" addr="0x27B8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_220" range="0x0000 0xFFFF"><detail>dblc_data_220</detail></reg>
		<reg  name="DBLC_DATA_221" addr="0x27BA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_221" range="0x0000 0xFFFF"><detail>dblc_data_221</detail></reg>
		<reg  name="DBLC_DATA_222" addr="0x27BC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_222" range="0x0000 0xFFFF"><detail>dblc_data_222</detail></reg>
		<reg  name="DBLC_DATA_223" addr="0x27BE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_223" range="0x0000 0xFFFF"><detail>dblc_data_223</detail></reg>
		<reg  name="DBLC_DATA_224" addr="0x27C0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_224" range="0x0000 0xFFFF"><detail>dblc_data_224</detail></reg>
		<reg  name="DBLC_DATA_225" addr="0x27C2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_225" range="0x0000 0xFFFF"><detail>dblc_data_225</detail></reg>
		<reg  name="DBLC_DATA_226" addr="0x27C4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_226" range="0x0000 0xFFFF"><detail>dblc_data_226</detail></reg>
		<reg  name="DBLC_DATA_227" addr="0x27C6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_227" range="0x0000 0xFFFF"><detail>dblc_data_227</detail></reg>
		<reg  name="DBLC_DATA_228" addr="0x27C8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_228" range="0x0000 0xFFFF"><detail>dblc_data_228</detail></reg>
		<reg  name="DBLC_DATA_229" addr="0x27CA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_229" range="0x0000 0xFFFF"><detail>dblc_data_229</detail></reg>
		<reg  name="DBLC_DATA_230" addr="0x27CC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_230" range="0x0000 0xFFFF"><detail>dblc_data_230</detail></reg>
		<reg  name="DBLC_DATA_231" addr="0x27CE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_231" range="0x0000 0xFFFF"><detail>dblc_data_231</detail></reg>
		<reg  name="DBLC_DATA_232" addr="0x27D0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_232" range="0x0000 0xFFFF"><detail>dblc_data_232</detail></reg>
		<reg  name="DBLC_DATA_233" addr="0x27D2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_233" range="0x0000 0xFFFF"><detail>dblc_data_233</detail></reg>
		<reg  name="DBLC_DATA_234" addr="0x27D4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_234" range="0x0000 0xFFFF"><detail>dblc_data_234</detail></reg>
		<reg  name="DBLC_DATA_235" addr="0x27D6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_235" range="0x0000 0xFFFF"><detail>dblc_data_235</detail></reg>
		<reg  name="DBLC_DATA_236" addr="0x27D8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_236" range="0x0000 0xFFFF"><detail>dblc_data_236</detail></reg>
		<reg  name="DBLC_DATA_237" addr="0x27DA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_237" range="0x0000 0xFFFF"><detail>dblc_data_237</detail></reg>
		<reg  name="DBLC_DATA_238" addr="0x27DC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_238" range="0x0000 0xFFFF"><detail>dblc_data_238</detail></reg>
		<reg  name="DBLC_DATA_239" addr="0x27DE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_239" range="0x0000 0xFFFF"><detail>dblc_data_239</detail></reg>
		<reg  name="DBLC_DATA_240" addr="0x27E0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_240" range="0x0000 0xFFFF"><detail>dblc_data_240</detail></reg>
		<reg  name="DBLC_DATA_241" addr="0x27E2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_241" range="0x0000 0xFFFF"><detail>dblc_data_241</detail></reg>
		<reg  name="DBLC_DATA_242" addr="0x27E4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_242" range="0x0000 0xFFFF"><detail>dblc_data_242</detail></reg>
		<reg  name="DBLC_DATA_243" addr="0x27E6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_243" range="0x0000 0xFFFF"><detail>dblc_data_243</detail></reg>
		<reg  name="DBLC_DATA_244" addr="0x27E8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_244" range="0x0000 0xFFFF"><detail>dblc_data_244</detail></reg>
		<reg  name="DBLC_DATA_245" addr="0x27EA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_245" range="0x0000 0xFFFF"><detail>dblc_data_245</detail></reg>
		<reg  name="DBLC_DATA_246" addr="0x27EC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_246" range="0x0000 0xFFFF"><detail>dblc_data_246</detail></reg>
		<reg  name="DBLC_DATA_247" addr="0x27EE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_247" range="0x0000 0xFFFF"><detail>dblc_data_247</detail></reg>
		<reg  name="DBLC_DATA_248" addr="0x27F0" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_248" range="0x0000 0xFFFF"><detail>dblc_data_248</detail></reg>
		<reg  name="DBLC_DATA_249" addr="0x27F2" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_249" range="0x0000 0xFFFF"><detail>dblc_data_249</detail></reg>
		<reg  name="DBLC_DATA_250" addr="0x27F4" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_250" range="0x0000 0xFFFF"><detail>dblc_data_250</detail></reg>
		<reg  name="DBLC_DATA_251" addr="0x27F6" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_251" range="0x0000 0xFFFF"><detail>dblc_data_251</detail></reg>
		<reg  name="DBLC_DATA_252" addr="0x27F8" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_252" range="0x0000 0xFFFF"><detail>dblc_data_252</detail></reg>
		<reg  name="DBLC_DATA_253" addr="0x27FA" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_253" range="0x0000 0xFFFF"><detail>dblc_data_253</detail></reg>
		<reg  name="DBLC_DATA_254" addr="0x27FC" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_254" range="0x0000 0xFFFF"><detail>dblc_data_254</detail></reg>
		<reg  name="DBLC_DATA_255" addr="0x27FE" space="MFR2" span="2" mask="0xFFFF" display_name="dblc_data_255" range="0x0000 0xFFFF"><detail>dblc_data_255</detail></reg>
		<reg  name="RESERVED_MFR2_2E00" addr="0x2E00" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E02" addr="0x2E02" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E04" addr="0x2E04" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E06" addr="0x2E06" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E08" addr="0x2E08" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E0A" addr="0x2E0A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E0C" addr="0x2E0C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E0E" addr="0x2E0E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E10" addr="0x2E10" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E12" addr="0x2E12" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E14" addr="0x2E14" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E16" addr="0x2E16" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E18" addr="0x2E18" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E1A" addr="0x2E1A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E1C" addr="0x2E1C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E1E" addr="0x2E1E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E20" addr="0x2E20" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E22" addr="0x2E22" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E24" addr="0x2E24" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E26" addr="0x2E26" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E28" addr="0x2E28" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E2A" addr="0x2E2A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E2C" addr="0x2E2C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E2E" addr="0x2E2E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E30" addr="0x2E30" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E32" addr="0x2E32" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E34" addr="0x2E34" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E36" addr="0x2E36" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E38" addr="0x2E38" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E3A" addr="0x2E3A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E3C" addr="0x2E3C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E3E" addr="0x2E3E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E40" addr="0x2E40" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E42" addr="0x2E42" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E44" addr="0x2E44" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E46" addr="0x2E46" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E48" addr="0x2E48" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E4A" addr="0x2E4A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E4C" addr="0x2E4C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E4E" addr="0x2E4E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E50" addr="0x2E50" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E52" addr="0x2E52" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E54" addr="0x2E54" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E56" addr="0x2E56" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E58" addr="0x2E58" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E5A" addr="0x2E5A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E5C" addr="0x2E5C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E5E" addr="0x2E5E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E60" addr="0x2E60" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E62" addr="0x2E62" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E64" addr="0x2E64" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E66" addr="0x2E66" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E68" addr="0x2E68" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E6A" addr="0x2E6A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E6C" addr="0x2E6C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E6E" addr="0x2E6E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E70" addr="0x2E70" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E72" addr="0x2E72" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E74" addr="0x2E74" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E76" addr="0x2E76" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E78" addr="0x2E78" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E7A" addr="0x2E7A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E7C" addr="0x2E7C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR2_2E7E" addr="0x2E7E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="STATC_ERR" addr="0x2E80" space="MFR2" span="2" mask="0x3FFF" display_name="statc_err" range="0x0000 0x3FFF"><detail>statc_err</detail>
			<bitfield  name="STATC_ERR_BAD_WRADDR_FLG" mask="0x0001" display_name="0: statc_err_bad_wraddr_flg" range="0x0000 0x0001"><detail>statc_err_bad_wraddr_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_WRDATA_FLG" mask="0x0002" display_name="1: statc_err_bad_wrdata_flg" range="0x0000 0x0001"><detail>statc_err_bad_wrdata_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_RDDATA_FLG" mask="0x0004" display_name="2: statc_err_bad_rddata_flg" range="0x0000 0x0001"><detail>statc_err_bad_rddata_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST2_FLG" mask="0x0008" display_name="3: statc_err_bad_dtest2_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest2_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST3_FLG" mask="0x0010" display_name="4: statc_err_bad_dtest3_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest3_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST4_FLG" mask="0x0020" display_name="5: statc_err_bad_dtest4_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest4_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST12_FLG" mask="0x0040" display_name="6: statc_err_bad_dtest12_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest12_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST13_FLG" mask="0x0080" display_name="7: statc_err_bad_dtest13_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest13_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST14_FLG" mask="0x0100" display_name="8: statc_err_bad_dtest14_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest14_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST15_FLG" mask="0x0200" display_name="9: statc_err_bad_dtest15_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest15_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST26_FLG" mask="0x0400" display_name="10: statc_err_bad_dtest26_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest26_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST100_FLG" mask="0x0800" display_name="11: statc_err_bad_dtest100_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest100_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST101_FLG" mask="0x1000" display_name="12: statc_err_bad_dtest101_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest101_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST103_FLG" mask="0x2000" display_name="13: statc_err_bad_dtest103_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest103_flg</detail></bitfield></reg>
		<reg  name="AE_HIST3_END_L" addr="0x2F0A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_end_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_end_l</detail></reg>
		<reg  name="AE_LOW3_END_MEAN_H" addr="0x2F0C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low3_end_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_low3_end_mean_h</detail></reg>
		<reg  name="AE_LOW3_END_MEAN_L" addr="0x2F0E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low3_end_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_low3_end_mean_l</detail></reg>
		<reg  name="AE_PERC3_LOW_END" addr="0x2F48" space="MFR2" span="2" mask="0xFFFF" display_name="ae_perc3_low_end" range="0x0000 0xFFFF" rw="RO"><detail>ae_perc3_low_end</detail></reg>
		<reg  name="AE_NORM3_ABS_DEV" addr="0x2F4E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_norm3_abs_dev" range="0x0000 0xFFFF" rw="RO"><detail>ae_norm3_abs_dev</detail></reg>
		<reg  name="CHIP_VERSION_REG" addr="0x3000" space="MFR" span="2" mask="0xFFFF" display_name="chip_version_reg" range="0x0000 0xFFFF" default="0x0354"><detail>model_id_</detail></reg>
		<reg  name="Y_ADDR_START_" addr="0x3002" space="MFR" span="2" mask="0x07FF" display_name="y_addr_start_" range="0x0000 0x07FF"><detail>y_addr_start_</detail></reg>
		<reg  name="X_ADDR_START_" addr="0x3004" space="MFR" span="2" mask="0x0FFF" display_name="x_addr_start_" range="0x0000 0x0FFF"><detail>x_addr_start_</detail></reg>
		<reg  name="Y_ADDR_END_" addr="0x3006" space="MFR" span="2" mask="0x07FF" display_name="y_addr_end_" range="0x0000 0x07FF" default="0x04B7"><detail>y_addr_end_</detail></reg>
		<reg  name="X_ADDR_END_" addr="0x3008" space="MFR" span="2" mask="0x0FFF" display_name="x_addr_end_" range="0x0000 0x0FFF" default="0x0787"><detail>x_addr_end_</detail></reg>
		<reg  name="FRAME_LENGTH_LINES_" addr="0x300A" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_lines_" range="0x0000 0xFFFF" default="0x05CA"><detail>frame_length_lines_</detail></reg>
		<reg  name="LINE_LENGTH_PCK_" addr="0x300C" space="MFR" span="2" mask="0xFFFE" display_name="line_length_pck_" range="0x0000 0xFFFE" default="0x07BA"><detail>line_length_pck_</detail></reg>
		<reg  name="REVISION_NUMBER" addr="0x300E" space="MFR" span="2" mask="0xFFFF" display_name="revision_number" range="0x0000 0xFFFF"><detail>revision_number</detail></reg>
		<reg  name="LOCK_CONTROL" addr="0x3010" space="MFR" span="2" mask="0xFFFF" display_name="lock_control" range="0x0000 0xFFFF" default="0xBEEF"><detail>lock_control</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_" addr="0x3012" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time_" range="0x0000 0xFFFF" default="0x04A3"><detail>coarse_integration_time_</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME_" addr="0x3014" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time_" range="0x0000 0xFFFF" default="0x089A"><detail>fine_integration_time_</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_CB" addr="0x3016" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time_cb" range="0x0000 0xFFFF" default="0x0010"><detail>coarse_integration_time_CB</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME_CB" addr="0x3018" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time_cb" range="0x0000 0xFFFF" default="0x03FD"><detail>fine_integration_time_CB</detail></reg>
		<reg  name="RESET_REGISTER" addr="0x301A" space="MFR" span="2" mask="0xBFDF" display_name="reset_register" range="0x0000 0xBFDF" default="0x10D8"><detail>reset_register</detail>
			<bitfield  name="RESET_REGISTER_RESET" mask="0x0001" display_name="0: reset_register_reset" range="0x0000 0x0001"><detail>reset_register_reset</detail></bitfield>
			<bitfield  name="RESET_REGISTER_RESTART" mask="0x0002" display_name="1: reset_register_restart" range="0x0000 0x0001"><detail>reset_register_restart</detail></bitfield>
			<bitfield  name="RESET_REGISTER_STREAM" mask="0x0004" display_name="2: reset_register_stream" range="0x0000 0x0001"><detail>reset_register_stream</detail></bitfield>
			<bitfield  name="RESET_REGISTER_LOCK_REG" mask="0x0008" display_name="3: reset_register_lock_reg" range="0x0000 0x0001"><detail>reset_register_lock_reg</detail></bitfield>
			<bitfield  name="RESET_REGISTER_STDBY_EOF" mask="0x0010" display_name="4: reset_register_stdby_eof" range="0x0000 0x0001"><detail>RESET_REGISTER_STDBY_EOF</detail></bitfield>
			<bitfield  name="RESET_REGISTER_DRIVE_PINS" mask="0x0040" display_name="6: reset_register_drive_pins" range="0x0000 0x0001"><detail>reset_register_drive_pins</detail></bitfield>
			<bitfield  name="RESET_REGISTER_PARALLEL_EN" mask="0x0080" display_name="7: reset_register_parallel_en" range="0x0000 0x0001"><detail>reset_register_parallel_en</detail></bitfield>
			<bitfield  name="RESET_REGISTER_GPI_EN" mask="0x0100" display_name="8: reset_register_gpi_en" range="0x0000 0x0001"><detail>0 - disable OUTPUT_ENABLE_N, TRIGGER, and STANDBY pin functions. 1 - enable input pin functions.</detail></bitfield>
			<bitfield  name="RESET_REGISTER_MASK_BAD" mask="0x0200" display_name="9: reset_register_mask_bad" range="0x0000 0x0001"><detail>reset_register_mask_bad</detail></bitfield>
			<bitfield  name="RESET_REGISTER_RESTART_BAD" mask="0x0400" display_name="10: reset_register_restart_bad" range="0x0000 0x0001"><detail>reset_register_restart_bad</detail></bitfield>
			<bitfield  name="FORCED_PLL_ON" mask="0x0800" display_name="11: forced_pll_on" range="0x0000 0x0001"><detail>forced_pll_on</detail></bitfield>
			<bitfield  name="RESET_REGISTER_SMIA_SERIALISER_DIS" mask="0x1000" display_name="12: reset_register_smia_serialiser_dis" range="0x0000 0x0001"><detail>reset_register_smia_serialiser_dis</detail></bitfield>
			<bitfield  name="RESET_LPF_ENABLE" mask="0x2000" display_name="13: reset_lpf_enable" range="0x0000 0x0001"><detail>reset_lpf_enable</detail></bitfield>
			<bitfield  name="RESET_REGISTER_GROUPED_PARAMETER_HOLD" mask="0x8000" display_name="15: reset_register_grouped_parameter_hold" range="0x0000 0x0001"><detail>reset_register_grouped_parameter_hold</detail></bitfield></reg>
		<reg  name="MODE_SELECT_" addr="0x301C" space="MFR" mask="0x01" display_name="mode_select_" range="0x00 0x01"><detail>mode_select_</detail></reg>
		<reg  name="IMAGE_ORIENTATION_" addr="0x301D" space="MFR" mask="0x03" display_name="image_orientation_" range="0x00 0x03"><detail>image_orientation_</detail></reg>
		<reg  name="DATA_PEDESTAL_" addr="0x301E" space="MFR" span="2" mask="0x7FFF" display_name="data_pedestal_" range="0x0000 0x7FFF" default="0x00A8"><detail>data_pedestal_</detail>
			<bitfield  name="DATA_PEDESTAL" mask="0x0FFF" display_name="0-11: data_pedestal"></bitfield>
			<bitfield  name="DISABLE_ACTIVE_DATA_PEDESTAL" mask="0x1000" display_name="12: disable_active_data_pedestal" range="0x0000 0x0001"></bitfield>
			<bitfield  name="PEDESTAL_ATR" mask="0x2000" display_name="13: pedestal_atr" range="0x0000 0x0001"><detail>When enabled the data_pedestal is applied to the ATR rows.</detail></bitfield>
			<bitfield  name="DISABLE_DBLC_DATA_PEDESTAL" mask="0x4000" display_name="14: disable_dblc_data_pedestal" range="0x0000 0x0001"><detail>disable_dblc_data_pedestal</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3020" addr="0x3020" space="MFR" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF"></reg>
		<reg  name="SOFTWARE_RESET" addr="0x3021" space="MFR" mask="0x01" display_name="software_reset" range="0x00 0x01"><detail>software_reset</detail></reg>
		<reg  name="GROUPED_PARAMETER_HOLD_" addr="0x3022" space="MFR" mask="0x01" display_name="grouped_parameter_hold_" range="0x00 0x01"><detail>gouped_parameter_hold_</detail></reg>
		<reg  name="MASK_CORRUPTED_FRAMES_" addr="0x3023" space="MFR" mask="0x01" display_name="mask_corrupted_frames_" range="0x00 0x01"><detail>mask_corrupted_frames_</detail></reg>
		<reg  name="PIXEL_ORDER_" addr="0x3024" space="MFR" mask="0x03" display_name="pixel_order_" range="0x00 0x03" rw="RO"><detail>pixel_order_</detail></reg>
		<reg  name="RESERVED_MFR_3025" addr="0x3025" space="MFR" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF"></reg>
		<reg  name="ROW_SPEED" addr="0x3028" space="MFR" span="2" mask="0x0070" display_name="row_speed" range="0x0000 0x0070" default="0x0010"><detail>row_speed</detail></reg>
		<reg  name="VT_PIX_CLK_DIV" addr="0x302A" space="MFR" span="2" mask="0x001F" display_name="vt_pix_clk_div" range="0x0000 0x001F" default="0x0008"><detail>vt_pix_clk_div</detail></reg>
		<reg  name="VT_SYS_CLK_DIV" addr="0x302C" space="MFR" span="2" mask="0x001F" display_name="vt_sys_clk_div" range="0x0000 0x001F" default="0x0001"><detail>vt_sys_clk_div</detail></reg>
		<reg  name="PRE_PLL_CLK_DIV" addr="0x302E" space="MFR" span="2" mask="0x003F" display_name="pre_pll_clk_div" range="0x0000 0x003F" default="0x0003"><detail>pre_pll_clk_div</detail></reg>
		<reg  name="PLL_MULTIPLIER" addr="0x3030" space="MFR" span="2" mask="0x00FF" display_name="pll_multiplier" range="0x0000 0x00FF" default="0x0058"><detail>pll_multiplier</detail></reg>
		<reg  name="SCALING_MODE" addr="0x3032" space="MFR" span="2" mask="0x0033" display_name="scaling_mode" range="0x0000 0x0033"><detail>scaling_mode</detail>
			<bitfield  name="SCALING_MODE_CONTEXTA" mask="0x0003" display_name="0-1: scaling_mode_contexta" range="0x0000 0x0003"><detail>scaling_mode_contexta</detail></bitfield>
			<bitfield  name="SCALING_MODE_CONTEXTB" mask="0x0030" display_name="4-5: scaling_mode_contextb" range="0x0000 0x0003"><detail>scaling_mode_contextb</detail></bitfield></reg>
		<reg  name="CTX_CONTROL_REG" addr="0x3034" space="MFR" span="2" mask="0xCFFF" display_name="ctx_control_reg" range="0x0000 0xCFFF" default="0x0800"><detail>ctx_control_reg</detail>
			<bitfield  name="CONTEXT_SELECT" mask="0x000F" display_name="0-3: context_select" range="0x0000 0x000F"><detail>context_select</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_NUM" mask="0x0070" display_name="4-6: context_multi_num" range="0x0000 0x0007"><detail>context_multi_num</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI" mask="0x0080" display_name="7: context_multi" range="0x0000 0x0001"><detail>context_multi</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_SYNC_MODE" mask="0x0100" display_name="8: context_multi_sync_mode" range="0x0000 0x0001"><detail>context_multi_sync_mode</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_CYCLE_MODE" mask="0x0200" display_name="9: context_multi_cycle_mode" range="0x0000 0x0001"><detail>context_multi_cycle_mode</detail></bitfield>
			<bitfield  name="I2C_AUTO_INC_DISABLE" mask="0x0400" display_name="10: i2c_auto_inc_disable" range="0x0000 0x0001"><detail>i2c_auto_inc_disable</detail></bitfield>
			<bitfield  name="CTX__I2C_ADDR_SEL" mask="0x0800" display_name="11: ctx__i2c_addr_sel" range="0x0000 0x0001"><detail>ctx__i2c_addr_sel</detail></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CONTEXT_LOAD" mask="0x8000" display_name="15: context_load" range="0x0000 0x0001"><detail>context_load</detail></bitfield></reg>
		<reg  name="OP_WORD_CLK_DIV" addr="0x3036" space="MFR" span="2" mask="0x001F" display_name="op_word_clk_div" range="0x0000 0x001F" default="0x0008"><detail>op_word_clk_div</detail></reg>
		<reg  name="OP_SYS_CLK_DIV" addr="0x3038" space="MFR" span="2" mask="0x001F" display_name="op_sys_clk_div" range="0x0000 0x001F" default="0x0001"><detail>op_sys_clk_div</detail></reg>
		<reg  name="LINE_LENGTH_PCK_CB" addr="0x303E" space="MFR" span="2" mask="0xFFFE" display_name="line_length_pck_cb" range="0x0000 0xFFFE" default="0x08CA"><detail>line_length_pck_CB</detail></reg>
		<reg  name="READ_MODE" addr="0x3040" space="MFR" span="2" mask="0xFC30" display_name="read_mode" range="0x0000 0xFC30"><detail>read_mode</detail>
			<bitfield  name="EMBED_ROWS_T2" mask="0x0010" display_name="4: embed_rows_t2"></bitfield>
			<bitfield  name="READ_MODE_COL_SUM" mask="0x0020" display_name="5: read_mode_col_sum" range="0x0000 0x0001"><detail>read_mode_col_sum</detail></bitfield>
			<bitfield  name="READ_MODE_ROW_BIN_CB" mask="0x0400" display_name="10: read_mode_row_bin_cb" range="0x0000 0x0001"><detail>read_mode_row_bin_cb</detail></bitfield>
			<bitfield  name="READ_MODE_COL_BIN_CB" mask="0x0800" display_name="11: read_mode_col_bin_cb" range="0x0000 0x0001"><detail>read_mode_col_bin_cb</detail></bitfield>
			<bitfield  name="READ_MODE_ROW_BIN" mask="0x1000" display_name="12: read_mode_row_bin" range="0x0000 0x0001"><detail>read_mode_row_bin</detail></bitfield>
			<bitfield  name="READ_MODE_COL_BIN" mask="0x2000" display_name="13: read_mode_col_bin" range="0x0000 0x0001"><detail>read_mode_col_bin</detail></bitfield>
			<bitfield  name="READ_MODE_HORIZ_MIRROR" mask="0x4000" display_name="14: read_mode_horiz_mirror" range="0x0000 0x0001"><detail>read_mode_horiz_mirror</detail></bitfield>
			<bitfield  name="READ_MODE_VERT_FLIP" mask="0x8000" display_name="15: read_mode_vert_flip" range="0x0000 0x0001"><detail>read_mode_vert_flip</detail></bitfield></reg>
		<reg  name="EXTRA_DELAY" addr="0x3042" space="MFR" span="2" mask="0xFFFE" display_name="extra_delay" range="0x0000 0xFFFE"><detail>extra_delay</detail></reg>
		<reg  name="DARK_CONTROL" addr="0x3044" space="MFR" span="2" mask="0xFF80" display_name="dark_control" range="0x0000 0xFF80" default="0x0400"><detail>dark_control</detail>
			<bitfield  name="DARK_CONTROL_DISABLE_BORDER_PADDING" mask="0x0080" display_name="7: dark_control_disable_border_padding" range="0x0000 0x0001"><detail>dark_control_disable_border_padding</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_DARK_COLS" mask="0x0300" display_name="8-9: dark_control_show_dark_cols" range="0x0000 0x0003"><detail>dark_control_show_dark_cols</detail></bitfield>
			<bitfield  name="DARK_CONTROL_ROW_NOISE_CORRECTION_EN" mask="0x0400" display_name="10: dark_control_row_noise_correction_en" range="0x0000 0x0001"><detail>dark_control_row_noise_correction_en</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_DARK_EXTRA_ROWS" mask="0x0800" display_name="11: dark_control_show_dark_extra_rows" range="0x0000 0x0001"><detail>dark_control_show_dark_extra_rows</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_ATR_ROWS" mask="0x1000" display_name="12: dark_control_show_atr_rows" range="0x0000 0x0001"><detail>dark_control_show_atr_rows</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_DTR_ROWS" mask="0x2000" display_name="13: dark_control_show_dtr_rows" range="0x0000 0x0001"><detail>dark_control_show_dtr_rows</detail></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="RESERVED_MFR_3046" addr="0x3046" space="MFR" span="2" confidential="Y" mask="0x01BF" display_name="Reserved" range="0x0000 0x01BF"></reg>
		<reg  name="RESERVED_MFR_3048" addr="0x3048" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0100"></reg>
		<reg  name="OTPM_CONTROL" addr="0x304A" space="MFR" span="2" mask="0x0F99" display_name="otpm_control" range="0x0000 0x0F99"><detail>otpm_control</detail>
			<bitfield  name="OTPM_CONTROL_AUTO_WR_START" mask="0x0001" display_name="0: otpm_control_auto_wr_start" range="0x0000 0x0001"><detail>otpm_control_auto_wr_start</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_DISABLE_AUTO_READ" mask="0x0008" display_name="3: otpm_control_disable_auto_read" range="0x0000 0x0001"><detail>otpm_control_disable_auto_read</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_RD_START" mask="0x0010" display_name="4: otpm_control_auto_rd_start" range="0x0000 0x0001"><detail>otpm_control_auto_rd_start</detail></bitfield>
			<bitfield  name="AUTO_INVALIDATE" mask="0x0080" display_name="7: auto_invalidate" range="0x0000 0x0001"><detail>auto_invalidate</detail></bitfield>
			<bitfield  name="AUTO_RD_NEXT_START" mask="0x0100" display_name="8: auto_rd_next_start" range="0x0000 0x0001"><detail>auto_rd_next_start</detail></bitfield>
			<bitfield  name="SINGLE_RECORD_ONLY" mask="0x0200" display_name="9: single_record_only" range="0x0000 0x0001"><detail>single_record_only</detail></bitfield>
			<bitfield  name="OTPM_ENABLE_STANDBY" mask="0x0400" display_name="10: otpm_enable_standby" range="0x0000 0x0001"><detail>otpm_enable_standby</detail></bitfield></reg>
		<reg  name="OTPM_RECORD" addr="0x304C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_record" range="0x0000 0xFFFF" default="0x0200"><detail>otpm_record</detail>
			<bitfield  name="AUTO_LENGTH" mask="0x00FF" display_name="0-7: auto_length" range="0x0000 0x00FF"><detail>auto_length</detail></bitfield>
			<bitfield  name="AUTO_TYPE" mask="0xFF00" display_name="8-15: auto_type" range="0x0000 0x00FF"><detail>auto_type</detail></bitfield></reg>
		<reg  name="OTPM_MANUAL_CONTROL" addr="0x3050" space="MFR" span="2" mask="0x0011" display_name="otpm_manual_control" range="0x0000 0x0011"><detail>otpm_manual_control</detail>
			<bitfield  name="OTPM_MANUAL_SINGLE_WR_START" mask="0x0001" display_name="0: otpm_manual_single_wr_start" range="0x0000 0x0001"><detail>otpm_manual_single_wr_start</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_RD_START" mask="0x0010" display_name="4: otpm_manual_single_rd_start" range="0x0000 0x0001"><detail>otpm_manual_single_rd_start</detail></bitfield></reg>
		<reg  name="OTPM_MANUAL_ADDR" addr="0x3052" space="MFR" span="2" mask="0x01FF" display_name="otpm_manual_addr" range="0x0000 0x01FF"><detail>otpm_manual_addr</detail></reg>
		<reg  name="OTPM_EXPR" addr="0x3054" space="MFR" span="2" mask="0x0F00" display_name="otpm_expr" range="0x0000 0x0F00"><detail>otpm_expr</detail>
			<bitfield  name="OTPM_EXPR_BYPASS_RECORD" mask="0x0100" display_name="8: otpm_expr_bypass_record" range="0x0000 0x0001"><detail>otpm_expr_bypass_record</detail></bitfield>
			<bitfield  name="OTPM_EXPR_ECC_BYPASS" mask="0x0200" display_name="9: otpm_expr_ecc_bypass" range="0x0000 0x0001"><detail>otpm_expr_ecc_bypass</detail></bitfield>
			<bitfield  name="OTPM_EXPR_DISABLE_AUTO_RAM_LOAD" mask="0x0400" display_name="10: otpm_expr_disable_auto_ram_load" range="0x0000 0x0001"><detail>otpm_expr_disable_auto_ram_load</detail></bitfield>
			<bitfield  name="OTPM_EXPR_TRIGGER_AUTO_RAM_LOAD" mask="0x0800" display_name="11: otpm_expr_trigger_auto_ram_load" range="0x0000 0x0001"><detail>otpm_expr_trigger_auto_ram_load</detail></bitfield></reg>
		<reg  name="GREEN1_GAIN" addr="0x3056" space="MFR" span="2" mask="0x07FF" display_name="green1_gain" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain</detail></reg>
		<reg  name="BLUE_GAIN" addr="0x3058" space="MFR" span="2" mask="0x07FF" display_name="blue_gain" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain</detail></reg>
		<reg  name="RED_GAIN" addr="0x305A" space="MFR" span="2" mask="0x07FF" display_name="red_gain" range="0x0000 0x07FF" default="0x0080"><detail>red_gain</detail></reg>
		<reg  name="GREEN2_GAIN" addr="0x305C" space="MFR" span="2" mask="0x07FF" display_name="green2_gain" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain</detail></reg>
		<reg  name="GLOBAL_GAIN" addr="0x305E" space="MFR" span="2" mask="0x07FF" display_name="global_gain" range="0x0000 0x07FF" default="0x0080"><detail>Shortcut register to write all four color gains at once.</detail></reg>
		<reg  name="ANALOG_COLOR_GAIN_T1" addr="0x3060" space="MFR" span="2" mask="0xFFFF" display_name="analog_color_gain_t1" range="0x0000 0xFFFF" default="0xAAAA"><detail>analog_color_gain_t1</detail>
			<bitfield  name="ANALOG_COLOR_GAIN_GR1_T1" mask="0x000F" display_name="0-3: analog_color_gain_gr1_t1" range="0x0000 0x000F"><detail>analog_color_gain_gr1_t1</detail></bitfield>
			<bitfield  name="ANALOG_COLOR_GAIN_RED_T1" mask="0x00F0" display_name="4-7: analog_color_gain_red_t1" range="0x0000 0x000F"><detail>analog_color_gain_red_t1</detail></bitfield>
			<bitfield  name="ANALOG_COLOR_GAIN_BLU_T1" mask="0x0F00" display_name="8-11: analog_color_gain_blu_t1" range="0x0000 0x000F"><detail>analog_color_gain_blu_t1</detail></bitfield>
			<bitfield  name="ANALOG_COLOR_GAIN_GR2_T1" mask="0xF000" display_name="12-15: analog_color_gain_gr2_t1" range="0x0000 0x000F"><detail>analog_color_gain_gr2_t1</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3062" addr="0x3062" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0333"></reg>
		<reg  name="SMIA_TEST" addr="0x3064" space="MFR" span="2" mask="0xFFFF" display_name="smia_test" range="0x0000 0xFFFF" default="0x1802"><detail>smia_test</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="SMIA_TEST_STATS_ROW_START_GB" mask="0x0010" display_name="4: smia_test_stats_row_start_gb" range="0x0000 0x0001"><detail>smia_test_stats_row_start_Gb</detail></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SMIA_TEST_EMBEDDED_STATS_EN" mask="0x0080" display_name="7: smia_test_embedded_stats_en" range="0x0000 0x0001"><detail>smia_test_embedded_stats_en</detail></bitfield>
			<bitfield  name="SMIA_TEST_EMBEDDED_DATA_EN" mask="0x0100" display_name="8: smia_test_embedded_data_en" range="0x0000 0x0001"><detail>smia_test_embedded_data_en</detail></bitfield>
			<bitfield  name="SMIA_TEST_PLL_BYPASS" mask="0x0200" display_name="9: smia_test_pll_bypass" range="0x0000 0x0001"><detail>smia_test_pll_bypass</detail></bitfield>
			<bitfield  name="SMIA_TEST_PLL_LOCK_MODE" mask="0x0C00" display_name="10-11: smia_test_pll_lock_mode" range="0x0000 0x0003"><detail>smia_test_pll_lock_mode</detail></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="FORCE_SYS_CORE_RDY" mask="0x2000" display_name="13: force_sys_core_rdy" range="0x0000 0x0001"><detail>force_sys_core_rdy</detail></bitfield>
			<bitfield  name="SMIA_TEST_STATS_NROW" mask="0x4000" display_name="14: smia_test_stats_nrow" range="0x0000 0x0001"><detail>smia_test_stats_nrow</detail></bitfield>
			<bitfield  name="SMIA_TEST_EMBED_NROW" mask="0x8000" display_name="15: smia_test_embed_nrow" range="0x0000 0x0001"><detail>smia_test_mebed_nrow</detail></bitfield></reg>
		<reg  name="CTX_WR_DATA_REG" addr="0x3066" space="MFR" span="2" mask="0xFFFF" display_name="ctx_wr_data_reg" range="0x0000 0xFFFF"><detail>ctx_wr_data_reg</detail></reg>
		<reg  name="RESERVED_MFR_306C" addr="0x306C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1000" rw="RO"></reg>
		<reg  name="DATAPATH_SELECT" addr="0x306E" space="MFR" span="2" mask="0xFFD7" display_name="datapath_select" range="0x0000 0xFFD7" default="0x9010"><detail>datapath_select</detail>
			<bitfield  name="DATAPATH_SELECT_LINE_VALID" mask="0x0003" display_name="0-1: datapath_select_line_valid" range="0x0000 0x0003"><detail>datapath_select_line_valid</detail></bitfield>
			<bitfield  name="IME_MODE" mask="0x0004" display_name="2: ime_mode"></bitfield>
			<bitfield  name="SCALER_TRUE_BAYER" mask="0x0010" display_name="4: scaler_true_bayer" range="0x0000 0x0001"><detail>scaler_true_bayer</detail></bitfield>
			<bitfield  name="SCALER_SUM2X2" mask="0x0040" display_name="6: scaler_sum2x2" range="0x0000 0x0001"><detail>scaler_sum2x2</detail></bitfield>
			<bitfield  name="AE_HIST_LOG_BINS_ENABLE" mask="0x0080" display_name="7: ae_hist_log_bins_enable" range="0x0000 0x0001"><detail>ae_hist_log_bins_enable</detail></bitfield>
			<bitfield  name="PAR_HIDRV_EN" mask="0x0100" display_name="8: par_hidrv_en" range="0x0000 0x0001"><detail>par_hidrv_en</detail></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SLEW_B" mask="0x1C00" display_name="10-12: slew_b" range="0x0000 0x0007"><detail>slew_b</detail></bitfield>
			<bitfield  name="SLEW_A" mask="0xE000" display_name="13-15: slew_a" range="0x0000 0x0007"><detail>slew_a</detail></bitfield></reg>
		<reg  name="TEST_PATTERN_MODE_" addr="0x3070" space="MFR" span="2" mask="0x0107" display_name="test_pattern_mode_" range="0x0000 0x0107"><detail>test_pattern_mode_</detail></reg>
		<reg  name="TEST_DATA_RED_" addr="0x3072" space="MFR" span="2" mask="0x0FFF" display_name="test_data_red_" range="0x0000 0x0FFF"><detail>test_data_red_</detail></reg>
		<reg  name="TEST_DATA_GREENR_" addr="0x3074" space="MFR" span="2" mask="0x0FFF" display_name="test_data_greenr_" range="0x0000 0x0FFF"><detail>test_data_greenR_</detail></reg>
		<reg  name="TEST_DATA_BLUE_" addr="0x3076" space="MFR" span="2" mask="0x0FFF" display_name="test_data_blue_" range="0x0000 0x0FFF"><detail>test_data_blue_</detail></reg>
		<reg  name="TEST_DATA_GREENB_" addr="0x3078" space="MFR" span="2" mask="0x0FFF" display_name="test_data_greenb_" range="0x0000 0x0FFF"><detail>test_data_greenB_</detail></reg>
		<reg  name="TEST_RAW_MODE" addr="0x307A" space="MFR" span="2" mask="0x0003" display_name="test_raw_mode" range="0x0000 0x0003"><detail>test_raw_mode</detail>
			<bitfield  name="RAW_DATA" mask="0x0001" display_name="0: raw_data" range="0x0000 0x0001"><detail>raw_data</detail></bitfield>
			<bitfield  name="TEST_PATTERN_OVERRIDE" mask="0x0002" display_name="1: test_pattern_override" range="0x0000 0x0001"><detail>test_pattern_override</detail></bitfield></reg>
		<reg  name="OPERATION_MODE_CTRL" addr="0x3082" space="MFR" span="2" mask="0xFCFF" display_name="operation_mode_ctrl" range="0x0000 0xFCFF" default="0x0008"><detail>operation_mode_ctrl</detail>
			<bitfield  name="OPERATION_MODE_CTRL_SEQUENCE_CODE" mask="0x0003" display_name="0-1: operation_mode_ctrl_sequence_code" range="0x0000 0x0003"><detail>Should always 00b.</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_NUM_EXP" mask="0x000C" display_name="2-3: operation_mode_ctrl_num_exp" range="0x0000 0x0003"><detail>operation_mode_ctrl_num_exp</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LIM_MODE" mask="0x0010" display_name="4: operation_mode_ctrl_lim_mode" range="0x0000 0x0001"><detail>operation_mode_ctrl_lim_mode</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LICM_MODE" mask="0x0020" display_name="5: operation_mode_ctrl_licm_mode" range="0x0000 0x0001"><detail>operation_mode_ctrl_licm_mode</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LFM_MODE" mask="0x0040" display_name="6: operation_mode_ctrl_lfm_mode" range="0x0000 0x0001"><detail>operation_mode_ctrl_lfm_mode</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_MONOCHROME_MODE" mask="0x0080" display_name="7: operation_mode_ctrl_monochrome_mode"><detail>monochrome mode</detail></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_12_13" confidential="Y" mask="0x3000" display_name="12-13: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BITS_14_15" confidential="Y" mask="0xC000" display_name="14-15: Reserved" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="OPERATION_MODE_CTRL_CB" addr="0x3084" space="MFR" span="2" mask="0xFCFF" display_name="operation_mode_ctrl_cb" range="0x0000 0xFCFF" default="0x0004"><detail>operation_mode_ctrl_CB</detail>
			<bitfield  name="OPERATION_MODE_CTRL_SEQUENCE_CODE_CB" mask="0x0003" display_name="0-1: operation_mode_ctrl_sequence_code_cb" range="0x0000 0x0003"><detail>Should always 00b.</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_NUM_EXP_CB" mask="0x000C" display_name="2-3: operation_mode_ctrl_num_exp_cb" range="0x0000 0x0003"><detail>operation_mode_ctrl_num_exp_CB</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LIM_MODE_CB" mask="0x0010" display_name="4: operation_mode_ctrl_lim_mode_cb" range="0x0000 0x0001"><detail>operation_mode_ctrl_lim_mode_CB</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LICM_MODE_CB" mask="0x0020" display_name="5: operation_mode_ctrl_licm_mode_cb" range="0x0000 0x0001"><detail>operation_mode_ctrl_licm_mode_CB</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LFM_MODE_CB" mask="0x0040" display_name="6: operation_mode_ctrl_lfm_mode_cb" range="0x0000 0x0001"><detail>operation_mode_ctrl_lfm_mode_CB</detail></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_12_13" confidential="Y" mask="0x3000" display_name="12-13: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BITS_14_15" confidential="Y" mask="0xC000" display_name="14-15: Reserved" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="PARK_ROW_ADDR" addr="0x3086" space="MFR" span="2" mask="0x0FFF" display_name="park_row_addr" range="0x0000 0x0FFF" default="0x06EA"></reg>
		<reg  name="LFM_CTRL" addr="0x3088" space="MFR" span="2" mask="0xFFB7" display_name="lfm_ctrl" range="0x0000 0xFFB7" default="0x6680"><detail>lfm_ctrl</detail>
			<bitfield  name="LFM_EVEN" mask="0x0001" display_name="0: lfm_even" range="0x0000 0x0001"><detail>lfm_even</detail></bitfield>
			<bitfield  name="LFM_GATECLK" mask="0x0002" display_name="1: lfm_gateclk" range="0x0000 0x0001"><detail>lfm_gateclk</detail></bitfield>
			<bitfield  name="LFM_FH_MODE" mask="0x0004" display_name="2: lfm_fh_mode" range="0x0000 0x0001"><detail>lfm_fh_mode</detail></bitfield>
			<bitfield  name="LFM_HDR_MODE" mask="0x0030" display_name="4-5: lfm_hdr_mode" range="0x0000 0x0003"><detail>lfm_hdr_mode</detail></bitfield>
			<bitfield  name="COL_XFER_DLY" mask="0xFF80" display_name="7-15: col_xfer_dly" range="0x0000 0x01FF"><detail>col_xfer_dly</detail></bitfield></reg>
		<reg  name="X_ADDR_START_CB" addr="0x308A" space="MFR" span="2" mask="0x0FFF" display_name="x_addr_start_cb" range="0x0000 0x0FFF"><detail>x_addr_start_CB</detail></reg>
		<reg  name="Y_ADDR_START_CB" addr="0x308C" space="MFR" span="2" mask="0x07FF" display_name="y_addr_start_cb" range="0x0000 0x07FF"><detail>y_addr_start_CB</detail></reg>
		<reg  name="X_ADDR_END_CB" addr="0x308E" space="MFR" span="2" mask="0x0FFF" display_name="x_addr_end_cb" range="0x0000 0x0FFF" default="0x0787"><detail>x_addr_end_CB</detail></reg>
		<reg  name="Y_ADDR_END_CB" addr="0x3090" space="MFR" span="2" mask="0x07FF" display_name="y_addr_end_cb" range="0x0000 0x07FF" default="0x04B7"><detail>y_addr_end_CB</detail></reg>
		<reg  name="ROW_NOISE_CONTROL" addr="0x3092" space="MFR" span="2" mask="0x0F3F" display_name="row_noise_control" range="0x0000 0x0F3F" default="0x0C24"><detail>row_noise_control</detail></reg>
		<reg  name="RESERVED_MFR_3094" addr="0x3094" space="MFR" span="2" confidential="Y" mask="0x1FFF" display_name="Reserved" range="0x0000 0x1FFF"></reg>
		<reg  name="RESERVED_MFR_3096" addr="0x3096" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0080"></reg>
		<reg  name="RESERVED_MFR_3098" addr="0x3098" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0080"></reg>
		<reg  name="RESERVED_MFR_309C" addr="0x309C" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0020"></reg>
		<reg  name="RESERVED_MFR_309E" addr="0x309E" space="MFR" span="2" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF" default="0x0200"></reg>
		<reg  name="RESERVED_MFR_30A0" addr="0x30A0" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="X_ODD_INC_" addr="0x30A2" space="MFR" span="2" mask="0x0007" display_name="x_odd_inc_" range="0x0000 0x0007" default="0x0001"><detail>x_odd_inc_</detail></reg>
		<reg  name="RESERVED_MFR_30A4" addr="0x30A4" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="Y_ODD_INC_" addr="0x30A6" space="MFR" span="2" mask="0x0007" display_name="y_odd_inc_" range="0x0000 0x0007" default="0x0001"><detail>y_odd_inc_</detail></reg>
		<reg  name="Y_ODD_INC_CB" addr="0x30A8" space="MFR" span="2" mask="0x0007" display_name="y_odd_inc_cb" range="0x0000 0x0007" default="0x0001"><detail>y_odd_inc_CB</detail></reg>
		<reg  name="FRAME_LENGTH_LINES_CB" addr="0x30AA" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_lines_cb" range="0x0000 0xFFFF" default="0x0458"><detail>frame_length_lines_CB</detail></reg>
		<reg  name="X_ODD_INC_CB" addr="0x30AE" space="MFR" span="2" mask="0x0007" display_name="x_odd_inc_cb" range="0x0000 0x0007" default="0x0005"><detail>x_odd_inc_CB</detail></reg>
		<reg  name="DIGITAL_TEST" addr="0x30B0" space="MFR" span="2" mask="0xFFFE" display_name="digital_test" range="0x0000 0xFFFE" default="0x0800"><detail>digital_test</detail>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="AUTO_DB_BUFFER_GROUP" mask="0x0004" display_name="2: auto_db_buffer_group" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_3" confidential="Y" mask="0x0008" display_name="3: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_4" confidential="Y" mask="0x0010" display_name="4: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="T1_DIGITAL_GAIN_REG_EN" mask="0x0080" display_name="7: t1_digital_gain_reg_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="PIXCLK_ON" mask="0x0100" display_name="8: pixclk_on" range="0x0000 0x0001"><detail>pixclk_on</detail></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GAIN_DITHER_CONTINUOUS_LFSR" mask="0x1000" display_name="12: gain_dither_continuous_lfsr" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CONTEXT_B" mask="0x2000" display_name="13: context_b" range="0x0000 0x0001"><detail>context_b</detail></bitfield>
			<bitfield  name="PLL_COMPLETE_BYPASS" mask="0x4000" display_name="14: pll_complete_bypass" range="0x0000 0x0001"><detail>pll_complete_bypass</detail></bitfield>
			<bitfield  name="DB_DITHER_CONTINUOUS_LFSR" mask="0x8000" display_name="15: db_dither_continuous_lfsr" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="TEMPSENS0_CTRL_REG" addr="0x30B4" space="MFR" span="2" mask="0xFFFF" display_name="tempsens0_ctrl_reg" range="0x0000 0xFFFF" default="0x0001"><detail>tempsens0_ctrl_reg</detail>
			<bitfield  name="TEMP0_POWER_ON" mask="0x0001" display_name="0: temp0_power_on" range="0x0000 0x0001"><detail>temp0_power_on</detail></bitfield>
			<bitfield  name="TEMP0_START_CONV_STRM" mask="0x0002" display_name="1: temp0_start_conv_strm" range="0x0000 0x0001"><detail>temp0_start_conv_strm</detail></bitfield>
			<bitfield  name="TEMP0_START_CONV_STBY" mask="0x0004" display_name="2: temp0_start_conv_stby" range="0x0000 0x0001"><detail>temp0_start_conv_stby</detail></bitfield>
			<bitfield  name="TEMP0_CLEAR_VALUE" mask="0x0008" display_name="3: temp0_clear_value" range="0x0000 0x0001"><detail>temp0_clear_value</detail></bitfield>
			<bitfield  name="TEMP0_YELLOW_FLAG_EN" mask="0x0010" display_name="4: temp0_yellow_flag_en" range="0x0000 0x0001"><detail>temp0_yellow_flag_en</detail></bitfield>
			<bitfield  name="TEMP0_RED_FLAG_EN" mask="0x0020" display_name="5: temp0_red_flag_en" range="0x0000 0x0001"><detail>temp0_red_flag_en</detail></bitfield>
			<bitfield  name="RETRIGGER0_THRSHOLD" mask="0xFFC0" display_name="6-15: retrigger0_thrshold" range="0x0000 0x03FF"><detail>retrigger0_thrshold</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_30B6" addr="0x30B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="TEMPSENS1_CTRL_REG" addr="0x30B8" space="MFR" span="2" mask="0xFFFF" display_name="tempsens1_ctrl_reg" range="0x0000 0xFFFF" default="0x0001"><detail>tempsens1_ctrl_reg</detail>
			<bitfield  name="TEMP1_POWER_ON" mask="0x0001" display_name="0: temp1_power_on" range="0x0000 0x0001"><detail>temp1_power_on</detail></bitfield>
			<bitfield  name="TEMP1_START_CONV_STRM" mask="0x0002" display_name="1: temp1_start_conv_strm" range="0x0000 0x0001"><detail>temp1_start_conv_strm</detail></bitfield>
			<bitfield  name="TEMP1_START_CONV_STBY" mask="0x0004" display_name="2: temp1_start_conv_stby" range="0x0000 0x0001"><detail>temp1_start_conv_stby</detail></bitfield>
			<bitfield  name="TEMP1_CLEAR_VALUE" mask="0x0008" display_name="3: temp1_clear_value" range="0x0000 0x0001"><detail>temp1_clear_value</detail></bitfield>
			<bitfield  name="TEMP1_YELLOW_FLAG_EN" mask="0x0010" display_name="4: temp1_yellow_flag_en" range="0x0000 0x0001"><detail>temp1_yellow_flag_en</detail></bitfield>
			<bitfield  name="TEMP1_RED_FLAG_EN" mask="0x0020" display_name="5: temp1_red_flag_en" range="0x0000 0x0001"><detail>temp1_red_flag_en</detail></bitfield>
			<bitfield  name="RETRIGGER1_THRSHOLD" mask="0xFFC0" display_name="6-15: retrigger1_thrshold" range="0x0000 0x03FF"><detail>retrigger1_thrshold</detail></bitfield></reg>
		<reg  name="DIGITAL_CTRL" addr="0x30BA" space="MFR" span="2" mask="0xFFFF" display_name="digital_ctrl" range="0x0000 0xFFFF" default="0x11F2"><detail>digital_ctrl</detail>
			<bitfield  name="NUM_EXP_MAX" mask="0x0003" display_name="0-1: num_exp_max" range="0x0000 0x0003"><detail>num_exp_max</detail></bitfield>
			<bitfield  name="LFM_AB_SKIP0" mask="0x0004" display_name="2: lfm_ab_skip0" range="0x0000 0x0001"><detail>lfm_AB_skip0</detail></bitfield>
			<bitfield  name="LFM_AB_SKIP1" mask="0x0008" display_name="3: lfm_ab_skip1" range="0x0000 0x0001"><detail>lfm_AB_skip1</detail></bitfield>
			<bitfield  name="DECOMP_DITHER_EN" mask="0x0010" display_name="4: decomp_dither_en" range="0x0000 0x0001"><detail>decomp_dither_en</detail></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="NLFM_AB_SKIP0" mask="0x0040" display_name="6: nlfm_ab_skip0" range="0x0000 0x0001"><detail>nlfm_AB_skip0</detail></bitfield>
			<bitfield  name="NLFM_AB_SKIP1" mask="0x0080" display_name="7: nlfm_ab_skip1" range="0x0000 0x0001"><detail>nlfm_AB_skip1</detail></bitfield>
			<bitfield  name="SET_PARK_ROW" mask="0x0100" display_name="8: set_park_row" range="0x0000 0x0001"><detail>set_park_row</detail></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="LFM_EXP_RETRIGGER_EN" mask="0x0800" display_name="11: lfm_exp_retrigger_en" range="0x0000 0x0001"><detail>lfm_exp_retrigger_en</detail></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_13" confidential="Y" mask="0x2000" display_name="13: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ANA_PWR_ON" mask="0x4000" display_name="14: ana_pwr_on" range="0x0000 0x0001"><detail>ana_pwr_on</detail></bitfield>
			<bitfield  name="EXTRA_DELAY_DIST" mask="0x8000" display_name="15: extra_delay_dist" range="0x0000 0x0001"><detail>extra_delay_dist</detail></bitfield></reg>
		<reg  name="GREEN1_GAIN_CB" addr="0x30BC" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_CB</detail></reg>
		<reg  name="BLUE_GAIN_CB" addr="0x30BE" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_CB</detail></reg>
		<reg  name="RED_GAIN_CB" addr="0x30C0" space="MFR" span="2" mask="0x07FF" display_name="red_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_CB</detail></reg>
		<reg  name="GREEN2_GAIN_CB" addr="0x30C2" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_CB</detail></reg>
		<reg  name="GLOBAL_GAIN_CB" addr="0x30C4" space="MFR" span="2" mask="0x07FF" display_name="global_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>short cut register for writing all four color gains at once.</detail></reg>
		<reg  name="TEMPSENS0_CALIB1" addr="0x30C6" space="MFR" span="2" mask="0xFFFF" display_name="tempsens0_calib1" range="0x0000 0xFFFF"><detail>tempsens0_calib1</detail></reg>
		<reg  name="TEMPSENS0_CALIB2" addr="0x30C8" space="MFR" span="2" mask="0xFFFF" display_name="tempsens0_calib2" range="0x0000 0xFFFF"><detail>tempsens0_calib2</detail></reg>
		<reg  name="TEMPSENS1_CALIB1" addr="0x30CA" space="MFR" span="2" mask="0xFFFF" display_name="tempsens1_calib1" range="0x0000 0xFFFF"><detail>tempsens1_calib1</detail></reg>
		<reg  name="TEMPSENS1_CALIB2" addr="0x30CC" space="MFR" span="2" mask="0xFFFF" display_name="tempsens1_calib2" range="0x0000 0xFFFF"><detail>tempsens1_calib2</detail></reg>
		<reg  name="GRR_CONTROL1" addr="0x30CE" space="MFR" span="2" mask="0x01F7" display_name="grr_control1" range="0x0000 0x01F7"><detail>grr_control1</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="LINE_SYNC_MODE" mask="0x0002" display_name="1: line_sync_mode" range="0x0000 0x0001" rw="WO"><detail>line_sync_mode</detail></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SLAVE_MODE" mask="0x0010" display_name="4: slave_mode" range="0x0000 0x0001"><detail>slave_mode</detail></bitfield>
			<bitfield  name="FRAME_START_MODE" mask="0x0020" display_name="5: frame_start_mode" range="0x0000 0x0001"><detail>frame_start_mode</detail></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SLAVE_SH_SYNC_MODE" mask="0x0100" display_name="8: slave_sh_sync_mode" range="0x0000 0x0001"><detail>slave_sh_sync_mode</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_30D0" addr="0x30D0" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0005"></reg>
		<reg  name="RESERVED_MFR_30D2" addr="0x30D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004"></reg>
		<reg  name="RESERVED_MFR_30DA" addr="0x30DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x000A"></reg>
		<reg  name="TRIGGER_DELAY" addr="0x30DC" space="MFR" span="2" mask="0xFFFF" display_name="trigger_delay" range="0x0000 0xFFFF" default="0x0020"><detail>trigger_delay</detail>
			<bitfield  name="TRIGGER_DELAY_TRIGGER_DELAY_MODE" mask="0x0001" display_name="0: trigger_delay_trigger_delay_mode" range="0x0000 0x0001"><detail>trigger_delay_trigger_delay_mode</detail></bitfield>
			<bitfield  name="TRIGGER_DELAY_TRIGGER_DELAY" mask="0xFFFE" display_name="1-15: trigger_delay_trigger_delay" range="0x0000 0x7FFF"><detail>trigger_delay_trigger_delay</detail></bitfield></reg>
		<reg  name="NOISE_PEDESTAL" addr="0x30FE" space="MFR" span="2" mask="0x8FFF" display_name="noise_pedestal" range="0x0000 0x8FFF" default="0x0040"><detail>noise_pedestal</detail>
			<bitfield  name="NOISE_PEDESTAL_LEVEL" mask="0x0FFF" display_name="0-11: noise_pedestal_level" range="0x0000 0x0FFF"><detail>noise_pedestal_level</detail></bitfield>
			<bitfield  name="NOISE_PEDESTAL_ATR" mask="0x8000" display_name="15: noise_pedestal_atr" range="0x0000 0x0001"><detail>noise_pedestal_atr</detail></bitfield></reg>
		<reg  name="DLO_CONTROL0" addr="0x3100" space="MFR" span="2" mask="0xCF01" display_name="dlo_control0" range="0x0000 0xCF01"><detail>Contains bitfields for the control of DLO function</detail>
			<bitfield  name="NCC_ENABLE" mask="0x0001" display_name="0: ncc_enable" range="0x0000 0x0001"><detail>enable the NCC function</detail></bitfield>
			<bitfield  name="BITS_8_9" confidential="Y" mask="0x0300" display_name="8-9: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BITS_10_11" confidential="Y" mask="0x0C00" display_name="10-11: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="RESERVED_MFR_3102" addr="0x3102" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5040"></reg>
		<reg  name="RESERVED_MFR_3104" addr="0x3104" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5040"></reg>
		<reg  name="RESERVED_MFR_3106" addr="0x3106" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5040"></reg>
		<reg  name="RESERVED_MFR_3108" addr="0x3108" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0BB8"></reg>
		<reg  name="RESERVED_MFR_3110" addr="0x3110" space="MFR" span="2" confidential="Y" mask="0x7713" display_name="Reserved" range="0x0000 0x7713" default="0x0011"></reg>
		<reg  name="RESERVED_MFR_3112" addr="0x3112" space="MFR" span="2" confidential="Y" mask="0x7FFF" display_name="Reserved" range="0x0000 0x7FFF" default="0x71E0"></reg>
		<reg  name="RESERVED_MFR_3114" addr="0x3114" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="OTPM_TCFG_WRITE_01" addr="0x3130" space="MFR" span="2" mask="0xFFFF" display_name="otpm_tcfg_write_01" range="0x0000 0xFFFF" default="0xB701"><detail>otpm_tcfg_write_01</detail></reg>
		<reg  name="OTPM_TCFG_WRITE_23" addr="0x3132" space="MFR" span="2" mask="0x00FF" display_name="otpm_tcfg_write_23" range="0x0000 0x00FF" default="0x0026"><detail>otpm_tcfg_write_23</detail></reg>
		<reg  name="OTPM_TCFG_READ_01" addr="0x3134" space="MFR" span="2" mask="0xFFFF" display_name="otpm_tcfg_read_01" range="0x0000 0xFFFF" default="0x3D95"><detail>otpm_tcfg_read_01</detail></reg>
		<reg  name="OTPM_TCFG_READ_23" addr="0x3136" space="MFR" span="2" mask="0xFF00" display_name="otpm_tcfg_read_23" range="0x0000 0xFF00" default="0x0300"><detail>otpm_tcfg_read_23</detail></reg>
		<reg  name="OTPM_TCFG_OPT" addr="0x3138" space="MFR" span="2" mask="0x000F" display_name="otpm_tcfg_opt" range="0x0000 0x000F" default="0x000A"><detail>otpm_tcfg_opt</detail>
			<bitfield  name="OTPM_TIMER_CODE" mask="0x0007" display_name="0-2: otpm_timer_code" range="0x0000 0x0007"><detail>otpm_timer_code</detail></bitfield>
			<bitfield  name="OTPM_DIV4" mask="0x0008" display_name="3: otpm_div4" range="0x0000 0x0001"><detail>otpm_div4</detail></bitfield></reg>
		<reg  name="OTPM_DATA_MANUAL_L" addr="0x313A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_manual_l" range="0x0000 0xFFFF"><detail>otpm_data_manual_l</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_H" addr="0x313C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_manual_h" range="0x0000 0xFFFF"><detail>otpm_data_manual_h</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_EXTRA" addr="0x313E" space="MFR" span="2" mask="0x00FF" display_name="otpm_data_manual_extra" range="0x0000 0x00FF"><detail>otpm_data_manual_extra</detail></reg>
		<reg  name="AE_ROI_X_START_OFFSET" addr="0x3140" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi_x_start_offset" range="0x0000 0x0FFE"><detail>ae_roi_x_start_offset</detail></reg>
		<reg  name="AE_ROI_Y_START_OFFSET" addr="0x3142" space="MFR" span="2" mask="0x07FE" display_name="ae_roi_y_start_offset" range="0x0000 0x07FE"><detail>ae_roi_y_start_offset</detail></reg>
		<reg  name="AE_ROI_X_SIZE" addr="0x3144" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi_x_size" range="0x0000 0x0FFE" default="0x0804"><detail>ae_roi_x_size</detail></reg>
		<reg  name="AE_ROI_Y_SIZE" addr="0x3146" space="MFR" span="2" mask="0x07FE" display_name="ae_roi_y_size" range="0x0000 0x07FE" default="0x0614"><detail>ae_roi_y_size</detail></reg>
		<reg  name="AE_HIST_BEGIN_PERC" addr="0x3148" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_begin_perc" range="0x0000 0xFFFF"><detail>ae_hist_begin_perc</detail></reg>
		<reg  name="AE_HIST_END_PERC" addr="0x314A" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_end_perc" range="0x0000 0xFFFF" default="0xFFFF"><detail>ae_hist_end_perc</detail></reg>
		<reg  name="AE_HIST_DIV" addr="0x314C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_div" range="0x0000 0xFFFF" default="0x0100"><detail>ae_hist_div</detail></reg>
		<reg  name="AE_NORM_WIDTH_MIN" addr="0x314E" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>ae_norm_width_min</detail></reg>
		<reg  name="RESERVED_MFR_3180" addr="0x3180" space="MFR" span="2" confidential="Y" mask="0x00F7" display_name="Reserved" range="0x0000 0x00F7" default="0x0080"></reg>
		<reg  name="DATA_FORMAT_BITS" addr="0x31AC" space="MFR" span="2" mask="0x5F1F" display_name="data_format_bits" range="0x0000 0x5F1F" default="0x140C"><detail>data_format_bits</detail>
			<bitfield  name="DATA_FORMAT_OUTPUT" mask="0x001F" display_name="0-4: data_format_output" range="0x0000 0x001F"><detail>data_format_output</detail></bitfield>
			<bitfield  name="DATA_FORMAT_RAW" mask="0x1F00" display_name="8-12: data_format_raw" range="0x0000 0x001F"><detail>data_format_raw</detail></bitfield>
			<bitfield  name="PARALLEL_MSB_SHIFT" mask="0x4000" display_name="14: parallel_msb_shift" range="0x0000 0x0001"><detail>parallel_msb_shift</detail></bitfield></reg>
		<reg  name="SERIAL_FORMAT" addr="0x31AE" space="MFR" span="2" mask="0x0307" display_name="serial_format" range="0x0000 0x0307" default="0x0204"><detail>serial_format</detail>
			<bitfield  name="SERIAL_FORMAT_LANES" mask="0x0007" display_name="0-2: serial_format_lanes" range="0x0000 0x0007"><detail>serial_format_lanes</detail></bitfield>
			<bitfield  name="SERIAL_FORMAT_TYPE" mask="0x0300" display_name="8-9: serial_format_type" range="0x0000 0x0003"><detail>serial_format_type</detail></bitfield></reg>
		<reg  name="FRAME_PREAMBLE" addr="0x31B0" space="MFR" span="2" mask="0x00FF" display_name="frame_preamble" range="0x0000 0x00FF" default="0x0053"><detail>frame_preamble</detail></reg>
		<reg  name="LINE_PREAMBLE" addr="0x31B2" space="MFR" span="2" mask="0x00FF" display_name="line_preamble" range="0x0000 0x00FF" default="0x003B"><detail>line_preamble</detail></reg>
		<reg  name="RESERVED_MFR_31B4" addr="0x31B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3186"></reg>
		<reg  name="RESERVED_MFR_31B6" addr="0x31B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2189"></reg>
		<reg  name="RESERVED_MFR_31B8" addr="0x31B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3049"></reg>
		<reg  name="RESERVED_MFR_31BA" addr="0x31BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0208"></reg>
		<reg  name="RESERVED_MFR_31BC" addr="0x31BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0986"></reg>
		<reg  name="MIPI_CONFIG_STATUS" addr="0x31BE" space="MFR" span="2" mask="0x0FFF" display_name="mipi_config_status" range="0x0000 0x0FFF" default="0x0023"><detail>mipi_config_status</detail>
			<bitfield  name="FRAME_CNT_EN" mask="0x0001" display_name="0: frame_cnt_en" range="0x0000 0x0001"><detail>frame_cnt_en</detail></bitfield>
			<bitfield  name="FRAME_CNT_RST" mask="0x0002" display_name="1: frame_cnt_rst" range="0x0000 0x0001"><detail>frame_cnt_rst</detail></bitfield>
			<bitfield  name="HISPI_PHY_MODE" mask="0x000C" display_name="2-3: hispi_phy_mode" range="0x0000 0x0003"><detail>hispi_phy_mode</detail></bitfield>
			<bitfield  name="BITS_4_8" confidential="Y" mask="0x01F0" display_name="4-8: Reserved" range="0x0000 0x001F"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="RESERVED_MFR_31C0" addr="0x31C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9249"></reg>
		<reg  name="RESERVED_MFR_31C2" addr="0x31C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31C4" addr="0x31C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xF555"></reg>
		<reg  name="HISPI_CONTROL" addr="0x31C6" space="MFR" span="2" mask="0x3FFF" display_name="hispi_control" range="0x0000 0x3FFF"><detail>hispi_control</detail>
			<bitfield  name="VERT_LEFT_BAR_EN" mask="0x0001" display_name="0: vert_left_bar_en" range="0x0000 0x0001"><detail>vert_left_bar_en</detail></bitfield>
			<bitfield  name="MSB_FIRST" mask="0x0002" display_name="1: msb_first" range="0x0000 0x0001"><detail>msb_first</detail></bitfield>
			<bitfield  name="STREAMING_MODE_EN" mask="0x0004" display_name="2: streaming_mode_en" range="0x0000 0x0001"><detail>streaming_mode_en</detail></bitfield>
			<bitfield  name="BLANKING_DATA_EN" mask="0x0008" display_name="3: blanking_data_en" range="0x0000 0x0001"><detail>blanking_data_en</detail></bitfield>
			<bitfield  name="BITS_4_6" confidential="Y" mask="0x0070" display_name="4-6: Reserved" range="0x0000 0x0007"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="HISPI_MODE" mask="0x0C00" display_name="10-11: hispi_mode" range="0x0000 0x0003"><detail>hispi_mode</detail></bitfield>
			<bitfield  name="TRANSMIT_CHECKSUM" mask="0x1000" display_name="12: transmit_checksum" range="0x0000 0x0001"><detail>transmit_checksum</detail></bitfield>
			<bitfield  name="MASK_FRAMER_STANDBY" mask="0x2000" display_name="13: mask_framer_standby" range="0x0000 0x0001"><detail>mask_framer_standby</detail></bitfield></reg>
		<reg  name="COMPANDING" addr="0x31D0" space="MFR" span="2" mask="0x0011" display_name="companding" range="0x0000 0x0011" default="0x0001"><detail>companding</detail>
			<bitfield  name="COMPANDING_ENABLE" mask="0x0001" display_name="0: companding_enable" range="0x0000 0x0001"><detail>companding enable</detail></bitfield>
			<bitfield  name="KNEE_POINT_SEL" mask="0x0010" display_name="4: knee_point_sel" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="STAT_FRAME_ID" addr="0x31D2" space="MFR" span="2" mask="0xFFFF" display_name="stat_frame_id" range="0x0000 0xFFFF"><detail>stat_frame_id</detail></reg>
		<reg  name="RESERVED_MFR_31D4" addr="0x31D4" space="MFR" span="2" confidential="Y" mask="0x006B" display_name="Reserved" range="0x0000 0x006B"></reg>
		<reg  name="I2C_WRT_CHECKSUM" addr="0x31D6" space="MFR" span="2" mask="0xFFFF" display_name="i2c_wrt_checksum" range="0x0000 0xFFFF" default="0xFFFF"><detail>i2c_wrt_checksum</detail></reg>
		<reg  name="RESERVED_MFR_31D8" addr="0x31D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x66E6"></reg>
		<reg  name="RESERVED_MFR_31DA" addr="0x31DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31DC" addr="0x31DC" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0030"></reg>
		<reg  name="RESERVED_MFR_31DE" addr="0x31DE" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0010"></reg>
		<reg  name="PIX_DEF_ID" addr="0x31E0" space="MFR" span="2" mask="0x8007" display_name="pix_def_id" range="0x0000 0x8007"><detail>pix_def_id</detail>
			<bitfield  name="PIX_DEF_ID_EN" mask="0x0001" display_name="0: pix_def_id_en" range="0x0000 0x0001"><detail>pix_def_id_en</detail></bitfield>
			<bitfield  name="PIX_DEF_ID_MODE" mask="0x0002" display_name="1: pix_def_id_mode" range="0x0000 0x0001"><detail>pix_def_id_mode</detail></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="RESERVED_MFR_31E6" addr="0x31E6" space="MFR" span="2" confidential="Y" mask="0x80FF" display_name="Reserved" range="0x0000 0x80FF"></reg>
		<reg  name="RESERVED_MFR_31E8" addr="0x31E8" space="MFR" span="2" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x07FF"></reg>
		<reg  name="RESERVED_MFR_31EA" addr="0x31EA" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_31EC" addr="0x31EC" space="MFR" span="2" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x07FF"></reg>
		<reg  name="RESERVED_MFR_31EE" addr="0x31EE" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="CUSTOMER_REV" addr="0x31FE" space="MFR" span="2" mask="0xFFFF" display_name="customer_rev" range="0x0000 0xFFFF"><detail>customer_rev</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME2" addr="0x3212" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time2" range="0x0000 0xFFFF" default="0x0002"><detail>coarse_integration_time2</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME2_CB" addr="0x3214" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time2_cb" range="0x0000 0xFFFF" default="0x0002"><detail>coarse_integration_time2_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME3" addr="0x3216" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time3" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_time3</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME3_CB" addr="0x3218" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time3_cb" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_time3_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME4" addr="0x321A" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time4" range="0x0000 0xFFFF"><detail>coarse_integration_time4</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME4_CB" addr="0x321C" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time4_cb" range="0x0000 0xFFFF"><detail>coarse_integration_time4_CB</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME2" addr="0x321E" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time2" range="0x0000 0xFFFF" default="0x089A"><detail>fine_integration_time2</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME2_CB" addr="0x3220" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time2_cb" range="0x0000 0xFFFF" default="0x0578"><detail>fine_integration_time2_CB</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME3" addr="0x3222" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time3" range="0x0000 0xFFFF" default="0x089A"><detail>fine_integration_time3</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME3_CB" addr="0x3224" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time3_cb" range="0x0000 0xFFFF" default="0x08E9"><detail>fine_integration_time3_CB</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME4" addr="0x3226" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time4" range="0x0000 0xFFFF" default="0x023D"><detail>fine_integration_time4</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME4_CB" addr="0x3228" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time4_cb" range="0x0000 0xFFFF" default="0x08F0"><detail>fine_integration_time4_CB</detail></reg>
		<reg  name="FINE_CORRECTION" addr="0x3230" space="MFR" span="2" mask="0xFFFF" display_name="fine_correction" range="0x0000 0xFFFF" default="0x0312"><detail>fine_correction</detail></reg>
		<reg  name="FINE_CORRECTION2" addr="0x3232" space="MFR" span="2" mask="0xFFFF" display_name="fine_correction2" range="0x0000 0xFFFF" default="0x0532"><detail>fine_correction2</detail></reg>
		<reg  name="FINE_CORRECTION3" addr="0x3234" space="MFR" span="2" mask="0xFFFF" display_name="fine_correction3" range="0x0000 0xFFFF" default="0x0752"><detail>fine_correction3</detail></reg>
		<reg  name="FINE_CORRECTION4" addr="0x3236" space="MFR" span="2" mask="0xFFFF" display_name="fine_correction4" range="0x0000 0xFFFF" default="0x00F2"><detail>fine_correction4</detail></reg>
		<reg  name="EXPOSURE_RATIO" addr="0x3238" space="MFR" span="2" mask="0x8777" display_name="exposure_ratio" range="0x0000 0x8777" default="0x0222"><detail>exposure_ratio</detail>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T1_T2" mask="0x0007" display_name="0-2: exposure_ratio_ratio_t1_t2" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t1_t2</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T2_T3" mask="0x0070" display_name="4-6: exposure_ratio_ratio_t2_t3" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t2_t3</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T3_T4" mask="0x0700" display_name="8-10: exposure_ratio_ratio_t3_t4" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t3_t4</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_USE_REG" mask="0x8000" display_name="15: exposure_ratio_use_reg" range="0x0000 0x0001"><detail>exposure_ratio_use_reg</detail></bitfield></reg>
		<reg  name="EXPOSURE_RATIO_CB" addr="0x323A" space="MFR" span="2" mask="0x8777" display_name="exposure_ratio_cb" range="0x0000 0x8777" default="0x0222"><detail>exposure_ratio_CB</detail>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T1_T2_CB" mask="0x0007" display_name="0-2: exposure_ratio_ratio_t1_t2_cb" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t1_t2_CB</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T2_T3_CB" mask="0x0070" display_name="4-6: exposure_ratio_ratio_t2_t3_cb" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t2_t3_CB</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T3_T4_CB" mask="0x0700" display_name="8-10: exposure_ratio_ratio_t3_t4_cb" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t3_t4_CB</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_USE_REG_CB" mask="0x8000" display_name="15: exposure_ratio_use_reg_cb" range="0x0000 0x0001"><detail>exposure_ratio_use_reg_CB</detail></bitfield></reg>
		<reg  name="AE_ROI2_X_START_OFFSET" addr="0x3240" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi2_x_start_offset" range="0x0000 0x0FFE"><detail>ae_roi2_x_start_offset</detail></reg>
		<reg  name="AE_ROI2_Y_START_OFFSET" addr="0x3242" space="MFR" span="2" mask="0x07FE" display_name="ae_roi2_y_start_offset" range="0x0000 0x07FE"><detail>ae_roi2_y_start_offset</detail></reg>
		<reg  name="AE_ROI2_X_SIZE" addr="0x3244" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi2_x_size" range="0x0000 0x0FFE" default="0x0804"><detail>ae_roi2_x_size</detail></reg>
		<reg  name="AE_ROI2_Y_SIZE" addr="0x3246" space="MFR" span="2" mask="0x07FE" display_name="ae_roi2_y_size" range="0x0000 0x07FE" default="0x0614"><detail>ae_roi2_y_size</detail></reg>
		<reg  name="AE_HIST2_BEGIN_PERC" addr="0x3248" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist2_begin_perc" range="0x0000 0xFFFF"><detail>ae_hist2_begin_perc</detail></reg>
		<reg  name="AE_HIST2_END_PERC" addr="0x324A" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist2_end_perc" range="0x0000 0xFFFF" default="0xFFFF"><detail>ae_hist2_end_perc</detail></reg>
		<reg  name="AE_HIST2_DIV" addr="0x324C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist2_div" range="0x0000 0xFFFF" default="0x0100"><detail>ae_hist2_div</detail></reg>
		<reg  name="AE_NORM2_WIDTH_MIN" addr="0x324E" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm2_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>ae_norm2_width_min</detail></reg>
		<reg  name="AE_ROI3_X_START_OFFSET" addr="0x3264" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi3_x_start_offset" range="0x0000 0x0FFE"><detail>ae_roi3_x_start_offset</detail></reg>
		<reg  name="AE_ROI3_Y_START_OFFSET" addr="0x3266" space="MFR" span="2" mask="0x07FE" display_name="ae_roi3_y_start_offset" range="0x0000 0x07FE"><detail>ae_roi3_y_start_offset</detail></reg>
		<reg  name="AE_ROI3_X_SIZE" addr="0x3268" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi3_x_size" range="0x0000 0x0FFE" default="0x0804"><detail>ae_roi3_x_size</detail></reg>
		<reg  name="AE_ROI3_Y_SIZE" addr="0x326A" space="MFR" span="2" mask="0x07FE" display_name="ae_roi3_y_size" range="0x0000 0x07FE" default="0x0614"><detail>ae_roi3_y_size</detail></reg>
		<reg  name="AE_HIST3_BEGIN_PERC" addr="0x326C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist3_begin_perc" range="0x0000 0xFFFF"><detail>ae_hist3_begin_perc</detail></reg>
		<reg  name="AE_X1_START_OFFSET" addr="0x3270" space="MFR" span="2" mask="0x0FFE" display_name="ae_x1_start_offset" range="0x0000 0x0FFE"><detail>ae_x1_start_offset</detail></reg>
		<reg  name="AE_X2_START_OFFSET" addr="0x3272" space="MFR" span="2" mask="0x0FFE" display_name="ae_x2_start_offset" range="0x0000 0x0FFE"><detail>ae_x2_start_offset</detail></reg>
		<reg  name="AE_X3_START_OFFSET" addr="0x3274" space="MFR" span="2" mask="0x0FFE" display_name="ae_x3_start_offset" range="0x0000 0x0FFE"><detail>ae_x3_start_offset</detail></reg>
		<reg  name="AE_Y1_START_OFFSET" addr="0x3276" space="MFR" span="2" mask="0x07FE" display_name="ae_y1_start_offset" range="0x0000 0x07FE"><detail>ae_y1_start_offset</detail></reg>
		<reg  name="AE_Y2_START_OFFSET" addr="0x3278" space="MFR" span="2" mask="0x07FE" display_name="ae_y2_start_offset" range="0x0000 0x07FE"><detail>ae_y2_start_offset</detail></reg>
		<reg  name="AE_Y3_START_OFFSET" addr="0x327A" space="MFR" span="2" mask="0x07FE" display_name="ae_y3_start_offset" range="0x0000 0x07FE"><detail>ae_y3_start_offset</detail></reg>
		<reg  name="AE_STATS_CONTROL" addr="0x327C" space="MFR" span="2" mask="0xFFFF" display_name="ae_stats_control" range="0x0000 0xFFFF" default="0x7070"><detail>ae_stats_control</detail>
			<bitfield  name="AE_COLOR_SEL_ROI1" mask="0x0003" display_name="0-1: ae_color_sel_roi1" range="0x0000 0x0003"><detail>ae_color_sel_roi1</detail></bitfield>
			<bitfield  name="EXP_SEL_ROI1" mask="0x000C" display_name="2-3: exp_sel_roi1" range="0x0000 0x0003"><detail>exp_sel_roi1</detail></bitfield>
			<bitfield  name="ROW_TYPE_ROI1" mask="0x0070" display_name="4-6: row_type_roi1" range="0x0000 0x0007"><detail>row_type_roi1</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_ROI1" mask="0x0080" display_name="7: postscaler_data_sel_roi1" range="0x0000 0x0001"><detail>postscaler_data_sel_roi1</detail></bitfield>
			<bitfield  name="AE_COLOR_SEL_ROI2" mask="0x0300" display_name="8-9: ae_color_sel_roi2" range="0x0000 0x0003"><detail>ae_color_sel_roi2</detail></bitfield>
			<bitfield  name="EXP_SEL_ROI2" mask="0x0C00" display_name="10-11: exp_sel_roi2" range="0x0000 0x0003"><detail>exp_sel_roi2</detail></bitfield>
			<bitfield  name="ROW_TYPE_ROI2" mask="0x7000" display_name="12-14: row_type_roi2" range="0x0000 0x0007"><detail>row_type_roi2</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_ROI2" mask="0x8000" display_name="15: postscaler_data_sel_roi2" range="0x0000 0x0001"><detail>postscaler_data_sel_roi2</detail></bitfield></reg>
		<reg  name="AE_STATS_CONTROL2" addr="0x327E" space="MFR" span="2" mask="0xFFFF" display_name="ae_stats_control2" range="0x0000 0xFFFF" default="0x7070"><detail>ae_stats_control2</detail>
			<bitfield  name="AE_COLOR_SEL_ROI3" mask="0x0003" display_name="0-1: ae_color_sel_roi3" range="0x0000 0x0003"><detail>ae_color_sel_roi3</detail></bitfield>
			<bitfield  name="EXP_SEL_ROI3" mask="0x000C" display_name="2-3: exp_sel_roi3" range="0x0000 0x0003"><detail>exp_sel_roi3</detail></bitfield>
			<bitfield  name="ROW_TYPE_ROI3" mask="0x0070" display_name="4-6: row_type_roi3" range="0x0000 0x0007"><detail>row_type_roi3</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_ROI3" mask="0x0080" display_name="7: postscaler_data_sel_roi3" range="0x0000 0x0001"><detail>postscaler_data_sel_roi3</detail></bitfield>
			<bitfield  name="AE_COLOR_SEL_GRID" mask="0x0300" display_name="8-9: ae_color_sel_grid" range="0x0000 0x0003"><detail>ae_color_sel_grid</detail></bitfield>
			<bitfield  name="EXP_SEL_GRID" mask="0x0C00" display_name="10-11: exp_sel_grid" range="0x0000 0x0003"><detail>exp_sel_grid</detail></bitfield>
			<bitfield  name="ROW_TYPE_GRID" mask="0x7000" display_name="12-14: row_type_grid" range="0x0000 0x0007"><detail>row_type_grid</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_GRID" mask="0x8000" display_name="15: postscaler_data_sel_grid" range="0x0000 0x0001"><detail>postscaler_data_sel_grid</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3280" addr="0x3280" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0BB8"></reg>
		<reg  name="RESERVED_MFR_3282" addr="0x3282" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0BB8"></reg>
		<reg  name="RESERVED_MFR_3284" addr="0x3284" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0BB8"></reg>
		<reg  name="RESERVED_MFR_3286" addr="0x3286" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0BB8"></reg>
		<reg  name="RESERVED_MFR_3288" addr="0x3288" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_328A" addr="0x328A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_328C" addr="0x328C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_328E" addr="0x328E" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_3290" addr="0x3290" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_3292" addr="0x3292" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_3294" addr="0x3294" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_3296" addr="0x3296" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_3298" addr="0x3298" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_329A" addr="0x329A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_329C" addr="0x329C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="RESERVED_MFR_329E" addr="0x329E" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0DAC"></reg>
		<reg  name="ATR_CHECK_CONTROL" addr="0x32A8" space="MFR" span="2" mask="0x7FFF" display_name="atr_check_control" range="0x0000 0x7FFF"><detail>atr_check_control</detail>
			<bitfield  name="CHECK_EXP_ATR" mask="0x000F" display_name="0-3: check_exp_atr" range="0x0000 0x000F"><detail>check_exp_atr</detail></bitfield>
			<bitfield  name="CHECK_EXP_RRC" mask="0x00F0" display_name="4-7: check_exp_rrc" range="0x0000 0x000F"><detail>check_exp_rrc</detail></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ATR_MT_ALTCOLS" mask="0x0200" display_name="9: atr_mt_altcols" range="0x0000 0x0001"><detail>atr_mt_altcols</detail></bitfield>
			<bitfield  name="ATR_MT_ALTROWS" mask="0x0400" display_name="10: atr_mt_altrows" range="0x0000 0x0001"><detail>atr_mt_altrows</detail></bitfield>
			<bitfield  name="ATR_ZT_FIRSTVIS" mask="0x0800" display_name="11: atr_zt_firstvis" range="0x0000 0x0001"><detail>atr_zt_firstvis</detail></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved"></bitfield>
			<bitfield  name="BIT_13" confidential="Y" mask="0x2000" display_name="13: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RRC_CG_CHECK" mask="0x4000" display_name="14: rrc_cg_check" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES0" addr="0x32AA" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes0" range="0x0000 0xFFFF"><detail>atr_check_rowtypes0</detail>
			<bitfield  name="ATR_ROWTYPE_00" mask="0x000F" display_name="0-3: atr_rowtype_00" range="0x0000 0x000F"><detail>atr_rowtype_00</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_01" mask="0x00F0" display_name="4-7: atr_rowtype_01" range="0x0000 0x000F"><detail>atr_rowtype_01</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_02" mask="0x0F00" display_name="8-11: atr_rowtype_02" range="0x0000 0x000F"><detail>atr_rowtype_02</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_03" mask="0xF000" display_name="12-15: atr_rowtype_03" range="0x0000 0x000F"><detail>atr_rowtype_03</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES1" addr="0x32AC" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes1" range="0x0000 0xFFFF"><detail>atr_check_rowtypes1</detail>
			<bitfield  name="ATR_ROWTYPE_04" mask="0x000F" display_name="0-3: atr_rowtype_04" range="0x0000 0x000F"><detail>atr_rowtype_04</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_05" mask="0x00F0" display_name="4-7: atr_rowtype_05" range="0x0000 0x000F"><detail>atr_rowtype_05</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_06" mask="0x0F00" display_name="8-11: atr_rowtype_06" range="0x0000 0x000F"><detail>atr_rowtype_06</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_07" mask="0xF000" display_name="12-15: atr_rowtype_07" range="0x0000 0x000F"><detail>atr_rowtype_07</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES2" addr="0x32AE" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes2" range="0x0000 0xFFFF"><detail>atr_check_rowtypes2</detail>
			<bitfield  name="ATR_ROWTYPE_08" mask="0x000F" display_name="0-3: atr_rowtype_08" range="0x0000 0x000F"><detail>atr_rowtype_08</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_09" mask="0x00F0" display_name="4-7: atr_rowtype_09" range="0x0000 0x000F"><detail>atr_rowtype_09</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_10" mask="0x0F00" display_name="8-11: atr_rowtype_10" range="0x0000 0x000F"><detail>atr_rowtype_10</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_11" mask="0xF000" display_name="12-15: atr_rowtype_11" range="0x0000 0x000F"><detail>atr_rowtype_11</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES3" addr="0x32B0" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes3" range="0x0000 0xFFFF"><detail>atr_check_rowtypes3</detail>
			<bitfield  name="ATR_ROWTYPE_12" mask="0x000F" display_name="0-3: atr_rowtype_12" range="0x0000 0x000F"><detail>atr_rowtype_12</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_13" mask="0x00F0" display_name="4-7: atr_rowtype_13" range="0x0000 0x000F"><detail>atr_rowtype_13</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_14" mask="0x0F00" display_name="8-11: atr_rowtype_14" range="0x0000 0x000F"><detail>atr_rowtype_14</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_15" mask="0xF000" display_name="12-15: atr_rowtype_15" range="0x0000 0x000F"><detail>atr_rowtype_15</detail></bitfield></reg>
		<reg  name="ATR_CHECK_OT1_LO_THRESH" addr="0x32B2" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_ot1_lo_thresh" range="0x0000 0x1FFF"><detail>atr_check_ot1_lo_thresh</detail></reg>
		<reg  name="ATR_CHECK_OT1_HI_THRESH" addr="0x32B4" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_ot1_hi_thresh" range="0x0000 0x1FFF"><detail>atr_check_ot1_hi_thresh</detail></reg>
		<reg  name="ATR_CHECK_OT2_LO_THRESH" addr="0x32B6" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_ot2_lo_thresh" range="0x0000 0x1FFF"><detail>atr_check_ot2_lo_thresh</detail></reg>
		<reg  name="ATR_CHECK_OT2_HI_THRESH" addr="0x32B8" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_ot2_hi_thresh" range="0x0000 0x1FFF"><detail>atr_check_ot2_hi_thresh</detail></reg>
		<reg  name="ATR_CHECK_ZT_LO_THRESH" addr="0x32BA" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_zt_lo_thresh" range="0x0000 0x1FFF"><detail>atr_check_zt_lo_thresh</detail></reg>
		<reg  name="ATR_CHECK_ZT_HI_THRESH" addr="0x32BC" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_zt_hi_thresh" range="0x0000 0x1FFF"><detail>atr_check_zt_hi_thresh</detail></reg>
		<reg  name="ATR_CHECK_MT_EXPECT1" addr="0x32BE" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_mt_expect1" range="0x0000 0x1FFF"><detail>atr_check_mt_expect1</detail></reg>
		<reg  name="ATR_CHECK_MT_EXPECT2" addr="0x32C0" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_mt_expect2" range="0x0000 0x1FFF"><detail>atr_check_mt_expect2</detail></reg>
		<reg  name="ATR_CHECK_PT_LO_THRESH" addr="0x32C2" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_pt_lo_thresh" range="0x0000 0x1FFF"><detail>atr_check_pt_lo_thresh</detail></reg>
		<reg  name="ATR_CHECK_PT_HI_THRESH" addr="0x32C4" space="MFR" span="2" mask="0x1FFF" display_name="atr_check_pt_hi_thresh" range="0x0000 0x1FFF"><detail>atr_check_pt_hi_thresh</detail></reg>
		<reg  name="RRC_CHECK_LO_THRESH" addr="0x32C6" space="MFR" span="2" mask="0x1FFF" display_name="rrc_check_lo_thresh" range="0x0000 0x1FFF"><detail>rrc_check_lo_thresh</detail></reg>
		<reg  name="RRC_CHECK_HI_THRESH" addr="0x32C8" space="MFR" span="2" mask="0x1FFF" display_name="rrc_check_hi_thresh" range="0x0000 0x1FFF"><detail>rrc_check_hi_thresh</detail></reg>
		<reg  name="ATR_CHECK_CRT_CRC_EXPECT" addr="0x32CA" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_crt_crc_expect" range="0x0000 0xFFFF"><detail>atr_check_crt_crc_expect</detail></reg>
		<reg  name="RRC_CHECK_ADDR_CRC_EXPECT" addr="0x32CC" space="MFR" span="2" mask="0xFFFF" display_name="rrc_check_addr_crc_expect" range="0x0000 0xFFFF"><detail>rrc_check_addr_crc_expect</detail></reg>
		<reg  name="RESERVED_MFR_32D0" addr="0x32D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3A02"></reg>
		<reg  name="RESERVED_MFR_32D2" addr="0x32D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3508"></reg>
		<reg  name="RESERVED_MFR_32D4" addr="0x32D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3702"></reg>
		<reg  name="RESERVED_MFR_32D6" addr="0x32D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3C04"></reg>
		<reg  name="RESERVED_MFR_32D8" addr="0x32D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00FF"></reg>
		<reg  name="RESERVED_MFR_32DA" addr="0x32DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00FF"></reg>
		<reg  name="RESERVED_MFR_32DC" addr="0x32DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x370A"></reg>
		<reg  name="RESERVED_MFR_32DE" addr="0x32DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00FF"></reg>
		<reg  name="RESERVED_MFR_32E0" addr="0x32E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00FF"></reg>
		<reg  name="RESERVED_MFR_32E2" addr="0x32E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3803"></reg>
		<reg  name="RESERVED_MFR_32E6" addr="0x32E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00E0"></reg>
		<reg  name="RESERVED_MFR_32E8" addr="0x32E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0108"></reg>
		<reg  name="RESERVED_MFR_32EA" addr="0x32EA" space="MFR" span="2" confidential="Y" mask="0xFFFE" display_name="Reserved" range="0x0000 0xFFFE" default="0x3C0E"></reg>
		<reg  name="RESERVED_MFR_32EC" addr="0x32EC" space="MFR" span="2" confidential="Y" mask="0x73F7" display_name="Reserved" range="0x0000 0x73F7" default="0x72A1"></reg>
		<reg  name="AE_HIST3_END_PERC" addr="0x32F0" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist3_end_perc" range="0x0000 0xFFFF" default="0xFFFF"><detail>ae_hist3_end_perc</detail></reg>
		<reg  name="AE_HIST3_DIV" addr="0x32F2" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist3_div" range="0x0000 0xFFFF" default="0x0100"><detail>ae_hist3_div</detail></reg>
		<reg  name="AE_NORM3_WIDTH_MIN" addr="0x32F4" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm3_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>ae_norm3_width_min</detail></reg>
		<reg  name="DIG_GAIN_GR1" addr="0x3300" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_gr1" range="0x0000 0x07FF" default="0x0200"><detail>green1_gain2</detail></reg>
		<reg  name="DIG_GAIN_B" addr="0x3302" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_b" range="0x0000 0x07FF" default="0x0200"><detail>blue_gain2</detail></reg>
		<reg  name="DIG_GAIN_R" addr="0x3304" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_r" range="0x0000 0x07FF" default="0x0200"><detail>red_gain2</detail></reg>
		<reg  name="DIG_GAIN_GR2" addr="0x3306" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_gr2" range="0x0000 0x07FF" default="0x0200"><detail>green2_gain2</detail></reg>
		<reg  name="DIG_GAIN_GLOBAL" addr="0x3308" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_global" range="0x0000 0x07FF" default="0x0200"><detail>global_gain2</detail></reg>
		<reg  name="DIG_GAIN_GR1_CB" addr="0x330A" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_gr1_cb" range="0x0000 0x07FF" default="0x0200"><detail>green1_gain2_CB</detail></reg>
		<reg  name="DIG_GAIN_B_CB" addr="0x330C" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_b_cb" range="0x0000 0x07FF" default="0x0200"><detail>blue_gain2_CB</detail></reg>
		<reg  name="DIG_GAIN_R_CB" addr="0x330E" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_r_cb" range="0x0000 0x07FF" default="0x0200"><detail>red_gain2_CB</detail></reg>
		<reg  name="DIG_GAIN_GR2_CB" addr="0x3310" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_gr2_cb" range="0x0000 0x07FF" default="0x0200"><detail>green2_gain2_CB</detail></reg>
		<reg  name="DIG_GAIN_GLOBAL_CB" addr="0x3312" space="MFR" span="2" mask="0x07FF" display_name="dig_gain_global_cb" range="0x0000 0x07FF" default="0x0200"><detail>global_gain2_CB</detail></reg>
		<reg  name="OTPM_WRT_CHECKSUM" addr="0x3316" space="MFR" span="2" mask="0xFFFF" display_name="otpm_wrt_checksum" range="0x0000 0xFFFF"><detail>otpm_wrt_checksum</detail></reg>
		<reg  name="IREG_WRT_CHECKSUM" addr="0x3318" space="MFR" span="2" mask="0xFFFF" display_name="ireg_wrt_checksum" range="0x0000 0xFFFF"><detail>ireg_wrt_checksum</detail></reg>
		<reg  name="PDIM_WRT_CHECKSUM" addr="0x331A" space="MFR" span="2" mask="0xFFFF" display_name="pdim_wrt_checksum" range="0x0000 0xFFFF"><detail>pdim_wrt_checksum</detail></reg>
		<reg  name="M3ROM_CALC_CHECKSUM" addr="0x331C" space="MFR" span="2" mask="0xFFFF" display_name="m3rom_calc_checksum" range="0x0000 0xFFFF"><detail>m3rom_calc_checksum</detail></reg>
		<reg  name="OTPM_CALC_CHECKSUM" addr="0x331E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_calc_checksum" range="0x0000 0xFFFF"><detail>otpm_calc_checksum</detail></reg>
		<reg  name="IREG_CALC_CHECKSUM" addr="0x3320" space="MFR" span="2" mask="0xFFFF" display_name="ireg_calc_checksum" range="0x0000 0xFFFF"><detail>ireg_calc_checksum</detail></reg>
		<reg  name="PDIM_CALC_CHECKSUM" addr="0x3322" space="MFR" span="2" mask="0xFFFF" display_name="pdim_calc_checksum" range="0x0000 0xFFFF"><detail>pdim_calc_checksum</detail></reg>
		<reg  name="CRC_CONTROL_REG" addr="0x3324" space="MFR" span="2" mask="0xFFFF" display_name="crc_control_reg" range="0x0000 0xFFFF" default="0x1430"><detail>crc_control_reg</detail>
			<bitfield  name="FRAME_ROW_SELECT_CRC" mask="0x0001" display_name="0: frame_row_select_crc" range="0x0000 0x0001"><detail>frame_row_select_crc</detail></bitfield>
			<bitfield  name="CRC_CONTROL_REG_RESERVED_1" mask="0x0002" display_name="1: crc_control_reg_reserved_1" range="0x0000 0x0001"><detail>crc_control_reg_reserved_1</detail></bitfield>
			<bitfield  name="PROGRESSIVE_ROW_CRC" mask="0x0004" display_name="2: progressive_row_crc" range="0x0000 0x0001"><detail>progressive_row_crc</detail></bitfield>
			<bitfield  name="CRC_CONTROL_REG_RESERVED_2" mask="0x0008" display_name="3: crc_control_reg_reserved_2" range="0x0000 0x0001"><detail>crc_control_reg_reserved_2</detail></bitfield>
			<bitfield  name="FRAME_ROW_CRC_WIDTH" mask="0x0030" display_name="4-5: frame_row_crc_width" range="0x0000 0x0003"><detail>frame_row_crc_width</detail></bitfield>
			<bitfield  name="CRC_CONTROL_REG_RESERVED_3" mask="0x00C0" display_name="6-7: crc_control_reg_reserved_3" range="0x0000 0x0003"><detail>crc_control_reg_reserved_3</detail></bitfield>
			<bitfield  name="DTR_CRC_BIT_ORDER" mask="0x0100" display_name="8: dtr_crc_bit_order" range="0x0000 0x0001"><detail>DTR_crc_bit_order</detail></bitfield>
			<bitfield  name="FRAME_ROW_CRC_BIT_ORDER" mask="0x0200" display_name="9: frame_row_crc_bit_order" range="0x0000 0x0001"><detail>frame_row_crc_bit_order</detail></bitfield>
			<bitfield  name="EMB_REGCHECK_CRC_MASK_EN" mask="0x0400" display_name="10: emb_regcheck_crc_mask_en" range="0x0000 0x0001"><detail>emb_regcheck_crc_mask_en</detail></bitfield>
			<bitfield  name="FRAME_CRC_REGION_SEL" mask="0xF800" display_name="11-15: frame_crc_region_sel" range="0x0000 0x001F"><detail>frame_crc_region_sel</detail></bitfield></reg>
		<reg  name="CRC_EMB_WRT_CHECKSUM" addr="0x3326" space="MFR" span="2" mask="0xFFFF" display_name="crc_emb_wrt_checksum" range="0x0000 0xFFFF"><detail>crc_emb_wrt_checksum</detail></reg>
		<reg  name="CRC_EMB_CALC_CHECKSUM" addr="0x332A" space="MFR" span="2" mask="0xFFFF" display_name="crc_emb_calc_checksum" range="0x0000 0xFFFF"><detail>crc_emb_calc_checksum</detail></reg>
		<reg  name="CRC_FR_WRT_CHECKSUM_LOW" addr="0x332C" space="MFR" span="2" mask="0xFFFF" display_name="crc_fr_wrt_checksum_low" range="0x0000 0xFFFF"><detail>crc_fr_wrt_checksum_low</detail></reg>
		<reg  name="CRC_FR_CALC_CHECKSUM_LOW" addr="0x332E" space="MFR" span="2" mask="0xFFFF" display_name="crc_fr_calc_checksum_low" range="0x0000 0xFFFF"><detail>crc_fr_calc_checksum_low</detail></reg>
		<reg  name="RESERVED_MFR_3330" addr="0x3330" space="MFR" span="2" confidential="Y" mask="0xFFB8" display_name="Reserved" range="0x0000 0xFFB8"></reg>
		<reg  name="RESERVED_MFR_3332" addr="0x3332" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3334" addr="0x3334" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3336" addr="0x3336" space="MFR" span="2" confidential="Y" mask="0x0FF7" display_name="Reserved" range="0x0000 0x0FF7"></reg>
		<reg  name="RESERVED_MFR_3338" addr="0x3338" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_333A" addr="0x333A" space="MFR" span="2" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x3231"></reg>
		<reg  name="RESERVED_MFR_333C" addr="0x333C" space="MFR" span="2" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x3534"></reg>
		<reg  name="RESERVED_MFR_333E" addr="0x333E" space="MFR" span="2" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x3736"></reg>
		<reg  name="RESERVED_MFR_3340" addr="0x3340" space="MFR" span="2" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x3330"></reg>
		<reg  name="MIPI_F1_PDT_EDT" addr="0x3342" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f1_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f1_pdt_edt</detail>
			<bitfield  name="MIPI_F1_PDT" mask="0x003F" display_name="0-5: mipi_f1_pdt" range="0x0000 0x003F"><detail>mipi_f1_pdt</detail></bitfield>
			<bitfield  name="MIPI_F1_EDT" mask="0x3F00" display_name="8-13: mipi_f1_edt" range="0x0000 0x003F"><detail>mipi_f1_edt</detail></bitfield></reg>
		<reg  name="MIPI_F1_VDT_VC" addr="0x3344" space="MFR" span="2" mask="0x033F" display_name="mipi_f1_vdt_vc" range="0x0000 0x033F" default="0x0011"><detail>mipi_f1_vdt_vc</detail>
			<bitfield  name="MIPI_F1_VDT" mask="0x003F" display_name="0-5: mipi_f1_vdt" range="0x0000 0x003F"><detail>mipi_f1_vdt</detail></bitfield>
			<bitfield  name="MIPI_F1_VC" mask="0x0300" display_name="8-9: mipi_f1_vc" range="0x0000 0x0003"><detail>mipi_f1_vc</detail></bitfield></reg>
		<reg  name="MIPI_F2_PDT_EDT" addr="0x3346" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f2_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f2_pdt_edt</detail>
			<bitfield  name="MIPI_F2_PDT" mask="0x003F" display_name="0-5: mipi_f2_pdt" range="0x0000 0x003F"><detail>mipi_f2_pdt</detail></bitfield>
			<bitfield  name="MIPI_F2_EDT" mask="0x3F00" display_name="8-13: mipi_f2_edt" range="0x0000 0x003F"><detail>mipi_f2_edt</detail></bitfield></reg>
		<reg  name="MIPI_F2_VDT_VC" addr="0x3348" space="MFR" span="2" mask="0x033F" display_name="mipi_f2_vdt_vc" range="0x0000 0x033F" default="0x0111"><detail>mipi_f2_vdt_vc</detail>
			<bitfield  name="MIPI_F2_VDT" mask="0x003F" display_name="0-5: mipi_f2_vdt" range="0x0000 0x003F"><detail>mipi_f2_vdt</detail></bitfield>
			<bitfield  name="MIPI_F2_VC" mask="0x0300" display_name="8-9: mipi_f2_vc" range="0x0000 0x0003"><detail>mipi_f2_vc</detail></bitfield></reg>
		<reg  name="MIPI_F3_PDT_EDT" addr="0x334A" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f3_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f3_pdt_edt</detail>
			<bitfield  name="MIPI_F3_PDT" mask="0x003F" display_name="0-5: mipi_f3_pdt" range="0x0000 0x003F"><detail>mipi_f3_pdt</detail></bitfield>
			<bitfield  name="MIPI_F3_EDT" mask="0x3F00" display_name="8-13: mipi_f3_edt" range="0x0000 0x003F"><detail>mipi_f3_edt</detail></bitfield></reg>
		<reg  name="MIPI_F3_VDT_VC" addr="0x334C" space="MFR" span="2" mask="0x033F" display_name="mipi_f3_vdt_vc" range="0x0000 0x033F" default="0x0211"><detail>mipi_f3_vdt_vc</detail>
			<bitfield  name="MIPI_F3_VDT" mask="0x003F" display_name="0-5: mipi_f3_vdt" range="0x0000 0x003F"><detail>mipi_f3_vdt</detail></bitfield>
			<bitfield  name="MIPI_F3_VC" mask="0x0300" display_name="8-9: mipi_f3_vc" range="0x0000 0x0003"><detail>mipi_f3_vc</detail></bitfield></reg>
		<reg  name="MIPI_F4_PDT_EDT" addr="0x334E" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f4_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f4_pdt_edt</detail>
			<bitfield  name="MIPI_F4_PDT" mask="0x003F" display_name="0-5: mipi_f4_pdt" range="0x0000 0x003F"><detail>mipi_f4_pdt</detail></bitfield>
			<bitfield  name="MIPI_F4_EDT" mask="0x3F00" display_name="8-13: mipi_f4_edt" range="0x0000 0x003F"><detail>mipi_f4_edt</detail></bitfield></reg>
		<reg  name="MIPI_F4_VDT_VC" addr="0x3350" space="MFR" span="2" mask="0x033F" display_name="mipi_f4_vdt_vc" range="0x0000 0x033F" default="0x0311"><detail>mipi_f4_vdt_vc</detail>
			<bitfield  name="MIPI_F4_VDT" mask="0x003F" display_name="0-5: mipi_f4_vdt" range="0x0000 0x003F"><detail>mipi_f4_vdt</detail></bitfield>
			<bitfield  name="MIPI_F4_VC" mask="0x0300" display_name="8-9: mipi_f4_vc" range="0x0000 0x0003"><detail>mipi_f4_vc</detail></bitfield></reg>
		<reg  name="MIPI_DT_VC_CONFIG" addr="0x3352" space="MFR" span="2" mask="0xC00E" display_name="mipi_dt_vc_config" range="0x0000 0xC00E" default="0x8000"><detail>mipi_dt_vc_config</detail>
			<bitfield  name="F2_VC_EN" mask="0x0002" display_name="1: f2_vc_en" range="0x0000 0x0001"><detail>enable f2 virtual channel</detail></bitfield>
			<bitfield  name="F3_VC_EN" mask="0x0004" display_name="2: f3_vc_en" range="0x0000 0x0001"><detail>enable f3 virtual channel</detail></bitfield>
			<bitfield  name="F4_VC_EN" mask="0x0008" display_name="3: f4_vc_en" range="0x0000 0x0001"><detail>enable f4 virtual channel</detail></bitfield>
			<bitfield  name="ENABLE_DT_INTERLEAVING" mask="0x4000" display_name="14: enable_dt_interleaving" range="0x0000 0x0001"><detail>enable_dt_interleaving</detail></bitfield>
			<bitfield  name="ENABLE_VB_LINES" mask="0x8000" display_name="15: enable_vb_lines" range="0x0000 0x0001"><detail>enable_vb_lines</detail></bitfield></reg>
		<reg  name="I2C_RD_CHECKSUM" addr="0x3354" space="MFR" span="2" mask="0xFFFF" display_name="i2c_rd_checksum" range="0x0000 0xFFFF" default="0xFFFF"><detail>i2c_rd_checksum</detail></reg>
		<reg  name="CRC_DTR_WRT_CHECKSUM_LOW" addr="0x3356" space="MFR" span="2" mask="0xFFFF" display_name="crc_dtr_wrt_checksum_low" range="0x0000 0xFFFF"><detail>crc_dtr_wrt_checksum_low</detail></reg>
		<reg  name="CRC_DTR_CALC_CHECKSUM_LOW" addr="0x3358" space="MFR" span="2" mask="0xFFFF" display_name="crc_dtr_calc_checksum_low" range="0x0000 0xFFFF"><detail>crc_dtr_calc_checksum_low</detail></reg>
		<reg  name="CRC_FR_DTR_CALC_CHECKSUM_HIGH" addr="0x335C" space="MFR" span="2" mask="0x1F1F" display_name="crc_fr_dtr_calc_checksum_high" range="0x0000 0x1F1F"><detail>crc_fr_dtr_calc_checksum_high</detail>
			<bitfield  name="CRC_FR_CALC_CHECKSUM_HIGH" mask="0x001F" display_name="0-4: crc_fr_calc_checksum_high" range="0x0000 0x001F"><detail>crc_fr_calc_checksum_high</detail></bitfield>
			<bitfield  name="CRC_DTR_CALC_CHECKSUM_HIGH" mask="0x1F00" display_name="8-12: crc_dtr_calc_checksum_high" range="0x0000 0x001F"><detail>crc_dtr_calc_checksum_high</detail></bitfield></reg>
		<reg  name="CRC_FR_DTR_WRT_CHECKSUM_HIGH" addr="0x335E" space="MFR" span="2" mask="0x1F1F" display_name="crc_fr_dtr_wrt_checksum_high" range="0x0000 0x1F1F"><detail>crc_fr_dtr_wrt_checksum_high</detail>
			<bitfield  name="CRC_FR_WRT_CHECKSUM_HIGH" mask="0x001F" display_name="0-4: crc_fr_wrt_checksum_high" range="0x0000 0x001F"><detail>crc_fr_wrt_checksum_high</detail></bitfield>
			<bitfield  name="CRC_DTR_WRT_CHECKSUM_HIGH" mask="0x1F00" display_name="8-12: crc_dtr_wrt_checksum_high" range="0x0000 0x001F"><detail>crc_dtr_wrt_checksum_high</detail></bitfield></reg>
		<reg  name="ANALOG_COLOR_GAIN_T1_CB" addr="0x3360" space="MFR" span="2" mask="0xFFFF" display_name="analog_color_gain_t1_cb" range="0x0000 0xFFFF" default="0xAAAA"><detail>analog_color_gain_t1_CB</detail>
			<bitfield  name="ANALOG_COLOR_GAIN_GR1_T1_CB" mask="0x000F" display_name="0-3: analog_color_gain_gr1_t1_cb" range="0x0000 0x000F"><detail>analog_color_gain_gr1_t1_CB</detail></bitfield>
			<bitfield  name="ANALOG_COLOR_GAIN_RED_T1_CB" mask="0x00F0" display_name="4-7: analog_color_gain_red_t1_cb" range="0x0000 0x000F"><detail>analog_color_gain_red_t1_CB</detail></bitfield>
			<bitfield  name="ANALOG_COLOR_GAIN_BLU_T1_CB" mask="0x0F00" display_name="8-11: analog_color_gain_blu_t1_cb" range="0x0000 0x000F"><detail>analog_color_gain_blu_t1_CB</detail></bitfield>
			<bitfield  name="ANALOG_COLOR_GAIN_GR2_T1_CB" mask="0xF000" display_name="12-15: analog_color_gain_gr2_t1_cb" range="0x0000 0x000F"><detail>analog_color_gain_gr2_t1_CB</detail></bitfield></reg>
		<reg  name="DC_GAIN" addr="0x3362" space="MFR" span="2" mask="0x00FF" display_name="dc_gain" range="0x0000 0x00FF"><detail>dc_gain</detail>
			<bitfield  name="DC_GAIN_T1" mask="0x0001" display_name="0: dc_gain_t1" range="0x0000 0x0001"><detail>dc_gain_t1</detail></bitfield>
			<bitfield  name="DC_GAIN_T2" mask="0x0002" display_name="1: dc_gain_t2" range="0x0000 0x0001"><detail>dc_gain_t2</detail></bitfield>
			<bitfield  name="DC_GAIN_T3" mask="0x0004" display_name="2: dc_gain_t3" range="0x0000 0x0001"><detail>dc_gain_t3</detail></bitfield>
			<bitfield  name="DC_GAIN_T4" mask="0x0008" display_name="3: dc_gain_t4" range="0x0000 0x0001"><detail>dc_gain_t4</detail></bitfield>
			<bitfield  name="DC_GAIN_T1_CB" mask="0x0010" display_name="4: dc_gain_t1_cb" range="0x0000 0x0001"><detail>dc_gain_t1_CB</detail></bitfield>
			<bitfield  name="DC_GAIN_T2_CB" mask="0x0020" display_name="5: dc_gain_t2_cb" range="0x0000 0x0001"><detail>dc_gain_t2_CB</detail></bitfield>
			<bitfield  name="DC_GAIN_T3_CB" mask="0x0040" display_name="6: dc_gain_t3_cb" range="0x0000 0x0001"><detail>dc_gain_t3_CB</detail></bitfield>
			<bitfield  name="DC_GAIN_T4_CB" mask="0x0080" display_name="7: dc_gain_t4_cb" range="0x0000 0x0001"><detail>dc_gain_t4_CB</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3364" addr="0x3364" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="Reserved" range="0x0000 0x01FF" default="0x0060"></reg>
		<reg  name="ANALOG_GAIN" addr="0x3366" space="MFR" span="2" mask="0xFFFF" display_name="analog_gain" range="0x0000 0xFFFF" default="0xAAAA"><detail>analog_gain</detail>
			<bitfield  name="ANALOG_GAIN_T1" mask="0x000F" display_name="0-3: analog_gain_t1" range="0x0000 0x000F"><detail>analog_gain_t1</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T2" mask="0x00F0" display_name="4-7: analog_gain_t2" range="0x0000 0x000F"><detail>analog_gain_t2</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T3" mask="0x0F00" display_name="8-11: analog_gain_t3" range="0x0000 0x000F"><detail>analog_gain_t3</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T4" mask="0xF000" display_name="12-15: analog_gain_t4" range="0x0000 0x000F"><detail>analog_gain_t4</detail></bitfield></reg>
		<reg  name="ANALOG_GAIN_CB" addr="0x3368" space="MFR" span="2" mask="0xFFFF" display_name="analog_gain_cb" range="0x0000 0xFFFF" default="0xAAAA"><detail>analog_gain_CB</detail>
			<bitfield  name="ANALOG_GAIN_T1_CB" mask="0x000F" display_name="0-3: analog_gain_t1_cb" range="0x0000 0x000F"><detail>analog_gain_t1_CB</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T2_CB" mask="0x00F0" display_name="4-7: analog_gain_t2_cb" range="0x0000 0x000F"><detail>analog_gain_t2_CB</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T3_CB" mask="0x0F00" display_name="8-11: analog_gain_t3_cb" range="0x0000 0x000F"><detail>analog_gain_t3_CB</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T4_CB" mask="0xF000" display_name="12-15: analog_gain_t4_cb" range="0x0000 0x000F"><detail>analog_gain_t4_CB</detail></bitfield></reg>
		<reg  name="DBLC_CONTROL" addr="0x3370" space="MFR" span="2" mask="0xFFFF" display_name="dblc_control" range="0x0000 0xFFFF" default="0x0231"><detail>dblc_control</detail>
			<bitfield  name="DBLC_ENABLE" mask="0x0001" display_name="0: dblc_enable" range="0x0000 0x0001"><detail>dblc_enable</detail></bitfield>
			<bitfield  name="DBLC_EMBED_EN" mask="0x0002" display_name="1: dblc_embed_en" range="0x0000 0x0001"><detail>dblc_embed_en</detail></bitfield>
			<bitfield  name="DBLC_FRAME_STYLE" mask="0x000C" display_name="2-3: dblc_frame_style" range="0x0000 0x0003"><detail>dblc_frame_style</detail></bitfield>
			<bitfield  name="DBLC_EN_GAINTRIG" mask="0x0010" display_name="4: dblc_en_gaintrig" range="0x0000 0x0001"><detail>dblc_en_gaintrig</detail></bitfield>
			<bitfield  name="DBLC_EN_TEMPTRIG" mask="0x0020" display_name="5: dblc_en_temptrig" range="0x0000 0x0001"><detail>dblc_en_temptrig</detail></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DBLC_EN_TOP_ROWS" mask="0x0100" display_name="8: dblc_en_top_rows" range="0x0000 0x0001"><detail>dblc_en_top_rows</detail></bitfield>
			<bitfield  name="DBLC_EN_BTM_ROWS" mask="0x0200" display_name="9: dblc_en_btm_rows" range="0x0000 0x0001"><detail>dblc_en_btm_rows</detail></bitfield>
			<bitfield  name="BITS_10_11" confidential="Y" mask="0x0C00" display_name="10-11: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T1" mask="0x1000" display_name="12: dblc_fs_trig_t1" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t1</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T2" mask="0x2000" display_name="13: dblc_fs_trig_t2" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t2</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T3" mask="0x4000" display_name="14: dblc_fs_trig_t3" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t3</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T4" mask="0x8000" display_name="15: dblc_fs_trig_t4" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t4</detail></bitfield></reg>
		<reg  name="DBLC_FS0_CONTROL" addr="0x3372" space="MFR" span="2" mask="0xFFFF" display_name="dblc_fs0_control" range="0x0000 0xFFFF" default="0xF54F"><detail>dblc_fs0_control</detail>
			<bitfield  name="DBLC_FS0_EN_T1" mask="0x0001" display_name="0: dblc_fs0_en_t1" range="0x0000 0x0001"><detail>dblc_fs0_en_t1</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_T2" mask="0x0002" display_name="1: dblc_fs0_en_t2" range="0x0000 0x0001"><detail>dblc_fs0_en_t2</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_T3" mask="0x0004" display_name="2: dblc_fs0_en_t3" range="0x0000 0x0001"><detail>dblc_fs0_en_t3</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_T4" mask="0x0008" display_name="3: dblc_fs0_en_t4" range="0x0000 0x0001"><detail>dblc_fs0_en_t4</detail></bitfield>
			<bitfield  name="DBLC_FS0_COLOR_MODE" mask="0x0030" display_name="4-5: dblc_fs0_color_mode" range="0x0000 0x0003"><detail>dblc_fs0_color_mode</detail></bitfield>
			<bitfield  name="DBLC_FS0_HIST_EN" mask="0x0040" display_name="6: dblc_fs0_hist_en" range="0x0000 0x0001"><detail>dblc_fs0_hist_en</detail></bitfield>
			<bitfield  name="DBLC_FS0_HIST_SEL" mask="0x0080" display_name="7: dblc_fs0_hist_sel" range="0x0000 0x0001"><detail>dblc_fs0_hist_sel</detail></bitfield>
			<bitfield  name="DBLC_FS0_SCALE_EN" mask="0x0100" display_name="8: dblc_fs0_scale_en" range="0x0000 0x0001"><detail>dblc_fs0_scale_en</detail></bitfield>
			<bitfield  name="DBLC_FS0_SCALE_SEL" mask="0x0200" display_name="9: dblc_fs0_scale_sel" range="0x0000 0x0001"><detail>dblc_fs0_scale_sel</detail></bitfield>
			<bitfield  name="DBLC_FS0_OFFSET_EN" mask="0x0400" display_name="10: dblc_fs0_offset_en" range="0x0000 0x0001"><detail>dblc_fs0_offset_en</detail></bitfield>
			<bitfield  name="DBLC_FS0_OFFSET_SEL" mask="0x0800" display_name="11: dblc_fs0_offset_sel" range="0x0000 0x0001"><detail>dblc_fs0_offset_sel</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_CALC" mask="0x1000" display_name="12: dblc_fs0_en_calc" range="0x0000 0x0001"><detail>dblc_fs0_en_calc</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_XFER" mask="0x2000" display_name="13: dblc_fs0_en_xfer" range="0x0000 0x0001"><detail>dblc_fs0_en_xfer</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_CORR" mask="0x4000" display_name="14: dblc_fs0_en_corr" range="0x0000 0x0001"><detail>dblc_fs0_en_corr</detail></bitfield>
			<bitfield  name="DBLC_FS0_EVERY_FRAME" mask="0x8000" display_name="15: dblc_fs0_every_frame" range="0x0000 0x0001"><detail>dblc_fs0_every_frame</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3374" addr="0x3374" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x700F"></reg>
		<reg  name="RESERVED_MFR_3376" addr="0x3376" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x700F"></reg>
		<reg  name="RESERVED_MFR_3378" addr="0x3378" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x700F"></reg>
		<reg  name="DBLC_SCALE0" addr="0x337A" space="MFR" span="2" mask="0xFFFF" display_name="dblc_scale0" range="0x0000 0xFFFF" default="0x0C80"><detail>dblc_scale0</detail></reg>
		<reg  name="DBLC_SCALE1" addr="0x337C" space="MFR" span="2" mask="0xFFFF" display_name="dblc_scale1" range="0x0000 0xFFFF"><detail>dblc_scale1</detail></reg>
		<reg  name="DBLC_OFFSET0" addr="0x337E" space="MFR" span="2" mask="0x1FFF" display_name="dblc_offset0" range="0x0000 0x1FFF" default="0x1FFD"><detail>dblc_offset0</detail></reg>
		<reg  name="DBLC_OFFSET1" addr="0x3380" space="MFR" span="2" mask="0x1FFF" display_name="dblc_offset1" range="0x0000 0x1FFF"><detail>dblc_offset1</detail></reg>
		<reg  name="DBLC_WEIGHT0" addr="0x3382" space="MFR" span="2" mask="0x00FF" display_name="dblc_weight0" range="0x0000 0x00FF" default="0x00C0"><detail>dblc_weight0</detail></reg>
		<reg  name="DBLC_WEIGHT1" addr="0x3384" space="MFR" span="2" mask="0x00FF" display_name="dblc_weight1" range="0x0000 0x00FF" default="0x00FF"><detail>dblc_weight1</detail></reg>
		<reg  name="DBLC_PEDESTAL" addr="0x3386" space="MFR" span="2" mask="0x1FFF" display_name="dblc_pedestal" range="0x0000 0x1FFF"><detail>dblc_pedestal</detail></reg>
		<reg  name="TPG_CONTROL" addr="0x3388" space="MFR" span="2" mask="0x0FFD" display_name="tpg_control" range="0x0000 0x0FFD" default="0x0C55"><detail>tpg_control</detail>
			<bitfield  name="TPG_ENABLE" mask="0x0001" display_name="0: tpg_enable" range="0x0000 0x0001"><detail>Main enable for all functions</detail></bitfield>
			<bitfield  name="TPG_MODE" mask="0x000C" display_name="2-3: tpg_mode" range="0x0000 0x0003"><detail>Standard pattern mode</detail></bitfield>
			<bitfield  name="TPG_MERGE_MODE" mask="0x0030" display_name="4-5: tpg_merge_mode" range="0x0000 0x0003"><detail>Merge Mode</detail></bitfield>
			<bitfield  name="TPG_NOISE1_EN" mask="0x0040" display_name="6: tpg_noise1_en" range="0x0000 0x0001"><detail>Enable HDR noise1</detail></bitfield>
			<bitfield  name="TPG_NOISE2_EN" mask="0x0080" display_name="7: tpg_noise2_en" range="0x0000 0x0001"><detail>Enable HDR noise2 for each exposure</detail></bitfield>
			<bitfield  name="TPG_NOISE1_AMPLITUDE" mask="0x0F00" display_name="8-11: tpg_noise1_amplitude" range="0x0000 0x000F"><detail>Amplitude for noise1 generator</detail></bitfield></reg>
		<reg  name="TPG_COLOR0_GR1_HI" addr="0x338A" space="MFR" span="2" mask="0x000F" display_name="tpg_color0_gr1_hi" range="0x0000 0x000F"><detail>tpg_color0_gr1_hi</detail></reg>
		<reg  name="TPG_COLOR0_GR1_LO" addr="0x338C" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_gr1_lo" range="0x0000 0xFFFF" default="0x0200"><detail>tpg_color0_gr1_lo</detail></reg>
		<reg  name="TPG_COLOR0_RED_HI" addr="0x338E" space="MFR" span="2" mask="0x000F" display_name="tpg_color0_red_hi" range="0x0000 0x000F"><detail>tpg_color0_red_hi</detail></reg>
		<reg  name="TPG_COLOR0_RED_LO" addr="0x3390" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_red_lo" range="0x0000 0xFFFF" default="0x0200"><detail>tpg_color0_red_lo</detail></reg>
		<reg  name="TPG_COLOR0_BLU_HI" addr="0x3392" space="MFR" span="2" mask="0x000F" display_name="tpg_color0_blu_hi" range="0x0000 0x000F"><detail>tpg_color0_blu_hi</detail></reg>
		<reg  name="TPG_COLOR0_BLU_LO" addr="0x3394" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_blu_lo" range="0x0000 0xFFFF" default="0x0200"><detail>tpg_color0_blu_lo</detail></reg>
		<reg  name="TPG_COLOR0_GR2_HI" addr="0x3396" space="MFR" span="2" mask="0x000F" display_name="tpg_color0_gr2_hi" range="0x0000 0x000F"><detail>tpg_color0_gr2_hi</detail></reg>
		<reg  name="TPG_COLOR0_GR2_LO" addr="0x3398" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_gr2_lo" range="0x0000 0xFFFF" default="0x0200"><detail>tpg_color0_gr2_lo</detail></reg>
		<reg  name="TPG_COLOR1_GR1_HI" addr="0x339A" space="MFR" span="2" mask="0x000F" display_name="tpg_color1_gr1_hi" range="0x0000 0x000F"><detail>tpg_color1_gr1_hi</detail></reg>
		<reg  name="TPG_COLOR1_GR1_LO" addr="0x339C" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_gr1_lo" range="0x0000 0xFFFF" default="0x0800"><detail>tpg_color1_gr1_lo</detail></reg>
		<reg  name="TPG_COLOR1_RED_HI" addr="0x339E" space="MFR" span="2" mask="0x000F" display_name="tpg_color1_red_hi" range="0x0000 0x000F"><detail>tpg_color1_red_hi</detail></reg>
		<reg  name="TPG_COLOR1_RED_LO" addr="0x33A0" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_red_lo" range="0x0000 0xFFFF" default="0x0800"><detail>tpg_color1_red_lo</detail></reg>
		<reg  name="TPG_COLOR1_BLU_HI" addr="0x33A2" space="MFR" span="2" mask="0x000F" display_name="tpg_color1_blu_hi" range="0x0000 0x000F"><detail>tpg_color1_blu_hi</detail></reg>
		<reg  name="TPG_COLOR1_BLU_LO" addr="0x33A4" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_blu_lo" range="0x0000 0xFFFF" default="0x0800"><detail>tpg_color1_blu_lo</detail></reg>
		<reg  name="TPG_COLOR1_GR2_HI" addr="0x33A6" space="MFR" span="2" mask="0x000F" display_name="tpg_color1_gr2_hi" range="0x0000 0x000F"><detail>tpg_color1_gr2_hi</detail></reg>
		<reg  name="TPG_COLOR1_GR2_LO" addr="0x33A8" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_gr2_lo" range="0x0000 0xFFFF" default="0x0800"><detail>tpg_color1_gr2_lo</detail></reg>
		<reg  name="TPG_STDPAT_REGION1" addr="0x33AA" space="MFR" span="2" mask="0x1F7F" display_name="tpg_stdpat_region1" range="0x0000 0x1F7F" default="0x0101"><detail>tpg_stdpat_region1</detail></reg>
		<reg  name="TPG_STDPAT_REGION2" addr="0x33AC" space="MFR" span="2" mask="0x1F7F" display_name="tpg_stdpat_region2" range="0x0000 0x1F7F" default="0x1E01"><detail>tpg_stdpat_region2</detail></reg>
		<reg  name="TPG_NOISE1_REGION" addr="0x33AE" space="MFR" span="2" mask="0x1F7F" display_name="tpg_noise1_region" range="0x0000 0x1F7F" default="0x1F01"><detail>tpg_noise1_region</detail></reg>
		<reg  name="TPG_NOISE2_REGION" addr="0x33B0" space="MFR" span="2" mask="0x1F7F" display_name="tpg_noise2_region" range="0x0000 0x1F7F"><detail>tpg_noise2_region</detail></reg>
		<reg  name="TPG_NOISE2_AMPLITUDE" addr="0x33B2" space="MFR" span="2" mask="0xFFFF" display_name="tpg_noise2_amplitude" range="0x0000 0xFFFF"><detail>tpg_noise2_amplitude</detail>
			<bitfield  name="TPG_NOISE2_T1_AMPLITUD" mask="0x000F" display_name="0-3: tpg_noise2_t1_amplitud" range="0x0000 0x000F"><detail>T1 noise amplitude for noise generator 2.</detail></bitfield>
			<bitfield  name="TPG_NOISE2_T2_AMPLITUD" mask="0x00F0" display_name="4-7: tpg_noise2_t2_amplitud" range="0x0000 0x000F"><detail>T2 noise amplitude for noise generator 2.</detail></bitfield>
			<bitfield  name="TPG_NOISE2_T3_AMPLITUD" mask="0x0F00" display_name="8-11: tpg_noise2_t3_amplitud" range="0x0000 0x000F"><detail>T3 noise amplitude for noise generator 2.</detail></bitfield>
			<bitfield  name="TPG_NOISE2_T4_AMPLITUD" mask="0xF000" display_name="12-15: tpg_noise2_t4_amplitud" range="0x0000 0x000F"><detail>T4 noise amplitude for noise generator 2.</detail></bitfield></reg>
		<reg  name="TPG_BLOB_X1" addr="0x33B4" space="MFR" span="2" mask="0x0FFF" display_name="tpg_blob_x1" range="0x0000 0x0FFF"><detail>tpg_blob_x1</detail></reg>
		<reg  name="TPG_BLOB_Y1" addr="0x33B6" space="MFR" span="2" mask="0x07FF" display_name="tpg_blob_y1" range="0x0000 0x07FF"><detail>tpg_blob_y1</detail></reg>
		<reg  name="TPG_BLOB_X2" addr="0x33B8" space="MFR" span="2" mask="0x0FFF" display_name="tpg_blob_x2" range="0x0000 0x0FFF"><detail>tpg_blob_x2</detail></reg>
		<reg  name="TPG_BLOB_Y2" addr="0x33BA" space="MFR" span="2" mask="0x07FF" display_name="tpg_blob_y2" range="0x0000 0x07FF"><detail>tpg_blob_y2</detail></reg>
		<reg  name="TPG_HDR_RATIOS" addr="0x33BC" space="MFR" span="2" mask="0x3777" display_name="tpg_hdr_ratios" range="0x0000 0x3777" default="0x2111"><detail>tpg_hdr_ratios</detail>
			<bitfield  name="TPG_T1_T2_RATIO" mask="0x0007" display_name="0-2: tpg_t1_t2_ratio" range="0x0000 0x0007"><detail>Value to right shift exposure 1 by to get exposure 2.</detail></bitfield>
			<bitfield  name="TPG_T2_T3_RATIO" mask="0x0070" display_name="4-6: tpg_t2_t3_ratio" range="0x0000 0x0007"><detail>Value to right shift exposure 2 by to get exposure 3.</detail></bitfield>
			<bitfield  name="TPG_T3_T4_RATIO" mask="0x0700" display_name="8-10: tpg_t3_t4_ratio" range="0x0000 0x0007"><detail>Value to right shift exposure 3 by to get exposure 4.</detail></bitfield>
			<bitfield  name="TPG_HDR_DECOMPOSE" mask="0x1000" display_name="12: tpg_hdr_decompose" range="0x0000 0x0001"><detail>20-bit decompose</detail></bitfield>
			<bitfield  name="TPG_HDR_SATURATE" mask="0x2000" display_name="13: tpg_hdr_saturate" range="0x0000 0x0001"><detail>saturate if next exp is nonzero</detail></bitfield></reg>
		<reg  name="OC_LUT_00" addr="0x33C0" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_00" range="0x0000 0xFFFF" default="0x0200"><detail>oc_lut_00</detail></reg>
		<reg  name="OC_LUT_01" addr="0x33C2" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_01" range="0x0000 0xFFFF" default="0x0400"><detail>oc_lut_01</detail></reg>
		<reg  name="OC_LUT_02" addr="0x33C4" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_02" range="0x0000 0xFFFF" default="0x0800"><detail>oc_lut_02</detail></reg>
		<reg  name="OC_LUT_03" addr="0x33C6" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_03" range="0x0000 0xFFFF" default="0x1000"><detail>oc_lut_03</detail></reg>
		<reg  name="OC_LUT_04" addr="0x33C8" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_04" range="0x0000 0xFFFF" default="0x2000"><detail>oc_lut_04</detail></reg>
		<reg  name="OC_LUT_05" addr="0x33CA" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_05" range="0x0000 0xFFFF" default="0x4000"><detail>oc_lut_05</detail></reg>
		<reg  name="OC_LUT_06" addr="0x33CC" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_06" range="0x0000 0xFFFF" default="0x6000"><detail>oc_lut_06</detail></reg>
		<reg  name="OC_LUT_07" addr="0x33CE" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_07" range="0x0000 0xFFFF" default="0xA000"><detail>oc_lut_07</detail></reg>
		<reg  name="OC_LUT_08" addr="0x33D0" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_08" range="0x0000 0xFFFF" default="0xA800"><detail>oc_lut_08</detail></reg>
		<reg  name="OC_LUT_09" addr="0x33D2" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_09" range="0x0000 0xFFFF" default="0xB800"><detail>oc_lut_09</detail></reg>
		<reg  name="OC_LUT_10" addr="0x33D4" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_10" range="0x0000 0xFFFF" default="0xD800"><detail>oc_lut_10</detail></reg>
		<reg  name="OC_LUT_11" addr="0x33D6" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_11" range="0x0000 0xFFFF" default="0xF800"><detail>oc_lut_11</detail></reg>
		<reg  name="OC_LUT_CONTROL" addr="0x33DA" space="MFR" span="2" mask="0x0003" display_name="oc_lut_control" range="0x0000 0x0003" default="0x0001"><detail>oc_lut_control</detail>
			<bitfield  name="OC_LEGACY_COMPANDING" mask="0x0001" display_name="0: oc_legacy_companding" range="0x0000 0x0001"><detail>oc_legacy_companding</detail></bitfield>
			<bitfield  name="OC_SET_LUT_DEFAULT" mask="0x0002" display_name="1: oc_set_lut_default" range="0x0000 0x0001"><detail>oc_set_lut_default</detail></bitfield></reg>
		<reg  name="TEST_ASIL_ROWS" addr="0x33E0" space="MFR" span="2" mask="0xFFFF" display_name="test_asil_rows" range="0x0000 0xFFFF" default="0x0C80"><detail>test_asil_rows</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="TEST_ASIL_ROWS_DIGITAL_TEST_TOP_ROWS_NR" mask="0x00F0" display_name="4-7: test_asil_rows_digital_test_top_rows_nr" range="0x0000 0x000F"><detail>test_asil_rows_digital_test_top_rows_nr</detail></bitfield>
			<bitfield  name="TEST_ASIL_ROWS_ANALOG_TEST_BTM_ROWS_NR" mask="0x0F00" display_name="8-11: test_asil_rows_analog_test_btm_rows_nr" range="0x0000 0x000F"><detail>test_asil_rows_analog_test_btm_rows_nr</detail></bitfield>
			<bitfield  name="BITS_12_15" confidential="Y" mask="0xF000" display_name="12-15: Reserved" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="SAMPLE_CTRL" addr="0x33E2" space="MFR" span="2" mask="0x0077" display_name="sample_ctrl" range="0x0000 0x0077"><detail>sample_ctrl</detail>
			<bitfield  name="FD_READ" mask="0x0001" display_name="0: fd_read" range="0x0000 0x0001"><detail>fd_read</detail></bitfield>
			<bitfield  name="FD_EXP" mask="0x0006" display_name="1-2: fd_exp" range="0x0000 0x0003"><detail>fd_exp</detail></bitfield>
			<bitfield  name="EXP_T2_BYP" mask="0x0010" display_name="4: exp_t2_byp" range="0x0000 0x0001"><detail>exp_t2_byp</detail></bitfield>
			<bitfield  name="EXP_T3_BYP" mask="0x0020" display_name="5: exp_t3_byp" range="0x0000 0x0001"><detail>exp_t3_byp</detail></bitfield>
			<bitfield  name="EXP_T4_BYP" mask="0x0040" display_name="6: exp_t4_byp" range="0x0000 0x0001"><detail>exp_t4_byp</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_33E4" addr="0x33E4" space="MFR" span="2" confidential="Y" mask="0x00F1" display_name="Reserved" range="0x0000 0x00F1" default="0x0080"></reg>
		<reg  name="TAR_ADDR_3_0" addr="0x33E6" space="MFR" span="2" mask="0xFFFF" display_name="tar_addr_3_0" range="0x0000 0xFFFF" default="0x7012"><detail>tar_addr_3_0</detail>
			<bitfield  name="TAR_ADDR_0" mask="0x000F" display_name="0-3: tar_addr_0" range="0x0000 0x000F"><detail>tar_addr_0</detail></bitfield>
			<bitfield  name="TAR_ADDR_1" mask="0x00F0" display_name="4-7: tar_addr_1" range="0x0000 0x000F"><detail>tar_addr_1</detail></bitfield>
			<bitfield  name="TAR_ADDR_2" mask="0x0F00" display_name="8-11: tar_addr_2" range="0x0000 0x000F"><detail>tar_addr_2</detail></bitfield>
			<bitfield  name="TAR_ADDR_3" mask="0xF000" display_name="12-15: tar_addr_3" range="0x0000 0x000F"><detail>tar_addr_3</detail></bitfield></reg>
		<reg  name="TAR_ADDR_7_4" addr="0x33E8" space="MFR" span="2" mask="0xFFFF" display_name="tar_addr_7_4" range="0x0000 0xFFFF" default="0x5634"><detail>tar_addr_7_4</detail>
			<bitfield  name="TAR_ADDR_4" mask="0x000F" display_name="0-3: tar_addr_4" range="0x0000 0x000F"><detail>tar_addr_4</detail></bitfield>
			<bitfield  name="TAR_ADDR_5" mask="0x00F0" display_name="4-7: tar_addr_5" range="0x0000 0x000F"><detail>tar_addr_5</detail></bitfield>
			<bitfield  name="TAR_ADDR_6" mask="0x0F00" display_name="8-11: tar_addr_6" range="0x0000 0x000F"><detail>tar_addr_6</detail></bitfield>
			<bitfield  name="TAR_ADDR_7" mask="0xF000" display_name="12-15: tar_addr_7" range="0x0000 0x000F"><detail>tar_addr_7</detail></bitfield></reg>
		<reg  name="TAR_ADDR_11_8" addr="0x33EA" space="MFR" span="2" mask="0xFFFF" display_name="tar_addr_11_8" range="0x0000 0xFFFF" default="0x789A"><detail>tar_addr_11_8</detail>
			<bitfield  name="TAR_ADDR_8" mask="0x000F" display_name="0-3: tar_addr_8" range="0x0000 0x000F"><detail>tar_addr_8</detail></bitfield>
			<bitfield  name="TAR_ADDR_9" mask="0x00F0" display_name="4-7: tar_addr_9" range="0x0000 0x000F"><detail>tar_addr_9</detail></bitfield>
			<bitfield  name="TAR_ADDR_10" mask="0x0F00" display_name="8-11: tar_addr_10" range="0x0000 0x000F"><detail>tar_addr_10</detail></bitfield>
			<bitfield  name="TAR_ADDR_11" mask="0xF000" display_name="12-15: tar_addr_11" range="0x0000 0x000F"><detail>tar_addr_11</detail></bitfield></reg>
		<reg  name="TAR_ADDR_15_12" addr="0x33EC" space="MFR" span="2" mask="0xFFFF" display_name="tar_addr_15_12" range="0x0000 0xFFFF" default="0xFFFF"><detail>tar_addr_15_12</detail>
			<bitfield  name="TAR_ADDR_12" mask="0x000F" display_name="0-3: tar_addr_12" range="0x0000 0x000F"><detail>tar_addr_12</detail></bitfield>
			<bitfield  name="TAR_ADDR_13" mask="0x00F0" display_name="4-7: tar_addr_13" range="0x0000 0x000F"><detail>tar_addr_13</detail></bitfield>
			<bitfield  name="TAR_ADDR_14" mask="0x0F00" display_name="8-11: tar_addr_14" range="0x0000 0x000F"><detail>tar_addr_14</detail></bitfield>
			<bitfield  name="TAR_ADDR_15" mask="0xF000" display_name="12-15: tar_addr_15" range="0x0000 0x000F"><detail>tar_addr_15</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_33EE" addr="0x33EE" space="MFR" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" default="0x0040"></reg>
		<reg  name="FLL_DITHER_CONTROL" addr="0x33F0" space="MFR" span="2" mask="0x001F" display_name="fll_dither_control" range="0x0000 0x001F" default="0x0006"><detail>FLL_DITHER_CONTROL</detail>
			<bitfield  name="FLL_DITHER_BITS" mask="0x000F" display_name="0-3: fll_dither_bits" range="0x0000 0x000F"></bitfield>
			<bitfield  name="FLL_DITHER_EN" mask="0x0010" display_name="4: fll_dither_en" range="0x0000 0x0001"><detail>Enable frame_length_lines dithering</detail></bitfield></reg>
		<reg  name="DUMMY_PIXEL_VALUE_REG" addr="0x33F2" space="MFR" span="2" mask="0x0FFF" display_name="dummy_pixel_value_reg" range="0x0000 0x0FFF" default="0x0004"><detail>dummy_pixel_value</detail></reg>
		<reg  name="RESERVED_MFR_3400" addr="0x3400" space="MFR" span="2" confidential="Y" mask="0xFF7F" display_name="Reserved" range="0x0000 0xFF7F" default="0x0010"></reg>
		<reg  name="X_OUTPUT_CONTROL" addr="0x3402" space="MFR" span="2" mask="0x8FFE" display_name="x_output_control" range="0x0000 0x8FFE" default="0x0788"><detail>x_output_control</detail>
			<bitfield  name="X_OUTPUT_SIZE" mask="0x0FFE" display_name="1-11: x_output_size" range="0x0000 0x07FF"><detail>x_output_size</detail></bitfield>
			<bitfield  name="X_OUTPUT_SIZE_EN" mask="0x8000" display_name="15: x_output_size_en" range="0x0000 0x0001"><detail>x_output_size_en</detail></bitfield></reg>
		<reg  name="Y_OUTPUT_CONTROL" addr="0x3404" space="MFR" span="2" mask="0x9FFE" display_name="y_output_control" range="0x0000 0x9FFE" default="0x04B8"><detail>y_output_control</detail>
			<bitfield  name="Y_OUTPUT_SIZE" mask="0x1FFE" display_name="1-12: y_output_size" range="0x0000 0x0FFF"><detail>y_output_size</detail></bitfield>
			<bitfield  name="Y_OUTPUT_CONTROL_EN" mask="0x8000" display_name="15: y_output_control_en" range="0x0000 0x0001"><detail>y_output_control_en</detail></bitfield></reg>
		<reg  name="GPIO_CONTROL1" addr="0x340A" space="MFR" span="2" mask="0xFFFF" display_name="gpio_control1" range="0x0000 0xFFFF" default="0x00F7"><detail>gpio_control1</detail>
			<bitfield  name="GPIO0_OUTPUT_ENABLE" mask="0x0001" display_name="0: gpio0_output_enable" range="0x0000 0x0001"><detail>gpio0 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO1_OUTPUT_ENABLE" mask="0x0002" display_name="1: gpio1_output_enable" range="0x0000 0x0001"><detail>gpio1 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO2_OUTPUT_ENABLE" mask="0x0004" display_name="2: gpio2_output_enable" range="0x0000 0x0001"><detail>gpio2 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO3_OUTPUT_ENABLE" mask="0x0008" display_name="3: gpio3_output_enable" range="0x0000 0x0001"><detail>gpio3 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO0_INPUT_DISABLE" mask="0x0010" display_name="4: gpio0_input_disable" range="0x0000 0x0001"><detail>gpio0 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO1_INPUT_DISABLE" mask="0x0020" display_name="5: gpio1_input_disable" range="0x0000 0x0001"><detail>gpio1 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO2_INPUT_DISABLE" mask="0x0040" display_name="6: gpio2_input_disable" range="0x0000 0x0001"><detail>gpio2 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO3_INPUT_DISABLE" mask="0x0080" display_name="7: gpio3_input_disable" range="0x0000 0x0001"><detail>gpio3 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_13" confidential="Y" mask="0x2000" display_name="13: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="GPIO_CONTROL2" addr="0x340C" space="MFR" span="2" mask="0x0FFF" display_name="gpio_control2" range="0x0000 0x0FFF"><detail>gpio_control2</detail>
			<bitfield  name="GPIO0_ISEL" mask="0x0003" display_name="0-1: gpio0_isel" range="0x0000 0x0003"><detail>gpio0 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO1_ISEL" mask="0x000C" display_name="2-3: gpio1_isel" range="0x0000 0x0003"><detail>gpio1 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO2_ISEL" mask="0x0030" display_name="4-5: gpio2_isel" range="0x0000 0x0003"><detail>gpio2 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO3_ISEL" mask="0x00C0" display_name="6-7: gpio3_isel" range="0x0000 0x0003"><detail>gpio3 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO_SLEW" mask="0x0700" display_name="8-10: gpio_slew" range="0x0000 0x0007"><detail>GPIO slew control</detail></bitfield>
			<bitfield  name="GPIO_HIDRV_EN" mask="0x0800" display_name="11: gpio_hidrv_en" range="0x0000 0x0001"><detail>GPIO high drive enable </detail></bitfield></reg>
		<reg  name="GPIO_SELECT" addr="0x340E" space="MFR" span="2" mask="0xFFFF" display_name="gpio_select" range="0x0000 0xFFFF" default="0x0210"><detail>GPIO output selection</detail>
			<bitfield  name="GPIO0_OSEL" mask="0x000F" display_name="0-3: gpio0_osel" range="0x0000 0x000F"><detail>gpio0 output function selection</detail></bitfield>
			<bitfield  name="GPIO1_OSEL" mask="0x00F0" display_name="4-7: gpio1_osel" range="0x0000 0x000F"><detail>gpio1 output function selection</detail></bitfield>
			<bitfield  name="GPIO2_OSEL" mask="0x0F00" display_name="8-11: gpio2_osel" range="0x0000 0x000F"><detail>gpio2 output function selection</detail></bitfield>
			<bitfield  name="GPIO3_OSEL" mask="0xF000" display_name="12-15: gpio3_osel" range="0x0000 0x000F"><detail>gpio3 output function selection</detail></bitfield></reg>
		<reg  name="I2CIDS0" addr="0x3420" space="MFR" span="2" mask="0xFFFF" display_name="i2cids0" range="0x0000 0xFFFF" default="0x3020"><detail>i2cids0</detail>
			<bitfield  name="I2CIDS_000" mask="0x00FF" display_name="0-7: i2cids_000" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=0</detail></bitfield>
			<bitfield  name="I2CIDS_001" mask="0xFF00" display_name="8-15: i2cids_001" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=1</detail></bitfield></reg>
		<reg  name="I2CIDS1" addr="0x3422" space="MFR" span="2" mask="0xFFFF" display_name="i2cids1" range="0x0000 0xFFFF" default="0x6E6C"><detail>i2cids1</detail>
			<bitfield  name="I2CIDS_010" mask="0x00FF" display_name="0-7: i2cids_010" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=2</detail></bitfield>
			<bitfield  name="I2CIDS_011" mask="0xFF00" display_name="8-15: i2cids_011" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=3</detail></bitfield></reg>
		<reg  name="I2CIDS2" addr="0x3424" space="MFR" span="2" mask="0xFFFF" display_name="i2cids2" range="0x0000 0xFFFF" default="0x5040"><detail>i2cids2</detail>
			<bitfield  name="I2CIDS_100" mask="0x00FF" display_name="0-7: i2cids_100" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=4</detail></bitfield>
			<bitfield  name="I2CIDS_101" mask="0xFF00" display_name="8-15: i2cids_101" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=5</detail></bitfield></reg>
		<reg  name="I2CIDS3" addr="0x3426" space="MFR" span="2" mask="0xFFFF" display_name="i2cids3" range="0x0000 0xFFFF" default="0x7060" rw="RO"><detail>i2cids3</detail>
			<bitfield  name="I2CIDS_110" mask="0x00FF" display_name="0-7: i2cids_110" range="0x0000 0x00FF" rw="RO"><detail>i2c address for SADDR[2:0]=6</detail></bitfield>
			<bitfield  name="I2CIDS_111" mask="0xFF00" display_name="8-15: i2cids_111" range="0x0000 0x00FF" rw="RO"><detail>i2c address for SADDR[2:0]=7</detail></bitfield></reg>
		<reg  name="FUSE_ID1" addr="0x34C0" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id1" range="0x0000 0xFFFF" default="0x0123"><detail>fuse_id1</detail></reg>
		<reg  name="FUSE_ID2" addr="0x34C2" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id2" range="0x0000 0xFFFF" default="0x4567"><detail>fuse_id2</detail></reg>
		<reg  name="FUSE_ID3" addr="0x34C4" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id3" range="0x0000 0xFFFF" default="0x89AB"><detail>fuse_id3</detail></reg>
		<reg  name="FUSE_ID4" addr="0x34C6" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id4" range="0x0000 0xFFFF" default="0xCDEF"><detail>fuse_id4</detail></reg>
		<reg  name="FUSE_ID5" addr="0x34C8" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id5" range="0x0000 0xFFFF" default="0x0123"><detail>fuse_id5</detail></reg>
		<reg  name="FUSE_ID6" addr="0x34CA" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id6" range="0x0000 0xFFFF" default="0x4567"><detail>fuse_id6</detail></reg>
		<reg  name="FUSE_ID7" addr="0x34CC" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id7" range="0x0000 0xFFFF" default="0x89AB"><detail>fuse_id7</detail></reg>
		<reg  name="FUSE_ID8" addr="0x34CE" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id8" range="0x0000 0xFFFF" default="0xCDEF"><detail>fuse_id8</detail></reg>
		<reg  name="RESERVED_MFR_34DA" addr="0x34DA" space="MFR" span="2" confidential="Y" mask="0x7FFF" display_name="Reserved" range="0x0000 0x7FFF"></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_MSB_EXPECT" addr="0x34DC" space="MFR" span="2" mask="0x003F" display_name="asil_ext_clk_count_msb_expect" range="0x0000 0x003F"><detail>asil_ext_clk_count_msb_expect</detail></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_LSB_EXPECT" addr="0x34DE" space="MFR" span="2" mask="0xFFFF" display_name="asil_ext_clk_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_ext_clk_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_MSB_EXPECT" addr="0x34E0" space="MFR" span="2" mask="0x003F" display_name="asil_clk_pix_count_msb_expect" range="0x0000 0x003F"><detail>asil_clk_pix_count_msb_expect</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_LSB_EXPECT" addr="0x34E2" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_pix_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_clk_pix_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_MSB_EXPECT" addr="0x34E4" space="MFR" span="2" mask="0x003F" display_name="asil_clk_op_count_msb_expect" range="0x0000 0x003F"><detail>asil_clk_op_count_msb_expect</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_LSB_EXPECT" addr="0x34E6" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_op_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_clk_op_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_MSB_EXPECT" addr="0x34E8" space="MFR" span="2" mask="0x003F" display_name="asil_clk_reg_count_msb_expect" range="0x0000 0x003F"><detail>asil_clk_reg_count_msb_expect</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_LSB_EXPECT" addr="0x34EA" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_reg_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_clk_reg_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_100_EXT_EXPECT" addr="0x34EC" space="MFR" span="2" mask="0x07FF" display_name="asil_clk_pix_count_100_ext_expect" range="0x0000 0x07FF"><detail>asil_clk_pix_count_100_ext_expect</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_100_EXT_EXPECT" addr="0x34EE" space="MFR" span="2" mask="0x07FF" display_name="asil_clk_op_count_100_ext_expect" range="0x0000 0x07FF"><detail>asil_clk_op_count_100_ext_expect</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_100_EXT_EXPECT" addr="0x34F0" space="MFR" span="2" mask="0x07FF" display_name="asil_clk_reg_count_100_ext_expect" range="0x0000 0x07FF"><detail>asil_clk_reg_count_100_ext_expect</detail></reg>
		<reg  name="ASIL_CLK_COUNT_THRESHOLD" addr="0x34F2" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_count_threshold" range="0x0000 0xFFFF"><detail>asil_clk_count_threshold</detail>
			<bitfield  name="ASIL_EXT_CLK_COUNT_THRESHOLD" mask="0x000F" display_name="0-3: asil_ext_clk_count_threshold" range="0x0000 0x000F"><detail>asil_ext_clk_count_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_PIX_COUNT_THRESHOLD" mask="0x00F0" display_name="4-7: asil_clk_pix_count_threshold" range="0x0000 0x000F"><detail>asil_clk_pix_count_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_OP_COUNT_THRESHOLD" mask="0x0F00" display_name="8-11: asil_clk_op_count_threshold" range="0x0000 0x000F"><detail>asil_clk_op_count_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_REG_COUNT_THRESHOLD" mask="0xF000" display_name="12-15: asil_clk_reg_count_threshold" range="0x0000 0x000F"><detail>asil_clk_reg_count_threshold</detail></bitfield></reg>
		<reg  name="ASIL_CLK_COUNT_100_THRESHOLD" addr="0x34F4" space="MFR" span="2" mask="0x0FFF" display_name="asil_clk_count_100_threshold" range="0x0000 0x0FFF"><detail>asil_clk_count_100_threshold</detail>
			<bitfield  name="ASIL_CLK_PIX_COUNT_100_THRESHOLD" mask="0x000F" display_name="0-3: asil_clk_pix_count_100_threshold" range="0x0000 0x000F"><detail>asil_clk_pix_count_100_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_OP_COUNT_100_THRESHOLD" mask="0x00F0" display_name="4-7: asil_clk_op_count_100_threshold" range="0x0000 0x000F"><detail>asil_clk_op_count_100_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_REG_COUNT_100_THRESHOLD" mask="0x0F00" display_name="8-11: asil_clk_reg_count_100_threshold" range="0x0000 0x000F"><detail>asil_clk_reg_count_100_threshold</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_34F6" addr="0x34F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_34F8" addr="0x34F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_34FA" addr="0x34FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3500" addr="0x3500" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3502" addr="0x3502" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3504" addr="0x3504" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8100"></reg>
		<reg  name="RESERVED_MFR_3506" addr="0x3506" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3333"></reg>
		<reg  name="RESERVED_MFR_3508" addr="0x3508" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3333"></reg>
		<reg  name="RESERVED_MFR_350A" addr="0x350A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4465"></reg>
		<reg  name="RESERVED_MFR_350C" addr="0x350C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x055C"></reg>
		<reg  name="RESERVED_MFR_350E" addr="0x350E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFF14"></reg>
		<reg  name="DAC_LD_16_17" addr="0x3510" space="MFR" span="2" mask="0xFFFF" display_name="dac_ld_16_17" range="0x0000 0xFFFF"><detail>dac_ld_16_17</detail>
			<bitfield  name="NUMBER_AB_PULSES_MSB" mask="0x001F" display_name="0-4: number_ab_pulses_msb" range="0x0000 0x001F"><detail>number_AB_pulses_msb</detail></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_13" confidential="Y" mask="0x2000" display_name="13: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001" rw="RO"></bitfield></reg>
		<reg  name="DAC_LD_18_19" addr="0x3512" space="MFR" span="2" mask="0xFFFF" display_name="dac_ld_18_19" range="0x0000 0xFFFF" default="0x0302"><detail>dac_ld_18_19</detail>
			<bitfield  name="AB_PERIOD" mask="0x00FF" display_name="0-7: ab_period" range="0x0000 0x00FF"><detail>AB_period</detail></bitfield>
			<bitfield  name="NUMBER_AB_PULSES_LSB" mask="0xFF00" display_name="8-15: number_ab_pulses_lsb" range="0x0000 0x00FF"><detail>number_AB_pulses_lsb</detail></bitfield></reg>
		<reg  name="DAC_LD_20_21" addr="0x3514" space="MFR" span="2" mask="0xFFFF" display_name="dac_ld_20_21" range="0x0000 0xFFFF" default="0x0106"><detail>dac_ld_20_21</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="AB_SKIP" mask="0x0006" display_name="1-2: ab_skip" range="0x0000 0x0003" rw="RO"><detail>AB_skip</detail></bitfield>
			<bitfield  name="AB_EN" mask="0x0008" display_name="3: ab_en" range="0x0000 0x0001" rw="RO"><detail>AB_en</detail></bitfield>
			<bitfield  name="NAB_RESET" mask="0x0010" display_name="4: nab_reset" range="0x0000 0x0001" rw="RO"><detail>nAB_reset</detail></bitfield>
			<bitfield  name="BITS_5_7" confidential="Y" mask="0x00E0" display_name="5-7: Reserved" range="0x0000 0x0007"></bitfield>
			<bitfield  name="AB_PULSE_WIDTH" mask="0xFF00" display_name="8-15: ab_pulse_width" range="0x0000 0x00FF"><detail>AB_pulse_width</detail></bitfield></reg>
		<reg  name="DAC_LD_22_23" addr="0x3516" space="MFR" span="2" mask="0xFFFF" display_name="dac_ld_22_23" range="0x0000 0xFFFF"><detail>dac_ld_22_23</detail>
			<bitfield  name="STOP_POINTER" mask="0x00FF" display_name="0-7: stop_pointer" range="0x0000 0x00FF"><detail>STOP_pointer</detail></bitfield>
			<bitfield  name="START_POINTER" mask="0xFF00" display_name="8-15: start_pointer" range="0x0000 0x00FF"><detail>START_pointer</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3518" addr="0x3518" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1FFE"></reg>
		<reg  name="RESERVED_MFR_351A" addr="0x351A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6B00"></reg>
		<reg  name="RESERVED_MFR_351C" addr="0x351C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_351E" addr="0x351E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3520" addr="0x3520" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1288"></reg>
		<reg  name="RESERVED_MFR_3522" addr="0x3522" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x880C"></reg>
		<reg  name="RESERVED_MFR_3524" addr="0x3524" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C12"></reg>
		<reg  name="RESERVED_MFR_3526" addr="0x3526" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3528" addr="0x3528" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xDDDD"></reg>
		<reg  name="RESERVED_MFR_352A" addr="0x352A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x089F"></reg>
		<reg  name="RESERVED_MFR_352C" addr="0x352C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1212"></reg>
		<reg  name="RESERVED_MFR_352E" addr="0x352E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0011"></reg>
		<reg  name="RESERVED_MFR_3530" addr="0x3530" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4400"></reg>
		<reg  name="RESERVED_MFR_3532" addr="0x3532" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8F6C"></reg>
		<reg  name="RESERVED_MFR_3534" addr="0x3534" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3536" addr="0x3536" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFF06"></reg>
		<reg  name="RESERVED_MFR_3538" addr="0x3538" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_353A" addr="0x353A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9000"></reg>
		<reg  name="RESERVED_MFR_353C" addr="0x353C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3F00"></reg>
		<reg  name="RESERVED_MFR_353E" addr="0x353E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x801F"></reg>
		<reg  name="RESERVED_MFR_3540" addr="0x3540" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xC637"></reg>
		<reg  name="RESERVED_MFR_3542" addr="0x3542" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x464B"></reg>
		<reg  name="RESERVED_MFR_3544" addr="0x3544" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4B5A"></reg>
		<reg  name="RESERVED_MFR_3546" addr="0x3546" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5A5A"></reg>
		<reg  name="RESERVED_MFR_3548" addr="0x3548" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6400"></reg>
		<reg  name="RESERVED_MFR_354A" addr="0x354A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x007F"></reg>
		<reg  name="RESERVED_MFR_354C" addr="0x354C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x047F"></reg>
		<reg  name="RESERVED_MFR_354E" addr="0x354E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7F00"></reg>
		<reg  name="RESERVED_MFR_3550" addr="0x3550" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1021"></reg>
		<reg  name="RESERVED_MFR_3552" addr="0x3552" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0E20"></reg>
		<reg  name="RESERVED_MFR_3554" addr="0x3554" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0F10"></reg>
		<reg  name="RESERVED_MFR_3556" addr="0x3556" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x101F"></reg>
		<reg  name="RESERVED_MFR_3558" addr="0x3558" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1010"></reg>
		<reg  name="RESERVED_MFR_355A" addr="0x355A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C0C"></reg>
		<reg  name="RESERVED_MFR_355C" addr="0x355C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x017F"></reg>
		<reg  name="RESERVED_MFR_355E" addr="0x355E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1001"></reg>
		<reg  name="RESERVED_MFR_3560" addr="0x3560" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5515"></reg>
		<reg  name="RESERVED_MFR_3562" addr="0x3562" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xAA0A"></reg>
		<reg  name="RESERVED_MFR_3564" addr="0x3564" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8800"></reg>
		<reg  name="RESERVED_MFR_3566" addr="0x3566" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3328"></reg>
		<reg  name="RESERVED_MFR_3568" addr="0x3568" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_356A" addr="0x356A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_356C" addr="0x356C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_356E" addr="0x356E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3570" addr="0x3570" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3572" addr="0x3572" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3574" addr="0x3574" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3576" addr="0x3576" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3578" addr="0x3578" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_357A" addr="0x357A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_357C" addr="0x357C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_357E" addr="0x357E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="STATC_ERR_EN" addr="0x3580" space="MFR" span="2" mask="0x3FFF" display_name="statc_err_en" range="0x0000 0x3FFF"><detail>statc_err_en</detail>
			<bitfield  name="STATC_ERR_BAD_WRADDR_PIN_EN" mask="0x0001" display_name="0: statc_err_bad_wraddr_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_wraddr_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_WRDATA_PIN_EN" mask="0x0002" display_name="1: statc_err_bad_wrdata_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_wrdata_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_RDDATA_PIN_EN" mask="0x0004" display_name="2: statc_err_bad_rddata_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_rddata_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST2_PIN_EN" mask="0x0008" display_name="3: statc_err_bad_dtest2_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest2_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST3_PIN_EN" mask="0x0010" display_name="4: statc_err_bad_dtest3_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest3_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST4_PIN_EN" mask="0x0020" display_name="5: statc_err_bad_dtest4_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest4_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST12_PIN_EN" mask="0x0040" display_name="6: statc_err_bad_dtest12_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest12_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST13_PIN_EN" mask="0x0080" display_name="7: statc_err_bad_dtest13_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest13_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST14_PIN_EN" mask="0x0100" display_name="8: statc_err_bad_dtest14_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest14_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST15_PIN_EN" mask="0x0200" display_name="9: statc_err_bad_dtest15_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest15_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST26_PIN_EN" mask="0x0400" display_name="10: statc_err_bad_dtest26_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest26_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST100_PIN_EN" mask="0x0800" display_name="11: statc_err_bad_dtest100_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest100_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST101_PIN_EN" mask="0x1000" display_name="12: statc_err_bad_dtest101_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest101_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST103_PIN_EN" mask="0x2000" display_name="13: statc_err_bad_dtest103_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest103_pin_en</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3750" addr="0x3750" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0080"></reg>
		<reg  name="RESERVED_MFR_3752" addr="0x3752" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0080"></reg>
		<reg  name="MBIST_STARTUP_CONTROL" addr="0x3760" space="MFR" span="2" mask="0x01FF" display_name="mbist_startup_control" range="0x0000 0x01FF"><detail>mbist_startup_control</detail></reg>
		<reg  name="MBIST_STARTUP_RESULT" addr="0x3762" space="MFR" span="2" mask="0x01FF" display_name="mbist_startup_result" range="0x0000 0x01FF"><detail>mbist_startup_result</detail></reg>
		<reg  name="MBIST_STARTUP_STATUS" addr="0x3764" space="MFR" span="2" mask="0x01FF" display_name="mbist_startup_status" range="0x0000 0x01FF"><detail>mbist_startup_status</detail></reg>
		<reg  name="OTPM_DATA_0" addr="0x3800" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_0" range="0x0000 0xFFFF"><detail>otpm_data_0</detail></reg>
		<reg  name="RESERVED_MFR_3802" addr="0x3802" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3804" addr="0x3804" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3806" addr="0x3806" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3808" addr="0x3808" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_380A" addr="0x380A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_380C" addr="0x380C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_380E" addr="0x380E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3810" addr="0x3810" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3812" addr="0x3812" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3814" addr="0x3814" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3816" addr="0x3816" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3818" addr="0x3818" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_381A" addr="0x381A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_381C" addr="0x381C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_381E" addr="0x381E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3820" addr="0x3820" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3822" addr="0x3822" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3824" addr="0x3824" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3826" addr="0x3826" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3828" addr="0x3828" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_382A" addr="0x382A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_382C" addr="0x382C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_382E" addr="0x382E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3830" addr="0x3830" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3832" addr="0x3832" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3834" addr="0x3834" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3836" addr="0x3836" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3838" addr="0x3838" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_383A" addr="0x383A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_383C" addr="0x383C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_383E" addr="0x383E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3840" addr="0x3840" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3842" addr="0x3842" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3844" addr="0x3844" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3846" addr="0x3846" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3848" addr="0x3848" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_384A" addr="0x384A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_384C" addr="0x384C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_384E" addr="0x384E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3850" addr="0x3850" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3852" addr="0x3852" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3854" addr="0x3854" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3856" addr="0x3856" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3858" addr="0x3858" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_385A" addr="0x385A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_385C" addr="0x385C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_385E" addr="0x385E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3860" addr="0x3860" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3862" addr="0x3862" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3864" addr="0x3864" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3866" addr="0x3866" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3868" addr="0x3868" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_386A" addr="0x386A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_386C" addr="0x386C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_386E" addr="0x386E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3870" addr="0x3870" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3872" addr="0x3872" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3874" addr="0x3874" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3876" addr="0x3876" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3878" addr="0x3878" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_387A" addr="0x387A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_387C" addr="0x387C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_387E" addr="0x387E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3880" addr="0x3880" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3882" addr="0x3882" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3884" addr="0x3884" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3886" addr="0x3886" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3888" addr="0x3888" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_388A" addr="0x388A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_388C" addr="0x388C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_388E" addr="0x388E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3890" addr="0x3890" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3892" addr="0x3892" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3894" addr="0x3894" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3896" addr="0x3896" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3898" addr="0x3898" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_389A" addr="0x389A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_389C" addr="0x389C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_389E" addr="0x389E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38A0" addr="0x38A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38A2" addr="0x38A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38A4" addr="0x38A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38A6" addr="0x38A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38A8" addr="0x38A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38AA" addr="0x38AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38AC" addr="0x38AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38AE" addr="0x38AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38B0" addr="0x38B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38B2" addr="0x38B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38B4" addr="0x38B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38B6" addr="0x38B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38B8" addr="0x38B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38BA" addr="0x38BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38BC" addr="0x38BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38BE" addr="0x38BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38C0" addr="0x38C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38C2" addr="0x38C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38C4" addr="0x38C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38C6" addr="0x38C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38C8" addr="0x38C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38CA" addr="0x38CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38CC" addr="0x38CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38CE" addr="0x38CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38D0" addr="0x38D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38D2" addr="0x38D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38D4" addr="0x38D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38D6" addr="0x38D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38D8" addr="0x38D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38DA" addr="0x38DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38DC" addr="0x38DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38DE" addr="0x38DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38E0" addr="0x38E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38E2" addr="0x38E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38E4" addr="0x38E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38E6" addr="0x38E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38E8" addr="0x38E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38EA" addr="0x38EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38EC" addr="0x38EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38EE" addr="0x38EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38F0" addr="0x38F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38F2" addr="0x38F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38F4" addr="0x38F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38F6" addr="0x38F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38F8" addr="0x38F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38FA" addr="0x38FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38FC" addr="0x38FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_38FE" addr="0x38FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3900" addr="0x3900" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3902" addr="0x3902" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3904" addr="0x3904" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3906" addr="0x3906" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3908" addr="0x3908" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_390A" addr="0x390A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_390C" addr="0x390C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_390E" addr="0x390E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3910" addr="0x3910" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3912" addr="0x3912" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3914" addr="0x3914" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3916" addr="0x3916" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3918" addr="0x3918" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_391A" addr="0x391A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_391C" addr="0x391C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_391E" addr="0x391E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3920" addr="0x3920" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3922" addr="0x3922" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3924" addr="0x3924" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3926" addr="0x3926" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3928" addr="0x3928" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_392A" addr="0x392A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_392C" addr="0x392C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_392E" addr="0x392E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3930" addr="0x3930" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3932" addr="0x3932" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3934" addr="0x3934" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3936" addr="0x3936" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3938" addr="0x3938" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_393A" addr="0x393A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_393C" addr="0x393C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_393E" addr="0x393E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3940" addr="0x3940" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3942" addr="0x3942" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3944" addr="0x3944" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3946" addr="0x3946" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3948" addr="0x3948" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_394A" addr="0x394A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_394C" addr="0x394C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_394E" addr="0x394E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3950" addr="0x3950" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3952" addr="0x3952" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3954" addr="0x3954" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3956" addr="0x3956" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3958" addr="0x3958" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_395A" addr="0x395A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_395C" addr="0x395C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_395E" addr="0x395E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3960" addr="0x3960" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3962" addr="0x3962" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3964" addr="0x3964" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3966" addr="0x3966" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3968" addr="0x3968" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_396A" addr="0x396A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_396C" addr="0x396C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_396E" addr="0x396E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3970" addr="0x3970" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3972" addr="0x3972" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3974" addr="0x3974" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3976" addr="0x3976" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3978" addr="0x3978" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_397A" addr="0x397A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_397C" addr="0x397C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_397E" addr="0x397E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3980" addr="0x3980" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3982" addr="0x3982" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3984" addr="0x3984" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3986" addr="0x3986" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3988" addr="0x3988" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_398A" addr="0x398A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_398C" addr="0x398C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_398E" addr="0x398E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3990" addr="0x3990" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3992" addr="0x3992" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3994" addr="0x3994" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3996" addr="0x3996" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3998" addr="0x3998" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_399A" addr="0x399A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_399C" addr="0x399C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_399E" addr="0x399E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39A0" addr="0x39A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39A2" addr="0x39A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39A4" addr="0x39A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39A6" addr="0x39A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39A8" addr="0x39A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39AA" addr="0x39AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39AC" addr="0x39AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39AE" addr="0x39AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39B0" addr="0x39B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39B2" addr="0x39B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39B4" addr="0x39B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39B6" addr="0x39B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39B8" addr="0x39B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39BA" addr="0x39BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39BC" addr="0x39BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39BE" addr="0x39BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39C0" addr="0x39C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39C2" addr="0x39C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39C4" addr="0x39C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39C6" addr="0x39C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39C8" addr="0x39C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39CA" addr="0x39CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39CC" addr="0x39CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39CE" addr="0x39CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39D0" addr="0x39D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39D2" addr="0x39D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39D4" addr="0x39D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39D6" addr="0x39D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39D8" addr="0x39D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39DA" addr="0x39DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39DC" addr="0x39DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39DE" addr="0x39DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39E0" addr="0x39E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39E2" addr="0x39E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39E4" addr="0x39E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39E6" addr="0x39E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39E8" addr="0x39E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39EA" addr="0x39EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39EC" addr="0x39EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39EE" addr="0x39EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39F0" addr="0x39F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39F2" addr="0x39F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39F4" addr="0x39F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39F6" addr="0x39F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39F8" addr="0x39F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39FA" addr="0x39FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39FC" addr="0x39FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_39FE" addr="0x39FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3C00" addr="0x3C00" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9D80"></reg>
		<reg  name="RESERVED_MFR_3C04" addr="0x3C04" space="MFR" span="2" confidential="Y" mask="0x3FFF" display_name="Reserved" range="0x2000 0x1FFF" default="0x0E80" datatype="signed"></reg>
		<reg  name="RESERVED_MFR_3C06" addr="0x3C06" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x0C44"></reg>
		<reg  name="RESERVED_MFR_3C08" addr="0x3C08" space="MFR" span="2" confidential="Y" mask="0x017F" display_name="Reserved" range="0x0000 0x017F" default="0x0004"></reg>
		<reg  name="DELAY_BUFFER_CRC_FAULT_CONTROL" addr="0x3C0A" space="MFR" span="2" mask="0x0007" display_name="delay_buffer_crc_fault_control" range="0x0000 0x0007"><detail>delay_buffer_crc_fault_control</detail>
			<bitfield  name="DELAY_BUFFER_CRC_FAULT_RESET" mask="0x0001" display_name="0: delay_buffer_crc_fault_reset" range="0x0000 0x0001"><detail>delay_buffer_crc_fault_reset</detail></bitfield>
			<bitfield  name="DELAY_BUFFER_CRC_FAULT_EN" mask="0x0002" display_name="1: delay_buffer_crc_fault_en" range="0x0000 0x0001"><detail>delay_buffer_crc_fault_en</detail></bitfield>
			<bitfield  name="DELAY_BUFFER_SYS_CHECK_EN" mask="0x0004" display_name="2: delay_buffer_sys_check_en" range="0x0000 0x0001"><detail>delay_buffer_sys_check_en</detail></bitfield></reg>
		<reg  name="DELAY_BUFFER_LLPCK_RD_WR_OVERLAP" addr="0x3C0C" space="MFR" span="2" mask="0xFFFF" display_name="delay_buffer_llpck_rd_wr_overlap" range="0x0000 0xFFFF" default="0x0516"><detail>Delay buffer llpck read/write overlap</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_00" addr="0x3C10" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_00" range="0x0001 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_01" addr="0x3C12" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_01" range="0x0002 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_02" addr="0x3C14" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_02" range="0x0003 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_03" addr="0x3C16" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_03" range="0x0004 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_04" addr="0x3C18" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_04" range="0x0005 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_05" addr="0x3C1A" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_05" range="0x0006 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_06" addr="0x3C1C" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_06" range="0x0007 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_07" addr="0x3C1E" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_07" range="0x0008 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_08" addr="0x3C20" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_08" range="0x0009 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_09" addr="0x3C22" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_09" range="0x0010 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_10" addr="0x3C24" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_10" range="0x0011 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_11" addr="0x3C26" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_11" range="0x0012 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_12" addr="0x3C28" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_12" range="0x0013 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_13" addr="0x3C2A" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_13" range="0x0014 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_14" addr="0x3C2C" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_14" range="0x0015 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_15" addr="0x3C2E" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_15" range="0x0016 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_16" addr="0x3C30" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_16" range="0x0017 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_17" addr="0x3C32" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_17" range="0x0018 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_18" addr="0x3C34" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_18" range="0x0019 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_19" addr="0x3C36" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_19" range="0x0020 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_20" addr="0x3C38" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_20" range="0x0021 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_A" addr="0x3C40" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_a" range="0x0022 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_B" addr="0x3C42" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_b" range="0x0023 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_C" addr="0x3C44" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_c" range="0x0024 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_D" addr="0x3C46" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_d" range="0x0025 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_E" addr="0x3C48" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_e" range="0x0026 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_F" addr="0x3C4A" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_f" range="0x0027 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_G" addr="0x3C4C" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_g" range="0x0028 0x0FFF"><detail>Storage location for booster montior calibration data</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_H" addr="0x3C4E" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_h" range="0x0029 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_0" addr="0x3C50" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_0" range="0x0030 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_1" addr="0x3C52" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_1" range="0x0031 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_2" addr="0x3C54" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_2" range="0x0032 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_3" addr="0x3C56" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_3" range="0x0033 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_4" addr="0x3C58" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_4" range="0x0034 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_5" addr="0x3C5A" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_5" range="0x0035 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS0_VMON_CAL_SLOPE_6" addr="0x3C5C" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens0_vmon_cal_slope_6" range="0x0036 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_0" addr="0x3C60" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_0" range="0x0037 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_1" addr="0x3C62" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_1" range="0x0038 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_2" addr="0x3C64" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_2" range="0x0039 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_3" addr="0x3C66" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_3" range="0x0040 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_4" addr="0x3C68" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_4" range="0x0041 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_5" addr="0x3C6A" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_5" range="0x0042 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_6" addr="0x3C6C" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_6" range="0x0043 0x0FFF"><detail>Storage location for voltage montior calibration data</detail></reg>
		<reg  name="ASIL_CHECK_ENABLES_00" addr="0x3F60" space="MFR" span="2" mask="0xFFC1" display_name="asil_check_enables_00" range="0x0000 0xFFC1"><detail>asil_check_enables_00</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ASIL_CHK_EXT_CLK_PARAM" mask="0x0200" display_name="9: asil_chk_ext_clk_param" range="0x0000 0x0001"><detail>asil_chk_ext_clk_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_PIX_PARAM" mask="0x0400" display_name="10: asil_chk_clk_pix_param" range="0x0000 0x0001"><detail>asil_chk_clk_pix_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_OP_PARAM" mask="0x0800" display_name="11: asil_chk_clk_op_param" range="0x0000 0x0001"><detail>asil_chk_clk_op_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_REG_PARAM" mask="0x1000" display_name="12: asil_chk_clk_reg_param" range="0x0000 0x0001"><detail>asil_chk_clk_reg_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_PIX_100_PARAM" mask="0x2000" display_name="13: asil_chk_clk_pix_100_param" range="0x0000 0x0001"><detail>asil_chk_clk_pix_100_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_OP_100_PARAM" mask="0x4000" display_name="14: asil_chk_clk_op_100_param" range="0x0000 0x0001"><detail>asil_chk_clk_op_100_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_REG_100_PARAM" mask="0x8000" display_name="15: asil_chk_clk_reg_100_param" range="0x0000 0x0001"><detail>asil_chk_clk_reg_100_param</detail></bitfield></reg>
		<reg  name="ASIL_CHECK_ENABLES_01" addr="0x3F62" space="MFR" span="2" mask="0xFFFF" display_name="asil_check_enables_01" range="0x0000 0xFFFF"><detail>asil_check_enables_01</detail>
			<bitfield  name="CHECK_CRT" mask="0x0001" display_name="0: check_crt" range="0x0000 0x0001"><detail>check_crt</detail></bitfield>
			<bitfield  name="CHECK_MT1" mask="0x0002" display_name="1: check_mt1" range="0x0000 0x0001"><detail>check_mt1</detail></bitfield>
			<bitfield  name="CHECK_MT2" mask="0x0004" display_name="2: check_mt2" range="0x0000 0x0001"><detail>check_mt2</detail></bitfield>
			<bitfield  name="CHECK_OT1_LOW" mask="0x0008" display_name="3: check_ot1_low" range="0x0000 0x0001"><detail>check_ot1_low</detail></bitfield>
			<bitfield  name="CHECK_OT1_HIGH" mask="0x0010" display_name="4: check_ot1_high" range="0x0000 0x0001"><detail>check_ot1_high</detail></bitfield>
			<bitfield  name="CHECK_OT2_LOW" mask="0x0020" display_name="5: check_ot2_low" range="0x0000 0x0001"><detail>check_ot2_low</detail></bitfield>
			<bitfield  name="CHECK_OT2_HIGH" mask="0x0040" display_name="6: check_ot2_high" range="0x0000 0x0001"><detail>check_ot2_high</detail></bitfield>
			<bitfield  name="CHECK_ZT_AB_LEGAL" mask="0x0080" display_name="7: check_zt_ab_legal" range="0x0000 0x0001"><detail>check_zt_ab_legal</detail></bitfield>
			<bitfield  name="CHECK_ZT_AB_VALUE" mask="0x0100" display_name="8: check_zt_ab_value" range="0x0000 0x0001"><detail>check_zt_ab_value</detail></bitfield>
			<bitfield  name="CHECK_ZT_BA_LEGAL" mask="0x0200" display_name="9: check_zt_ba_legal" range="0x0000 0x0001"><detail>check_zt_ba_legal</detail></bitfield>
			<bitfield  name="CHECK_ZT_BA_VALUE" mask="0x0400" display_name="10: check_zt_ba_value" range="0x0000 0x0001"><detail>check_zt_ba_value</detail></bitfield>
			<bitfield  name="CHECK_PT1" mask="0x0800" display_name="11: check_pt1" range="0x0000 0x0001"><detail>check_pt1</detail></bitfield>
			<bitfield  name="CHECK_PT2" mask="0x1000" display_name="12: check_pt2" range="0x0000 0x0001"><detail>check_pt2</detail></bitfield>
			<bitfield  name="CHECK_RRC_LEGAL" mask="0x2000" display_name="13: check_rrc_legal" range="0x0000 0x0001"><detail>check_rrc_legal</detail></bitfield>
			<bitfield  name="CHECK_RRC_ADDR" mask="0x4000" display_name="14: check_rrc_addr" range="0x0000 0x0001"><detail>check_rrc_addr</detail></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ASIL_CHECK_ENABLES_02" addr="0x3F64" space="MFR" span="2" mask="0x7377" display_name="asil_check_enables_02" range="0x0000 0x7377"><detail>asil_check_enables_02</detail>
			<bitfield  name="EMBEDDED_CRC_ENABLE" mask="0x0001" display_name="0: embedded_crc_enable" range="0x0000 0x0001"><detail>embedded_crc_enable</detail></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DBLC_RAM_ECC_DED_ENABLE" mask="0x0010" display_name="4: dblc_ram_ecc_ded_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_ded_enable</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_SEC_ENABLE" mask="0x0020" display_name="5: dblc_ram_ecc_sec_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_sec_enable</detail></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQUENCER_ECC_STATUS_ENABLE" mask="0x1000" display_name="12: sequencer_ecc_status_enable" range="0x0000 0x0001"><detail>sequencer_ecc_status_enable</detail></bitfield>
			<bitfield  name="DTR_CRC_ENABLE" mask="0x2000" display_name="13: dtr_crc_enable" range="0x0000 0x0001"><detail>DTR_crc_enable</detail></bitfield>
			<bitfield  name="ROW_FRAME_CRC_ENABLE" mask="0x4000" display_name="14: row_frame_crc_enable" range="0x0000 0x0001"><detail>row_frame_crc_enable</detail></bitfield></reg>
		<reg  name="ASIL_STARTUP_ENABLES_00" addr="0x3F66" space="MFR" span="2" mask="0x01FF" display_name="asil_startup_enables_00" range="0x0000 0x01FF"><detail>asil_startup_enables_00</detail>
			<bitfield  name="EN_M3ROM_SCAN" mask="0x0001" display_name="0: en_m3rom_scan" range="0x0000 0x0001"><detail>en_m3rom_scan</detail></bitfield>
			<bitfield  name="EN_OTPM_SCAN" mask="0x0002" display_name="1: en_otpm_scan" range="0x0000 0x0001"><detail>en_otpm_scan</detail></bitfield>
			<bitfield  name="EN_IREG_SCAN" mask="0x0004" display_name="2: en_ireg_scan" range="0x0000 0x0001"><detail>en_ireg_scan</detail></bitfield>
			<bitfield  name="EN_PDI_SCAN" mask="0x0008" display_name="3: en_pdi_scan" range="0x0000 0x0001"><detail>en_pdi_scan</detail></bitfield>
			<bitfield  name="EN_STARTUP_BIST" mask="0x0010" display_name="4: en_startup_bist" range="0x0000 0x0001"><detail>en_startup_bist</detail></bitfield>
			<bitfield  name="STARTUP_BIST_RESTART" mask="0x0020" display_name="5: startup_bist_restart" range="0x0000 0x0001"><detail>startup_bist_restart</detail></bitfield>
			<bitfield  name="EN_TEST_FRAME" mask="0x0040" display_name="6: en_test_frame" range="0x0000 0x0001"><detail>en_test_frame</detail></bitfield>
			<bitfield  name="MASK_TEST_FRAME" mask="0x0080" display_name="7: mask_test_frame" range="0x0000 0x0001"><detail>mask_test_frame</detail></bitfield>
			<bitfield  name="STARTUP_BIST_SYS_CHECK_EN" mask="0x0100" display_name="8: startup_bist_sys_check_en" range="0x0000 0x0001"><detail>startup_bist_sys_check_en</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_00" addr="0x3F68" space="MFR" span="2" mask="0xFFC1" display_name="asil_pin_enables_00" range="0x0000 0xFFC1"><detail>asil_pin_enables_00</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ASIL_PIN_EXT_CLK_PARAM" mask="0x0200" display_name="9: asil_pin_ext_clk_param" range="0x0000 0x0001"><detail>asil_pin_ext_clk_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_PIX_PARAM" mask="0x0400" display_name="10: asil_pin_clk_pix_param" range="0x0000 0x0001"><detail>asil_pin_clk_pix_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_OP_PARAM" mask="0x0800" display_name="11: asil_pin_clk_op_param" range="0x0000 0x0001"><detail>asil_pin_clk_op_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_REG_PARAM" mask="0x1000" display_name="12: asil_pin_clk_reg_param" range="0x0000 0x0001"><detail>asil_pin_clk_reg_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_PIX_100_PARAM" mask="0x2000" display_name="13: asil_pin_clk_pix_100_param" range="0x0000 0x0001"><detail>asil_pin_clk_pix_100_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_OP_100_PARAM" mask="0x4000" display_name="14: asil_pin_clk_op_100_param" range="0x0000 0x0001"><detail>asil_pin_clk_op_100_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_REG_100_PARAM" mask="0x8000" display_name="15: asil_pin_clk_reg_100_param" range="0x0000 0x0001"><detail>asil_pin_clk_reg_100_param</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_01" addr="0x3F6A" space="MFR" span="2" mask="0xFFFF" display_name="asil_pin_enables_01" range="0x0000 0xFFFF"><detail>asil_pin_enables_01</detail>
			<bitfield  name="EN_PIN_CRT" mask="0x0001" display_name="0: en_pin_crt" range="0x0000 0x0001"><detail>en_pin_crt</detail></bitfield>
			<bitfield  name="EN_PIN_MT1" mask="0x0002" display_name="1: en_pin_mt1" range="0x0000 0x0001"><detail>en_pin_mt1</detail></bitfield>
			<bitfield  name="EN_PIN_MT2" mask="0x0004" display_name="2: en_pin_mt2" range="0x0000 0x0001"><detail>en_pin_mt2</detail></bitfield>
			<bitfield  name="EN_PIN_OT1_LOW" mask="0x0008" display_name="3: en_pin_ot1_low" range="0x0000 0x0001"><detail>en_pin_ot1_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT1_HIGH" mask="0x0010" display_name="4: en_pin_ot1_high" range="0x0000 0x0001"><detail>en_pin_ot1_high</detail></bitfield>
			<bitfield  name="EN_PIN_OT2_LOW" mask="0x0020" display_name="5: en_pin_ot2_low" range="0x0000 0x0001"><detail>en_pin_ot2_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT2_HIGH" mask="0x0040" display_name="6: en_pin_ot2_high" range="0x0000 0x0001"><detail>en_pin_ot2_high</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_AB_LEGAL" mask="0x0080" display_name="7: en_pin_zt_ab_legal" range="0x0000 0x0001"><detail>en_pin_zt_ab_legal</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_AB_VALUE" mask="0x0100" display_name="8: en_pin_zt_ab_value" range="0x0000 0x0001"><detail>en_pin_zt_ab_value</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_BA_LEGAL" mask="0x0200" display_name="9: en_pin_zt_ba_legal" range="0x0000 0x0001"><detail>en_pin_zt_ba_legal</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_BA_VALUE" mask="0x0400" display_name="10: en_pin_zt_ba_value" range="0x0000 0x0001"><detail>en_pin_zt_ba_value</detail></bitfield>
			<bitfield  name="EN_PIN_PT1" mask="0x0800" display_name="11: en_pin_pt1" range="0x0000 0x0001"><detail>en_pin_pt1</detail></bitfield>
			<bitfield  name="EN_PIN_PT2" mask="0x1000" display_name="12: en_pin_pt2" range="0x0000 0x0001"><detail>en_pin_pt2</detail></bitfield>
			<bitfield  name="EN_PIN_RRC_LEGAL" mask="0x2000" display_name="13: en_pin_rrc_legal" range="0x0000 0x0001"><detail>en_pin_rrc_legal</detail></bitfield>
			<bitfield  name="EN_PIN_RRC_ADDR" mask="0x4000" display_name="14: en_pin_rrc_addr" range="0x0000 0x0001"><detail>en_pin_rrc_addr</detail></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_02" addr="0x3F6C" space="MFR" span="2" mask="0x7377" display_name="asil_pin_enables_02" range="0x0000 0x7377"><detail>asil_pin_enables_02</detail>
			<bitfield  name="EMBEDDED_CRC_PIN_ENABLE" mask="0x0001" display_name="0: embedded_crc_pin_enable" range="0x0000 0x0001"><detail>embedded_crc_pin_enable</detail></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DBLC_RAM_ECC_DED_PIN_ENABLE" mask="0x0010" display_name="4: dblc_ram_ecc_ded_pin_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_ded_pin_enable</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_SEC_PIN_ENABLE" mask="0x0020" display_name="5: dblc_ram_ecc_sec_pin_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_sec_pin_enable</detail></bitfield>
			<bitfield  name="DBLC_STATE_PARITY_PIN_ENABLE" mask="0x0040" display_name="6: dblc_state_parity_pin_enable" range="0x0000 0x0001"><detail>dblc_state_parity_pin_enable</detail></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQUENCER_ECC_STATUS_PIN_ENABLE" mask="0x1000" display_name="12: sequencer_ecc_status_pin_enable" range="0x0000 0x0001"><detail>sequencer_ecc_status_pin_enable</detail></bitfield>
			<bitfield  name="DTR_CRC_PIN_ENABLE" mask="0x2000" display_name="13: dtr_crc_pin_enable" range="0x0000 0x0001"><detail>dtr_crc_pin_enable</detail></bitfield>
			<bitfield  name="ROW_FRAME_CRC_PIN_ENABLE" mask="0x4000" display_name="14: row_frame_crc_pin_enable" range="0x0000 0x0001"><detail>row_frame_crc_pin_enable</detail></bitfield></reg>
		<reg  name="ASIL_STARTUP_PIN_ENABLES_00" addr="0x3F6E" space="MFR" span="2" mask="0x000F" display_name="asil_startup_pin_enables_00" range="0x0000 0x000F"><detail>asil_startup_pin_enables_00</detail>
			<bitfield  name="PIN_ENABLE_M3_ROM_SCAN" mask="0x0001" display_name="0: pin_enable_m3_rom_scan" range="0x0000 0x0001"><detail>pin_enable_m3_rom_scan</detail></bitfield>
			<bitfield  name="PIN_ENABLE_OTPM_CACHE_SCAN" mask="0x0002" display_name="1: pin_enable_otpm_cache_scan" range="0x0000 0x0001"><detail>pin_enable_otpm_cache_scan</detail></bitfield>
			<bitfield  name="PIN_ENABLE_REGISTER_SCAN" mask="0x0004" display_name="2: pin_enable_register_scan" range="0x0000 0x0001"><detail>pin_enable_register_scan</detail></bitfield>
			<bitfield  name="PIN_ENABLE_PDI_CACHE_SCAN" mask="0x0008" display_name="3: pin_enable_pdi_cache_scan" range="0x0000 0x0001"><detail>pin_enable_pdi_cache_scan</detail></bitfield></reg>
		<reg  name="PROCESS_DTR" addr="0x3F70" space="MFR" span="2" mask="0x0FFE" display_name="process_dtr" range="0x0000 0x0FFE"><detail>process_dtr</detail>
			<bitfield  name="DTR_RNC" mask="0x0002" display_name="1: dtr_rnc" range="0x0000 0x0001"><detail>dtr_rnc</detail></bitfield>
			<bitfield  name="DTR_RNC_DITHER" mask="0x0004" display_name="2: dtr_rnc_dither" range="0x0000 0x0001"><detail>dtr_rnc_dither</detail></bitfield>
			<bitfield  name="DTR_DBLC" mask="0x0008" display_name="3: dtr_dblc" range="0x0000 0x0001"><detail>dtr_dblc</detail></bitfield>
			<bitfield  name="DTR_DEF_CORR" mask="0x0010" display_name="4: dtr_def_corr" range="0x0000 0x0001"><detail>dtr_def_corr</detail></bitfield>
			<bitfield  name="DTR_PRE_HDR_GAIN" mask="0x0020" display_name="5: dtr_pre_hdr_gain" range="0x0000 0x0001"><detail>dtr_pre_hdr_gain</detail></bitfield>
			<bitfield  name="DTR_PRE_HDR_GAIN_DITHER" mask="0x0040" display_name="6: dtr_pre_hdr_gain_dither" range="0x0000 0x0001"><detail>dtr_pre_hdr_gain_dither</detail></bitfield>
			<bitfield  name="DTR_POST_HDR_GAIN" mask="0x0080" display_name="7: dtr_post_hdr_gain" range="0x0000 0x0001"><detail>dtr_post_hdr_gain</detail></bitfield>
			<bitfield  name="DTR_POST_HDR_GAIN_DITHER" mask="0x0100" display_name="8: dtr_post_hdr_gain_dither" range="0x0000 0x0001"><detail>dtr_post_hdr_gain_dither</detail></bitfield>
			<bitfield  name="DTR_PEDESTAL" mask="0x0200" display_name="9: dtr_pedestal" range="0x0000 0x0001"><detail>dtr_pedestal</detail></bitfield>
			<bitfield  name="DTR_NOISE_PEDESTAL" mask="0x0400" display_name="10: dtr_noise_pedestal" range="0x0000 0x0001"><detail>dtr_noise_pedestal</detail></bitfield>
			<bitfield  name="DTR_BARRIER_DITHER" mask="0x0800" display_name="11: dtr_barrier_dither" range="0x0000 0x0001"><detail>dtr_barrier_dither</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3F80" addr="0x3F80" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x001F"></reg>
		<reg  name="TEMPVSENS0_TMG_CTRL" addr="0x3F90" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens0_tmg_ctrl" range="0x0000 0xFFFF" default="0x0D00"><detail>tempvsens0_tmg_ctrl</detail>
			<bitfield  name="VMON0_START_CONVERSION_STREAM" mask="0x0001" display_name="0: vmon0_start_conversion_stream" range="0x0000 0x0001"><detail>vmon0_start_conversion_stream</detail></bitfield>
			<bitfield  name="VMON0_START_CONVERSION_STANDBY" mask="0x0002" display_name="1: vmon0_start_conversion_standby" range="0x0000 0x0001"><detail>vmon0_start_conversion_standby</detail></bitfield>
			<bitfield  name="VMON0_ADDR_CONT" mask="0x0004" display_name="2: vmon0_addr_cont" range="0x0000 0x0001"><detail>vmon0_addr_cont</detail></bitfield>
			<bitfield  name="VMON0_CLEAR_VALUES" mask="0x0008" display_name="3: vmon0_clear_values" range="0x0000 0x0001"><detail>vmon0_clear_values</detail></bitfield>
			<bitfield  name="TEMP0_TEST_CTRL" mask="0x00F0" display_name="4-7: temp0_test_ctrl" range="0x0000 0x000F"><detail>temp0_test_ctrl</detail></bitfield>
			<bitfield  name="TEMPSENS0_DIV_BY_N" mask="0x1F00" display_name="8-12: tempsens0_div_by_n" range="0x0000 0x001F"><detail>tempsens0_div_by_n</detail></bitfield>
			<bitfield  name="VMON0_TRIG_CONT" mask="0x2000" display_name="13: vmon0_trig_cont" range="0x0000 0x0001"><detail>vmon0_trig_cont</detail></bitfield>
			<bitfield  name="TEMP0_TRIG_CONT" mask="0x4000" display_name="14: temp0_trig_cont" range="0x0000 0x0001"><detail>temp0_trig_cont</detail></bitfield>
			<bitfield  name="TEMP0_ADDR_LOCK" mask="0x8000" display_name="15: temp0_addr_lock" range="0x0000 0x0001"><detail>temp0_addr_lock</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_TMG_CTRL" addr="0x3F92" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens1_tmg_ctrl" range="0x0000 0xFFFF" default="0x0D00"><detail>tempvsens1_tmg_ctrl</detail>
			<bitfield  name="VMON1_START_CONVERSION_STREAM" mask="0x0001" display_name="0: vmon1_start_conversion_stream" range="0x0000 0x0001"><detail>vmon1_start_conversion_stream</detail></bitfield>
			<bitfield  name="VMON1_START_CONVERSION_STANDBY" mask="0x0002" display_name="1: vmon1_start_conversion_standby" range="0x0000 0x0001"><detail>vmon1_start_conversion_standby</detail></bitfield>
			<bitfield  name="VMON1_ADDR_CONT" mask="0x0004" display_name="2: vmon1_addr_cont" range="0x0000 0x0001"><detail>vmon1_addr_cont</detail></bitfield>
			<bitfield  name="VMON1_CLEAR_VALUES" mask="0x0008" display_name="3: vmon1_clear_values" range="0x0000 0x0001"><detail>vmon1_clear_values</detail></bitfield>
			<bitfield  name="TEMP1_TEST_CTRL" mask="0x00F0" display_name="4-7: temp1_test_ctrl" range="0x0000 0x000F"><detail>temp1_test_ctrl</detail></bitfield>
			<bitfield  name="TEMPSENS1_DIV_BY_N" mask="0x1F00" display_name="8-12: tempsens1_div_by_n" range="0x0000 0x001F"><detail>tempsens1_div_by_n</detail></bitfield>
			<bitfield  name="VMON1_TRIG_CONT" mask="0x2000" display_name="13: vmon1_trig_cont" range="0x0000 0x0001"><detail>vmon1_trig_cont</detail></bitfield>
			<bitfield  name="TEMP1_TRIG_CONT" mask="0x4000" display_name="14: temp1_trig_cont" range="0x0000 0x0001"><detail>temp1_trig_cont</detail></bitfield>
			<bitfield  name="TEMP1_ADDR_LOCK" mask="0x8000" display_name="15: temp1_addr_lock" range="0x0000 0x0001"><detail>temp1_addr_lock</detail></bitfield></reg>
		<reg  name="TEMPVSENS0_FLAG_CTRL" addr="0x3F94" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens0_flag_ctrl" range="0x0000 0xFFFF" default="0xFFFE"><detail>tempvsens0_flag_ctrl</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="TEMPSENS0_YELLOW_HYST" mask="0x0006" display_name="1-2: tempsens0_yellow_hyst" range="0x0000 0x0003"><detail>tempsens0_yellow_hyst</detail></bitfield>
			<bitfield  name="TEMPSENS0_YELLOW_OFF_RED" mask="0x0038" display_name="3-5: tempsens0_yellow_off_red" range="0x0000 0x0007"><detail>tempsens0_yellow_off_red</detail></bitfield>
			<bitfield  name="TEMPSENS0_RED_TEMP_CODE" mask="0xFFC0" display_name="6-15: tempsens0_red_temp_code" range="0x0000 0x03FF"><detail>tempsens0_red_temp_code</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_FLAG_CTRL" addr="0x3F96" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens1_flag_ctrl" range="0x0000 0xFFFF" default="0xFFFE"><detail>tempvsens1_flag_ctrl</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="TEMPSENS1_YELLOW_HYST" mask="0x0006" display_name="1-2: tempsens1_yellow_hyst" range="0x0000 0x0003"><detail>tempsens1_yellow_hyst</detail></bitfield>
			<bitfield  name="TEMPSENS1_YELLOW_OFF_RED" mask="0x0038" display_name="3-5: tempsens1_yellow_off_red" range="0x0000 0x0007"><detail>tempsens1_yellow_off_red</detail></bitfield>
			<bitfield  name="TEMPSENS1_RED_TEMP_CODE" mask="0xFFC0" display_name="6-15: tempsens1_red_temp_code" range="0x0000 0x03FF"><detail>tempsens1_red_temp_code</detail></bitfield></reg>
		<reg  name="TEMPVSENS_ADDR_CTRL" addr="0x3F98" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens_addr_ctrl" range="0x0000 0xFFFF" default="0x0055"><detail>tempvsens_addr_ctrl</detail>
			<bitfield  name="VMON0_TEST_CTRL_I" mask="0x000F" display_name="0-3: vmon0_test_ctrl_i" range="0x0000 0x000F"><detail>vmon0_test_ctrl_i</detail></bitfield>
			<bitfield  name="VMON1_TEST_CTRL_I" mask="0x00F0" display_name="4-7: vmon1_test_ctrl_i" range="0x0000 0x000F"><detail>vmon1_test_ctrl_i</detail></bitfield>
			<bitfield  name="BITS_8_15" confidential="Y" mask="0xFF00" display_name="8-15: Reserved" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="TEMPVSENS0_BOOST_SAMP_CTRL" addr="0x3F9A" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens0_boost_samp_ctrl" range="0x0000 0xFFFF"><detail>tempvsens0_boost_samp_ctrl</detail>
			<bitfield  name="SAMP_START_CONV_STRM" mask="0x0001" display_name="0: samp_start_conv_strm" range="0x0000 0x0001"><detail>samp_start_conv_strm</detail></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SAMP_CLEAR_VALUES" mask="0x0008" display_name="3: samp_clear_values" range="0x0000 0x0001"><detail>samp_clear_values</detail></bitfield>
			<bitfield  name="SAMP_MUX_ADDR_I" mask="0x01F0" display_name="4-8: samp_mux_addr_i" range="0x0000 0x001F"><detail>samp_mux_addr_i</detail></bitfield>
			<bitfield  name="BITS_9_11" confidential="Y" mask="0x0E00" display_name="9-11: Reserved" range="0x0000 0x0007"></bitfield>
			<bitfield  name="SAMP_AGND" mask="0x1000" display_name="12: samp_agnd" range="0x0000 0x0001"><detail>samp_agnd</detail></bitfield>
			<bitfield  name="SAMP_NO_PRECONDITION" mask="0x2000" display_name="13: samp_no_precondition" range="0x0000 0x0001"><detail>samp_no_precondition</detail></bitfield>
			<bitfield  name="SAMP_TRIG_CONT" mask="0x4000" display_name="14: samp_trig_cont" range="0x0000 0x0001"><detail>samp_trig_cont</detail></bitfield>
			<bitfield  name="SAMP_ADDR_CONT" mask="0x8000" display_name="15: samp_addr_cont" range="0x0000 0x0001"><detail>samp_addr_cont</detail></bitfield></reg>
		<reg  name="EMBED_CRC_MAP00" addr="0x5100" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map00" range="0x0000 0xFFFF" default="0x0002"><detail>embed_crc_map00</detail></reg>
		<reg  name="EMBED_CRC_MAP01" addr="0x5102" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map01" range="0x0000 0xFFFF"><detail>embed_crc_map01</detail></reg>
		<reg  name="EMBED_CRC_MAP02" addr="0x5104" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map02" range="0x0000 0xFFFF" default="0x0100"><detail>embed_crc_map02</detail></reg>
		<reg  name="EMBED_CRC_MAP03" addr="0x5106" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map03" range="0x0000 0xFFFF" default="0x0001"><detail>embed_crc_map03</detail></reg>
		<reg  name="EMBED_CRC_MAP04" addr="0x5108" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map04" range="0x0000 0xFFFF"><detail>embed_crc_map04</detail></reg>
		<reg  name="EMBED_CRC_MAP05" addr="0x510A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map05" range="0x0000 0xFFFF"><detail>embed_crc_map05</detail></reg>
		<reg  name="EMBED_CRC_MAP06" addr="0x510C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map06" range="0x0000 0xFFFF"><detail>embed_crc_map06</detail></reg>
		<reg  name="EMBED_CRC_MAP07" addr="0x510E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map07" range="0x0000 0xFFFF"><detail>embed_crc_map07</detail></reg>
		<reg  name="EMBED_CRC_MAP08" addr="0x5110" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map08" range="0x0000 0xFFFF"><detail>embed_crc_map08</detail></reg>
		<reg  name="EMBED_CRC_MAP09" addr="0x5112" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map09" range="0x0000 0xFFFF"><detail>embed_crc_map09</detail></reg>
		<reg  name="EMBED_CRC_MAP10" addr="0x5114" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map10" range="0x0000 0xFFFF"><detail>embed_crc_map10</detail></reg>
		<reg  name="EMBED_CRC_MAP11" addr="0x5116" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map11" range="0x0000 0xFFFF"><detail>embed_crc_map11</detail></reg>
		<reg  name="EMBED_CRC_MAP12" addr="0x5118" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map12" range="0x0000 0xFFFF"><detail>embed_crc_map12</detail></reg>
		<reg  name="EMBED_CRC_MAP13" addr="0x511A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map13" range="0x0000 0xFFFF"><detail>embed_crc_map13</detail></reg>
		<reg  name="EMBED_CRC_MAP14" addr="0x511C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map14" range="0x0000 0xFFFF"><detail>embed_crc_map14</detail></reg>
		<reg  name="EMBED_CRC_MAP15" addr="0x511E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map15" range="0x0000 0xFFFF"><detail>embed_crc_map15</detail></reg>
		<reg  name="EMBED_CRC_MAP16" addr="0x5120" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map16" range="0x0000 0xFFFF"><detail>embed_crc_map16</detail></reg>
		<reg  name="EMBED_CRC_MAP17" addr="0x5122" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map17" range="0x0000 0xFFFF"><detail>embed_crc_map17</detail></reg>
		<reg  name="EMBED_CRC_MAP18" addr="0x5124" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map18" range="0x0000 0xFFFF"><detail>embed_crc_map18</detail></reg>
		<reg  name="EMBED_CRC_MAP19" addr="0x5126" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map19" range="0x0000 0xFFFF"><detail>embed_crc_map19</detail></reg>
		<reg  name="EMBED_CRC_MAP20" addr="0x5128" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map20" range="0x0000 0xFFFF"><detail>embed_crc_map20</detail></reg>
		<reg  name="EMBED_CRC_MAP21" addr="0x512A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map21" range="0x0000 0xFFFF"><detail>embed_crc_map21</detail></reg>
		<reg  name="EMBED_CRC_MAP22" addr="0x512C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map22" range="0x0000 0xFFFF"><detail>embed_crc_map22</detail></reg>
		<reg  name="EMBED_CRC_MAP23" addr="0x512E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map23" range="0x0000 0xFFFF"><detail>embed_crc_map23</detail></reg>
		<reg  name="EMBED_CRC_MAP24" addr="0x5130" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map24" range="0x0000 0xFFFF"><detail>embed_crc_map24</detail></reg>
		<reg  name="EMBED_CRC_MAP25" addr="0x5132" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map25" range="0x0000 0xFFFF"><detail>embed_crc_map25</detail></reg>
		<reg  name="EMBED_CRC_MAP26" addr="0x5134" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map26" range="0x0000 0xFFFF"><detail>embed_crc_map26</detail></reg>
		<reg  name="EMBED_CRC_MAP27" addr="0x5136" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map27" range="0x0000 0xFFFF" default="0x0424"><detail>embed_crc_map27</detail></reg>
		<reg  name="EMBED_CRC_MAP28" addr="0x5138" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map28" range="0x0000 0xFFFF"><detail>embed_crc_map28</detail></reg>
		<reg  name="EMBED_CRC_MAP29" addr="0x513A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map29" range="0x0000 0xFFFF"><detail>embed_crc_map29</detail></reg>
		<reg  name="EMBED_CRC_MAP30" addr="0x513C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map30" range="0x0000 0xFFFF"><detail>embed_crc_map30</detail></reg>
		<reg  name="EMBED_CRC_MAP31" addr="0x513E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map31" range="0x0000 0xFFFF"><detail>embed_crc_map31</detail></reg>
		<reg  name="EMBED_CRC_MAP32" addr="0x5140" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map32" range="0x0000 0xFFFF"><detail>embed_crc_map32</detail></reg>
		<reg  name="EMBED_CRC_MAP33" addr="0x5142" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map33" range="0x0000 0xFFFF"><detail>embed_crc_map33</detail></reg>
		<reg  name="EMBED_CRC_MAP34" addr="0x5144" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map34" range="0x0000 0xFFFF"><detail>embed_crc_map34</detail></reg>
		<reg  name="EMBED_CRC_MAP35" addr="0x5146" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map35" range="0x0000 0xFFFF"><detail>embed_crc_map35</detail></reg>
		<reg  name="EMBED_CRC_MAP36" addr="0x5148" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map36" range="0x0000 0xFFFF"><detail>embed_crc_map36</detail></reg>
		<reg  name="EMBED_CRC_MAP37" addr="0x514A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map37" range="0x0000 0xFFFF" default="0x0600"><detail>embed_crc_map37</detail></reg>
		<reg  name="EMBED_CRC_MAP38" addr="0x514C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map38" range="0x0000 0xFFFF" default="0x0080"><detail>embed_crc_map38</detail></reg>
		<reg  name="EMBED_CRC_MAP39" addr="0x514E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map39" range="0x0000 0xFFFF"><detail>embed_crc_map39</detail></reg>
		<reg  name="EMBED_CRC_MAP40" addr="0x5150" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map40" range="0x0000 0xFFFF"><detail>embed_crc_map40</detail></reg>
		<reg  name="EMBED_CRC_MAP41" addr="0x5152" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map41" range="0x0000 0xFFFF"><detail>embed_crc_map41</detail></reg>
		<reg  name="EMBED_CRC_MAP42" addr="0x5154" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map42" range="0x0000 0xFFFF"><detail>embed_crc_map42</detail></reg>
		<reg  name="EMBED_CRC_MAP43" addr="0x5156" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map43" range="0x0000 0xFFFF"><detail>embed_crc_map43</detail></reg>
		<reg  name="EMBED_CRC_MAP44" addr="0x5158" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map44" range="0x0000 0xFFFF"><detail>embed_crc_map44</detail></reg>
		<reg  name="EMBED_CRC_MAP45" addr="0x515A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map45" range="0x0000 0xFFFF"><detail>embed_crc_map45</detail></reg>
		<reg  name="EMBED_CRC_MAP46" addr="0x515C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map46" range="0x0000 0xFFFF"><detail>embed_crc_map46</detail></reg>
		<reg  name="EMBED_CRC_MAP47" addr="0x515E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map47" range="0x0000 0xFFFF"><detail>embed_crc_map47</detail></reg>
		<reg  name="EMBED_CRC_MAP48" addr="0x5160" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map48" range="0x0000 0xFFFF"><detail>embed_crc_map48</detail></reg>
		<reg  name="EMBED_CRC_MAP49" addr="0x5162" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map49" range="0x0000 0xFFFF"><detail>embed_crc_map49</detail></reg>
		<reg  name="EMBED_CRC_MAP50" addr="0x5164" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map50" range="0x0000 0xFFFF"><detail>embed_crc_map50</detail></reg>
		<reg  name="EMBED_CRC_MAP51" addr="0x5166" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map51" range="0x0000 0xFFFF"><detail>embed_crc_map51</detail></reg>
		<reg  name="EMBED_CRC_MAP52" addr="0x5168" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map52" range="0x0000 0xFFFF"><detail>embed_crc_map52</detail></reg>
		<reg  name="EMBED_CRC_MAP53" addr="0x516A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map53" range="0x0000 0xFFFF"><detail>embed_crc_map53</detail></reg>
		<reg  name="EMBED_CRC_MAP54" addr="0x516C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map54" range="0x0000 0xFFFF"><detail>embed_crc_map54</detail></reg>
		<reg  name="EMBED_CRC_MAP55" addr="0x516E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map55" range="0x0000 0xFFFF"><detail>embed_crc_map55</detail></reg>
		<reg  name="EMBED_CRC_MAP56" addr="0x5170" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map56" range="0x0000 0xFFFF"><detail>embed_crc_map56</detail></reg>
		<reg  name="EMBED_CRC_MAP57" addr="0x5172" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map57" range="0x0000 0xFFFF"><detail>embed_crc_map57</detail></reg>
		<reg  name="EMBED_CRC_MAP58" addr="0x5174" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map58" range="0x0000 0xFFFF"><detail>embed_crc_map58</detail></reg>
		<reg  name="EMBED_CRC_MAP59" addr="0x5176" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map59" range="0x0000 0xFFFF"><detail>embed_crc_map59</detail></reg>
		<reg  name="EMBED_CRC_MAP60" addr="0x5178" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map60" range="0x0000 0xFFFF"><detail>embed_crc_map60</detail></reg>
		<reg  name="EMBED_CRC_MAP61" addr="0x517A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map61" range="0x0000 0xFFFF"><detail>embed_crc_map61</detail></reg>
		<reg  name="EMBED_CRC_MAP62" addr="0x517C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map62" range="0x0000 0xFFFF"><detail>embed_crc_map62</detail></reg>
		<reg  name="EMBED_CRC_MAP63" addr="0x517E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map63" range="0x0000 0xFFFF"><detail>embed_crc_map63</detail></reg>



	</registers>

<copyright>
  Copyright (c) 2016 ON Semiconductor.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by ON Semiconductor.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of ON Semiconductor or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   ON SEMICONDUCTOR EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  ON Semiconductor DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, ON Semiconductor DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision: 51603 $
// $Date: 2018-10-30 12:22:12 -0700 (Tue, 30 Oct 2018) $

</revision>
</sensor>
