vendor_name = ModelSim
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_8to1.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/shifter.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_simple.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_rsten_neg.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_rsten.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_reset.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_file.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_en.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_32to1.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_16to1.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_4to1.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_2to1.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Memory.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Instruction_memory.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/hexto7seg.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/hazard_unit.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Extender.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Decoder_4to16.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Decoder_2to4.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/controller.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/COMPUTER_MODULE.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/ALU.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Adder.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Decoder_5to32.v
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/db/Single-Cycle-Risc-V-Processor.cbx.xml
source_file = 1, D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/instructions.hex
design_name = DE1_SOC
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SOC, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SOC, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SOC, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SOC, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SOC, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SOC, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SOC, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SOC, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SOC, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SOC, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SOC, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SOC, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SOC, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SOC, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SOC, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SOC, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SOC, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SOC, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SOC, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SOC, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SOC, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SOC, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SOC, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SOC, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SOC, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SOC, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SOC, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SOC, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SOC, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SOC, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SOC, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SOC, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SOC, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SOC, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SOC, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SOC, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SOC, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SOC, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SOC, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SOC, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SOC, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SOC, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SOC, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SOC, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SOC, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SOC, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SOC, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SOC, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SOC, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SOC, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SOC, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SOC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SOC, 1
instance = comp, \KEY[0]~inputCLKENA0 , KEY[0]~inputCLKENA0, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|pc_adder_4|Add0~1 , my_computer|my_datapath|pc_adder_4|Add0~1, DE1_SOC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|reg_PC|OUT[2] , my_computer|my_datapath|reg_PC|OUT[2], DE1_SOC, 1
instance = comp, \my_computer|my_datapath|pc_adder_4|Add0~5 , my_computer|my_datapath|pc_adder_4|Add0~5, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|reg_PC|OUT[3] , my_computer|my_datapath|reg_PC|OUT[3], DE1_SOC, 1
instance = comp, \hex_4|Decoder0~0 , hex_4|Decoder0~0, DE1_SOC, 1
instance = comp, \hex_4|Decoder0~1 , hex_4|Decoder0~1, DE1_SOC, 1
instance = comp, \hex_4|WideOr0~0 , hex_4|WideOr0~0, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|pc_adder_4|Add0~9 , my_computer|my_datapath|pc_adder_4|Add0~9, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|reg_PC|OUT[4] , my_computer|my_datapath|reg_PC|OUT[4], DE1_SOC, 1
instance = comp, \my_computer|my_datapath|pc_adder_4|Add0~13 , my_computer|my_datapath|pc_adder_4|Add0~13, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|reg_PC|OUT[5] , my_computer|my_datapath|reg_PC|OUT[5], DE1_SOC, 1
instance = comp, \my_computer|my_datapath|pc_adder_4|Add0~17 , my_computer|my_datapath|pc_adder_4|Add0~17, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|reg_PC|OUT[6] , my_computer|my_datapath|reg_PC|OUT[6], DE1_SOC, 1
instance = comp, \my_computer|my_datapath|pc_adder_4|Add0~21 , my_computer|my_datapath|pc_adder_4|Add0~21, DE1_SOC, 1
instance = comp, \my_computer|my_datapath|reg_PC|OUT[7] , my_computer|my_datapath|reg_PC|OUT[7], DE1_SOC, 1
instance = comp, \hex_5|WideOr6~0 , hex_5|WideOr6~0, DE1_SOC, 1
instance = comp, \hex_5|WideOr5~0 , hex_5|WideOr5~0, DE1_SOC, 1
instance = comp, \hex_5|WideOr4~0 , hex_5|WideOr4~0, DE1_SOC, 1
instance = comp, \hex_5|WideOr3~0 , hex_5|WideOr3~0, DE1_SOC, 1
instance = comp, \hex_5|WideOr2~0 , hex_5|WideOr2~0, DE1_SOC, 1
instance = comp, \hex_5|WideOr1~0 , hex_5|WideOr1~0, DE1_SOC, 1
instance = comp, \hex_5|WideOr0~0 , hex_5|WideOr0~0, DE1_SOC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SOC, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SOC, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SOC, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SOC, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SOC, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SOC, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SOC, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SOC, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SOC, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SOC, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SOC, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SOC, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, DE1_SOC, 1
