{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730236321132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730236321133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 15:12:01 2024 " "Processing started: Tue Oct 29 15:12:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730236321133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236321133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236321133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730236321422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730236321422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Regfile_tb " "Found entity 1: ALU_Regfile_tb" {  } { { "ALU_Regfile_tb.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/ALU_Regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730236326749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupproject3710.v 1 1 " "Found 1 design units, including 1 entities, in source file groupproject3710.v" { { "Info" "ISGN_ENTITY_NAME" "1 GroupProject3710 " "Found entity 1: GroupProject3710" {  } { { "GroupProject3710.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Memory_tb " "Found entity 1: Datapath_Memory_tb" {  } { { "Datapath_Memory_tb.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/Datapath_Memory_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flops.v 2 2 " "Found 2 design units, including 2 entities, in source file flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flops.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/flops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326754 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopr " "Found entity 2: flopr" {  } { { "flops.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/flops.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 2 2 " "Found 2 design units, including 2 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326755 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730236326756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm datapath.v(24) " "Verilog HDL Implicit Net warning at datapath.v(24): created implicit net for \"imm\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signext_sign datapath.v(24) " "Verilog HDL Implicit Net warning at datapath.v(24): created implicit net for \"signext_sign\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ext datapath.v(24) " "Verilog HDL Implicit Net warning at datapath.v(24): created implicit net for \"imm_ext\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcen datapath.v(27) " "Verilog HDL Implicit Net warning at datapath.v(27): created implicit net for \"pcen\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_out datapath.v(27) " "Verilog HDL Implicit Net warning at datapath.v(27): created implicit net for \"pc_out\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc datapath.v(27) " "Verilog HDL Implicit Net warning at datapath.v(27): created implicit net for \"pc\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd1 datapath.v(28) " "Verilog HDL Implicit Net warning at datapath.v(28): created implicit net for \"rd1\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rsrc datapath.v(28) " "Verilog HDL Implicit Net warning at datapath.v(28): created implicit net for \"Rsrc\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd2 datapath.v(29) " "Verilog HDL Implicit Net warning at datapath.v(29): created implicit net for \"rd2\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rdest datapath.v(29) " "Verilog HDL Implicit Net warning at datapath.v(29): created implicit net for \"Rdest\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wa datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"wa\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Imm datapath.v(34) " "Verilog HDL Implicit Net warning at datapath.v(34): created implicit net for \"Imm\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_out datapath.v(34) " "Verilog HDL Implicit Net warning at datapath.v(34): created implicit net for \"mem_out\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_out datapath.v(34) " "Verilog HDL Implicit Net warning at datapath.v(34): created implicit net for \"alu_out\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wd datapath.v(34) " "Verilog HDL Implicit Net warning at datapath.v(34): created implicit net for \"wd\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alua_out datapath.v(36) " "Verilog HDL Implicit Net warning at datapath.v(36): created implicit net for \"alua_out\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alub_out datapath.v(37) " "Verilog HDL Implicit Net warning at datapath.v(37): created implicit net for \"alub_out\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regwrite datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"regwrite\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ra1 datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"ra1\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ra2 datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"ra2\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src1 datapath.v(41) " "Verilog HDL Implicit Net warning at datapath.v(41): created implicit net for \"src1\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src2 datapath.v(41) " "Verilog HDL Implicit Net warning at datapath.v(41): created implicit net for \"src2\"" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(24) " "Verilog HDL Instantiation warning at datapath.v(24): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730236326757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GroupProject3710 " "Elaborating entity \"GroupProject3710\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730236326779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "GroupProject3710.v" "regfile1" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326780 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(19) " "Verilog HDL Display System Task info at regfile.v(19): Loading register file" {  } { { "regfile.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326781 "|GroupProject3710|regfile:regfile1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(22) " "Verilog HDL Display System Task info at regfile.v(22): done with RF load" {  } { { "regfile.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326781 "|GroupProject3710|regfile:regfile1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(32) " "Verilog HDL assignment warning at regfile.v(32): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730236326781 "|GroupProject3710|regfile:regfile1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(33) " "Verilog HDL assignment warning at regfile.v(33): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730236326781 "|GroupProject3710|regfile:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:alucontrol1 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:alucontrol1\"" {  } { { "GroupProject3710.v" "alucontrol1" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "GroupProject3710.v" "alu1" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326782 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSR alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"PSR\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730236326783 "|GroupProject3710|alu:alu1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSR\[5\] alu.v(8) " "Output port \"PSR\[5\]\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730236326783 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[0\] alu.v(13) " "Inferred latch for \"PSR\[0\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326783 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[1\] alu.v(13) " "Inferred latch for \"PSR\[1\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326783 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[2\] alu.v(13) " "Inferred latch for \"PSR\[2\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326783 "|GroupProject3710|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:MEM " "Elaborating entity \"bram\" for hierarchy \"bram:MEM\"" {  } { { "GroupProject3710.v" "MEM" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326791 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory bram.v(18) " "Verilog HDL Display System Task info at bram.v(18): Loading memory" {  } { { "bram.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326794 "|GroupProject3710|bram:MEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading bram.v(20) " "Verilog HDL Display System Task info at bram.v(20): done loading" {  } { { "bram.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326795 "|GroupProject3710|bram:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:flop_a " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:flop_a\"" {  } { { "GroupProject3710.v" "flop_a" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_a " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_a\"" {  } { { "GroupProject3710.v" "mux_a" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730236326822 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "shift shifter " "Node instance \"shift\" instantiates undefined entity \"shifter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "GroupProject3710.v" "shift" { Text "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1730236326827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/output_files/GroupProject3710.map.smsg " "Generated suppressed messages file C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/output_files/GroupProject3710.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730236326882 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 15:12:06 2024 " "Processing ended: Tue Oct 29 15:12:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730236326882 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730236326882 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730236326882 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236326882 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730236327473 ""}
