Timing Analyzer report for display
Thu Dec 14 08:44:37 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'seg_led:seg_led_inst|sel_r[0]'
 12. Setup: 'sys_clk'
 13. Setup: 'seg_led:seg_led_inst|display_divider:u10|clk_p'
 14. Hold: 'seg_led:seg_led_inst|sel_r[0]'
 15. Hold: 'seg_led:seg_led_inst|display_divider:u10|clk_p'
 16. Hold: 'sys_clk'
 17. Recovery: 'seg_led:seg_led_inst|sel_r[0]'
 18. Removal: 'seg_led:seg_led_inst|sel_r[0]'
 19. Setup Transfers
 20. Hold Transfers
 21. Recovery Transfers
 22. Removal Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths Summary
 26. Clock Status Summary
 27. Unconstrained Input Ports
 28. Unconstrained Output Ports
 29. Unconstrained Input Ports
 30. Unconstrained Output Ports
 31. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; display                                                ;
; Device Family         ; MAX II                                                 ;
; Device Name           ; EPM1270T144C5                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Slow Model                                             ;
; Rise/Fall Delays      ; Unavailable                                            ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; seg_led:seg_led_inst|display_divider:u10|clk_p ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { seg_led:seg_led_inst|display_divider:u10|clk_p } ;
; seg_led:seg_led_inst|sel_r[0]                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { seg_led:seg_led_inst|sel_r[0] }                  ;
; sys_clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }                                        ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                            ;
+------------+-----------------+------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                    ;
+------------+-----------------+------------------------------------------------+-------------------------+
; 85.7 MHz   ; 85.7 MHz        ; sys_clk                                        ;                         ;
; 201.94 MHz ; 104.47 MHz      ; seg_led:seg_led_inst|sel_r[0]                  ; limit due to hold check ;
; 304.51 MHz ; 304.51 MHz      ; seg_led:seg_led_inst|display_divider:u10|clk_p ;                         ;
+------------+-----------------+------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Setup Summary                                                            ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; seg_led:seg_led_inst|sel_r[0]                  ; -13.774 ; -88.850       ;
; sys_clk                                        ; -10.668 ; -1719.232     ;
; seg_led:seg_led_inst|display_divider:u10|clk_p ; -2.284  ; -3.767        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Hold Summary                                                            ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; seg_led:seg_led_inst|sel_r[0]                  ; -4.786 ; -30.299       ;
; seg_led:seg_led_inst|display_divider:u10|clk_p ; -4.327 ; -8.149        ;
; sys_clk                                        ; 1.398  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------+
; Recovery Summary                                       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; seg_led:seg_led_inst|sel_r[0] ; -5.147 ; -29.155       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Removal Summary                                        ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; seg_led:seg_led_inst|sel_r[0] ; -5.372 ; -26.963       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                             ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; sys_clk                                        ; -2.289 ; -2.289        ;
; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.234  ; 0.000         ;
; seg_led:seg_led_inst|sel_r[0]                  ; 0.500  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'seg_led:seg_led_inst|sel_r[0]'                                                                                                                                                                                     ;
+---------+----------------------------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                           ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; -13.774 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.810      ; 14.822     ;
; -12.499 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.832      ; 14.031     ;
; -12.105 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.809      ; 14.070     ;
; -12.041 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.826      ; 14.023     ;
; -11.671 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.807      ; 13.598     ;
; -11.519 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.814      ; 13.828     ;
; -11.513 ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.548      ; 13.604     ;
; -10.342 ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.810      ; 11.390     ;
; -10.078 ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.810      ; 11.126     ;
; -9.213  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.832      ; 10.745     ;
; -8.949  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.832      ; 10.481     ;
; -8.773  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.826      ; 10.755     ;
; -8.665  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.809      ; 10.630     ;
; -8.509  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.826      ; 10.491     ;
; -8.401  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.809      ; 10.366     ;
; -8.349  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.964      ; 7.551      ;
; -8.239  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.807      ; 10.166     ;
; -8.095  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.964      ; 7.297      ;
; -8.083  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.814      ; 10.392     ;
; -8.064  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.548      ; 10.155     ;
; -7.975  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.807      ; 9.902      ;
; -7.819  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.814      ; 10.128     ;
; -7.800  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.548      ; 9.891      ;
; -7.757  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.810      ; 8.805      ;
; -7.220  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.986      ; 6.906      ;
; -6.780  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.980      ; 6.916      ;
; -6.672  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.963      ; 6.791      ;
; -6.656  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.986      ; 6.342      ;
; -6.628  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.832      ; 8.160      ;
; -6.246  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.961      ; 6.327      ;
; -6.216  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.980      ; 6.352      ;
; -6.188  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.826      ; 8.170      ;
; -6.108  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.963      ; 6.227      ;
; -6.090  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.968      ; 6.553      ;
; -6.080  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.809      ; 8.045      ;
; -6.071  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.702      ; 6.316      ;
; -5.992  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.961      ; 6.073      ;
; -5.654  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.807      ; 7.581      ;
; -5.526  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.968      ; 5.989      ;
; -5.507  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.702      ; 5.752      ;
; -5.498  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.814      ; 7.807      ;
; -5.479  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.548      ; 7.570      ;
; -3.728  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.927      ; 3.693      ;
; -2.766  ; display_state:display_state_inst|DianZhen_Data[63] ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 3.548      ; 4.857      ;
; -2.644  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.927      ; 2.609      ;
; -1.976  ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.629      ; 7.219      ;
; -1.476  ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.629      ; 7.219      ;
; -0.847  ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.651      ; 6.574      ;
; -0.407  ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.645      ; 6.584      ;
; -0.347  ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.651      ; 6.574      ;
; -0.299  ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.628      ; 6.459      ;
; 0.093   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.645      ; 6.584      ;
; 0.127   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.626      ; 5.995      ;
; 0.201   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.628      ; 6.459      ;
; 0.283   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.633      ; 6.221      ;
; 0.302   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.367      ; 5.984      ;
; 0.627   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.626      ; 5.995      ;
; 0.783   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.633      ; 6.221      ;
; 0.802   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.367      ; 5.984      ;
; 2.824   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.592      ; 3.182      ;
; 3.324   ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.592      ; 3.182      ;
+---------+----------------------------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'sys_clk'                                                                                                                                                                   ;
+---------+-----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                     ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.668 ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 11.335     ;
; -10.558 ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 11.225     ;
; -10.447 ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 11.114     ;
; -10.432 ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 11.099     ;
; -10.229 ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.896     ;
; -10.131 ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.798     ;
; -10.107 ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.774     ;
; -10.100 ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.767     ;
; -10.086 ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.753     ;
; -9.930  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.597     ;
; -9.903  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.570     ;
; -9.892  ; display_state:display_state_inst|count[1]     ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.559     ;
; -9.889  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.556     ;
; -9.796  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|Vision_value[1]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.463     ;
; -9.683  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.350     ;
; -9.668  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.335     ;
; -9.661  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.328     ;
; -9.660  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.327     ;
; -9.576  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.243     ;
; -9.504  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.171     ;
; -9.494  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.161     ;
; -9.487  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.154     ;
; -9.455  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.122     ;
; -9.454  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[36] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.121     ;
; -9.453  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[44] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.120     ;
; -9.452  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[35] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.119     ;
; -9.451  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.118     ;
; -9.439  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[48] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.106     ;
; -9.430  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.097     ;
; -9.411  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.078     ;
; -9.398  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[49] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.065     ;
; -9.378  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.045     ;
; -9.335  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[21] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.002     ;
; -9.333  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 10.000     ;
; -9.324  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.991      ;
; -9.314  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[14] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.981      ;
; -9.263  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.930      ;
; -9.261  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.928      ;
; -9.255  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.922      ;
; -9.254  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.921      ;
; -9.240  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.907      ;
; -9.235  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.902      ;
; -9.229  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[21] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.896      ;
; -9.213  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.880      ;
; -9.209  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.876      ;
; -9.197  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.864      ;
; -9.185  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.852      ;
; -9.185  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.852      ;
; -9.175  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.842      ;
; -9.175  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.842      ;
; -9.172  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.839      ;
; -9.169  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[49] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.836      ;
; -9.165  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|Vision_value[3]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.832      ;
; -9.158  ; display_state:display_state_inst|count[1]     ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.825      ;
; -9.152  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.819      ;
; -9.152  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.819      ;
; -9.151  ; display_state:display_state_inst|count[1]     ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.818      ;
; -9.131  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|Vision_value[0]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.798      ;
; -9.124  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|Vision_value[2]   ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.791      ;
; -9.061  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|DianZhen_Data[14] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.728      ;
; -9.059  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.726      ;
; -9.057  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.724      ;
; -9.019  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.686      ;
; -9.008  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[49] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.675      ;
; -8.997  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.664      ;
; -8.996  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.663      ;
; -8.990  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[37] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.657      ;
; -8.987  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.654      ;
; -8.985  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.652      ;
; -8.980  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.647      ;
; -8.894  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|DianZhen_Data[14] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.561      ;
; -8.883  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|DianZhen_Data[54] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.550      ;
; -8.877  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.544      ;
; -8.865  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.532      ;
; -8.861  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[36] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.528      ;
; -8.859  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[35] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.526      ;
; -8.856  ; display_state:display_state_inst|count[4]     ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.523      ;
; -8.851  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.518      ;
; -8.840  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|DianZhen_Data[14] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.507      ;
; -8.838  ; display_state:display_state_inst|count[1]     ; display_state:display_state_inst|DianZhen_Data[52] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.505      ;
; -8.830  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[18] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.497      ;
; -8.829  ; display_state:display_state_inst|count[2]     ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.496      ;
; -8.824  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.491      ;
; -8.809  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|DianZhen_Data[45] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.476      ;
; -8.808  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[48] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.475      ;
; -8.798  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[21] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.465      ;
; -8.779  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[36] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.446      ;
; -8.778  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[44] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.445      ;
; -8.777  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[35] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.444      ;
; -8.776  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.443      ;
; -8.774  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|DianZhen_Data[49] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.441      ;
; -8.771  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[21] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.438      ;
; -8.764  ; display_state:display_state_inst|cnt_level[2] ; display_state:display_state_inst|DianZhen_Data[48] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.431      ;
; -8.727  ; display_state:display_state_inst|cnt_level[3] ; display_state:display_state_inst|DianZhen_Data[63] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.394      ;
; -8.678  ; display_state:display_state_inst|count[3]     ; display_state:display_state_inst|DianZhen_Data[49] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.345      ;
; -8.655  ; display_state:display_state_inst|cnt_level[1] ; display_state:display_state_inst|DianZhen_Data[13] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.322      ;
; -8.651  ; display_state:display_state_inst|count[1]     ; display_state:display_state_inst|DianZhen_Data[12] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.318      ;
; -8.626  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[18] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.293      ;
; -8.625  ; display_state:display_state_inst|count[0]     ; display_state:display_state_inst|DianZhen_Data[21] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.292      ;
; -8.623  ; display_state:display_state_inst|cnt_level[0] ; display_state:display_state_inst|DianZhen_Data[42] ; sys_clk      ; sys_clk     ; 1.000        ; 0.000      ; 9.290      ;
+---------+-----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'seg_led:seg_led_inst|display_divider:u10|clk_p'                                                                                                                                                           ;
+--------+-------------------------------+-------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.284 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 1.000        ; 0.000      ; 2.951      ;
; -1.483 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 1.000        ; 0.000      ; 2.150      ;
; -1.200 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 1.000        ; 0.000      ; 1.867      ;
; 3.768  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.500        ; 5.665      ; 2.440      ;
; 4.268  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 1.000        ; 5.665      ; 2.440      ;
; 4.273  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.500        ; 5.665      ; 1.935      ;
; 4.773  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 1.000        ; 5.665      ; 1.935      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'seg_led:seg_led_inst|sel_r[0]'                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                           ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; -4.786 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.592      ; 3.182      ;
; -4.286 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.592      ; 3.182      ;
; -4.204 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.633      ; 3.805      ;
; -4.193 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.626      ; 3.809      ;
; -3.755 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.628      ; 4.249      ;
; -3.704 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.633      ; 3.805      ;
; -3.693 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.626      ; 3.809      ;
; -3.605 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.367      ; 4.138      ;
; -3.351 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.629      ; 4.654      ;
; -3.255 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.628      ; 4.249      ;
; -3.207 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.651      ; 4.820      ;
; -3.198 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.645      ; 4.823      ;
; -3.105 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.367      ; 4.138      ;
; -2.851 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.629      ; 4.654      ;
; -2.707 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.651      ; 4.820      ;
; -2.698 ; seg_led:seg_led_inst|sel_r[0]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.645      ; 4.823      ;
; 1.182  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.927      ; 2.609      ;
; 1.764  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.968      ; 3.232      ;
; 1.775  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.961      ; 3.236      ;
; 1.809  ; display_state:display_state_inst|DianZhen_Data[63] ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.548      ; 4.857      ;
; 2.213  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.963      ; 3.676      ;
; 2.266  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.927      ; 3.693      ;
; 2.321  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.986      ; 3.807      ;
; 2.333  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.980      ; 3.813      ;
; 2.363  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.702      ; 3.565      ;
; 2.617  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.964      ; 4.081      ;
; 2.641  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.986      ; 4.127      ;
; 2.649  ; seg_led:seg_led_inst|sel_r[2]                      ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.980      ; 4.129      ;
; 2.712  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.809      ; 6.021      ;
; 2.848  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.968      ; 4.316      ;
; 2.859  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.961      ; 4.320      ;
; 2.963  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.809      ; 6.272      ;
; 3.116  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.810      ; 6.426      ;
; 3.297  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.963      ; 4.760      ;
; 3.367  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.810      ; 6.677      ;
; 3.446  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.826      ; 6.772      ;
; 3.447  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[6] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.702      ; 4.649      ;
; 3.448  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.832      ; 6.780      ;
; 3.538  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.814      ; 6.852      ;
; 3.701  ; seg_led:seg_led_inst|sel_r[1]                      ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.964      ; 5.165      ;
; 3.703  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.814      ; 7.017      ;
; 3.714  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.807      ; 7.021      ;
; 3.790  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.548      ; 6.838      ;
; 3.863  ; display_state:display_state_inst|Vision_value[2]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.807      ; 7.170      ;
; 4.274  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.807      ; 7.581      ;
; 4.493  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.814      ; 7.807      ;
; 4.522  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.548      ; 7.570      ;
; 4.560  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.548      ; 7.608      ;
; 4.701  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.826      ; 8.027      ;
; 4.703  ; display_state:display_state_inst|Vision_value[3]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.832      ; 8.035      ;
; 4.716  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.809      ; 8.025      ;
; 4.736  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[3] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.809      ; 8.045      ;
; 4.828  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.832      ; 8.160      ;
; 4.844  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.826      ; 8.170      ;
; 5.120  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.810      ; 8.430      ;
; 5.167  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[4] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.807      ; 8.474      ;
; 5.386  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[0] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.814      ; 8.700      ;
; 5.414  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[6] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.548      ; 8.462      ;
; 5.495  ; display_state:display_state_inst|Vision_value[0]   ; seg_led:seg_led_inst|seg_led_r[5] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.810      ; 8.805      ;
; 5.924  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[2] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.832      ; 9.256      ;
; 5.938  ; display_state:display_state_inst|Vision_value[1]   ; seg_led:seg_led_inst|seg_led_r[1] ; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 3.826      ; 9.264      ;
+--------+----------------------------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'seg_led:seg_led_inst|display_divider:u10|clk_p'                                                                                                                                                            ;
+--------+-------------------------------+-------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.327 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.000        ; 5.665      ; 1.935      ;
; -3.827 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; -0.500       ; 5.665      ; 1.935      ;
; -3.822 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.000        ; 5.665      ; 2.440      ;
; -3.322 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; -0.500       ; 5.665      ; 2.440      ;
; 1.646  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.000        ; 0.000      ; 1.867      ;
; 1.929  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.000        ; 0.000      ; 2.150      ;
; 2.730  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 0.000        ; 0.000      ; 2.951      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'sys_clk'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.398 ; key_debounce:key_debounce_u1|key_rst[0]                       ; key_debounce:key_debounce_u1|key_rst_pre[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.619      ;
; 1.423 ; key_debounce:key_debounce_u1|key_sec[0]                       ; key_debounce:key_debounce_u1|key_sec_pre[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.644      ;
; 1.426 ; display_state:display_state_inst|random_num:r1|ran_num_reg[1] ; display_state:display_state_inst|random_num:r1|ran_num[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.647      ;
; 1.439 ; key_debounce:key_debounce_u3|key_sec[0]                       ; key_debounce:key_debounce_u3|key_sec_pre[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.660      ;
; 1.675 ; display_state:display_state_inst|state_current.STATE_FALSE    ; display_state:display_state_inst|state_current.STATE_IDLE     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.896      ;
; 1.695 ; display_state:display_state_inst|random_num:r1|ran_num_reg[2] ; display_state:display_state_inst|random_num:r1|ran_num_reg[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.916      ;
; 1.698 ; display_state:display_state_inst|random_num:r1|ran_num_reg[2] ; display_state:display_state_inst|random_num:r1|ran_num_reg[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.919      ;
; 1.703 ; display_state:display_state_inst|random_num:r1|ran_num_reg[2] ; display_state:display_state_inst|random_num:r1|ran_num_reg[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.924      ;
; 1.772 ; key_debounce:key_debounce_restart|key_rst[0]                  ; key_debounce:key_debounce_restart|key_rst_pre[0]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 1.993      ;
; 1.798 ; key_debounce:key_debounce_u2|key_sec[0]                       ; key_debounce:key_debounce_u2|key_sec_pre[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.019      ;
; 1.826 ; key_debounce:key_debounce_u4|key_rst[0]                       ; key_debounce:key_debounce_u4|key_rst_pre[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.047      ;
; 1.907 ; display_state:display_state_inst|seg_scan:s1|scan_sel[1]      ; display_state:display_state_inst|seg_scan:s1|scan_sel[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.128      ;
; 1.935 ; key_debounce:key_debounce_u1|key_sec[0]                       ; key_debounce:key_debounce_u1|key_sec[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.156      ;
; 1.944 ; display_state:display_state_inst|random_num:r1|ran_num_reg[1] ; display_state:display_state_inst|random_num:r1|ran_num_reg[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.165      ;
; 1.952 ; display_state:display_state_inst|random_num:r1|ran_num_reg[1] ; display_state:display_state_inst|random_num:r1|ran_num_reg[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.173      ;
; 1.957 ; display_state:display_state_inst|random_num:r1|ran_num_reg[0] ; display_state:display_state_inst|random_num:r1|ran_num_reg[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.178      ;
; 1.959 ; key_debounce:key_debounce_restart|key_sec_pre[0]              ; display_state:display_state_inst|state_current.STATE_IDLE     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.180      ;
; 1.968 ; display_state:display_state_inst|random_num:r1|ran_num_reg[0] ; display_state:display_state_inst|random_num:r1|ran_num[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.189      ;
; 2.092 ; display_state:display_state_inst|seg_scan:s1|scan_sel[0]      ; display_state:display_state_inst|seg_scan:s1|scan_sel[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.313      ;
; 2.107 ; key_debounce:key_debounce_restart|key_sec[0]                  ; key_debounce:key_debounce_restart|key_sec[0]                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.328      ;
; 2.116 ; key_debounce:key_debounce_restart|cnt[6]                      ; key_debounce:key_debounce_restart|cnt[6]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_restart|cnt[16]                     ; key_debounce:key_debounce_restart|cnt[16]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u4|cnt[6]                           ; key_debounce:key_debounce_u4|cnt[6]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u4|cnt[16]                          ; key_debounce:key_debounce_u4|cnt[16]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u3|cnt[6]                           ; key_debounce:key_debounce_u3|cnt[6]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u3|cnt[16]                          ; key_debounce:key_debounce_u3|cnt[16]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u2|cnt[6]                           ; key_debounce:key_debounce_u2|cnt[6]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u2|cnt[16]                          ; key_debounce:key_debounce_u2|cnt[16]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u1|cnt[6]                           ; key_debounce:key_debounce_u1|cnt[6]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; key_debounce:key_debounce_u1|cnt[16]                          ; key_debounce:key_debounce_u1|cnt[16]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; key_debounce:key_debounce_restart|cnt[13]                     ; key_debounce:key_debounce_restart|cnt[13]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_restart|cnt[23]                     ; key_debounce:key_debounce_restart|cnt[23]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u4|cnt[13]                          ; key_debounce:key_debounce_u4|cnt[13]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u4|cnt[23]                          ; key_debounce:key_debounce_u4|cnt[23]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u3|cnt[13]                          ; key_debounce:key_debounce_u3|cnt[13]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u3|cnt[23]                          ; key_debounce:key_debounce_u3|cnt[23]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u2|cnt[13]                          ; key_debounce:key_debounce_u2|cnt[13]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u2|cnt[23]                          ; key_debounce:key_debounce_u2|cnt[23]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u1|cnt[13]                          ; key_debounce:key_debounce_u1|cnt[13]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; key_debounce:key_debounce_u1|cnt[23]                          ; key_debounce:key_debounce_u1|cnt[23]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.338      ;
; 2.123 ; seg_led:seg_led_inst|display_divider:u10|cnt_p[3]             ; seg_led:seg_led_inst|display_divider:u10|clk_p                ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.344      ;
; 2.126 ; key_debounce:key_debounce_restart|cnt[7]                      ; key_debounce:key_debounce_restart|cnt[7]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_restart|cnt[8]                      ; key_debounce:key_debounce_restart|cnt[8]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_restart|cnt[15]                     ; key_debounce:key_debounce_restart|cnt[15]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_restart|cnt[17]                     ; key_debounce:key_debounce_restart|cnt[17]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_restart|cnt[18]                     ; key_debounce:key_debounce_restart|cnt[18]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_restart|cnt[25]                     ; key_debounce:key_debounce_restart|cnt[25]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[3]                           ; key_debounce:key_debounce_u4|cnt[3]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[5]                           ; key_debounce:key_debounce_u4|cnt[5]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[7]                           ; key_debounce:key_debounce_u4|cnt[7]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[8]                           ; key_debounce:key_debounce_u4|cnt[8]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[15]                          ; key_debounce:key_debounce_u4|cnt[15]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[17]                          ; key_debounce:key_debounce_u4|cnt[17]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[18]                          ; key_debounce:key_debounce_u4|cnt[18]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[25]                          ; key_debounce:key_debounce_u4|cnt[25]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u4|cnt[26]                          ; key_debounce:key_debounce_u4|cnt[26]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[3]                           ; key_debounce:key_debounce_u3|cnt[3]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[7]                           ; key_debounce:key_debounce_u3|cnt[7]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[8]                           ; key_debounce:key_debounce_u3|cnt[8]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[15]                          ; key_debounce:key_debounce_u3|cnt[15]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[17]                          ; key_debounce:key_debounce_u3|cnt[17]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[18]                          ; key_debounce:key_debounce_u3|cnt[18]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u3|cnt[25]                          ; key_debounce:key_debounce_u3|cnt[25]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[3]                           ; key_debounce:key_debounce_u2|cnt[3]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[5]                           ; key_debounce:key_debounce_u2|cnt[5]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[7]                           ; key_debounce:key_debounce_u2|cnt[7]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[8]                           ; key_debounce:key_debounce_u2|cnt[8]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[15]                          ; key_debounce:key_debounce_u2|cnt[15]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[17]                          ; key_debounce:key_debounce_u2|cnt[17]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[18]                          ; key_debounce:key_debounce_u2|cnt[18]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u2|cnt[25]                          ; key_debounce:key_debounce_u2|cnt[25]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u1|cnt[7]                           ; key_debounce:key_debounce_u1|cnt[7]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u1|cnt[8]                           ; key_debounce:key_debounce_u1|cnt[8]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u1|cnt[15]                          ; key_debounce:key_debounce_u1|cnt[15]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u1|cnt[17]                          ; key_debounce:key_debounce_u1|cnt[17]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u1|cnt[18]                          ; key_debounce:key_debounce_u1|cnt[18]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; key_debounce:key_debounce_u1|cnt[25]                          ; key_debounce:key_debounce_u1|cnt[25]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; key_debounce:key_debounce_restart|cnt[5]                      ; key_debounce:key_debounce_restart|cnt[5]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.348      ;
; 2.132 ; key_debounce:key_debounce_u3|cnt[26]                          ; key_debounce:key_debounce_u3|cnt[26]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.353      ;
; 2.133 ; key_debounce:key_debounce_u2|cnt[26]                          ; key_debounce:key_debounce_u2|cnt[26]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.354      ;
; 2.134 ; key_debounce:key_debounce_u1|cnt[3]                           ; key_debounce:key_debounce_u1|cnt[3]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.355      ;
; 2.134 ; key_debounce:key_debounce_u1|cnt[26]                          ; key_debounce:key_debounce_u1|cnt[26]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.355      ;
; 2.135 ; key_debounce:key_debounce_restart|cnt[3]                      ; key_debounce:key_debounce_restart|cnt[3]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.356      ;
; 2.135 ; key_debounce:key_debounce_u3|cnt[5]                           ; key_debounce:key_debounce_u3|cnt[5]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.356      ;
; 2.135 ; key_debounce:key_debounce_u1|cnt[5]                           ; key_debounce:key_debounce_u1|cnt[5]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.356      ;
; 2.136 ; display_state:display_state_inst|state_current.STATE_FALSE    ; display_state:display_state_inst|state_current.STATE_FALSE    ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.357      ;
; 2.141 ; key_debounce:key_debounce_restart|cnt[26]                     ; key_debounce:key_debounce_restart|cnt[26]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.362      ;
; 2.143 ; key_debounce:key_debounce_u4|cnt[27]                          ; key_debounce:key_debounce_u4|cnt[27]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.364      ;
; 2.144 ; key_debounce:key_debounce_u4|cnt[28]                          ; key_debounce:key_debounce_u4|cnt[28]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.365      ;
; 2.144 ; key_debounce:key_debounce_u3|cnt[27]                          ; key_debounce:key_debounce_u3|cnt[27]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.365      ;
; 2.144 ; key_debounce:key_debounce_u3|cnt[28]                          ; key_debounce:key_debounce_u3|cnt[28]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.365      ;
; 2.151 ; key_debounce:key_debounce_restart|cnt[28]                     ; key_debounce:key_debounce_restart|cnt[28]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.372      ;
; 2.151 ; key_debounce:key_debounce_u2|cnt[28]                          ; key_debounce:key_debounce_u2|cnt[28]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.372      ;
; 2.151 ; key_debounce:key_debounce_u1|cnt[28]                          ; key_debounce:key_debounce_u1|cnt[28]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.372      ;
; 2.152 ; key_debounce:key_debounce_restart|cnt[27]                     ; key_debounce:key_debounce_restart|cnt[27]                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.373      ;
; 2.152 ; key_debounce:key_debounce_u2|cnt[27]                          ; key_debounce:key_debounce_u2|cnt[27]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.373      ;
; 2.152 ; key_debounce:key_debounce_u1|cnt[27]                          ; key_debounce:key_debounce_u1|cnt[27]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.373      ;
; 2.160 ; display_state:display_state_inst|cnt_level[0]                 ; display_state:display_state_inst|cnt_level[0]                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.381      ;
; 2.161 ; key_debounce:key_debounce_u2|key_sec[0]                       ; key_debounce:key_debounce_u2|key_sec[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.382      ;
; 2.173 ; display_state:display_state_inst|state_current.START_DISPLAY  ; display_state:display_state_inst|state_current.START_DISPLAY  ; sys_clk      ; sys_clk     ; 0.000        ; 0.000      ; 2.394      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'seg_led:seg_led_inst|sel_r[0]'                                                                                                                                                            ;
+--------+-------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; -5.147 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.964      ; 4.349      ;
; -4.977 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.964      ; 4.179      ;
; -4.832 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.986      ; 4.518      ;
; -4.662 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.986      ; 4.348      ;
; -4.378 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.980      ; 4.514      ;
; -4.286 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.961      ; 4.367      ;
; -4.271 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.963      ; 4.390      ;
; -4.208 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.980      ; 4.344      ;
; -4.116 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.961      ; 4.197      ;
; -4.101 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.963      ; 4.220      ;
; -3.648 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.968      ; 4.111      ;
; -3.478 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.968      ; 3.941      ;
; -2.593 ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.927      ; 2.558      ;
; -2.423 ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 1.927      ; 2.388      ;
; 0.856  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.629      ; 4.387      ;
; 1.171  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.651      ; 4.556      ;
; 1.356  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.629      ; 4.387      ;
; 1.625  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.645      ; 4.552      ;
; 1.671  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.651      ; 4.556      ;
; 1.717  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.626      ; 4.405      ;
; 1.732  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.628      ; 4.428      ;
; 2.125  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.645      ; 4.552      ;
; 2.217  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.626      ; 4.405      ;
; 2.232  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.628      ; 4.428      ;
; 2.355  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.633      ; 4.149      ;
; 2.855  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.633      ; 4.149      ;
; 3.410  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.500        ; 7.592      ; 2.596      ;
; 3.910  ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 1.000        ; 7.592      ; 2.596      ;
+--------+-------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'seg_led:seg_led_inst|sel_r[0]'                                                                                                                                                             ;
+--------+-------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; -5.372 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.592      ; 2.596      ;
; -4.872 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.592      ; 2.596      ;
; -3.860 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.633      ; 4.149      ;
; -3.618 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.629      ; 4.387      ;
; -3.597 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.626      ; 4.405      ;
; -3.576 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.628      ; 4.428      ;
; -3.471 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.651      ; 4.556      ;
; -3.469 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0.000        ; 7.645      ; 4.552      ;
; -3.360 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.633      ; 4.149      ;
; -3.118 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.629      ; 4.387      ;
; -3.097 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.626      ; 4.405      ;
; -3.076 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.628      ; 4.428      ;
; -2.971 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.651      ; 4.556      ;
; -2.969 ; seg_led:seg_led_inst|sel_r[0] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 7.645      ; 4.552      ;
; 0.961  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.927      ; 2.388      ;
; 1.131  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[7] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.927      ; 2.558      ;
; 2.473  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.968      ; 3.941      ;
; 2.643  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[0] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.968      ; 4.111      ;
; 2.715  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.964      ; 4.179      ;
; 2.736  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.961      ; 4.197      ;
; 2.757  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.963      ; 4.220      ;
; 2.862  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.986      ; 4.348      ;
; 2.864  ; seg_led:seg_led_inst|sel_r[1] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.980      ; 4.344      ;
; 2.885  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[5] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.964      ; 4.349      ;
; 2.906  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[4] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.961      ; 4.367      ;
; 2.927  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[3] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.963      ; 4.390      ;
; 3.032  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[2] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.986      ; 4.518      ;
; 3.034  ; seg_led:seg_led_inst|sel_r[2] ; seg_led:seg_led_inst|seg_led_r[1] ; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; -0.500       ; 1.980      ; 4.514      ;
+--------+-------------------------------+-----------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 3        ; 0        ; 0        ; 0        ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 2        ; 2        ; 0        ; 0        ;
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0]                  ; 0        ; 0        ; 88       ; 0        ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0]                  ; 0        ; 0        ; 44       ; 44       ;
; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0]                  ; 0        ; 0        ; 347      ; 0        ;
; sys_clk                                        ; sys_clk                                        ; 10040    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 3        ; 0        ; 0        ; 0        ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|display_divider:u10|clk_p ; 2        ; 2        ; 0        ; 0        ;
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0]                  ; 0        ; 0        ; 88       ; 0        ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0]                  ; 0        ; 0        ; 44       ; 44       ;
; sys_clk                                        ; seg_led:seg_led_inst|sel_r[0]                  ; 0        ; 0        ; 347      ; 0        ;
; sys_clk                                        ; sys_clk                                        ; 10040    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                         ;
+------------------------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+-------------------------------+----------+----------+----------+----------+
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0        ; 0        ; 14       ; 0        ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0        ; 0        ; 7        ; 7        ;
+------------------------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                          ;
+------------------------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+-------------------------------+----------+----------+----------+----------+
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|sel_r[0] ; 0        ; 0        ; 14       ; 0        ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0] ; 0        ; 0        ; 7        ; 7        ;
+------------------------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 281   ; 281  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 262   ; 262  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                 ;
+------------------------------------------------+------------------------------------------------+------+-------------+
; Target                                         ; Clock                                          ; Type ; Status      ;
+------------------------------------------------+------------------------------------------------+------+-------------+
; seg_led:seg_led_inst|display_divider:u10|clk_p ; seg_led:seg_led_inst|display_divider:u10|clk_p ; Base ; Constrained ;
; seg_led:seg_led_inst|sel_r[0]                  ; seg_led:seg_led_inst|sel_r[0]                  ; Base ; Constrained ;
; sys_clk                                        ; sys_clk                                        ; Base ; Constrained ;
+------------------------------------------------+------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KeyDown    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyLeft    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyRESTART ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyRight   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyUp      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; col_pin[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KeyDown    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyLeft    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyRESTART ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyRight   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KeyUp      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; col_pin[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col_pin[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row_pin[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_led[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Dec 14 08:44:36 2023
Info: Command: quartus_sta display -c display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name seg_led:seg_led_inst|display_divider:u10|clk_p seg_led:seg_led_inst|display_divider:u10|clk_p
    Info (332105): create_clock -period 1.000 -name seg_led:seg_led_inst|sel_r[0] seg_led:seg_led_inst|sel_r[0]
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.774             -88.850 seg_led:seg_led_inst|sel_r[0] 
    Info (332119):   -10.668           -1719.232 sys_clk 
    Info (332119):    -2.284              -3.767 seg_led:seg_led_inst|display_divider:u10|clk_p 
Info (332146): Worst-case hold slack is -4.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.786             -30.299 seg_led:seg_led_inst|sel_r[0] 
    Info (332119):    -4.327              -8.149 seg_led:seg_led_inst|display_divider:u10|clk_p 
    Info (332119):     1.398               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -5.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.147             -29.155 seg_led:seg_led_inst|sel_r[0] 
Info (332146): Worst-case removal slack is -5.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.372             -26.963 seg_led:seg_led_inst|sel_r[0] 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 sys_clk 
    Info (332119):     0.234               0.000 seg_led:seg_led_inst|display_divider:u10|clk_p 
    Info (332119):     0.500               0.000 seg_led:seg_led_inst|sel_r[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Thu Dec 14 08:44:37 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


