[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|SignExtend",
    "duplicate":"~Mintel|Mintel/datapath:Datapath/decode:Decode/signExtend:SignExtend",
    "index":0.15384615384615385
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|SignExtend_1",
    "duplicate":"~Mintel|Mintel/datapath:Datapath/memory:Mem/Inport1:EnRegister/signExtend:SignExtend_1",
    "index":0.34615384615384615
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|EnRegister",
    "duplicate":"~Mintel|Mintel/datapath:Datapath/memory:Mem/Inport1:EnRegister",
    "index":0.38461538461538464
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|SignExtend_2",
    "duplicate":"~Mintel|Mintel/datapath:Datapath/memory:Mem/Inport2:EnRegister/signExtend:SignExtend_1",
    "index":0.4230769230769231
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|EnRegister_1",
    "duplicate":"~Mintel|Mintel/datapath:Datapath/memory:Mem/Inport2:EnRegister",
    "index":0.46153846153846156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|SignExtend_3",
    "duplicate":"~Mintel|Mintel/datapath:Datapath/memory:Mem/Outport:EnRegister_2/signExtend:SignExtend",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_7:decoder7seg",
    "index":0.6923076923076923
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_1",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_6:decoder7seg",
    "index":0.7307692307692307
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_2",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_5:decoder7seg",
    "index":0.7692307692307693
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_3",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_4:decoder7seg",
    "index":0.8076923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_4",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_3:decoder7seg",
    "index":0.8461538461538461
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_5",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_2:decoder7seg",
    "index":0.8846153846153846
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_6",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_1:decoder7seg",
    "index":0.9230769230769231
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mintel|decoder7seg_7",
    "duplicate":"~Mintel|Mintel/U_decoder7seg_0:decoder7seg",
    "index":0.9615384615384616
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Mintel.InstructionMem.memory",
    "fileName":"res/test.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated_verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mintel|Mintel>io_hex7",
    "sources":[
      "~Mintel|Mintel>io_SW"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mintel|Mintel>io_hex4",
    "sources":[
      "~Mintel|Mintel>io_SW"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mintel|Mintel>io_hex5",
    "sources":[
      "~Mintel|Mintel>io_SW"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mintel|Mintel>io_hex6",
    "sources":[
      "~Mintel|Mintel>io_SW"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mintel|Mintel>io_LEDR",
    "sources":[
      "~Mintel|Mintel>io_SW"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mintel|Mintel>io_LEDG",
    "sources":[
      "~Mintel|Mintel>io_KEY"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Mintel.InstructionMem",
    "name":"Mintel.InstructionMem.memory.v",
    "text":"module BindsTo_0_InstructionMem(\n  input         clock,\n  input  [31:0] io_PC,\n  output [31:0] io_Instr\n);\n\ninitial begin\n  $readmemh(\"res/test.txt\", InstructionMem.memory);\nend\n                      endmodule\n\nbind InstructionMem BindsTo_0_InstructionMem BindsTo_0_InstructionMem_Inst(.*);"
  }
]