OpenROAD 1a1617d908d2ebdb731de9ab4e3d9fd93a6dcf97 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/password_cracker/runs/RUN_2023.03.23_09.07.37/tmp/routing/17-fill.odb'...
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   password_cracker
Die area:                 ( 0 0 ) ( 431480 442200 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     23738
Number of terminals:      295
Number of snets:          2
Number of nets:           8877

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 245.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 319416.
[INFO DRT-0033] mcon shape region query size = 283874.
[INFO DRT-0033] met1 shape region query size = 69284.
[INFO DRT-0033] via shape region query size = 2325.
[INFO DRT-0033] met2 shape region query size = 1544.
[INFO DRT-0033] via2 shape region query size = 1860.
[INFO DRT-0033] met3 shape region query size = 1539.
[INFO DRT-0033] via3 shape region query size = 1860.
[INFO DRT-0033] met4 shape region query size = 495.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 903 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 227 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0084]   Complete 5919 groups.
#scanned instances     = 23738
#unique  instances     = 245
#stdCellGenAp          = 6895
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 5328
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 28756
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:00:40, memory = 229.66 (MB), peak = 235.45 (MB)

Number of guides:     65973

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 62 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 64 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23243.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 18106.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 9532.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 936.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 289.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 33064 vertical wires in 2 frboxes and 19044 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4993 vertical wires in 2 frboxes and 6264 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 377.96 (MB), peak = 377.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.96 (MB), peak = 377.96 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 557.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 853.20 (MB).
    Completing 30% with 1267 violations.
    elapsed time = 00:00:18, memory = 799.86 (MB).
    Completing 40% with 1267 violations.
    elapsed time = 00:00:23, memory = 821.56 (MB).
    Completing 50% with 1267 violations.
    elapsed time = 00:00:31, memory = 941.57 (MB).
    Completing 60% with 2453 violations.
    elapsed time = 00:00:42, memory = 921.59 (MB).
    Completing 70% with 2453 violations.
    elapsed time = 00:00:52, memory = 921.59 (MB).
    Completing 80% with 3479 violations.
    elapsed time = 00:00:57, memory = 949.72 (MB).
    Completing 90% with 3479 violations.
    elapsed time = 00:01:07, memory = 949.72 (MB).
    Completing 100% with 4570 violations.
    elapsed time = 00:01:13, memory = 951.72 (MB).
[INFO DRT-0199]   Number of violations = 6171.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      6      0      0      0      0      0
Metal Spacing       68      0    757      0    195      9      2
Min Hole             0      0      1      0      1      0      0
NS Metal             1      0      0      0      0      0      0
Recheck              0      0   1041      0    472     73     15
Short                0      0   3150      1    377      1      1
[INFO DRT-0267] cpu time = 00:02:19, elapsed time = 00:01:13, memory = 969.47 (MB), peak = 1014.06 (MB)
Total wire length = 333466 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 140644 um.
Total wire length on LAYER met2 = 139437 um.
Total wire length on LAYER met3 = 31339 um.
Total wire length on LAYER met4 = 21978 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 62672.
Up-via summary (total 62672):.

------------------------
 FR_MASTERSLICE        0
            li1    29156
           met1    31396
           met2     1565
           met3      553
           met4        2
------------------------
                   62672


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6171 violations.
    elapsed time = 00:00:03, memory = 969.47 (MB).
    Completing 20% with 6171 violations.
    elapsed time = 00:00:10, memory = 969.47 (MB).
    Completing 30% with 5258 violations.
    elapsed time = 00:00:13, memory = 946.85 (MB).
    Completing 40% with 5258 violations.
    elapsed time = 00:00:19, memory = 965.56 (MB).
    Completing 50% with 5258 violations.
    elapsed time = 00:00:28, memory = 1095.91 (MB).
    Completing 60% with 4552 violations.
    elapsed time = 00:00:36, memory = 947.03 (MB).
    Completing 70% with 4552 violations.
    elapsed time = 00:00:43, memory = 947.03 (MB).
    Completing 80% with 3836 violations.
    elapsed time = 00:00:46, memory = 947.03 (MB).
    Completing 90% with 3836 violations.
    elapsed time = 00:00:54, memory = 947.03 (MB).
    Completing 100% with 2648 violations.
    elapsed time = 00:01:08, memory = 947.03 (MB).
[INFO DRT-0199]   Number of violations = 2925.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    337    100      4
Recheck              0      0      0    277
Short                0   2059    142      5
[INFO DRT-0267] cpu time = 00:02:07, elapsed time = 00:01:08, memory = 959.21 (MB), peak = 1111.62 (MB)
Total wire length = 330758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 139297 um.
Total wire length on LAYER met2 = 138320 um.
Total wire length on LAYER met3 = 31181 um.
Total wire length on LAYER met4 = 21892 um.
Total wire length on LAYER met5 = 67 um.
Total number of vias = 62421.
Up-via summary (total 62421):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31171
           met2     1566
           met3      540
           met4        2
------------------------
                   62421


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2925 violations.
    elapsed time = 00:00:02, memory = 959.21 (MB).
    Completing 20% with 2925 violations.
    elapsed time = 00:00:09, memory = 959.21 (MB).
    Completing 30% with 2964 violations.
    elapsed time = 00:00:13, memory = 989.80 (MB).
    Completing 40% with 2964 violations.
    elapsed time = 00:00:21, memory = 989.80 (MB).
    Completing 50% with 2964 violations.
    elapsed time = 00:00:26, memory = 989.80 (MB).
    Completing 60% with 2962 violations.
    elapsed time = 00:00:30, memory = 989.80 (MB).
    Completing 70% with 2962 violations.
    elapsed time = 00:00:39, memory = 1005.30 (MB).
    Completing 80% with 2823 violations.
    elapsed time = 00:00:41, memory = 969.58 (MB).
    Completing 90% with 2823 violations.
    elapsed time = 00:00:51, memory = 969.58 (MB).
    Completing 100% with 2548 violations.
    elapsed time = 00:01:22, memory = 960.08 (MB).
[INFO DRT-0199]   Number of violations = 3635.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0    347     84      3      0
Recheck              0     34      0    853    200
Short                0   2001    111      1      0
[INFO DRT-0267] cpu time = 00:02:18, elapsed time = 00:01:22, memory = 960.08 (MB), peak = 1111.62 (MB)
Total wire length = 329900 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 139325 um.
Total wire length on LAYER met2 = 137732 um.
Total wire length on LAYER met3 = 30875 um.
Total wire length on LAYER met4 = 21900 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 62216.
Up-via summary (total 62216):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    30986
           met2     1552
           met3      534
           met4        2
------------------------
                   62216


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3635 violations.
    elapsed time = 00:00:05, memory = 960.08 (MB).
    Completing 20% with 3635 violations.
    elapsed time = 00:00:14, memory = 960.08 (MB).
    Completing 30% with 2545 violations.
    elapsed time = 00:00:25, memory = 960.04 (MB).
    Completing 40% with 2545 violations.
    elapsed time = 00:00:33, memory = 960.04 (MB).
    Completing 50% with 2545 violations.
    elapsed time = 00:00:39, memory = 982.67 (MB).
    Completing 60% with 1792 violations.
    elapsed time = 00:00:53, memory = 986.21 (MB).
    Completing 70% with 1792 violations.
    elapsed time = 00:01:01, memory = 986.21 (MB).
    Completing 80% with 1130 violations.
    elapsed time = 00:01:08, memory = 959.97 (MB).
    Completing 90% with 1130 violations.
    elapsed time = 00:01:15, memory = 959.97 (MB).
    Completing 100% with 637 violations.
    elapsed time = 00:01:22, memory = 970.56 (MB).
[INFO DRT-0199]   Number of violations = 641.
Viol/Layer        met1   met2
Metal Spacing      166     21
Min Hole             1      0
Recheck              4      0
Short              421     28
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:01:22, memory = 970.56 (MB), peak = 1111.62 (MB)
Total wire length = 329767 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132853 um.
Total wire length on LAYER met2 = 137497 um.
Total wire length on LAYER met3 = 36984 um.
Total wire length on LAYER met4 = 22367 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63646.
Up-via summary (total 63646):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31412
           met2     2505
           met3      585
           met4        2
------------------------
                   63646


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 641 violations.
    elapsed time = 00:00:00, memory = 970.56 (MB).
    Completing 20% with 641 violations.
    elapsed time = 00:00:02, memory = 970.56 (MB).
    Completing 30% with 493 violations.
    elapsed time = 00:00:08, memory = 970.56 (MB).
    Completing 40% with 493 violations.
    elapsed time = 00:00:09, memory = 970.56 (MB).
    Completing 50% with 493 violations.
    elapsed time = 00:00:10, memory = 970.56 (MB).
    Completing 60% with 297 violations.
    elapsed time = 00:00:12, memory = 976.56 (MB).
    Completing 70% with 297 violations.
    elapsed time = 00:00:13, memory = 976.56 (MB).
    Completing 80% with 222 violations.
    elapsed time = 00:00:15, memory = 976.56 (MB).
    Completing 90% with 222 violations.
    elapsed time = 00:00:16, memory = 976.56 (MB).
    Completing 100% with 80 violations.
    elapsed time = 00:00:21, memory = 976.56 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer        met1   met2
Metal Spacing       24      4
Short               49      3
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:21, memory = 976.56 (MB), peak = 1111.62 (MB)
Total wire length = 329733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132485 um.
Total wire length on LAYER met2 = 137429 um.
Total wire length on LAYER met3 = 37322 um.
Total wire length on LAYER met4 = 22429 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63697.
Up-via summary (total 63697):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31385
           met2     2570
           met3      598
           met4        2
------------------------
                   63697


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 976.56 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 976.56 (MB).
    Completing 30% with 69 violations.
    elapsed time = 00:00:03, memory = 976.56 (MB).
    Completing 40% with 69 violations.
    elapsed time = 00:00:04, memory = 976.56 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:06, memory = 976.56 (MB).
    Completing 60% with 58 violations.
    elapsed time = 00:00:06, memory = 976.56 (MB).
    Completing 70% with 58 violations.
    elapsed time = 00:00:06, memory = 976.56 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:06, memory = 976.56 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:07, memory = 976.56 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:16, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1   met2
Metal Spacing       14      3
Short               25      3
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:16, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329739 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132390 um.
Total wire length on LAYER met2 = 137436 um.
Total wire length on LAYER met3 = 37417 um.
Total wire length on LAYER met4 = 22429 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63700.
Up-via summary (total 63700):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31384
           met2     2574
           met3      598
           met4        2
------------------------
                   63700


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:01, memory = 995.80 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 995.80 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:01, memory = 995.80 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:01, memory = 995.80 (MB).
    Completing 80% with 38 violations.
    elapsed time = 00:00:01, memory = 995.80 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:01, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:09, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:08, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:08, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:08, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:07, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:03, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:15, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                4      4
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132333 um.
Total wire length on LAYER met2 = 137451 um.
Total wire length on LAYER met3 = 37482 um.
Total wire length on LAYER met4 = 22401 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63689.
Up-via summary (total 63689):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31381
           met2     2576
           met3      588
           met4        2
------------------------
                   63689


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:08, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329756 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132318 um.
Total wire length on LAYER met2 = 137447 um.
Total wire length on LAYER met3 = 37492 um.
Total wire length on LAYER met4 = 22431 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63705.
Up-via summary (total 63705):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31386
           met2     2583
           met3      592
           met4        2
------------------------
                   63705


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 995.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 995.80 (MB), peak = 1111.62 (MB)
Total wire length = 329746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132319 um.
Total wire length on LAYER met2 = 137432 um.
Total wire length on LAYER met3 = 37485 um.
Total wire length on LAYER met4 = 22442 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63704.
Up-via summary (total 63704):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31385
           met2     2583
           met3      592
           met4        2
------------------------
                   63704


[INFO DRT-0198] Complete detail routing.
Total wire length = 329746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132319 um.
Total wire length on LAYER met2 = 137432 um.
Total wire length on LAYER met3 = 37485 um.
Total wire length on LAYER met4 = 22442 um.
Total wire length on LAYER met5 = 66 um.
Total number of vias = 63704.
Up-via summary (total 63704):.

------------------------
 FR_MASTERSLICE        0
            li1    29142
           met1    31385
           met2     2583
           met3      592
           met4        2
------------------------
                   63704


[INFO DRT-0267] cpu time = 00:11:15, elapsed time = 00:06:56, memory = 995.80 (MB), peak = 1111.62 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/password_cracker/runs/RUN_2023.03.23_09.07.37/results/routing/password_cracker.odb...
Writing netlist to /openlane/designs/password_cracker/runs/RUN_2023.03.23_09.07.37/results/routing/password_cracker.nl.v...
Writing powered netlist to /openlane/designs/password_cracker/runs/RUN_2023.03.23_09.07.37/results/routing/password_cracker.pnl.v...
Writing layout to /openlane/designs/password_cracker/runs/RUN_2023.03.23_09.07.37/results/routing/password_cracker.def...
