  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/dog/school/fpgaece450/p2/filter/filter 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/dog/school/fpgaece450/p2/filter/filter'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/dog/school/fpgaece450/p2/filter/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=filter.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/dog/school/fpgaece450/p2/filter/filter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/dog/school/fpgaece450/p2/filter/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir_filter' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=all' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb.cpp in debug mode
   Compiling ../../../../filter.cpp in debug mode
../../../../filter.cpp:2:10: fatal error: 'ac_int.h' file not found
#include <ac_int.h>
         ^~~~~~~~~~
1 error generated.
make: *** [csim.mk:93: obj/filter.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 2.65 seconds. Total CPU system time: 0.38 seconds. Total elapsed time: 2.89 seconds; peak allocated memory: 281.094 MB.
