// Seed: 1683133757
module module_0 (
    input logic id_0,
    output logic id_1,
    output supply1 id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8
);
  logic id_9;
  always begin
    @(posedge id_8) id_9 = id_6;
    id_2[1] <= 1'd0;
  end
endmodule
