$date
	Sun Mar  3 00:50:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module arbiter_tb $end
$var wire 1 ! sig_1 $end
$var wire 1 " sig_0 $end
$var reg 1 # clk $end
$var reg 1 $ req_0 $end
$var reg 1 % req_1 $end
$var reg 1 & rest_n $end
$scope module U0 $end
$var wire 1 # clk $end
$var wire 1 $ req_0 $end
$var wire 1 % req_1 $end
$var wire 1 & rest_n $end
$var reg 1 " sig_0 $end
$var reg 1 ! sig_1 $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
0!
$end
#5
1#
#6
1&
#10
0#
#14
1$
#15
b1 '
1#
#20
0#
#22
0$
#25
1"
b0 '
1#
#30
0#
1%
#34
1$
#35
0"
b1 '
1#
#40
0#
#44
0$
0%
#45
1"
b0 '
1#
#50
0#
1%
#55
0"
b10 '
1#
#60
0#
#65
1!
1#
#70
0#
