// Seed: 4137510822
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4
);
endmodule
module module_1 #(
    parameter id_5 = 32'd17
) (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output wor  id_3
);
  wire _id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_3
  );
  wire [id_5 : id_5] id_6;
  initial id_7;
  buf primCall (id_3, id_1);
endmodule
module module_2 #(
    parameter id_1 = 32'd27
) (
    output wand id_0,
    input tri1 _id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    output supply0 id_6
);
  logic [$realtime : id_1] id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_9;
endmodule
