EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_Antenna_Loop
#
DEF Device_Antenna_Loop AE 0 40 N N 1 F N
F0 "AE" 50 250 50 H V C CNN
F1 "Device_Antenna_Loop" 50 200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 7 0 1 10 100 -150 100 -100 200 0 50 150 -100 0 0 -100 0 -150 N
X ~ 1 0 -200 100 U 50 50 1 1 I
X ~ 2 100 -200 100 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED_RGBA
#
DEF Device_LED_RGBA D 0 0 Y N 1 F N
F0 "D" 0 370 50 H V C CNN
F1 "Device_LED_RGBA" 0 -350 50 H V C CNN
F2 "" 0 -50 50 H I C CNN
F3 "" 0 -50 50 H I C CNN
$FPLIST
 LED*
 LED_SMD:*
 LED_THT:*
$ENDFPLIST
DRAW
C 80 0 10 0 1 0 F
T 0 -75 -250 50 0 0 0 B Normal 0 C C
T 0 -75 -50 50 0 0 0 G Normal 0 C C
T 0 -75 150 50 0 0 0 R Normal 0 C C
S 50 -50 50 50 0 1 0 N
S 50 50 50 50 0 1 0 N
S 50 150 50 250 0 1 0 N
S 50 250 50 250 0 1 0 N
S 110 330 -110 -300 0 1 10 f
P 2 0 1 0 -50 -200 -100 -200 N
P 2 0 1 0 -50 -200 50 -200 N
P 2 0 1 0 -50 -150 -50 -250 N
P 2 0 1 8 -50 -150 -50 -250 N
P 2 0 1 0 -50 0 -100 0 N
P 2 0 1 0 -50 0 50 0 N
P 2 0 1 8 -50 50 -50 -50 N
P 2 0 1 0 -50 200 -100 200 N
P 2 0 1 8 -50 250 -50 150 N
P 2 0 1 0 50 0 100 0 N
P 2 0 1 0 50 200 -50 200 N
P 3 0 1 0 -50 50 -50 -50 -50 -50 N
P 3 0 1 0 -50 250 -50 150 -50 150 N
P 4 0 1 0 50 -200 80 -200 80 200 50 200 N
P 4 0 1 8 50 -150 50 -250 -50 -200 50 -150 N
P 4 0 1 8 50 50 50 -50 -50 0 50 50 N
P 4 0 1 8 50 250 50 150 -50 200 50 250 N
P 5 0 1 0 -40 -150 20 -90 -10 -90 20 -90 20 -120 N
P 5 0 1 0 -40 50 20 110 -10 110 20 110 20 80 N
P 5 0 1 0 -40 250 20 310 -10 310 20 310 20 280 N
P 5 0 1 0 0 -150 60 -90 30 -90 60 -90 60 -120 N
P 5 0 1 0 0 50 60 110 30 110 60 110 60 80 N
P 5 0 1 0 0 250 60 310 30 310 60 310 60 280 N
X RK 1 -200 200 100 R 50 50 1 1 P
X GK 2 -200 0 100 R 50 50 1 1 P
X BK 3 -200 -200 100 R 50 50 1 1 P
X A 4 200 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+5V
#
DEF power_+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GNDREF
#
DEF power_GNDREF #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GNDREF" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -25 -75 25 -75 N
P 2 0 1 0 -5 -100 5 -100 N
P 2 0 1 0 0 -50 0 0 N
P 2 0 1 0 50 -50 -50 -50 N
X GNDREF 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# solo_ARM_DEBUG
#
DEF solo_ARM_DEBUG D 0 40 Y Y 1 F N
F0 "D" 950 -400 50 H V C CNN
F1 "solo_ARM_DEBUG" 1000 -300 50 H V C CNN
F2 "" 950 -400 50 H I C CNN
F3 "" 950 -400 50 H I C CNN
DRAW
S 0 0 750 -700 0 1 0 N
X VCC 1 150 -800 100 U 50 50 1 1 P
X SWDIO 2 150 100 100 D 50 50 1 1 P
X nRESET 3 350 -800 100 U 50 50 1 1 P
X SWCLK 4 350 100 100 D 50 50 1 1 P
X GND 5 550 -800 100 U 50 50 1 1 P
X SWO 6 550 100 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# solo_AS3956-CSP
#
DEF solo_AS3956-CSP N 0 40 Y Y 1 F N
F0 "N" 650 0 50 H V C CNN
F1 "solo_AS3956-CSP" 300 0 50 H V C CNN
F2 "solo:AS3956_CSP" 500 -50 50 H I C CNN
F3 "" 500 -50 50 H I C CNN
DRAW
S 0 -100 800 -1050 1 1 0 N
X SS A1 -100 -300 100 R 50 50 1 1 P
X MOSI A2 -100 -600 100 R 50 50 1 1 P
X SCLK A3 -100 -450 100 R 50 50 1 1 P
X MISO A4 -100 -750 100 R 50 50 1 1 P
X VP_REG B1 900 -750 100 L 50 50 1 1 P
X IRQ B4 -100 -900 100 R 50 50 1 1 P
X VSS C1 900 -300 100 L 50 50 1 1 P
X LC2 C2 900 -450 100 L 50 50 1 1 P
X LC1 C3 900 -600 100 L 50 50 1 1 P
X VP_IO C4 900 -900 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# solo_BZA900A
#
DEF solo_BZA900A Z 0 40 Y Y 1 F N
F0 "Z" 150 100 50 H V C CNN
F1 "solo_BZA900A" -150 100 50 H V C CNN
F2 "Package_TO_SOT_SMD:SOT-665" -300 0 50 H I C CNN
F3 "" -300 0 50 H I C CNN
DRAW
S -150 -50 150 -700 0 1 0 N
P 2 0 1 0 -150 -600 -50 -600 N
P 2 0 1 0 -150 -300 -50 -300 N
P 2 0 1 0 -150 -150 -50 -150 N
P 2 0 1 0 -50 -450 -150 -450 N
P 2 0 1 0 50 -450 100 -450 N
P 2 0 1 0 50 -300 100 -300 N
P 2 0 1 0 150 -350 100 -350 N
P 4 0 1 0 50 -150 100 -150 100 -600 50 -600 N
P 2 1 1 0 50 -600 -50 -600 N
P 2 1 1 0 50 -450 -50 -450 N
P 2 1 1 0 50 -300 -50 -300 N
P 2 1 1 0 50 -150 -50 -150 N
P 3 1 1 8 -50 -650 -50 -550 -30 -550 N
P 3 1 1 8 -50 -500 -50 -400 -30 -400 N
P 3 1 1 8 -50 -350 -50 -250 -30 -250 N
P 3 1 1 8 -50 -200 -50 -100 -30 -100 N
P 4 1 1 8 50 -650 50 -550 -50 -600 50 -650 N
P 4 1 1 8 50 -500 50 -400 -50 -450 50 -500 N
P 4 1 1 8 50 -350 50 -250 -50 -300 50 -350 N
P 4 1 1 8 50 -200 50 -100 -50 -150 50 -200 N
X C1 1 -250 -150 100 R 50 0 1 1 P
X A 2 250 -350 100 L 50 0 1 1 P
X C1 3 -250 -300 100 R 50 0 1 1 P
X C1 4 -250 -450 100 R 50 0 1 1 P
X C1 5 -250 -600 100 R 50 0 1 1 P
ENDDRAW
ENDDEF
#
# solo_LPC55S28JEV98K
#
DEF solo_LPC55S28JEV98K U 0 40 Y Y 3 L N
F0 "U" -3100 1725 50 H V L BNN
F1 "solo_LPC55S28JEV98K" -3100 -1650 50 H V L BNN
F2 "solo:BGA98C50P13X13_700X700X97N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "32-bit ARM Cortex-M33, QDDKEY/PUF" 0 0 50 H I L BNN
F5 "None" 0 0 50 H I L BNN
F6 "LPC55S28JEV98K" 0 0 50 H I L BNN
F7 "Unavailable" 0 0 50 H I L BNN
F8 "None" 0 0 50 H I L BNN
DRAW
P 2 1 0 10 -3100 -1600 3100 -1600 N
P 2 1 0 10 -3100 1700 -3100 -1600 N
P 2 1 0 10 3100 -1600 3100 1700 N
P 2 1 0 10 3100 1700 -3100 1700 N
P 2 2 0 10 -2500 -1700 -2500 1600 N
P 2 2 0 10 -2500 1600 2500 1600 N
P 2 2 0 10 2500 -1700 -2500 -1700 N
P 2 2 0 10 2500 1600 2500 -1700 N
P 2 3 0 10 -700 -1100 -700 1100 N
P 2 3 0 10 -700 1100 600 1100 N
P 2 3 0 10 600 -1100 -700 -1100 N
P 2 3 0 10 600 1100 600 -1100 N
X PIO0_25/FC0_TXD_SCL_MISO_WS/SD0_D[1]/CTIMER_INP9/SCT0_GPI1/SEC_PIO0_25 A11 -3300 -900 200 R 40 40 1 0 P
X PIO0_21/FC3_RTS_SCL_SSEL1/UTICK_CAP3/CTIMER3_MAT3/SCT0_GPI3/FC7_SCK/PLU_CLKIN/SEC_PIO0_21 A12 -3300 -500 200 R 40 40 1 0 P
X PIO0_5/TDI/FC4_RXD_SDA_MOSI_DATA/CTIMER3_MAT0/SCT0_GPI5/FC3_RTS_SCL_SSEL1/MCLK/SEC_PIO0_5 A7 -3300 1100 200 R 40 40 1 0 P
X PIO0_2/TRST/FC3_TXD_SCL_MISO_WS/CTIMER_INP1/SCT0_OUT0/SCT0_GPI2/SEC_PIO0_2 B11 -3300 1400 200 R 40 40 1 0 P
X PIO0_20/FC3_CTS_SDA_SSEL0/CTIMER1_MAT1/CTIMER_INP15/SCT0_GPI2/FC7_RXD_SDA_MOSI_DATA/HS_SPI_SSEL0/PLU_INPUT5/SEC_PIO0_20/FC4_TXD_SCL_MISO_WS B12 -3300 -400 200 R 40 40 1 0 P
X PIO0_6/TDO/FC3_SCK/CTIMER_INP13/CTIMER4_MAT0/SCT0_GPI6/SEC_PIO0_6 B7 -3300 1000 200 R 40 40 1 0 P
X PIO0_13/FC1_CTS_SDA_SSEL0/UTICK_CAP0/CTIMER_INP0/SCT0_GPI0/FC1_RXD_SDA_MOSI_DATA/PLU_INPUT0/SEC_PIO0_13 C12 -3300 300 200 R 40 40 1 0 P
X PIO0_14/FC1_RTS_SCL_SSEL1/UTICK_CAP1/CTIMER_INP1/SCT0_GPI1/FC1_TXD_SCL_MISO_WS/PLU_INPUT1/SEC_PIO0_14 C13 -3300 200 200 R 40 40 1 0 P
X PIO0_24FC0_RXD_SDA_MOSI_DATA/SD0_D[0]/CTIMER_INP8/SCT0_GPI0/SEC_PIO0_24 E12 -3300 -800 200 R 40 40 1 0 P
X PIO0_12/ADC0_10/FC3_TXD_SCL_MISO_WS/SD1_BACKEND_PWR/FREQME_GPIO_CLK_B/SCT0_GPI7/SD0_POW_EN/SWDIO/FC6_TXD_SCL_MISO_WS/SEC_PIO0_12 E2 -3300 400 200 R 40 40 1 0 P
X PIO0_30/FC0_TXD_SCL_MISO_WS/SD1_D[3]/CTIMER0_MAT0/SCT0_OUT9/SEC_PIO0_30 E5 -3300 -1400 200 R 40 40 1 0 P
X PIO0_19/FC4_RTS_SCL_SSEL1/UTICK_CAP0/CTIMER0_MAT2/SCT0_OUT2/FC7_TXD_SCL_MISO_WS/PLU_INPUT4/SEC_PIO0_19 E6 -3300 -300 200 R 40 40 1 0 P
X PIO0_4/TMS/FC4_SCK/CTIMER_INP12/SCT0_GPI4/FC3_CTS_SDA_SSEL0/SEC_PIO0_4 E7 -3300 1200 200 R 40 40 1 0 P
X PIO0_22/FC6_TXD_SCL_MISO_WS/UTICK_CAP1/CTIMER_INP15/SCT0_OUT3/USB0_VBUS/SD1_D[0]/PLU_OUT7/SEC_PIO0_22 E9 -3300 -600 200 R 40 40 1 0 P
X PIO0_11/ADC0_9/FC6_RXD_SDA_MOSI_DATA/CTIMER2_MAT2/FREQME_GPIO_CLK_A/SWCLK/SEC_PIO0_11 F1 -3300 500 200 R 40 40 1 0 P
X PIO0_28/WAKEUP/FC0_SCK/SD1_CMD/CTIMER_INP11/SCT0_OUT7/USB0_OVERCURRENTN/PLU_OUT1/EC_PIO0_28 F13 -3300 -1200 200 R 40 40 1 0 P
X PIO0_10/ADC0_1/FC6_SCK/CTIMER_INP10/CTIMER2_MAT0/FC1_TXD_SCL_MISO_WS/SCT0_OUT2/SWO/SEC_PIO0_10 F2 -3300 600 200 R 40 40 1 0 P
X PIO0_1/FC3_CTS_SDA_SSEL0/CTIMER_INP0/SCT0_GPI1/SD1_CLK/CMP0_OUT/SEC_PIO0_1 F5 -3300 1500 200 R 40 40 1 0 P
X PIO0_3/TCK/FC3_RXD_SDA_MOSI_DATA/CTIMER0_MAT1/SCT0_OUT1/SCT0_GPI3/SEC_PIO0_3 F8 -3300 1300 200 R 40 40 1 0 P
X PIO0_17/FC4_SSEL2/SD0_CARD_DET_N/SCT0_GPI7/SCT0_OUT0/SD0_CARD_INT_N/PLU_INPUT2/SEC_PIO0_17 G3 -3300 -100 200 R 40 40 1 0 P
X PIO0_7/FC3_RTS_SCL_SSEL1/SD0_CLK/FC5_SCK/FC1_SCK/SEC_PIO0_7 G5 -3300 900 200 R 40 40 1 0 P
X PIO0_26/FC2_RXD_SDA_MOSI_DATA/CLKOUT/CTIMER_INP14/SCT0_OUT5/USB0_IDVALUE/FC0_SCK/HS_SPI_MOSI/SEC_PIO0_26 H12 -3300 -1000 200 R 40 40 1 0 P
X PIO0_29/FC0_RXD_SDA_MOSI_DATA/SD1_D[2]/CTIMER2_MAT3/SCT0_OUT8/CMP0_OUT/PLU_OUT2/SEC_PIO0_29 H8 -3300 -1300 200 R 40 40 1 0 P
X PIO0_18/ACMP0_C/FC4_CTS_SDA_SSEL0/SD0_WR_PRT/CTIMER1_MAT0/SCT0_OUT1/PLU_INPUT3/SEC_PIO0_18 H9 -3300 -200 200 R 40 40 1 0 P
X PIO0_23/ADC0_0/MCLK/CTIMER1_MAT2/CTIMER3_MAT3/FC0_CTS_SDA_SSEL0/SD1_D[1]/SEC_PIO0_23 J1 -3300 -700 200 R 40 40 1 0 P
X PIO0_16/ADC0_8/FC4_TXD_SCL_MISO_WS/CLKOUT/CTIMER_INP4/EC_PIO0_16 J2 -3300 0 200 R 40 40 1 0 P
X PIO0_31/ADC0_3/1FC0_CTS_SDA_SSEL0/SD0_D[2]/CTIMER0_MAT1/SCT0_OUT3/SEC_PIO0_31 L1 -3300 -1500 200 R 40 40 1 0 P
X PIO0_0/ACMP0_A/FC3_SCK/CTIMER0_MAT0/SCT0_GPI0/SD1_CARD_INT_N/SEC_PIO0_0 L12 -3300 1600 200 R 40 40 1 0 P
X PIO0_9/ACMP0_B/FC3_SSEL2/SD0_POW_EN/FC5_TXD_SCL_MISO_WS/SEC_PIO0_9 L13 -3300 700 200 R 40 40 1 0 P
X PIO0_15/ADC0_2/FC6_CTS_SDA_SSEL0/UTICK_CAP2/CTIMER_INP16/SCT0_OUT2/SD0_WR_PRT/SEC_PIO0_15 L2 -3300 100 200 R 40 40 1 0 P
X PIO0_8/FC3_SSEL3/SD0_CMD/FC5_RXD_SDA_MOSI_DATA/SWO/SEC_PIO0_8 M2 -3300 800 200 R 40 40 1 0 P
X PIO0_27/FC2_TXD_SCL_MISO_WS/CTIMER3_MAT2/SCT0_OUT6/FC7_RXD_SDA_MOSI_DATA/PLU_OUT0/SEC_PIO0_27 N2 -3300 -1100 200 R 40 40 1 0 P
X PIO1_8/ADC0_4/FC0_CTS_SDA_SSEL0/SD0_CLK/SCT0_OUT1/FC4_SSEL2 A6 -2700 700 200 R 40 40 2 0 B
X PIO1_28/FC7_SCK/SD0_D[5]/CTIMER_INP2/PLU_INPUT3 A8 -2700 -1300 200 R 40 40 2 0 B
X PIO1_4/FC0_SCK/SD0_D[0]/CTIMER2_MAT1/SCT0_OUT0/FREQME_GPIO_CLK_A B2 -2700 1100 200 R 40 40 2 0 B
X PIO1_13/FC6_RXD_SDA_MOSI_DATA/CTIMER_INP6/USB0_OVERCURRENTN/USB0_FRAME/SD0_CARD_DET_N B3 -2700 200 200 R 40 40 2 0 B
X PIO1_15/UTICK_CAP3/CTIMER_INP7/FC5_RTS_SCL_SSEL1/FC4_RTS_SCL_SSEL1/SD1_D[2] B6 -2700 0 200 R 40 40 2 0 B
X PIO1_25/FC2_TXD_SCL_MISO_WS/SCT0_OUT2/SD1_D[0]/UTICK_CAP0/PLU_CLKIN B8 -2700 -1000 200 R 40 40 2 0 B
X PIO1_9/ADC0_12/FC1_SCK/CTIMER_INP4/SCT0_OUT2/FC4_CTS_SDA_SSEL0 C1 -2700 600 200 R 40 40 2 0 B
X PIO1_20/FC7_RTS_SCL_SSEL1/CTIMER_INP14/FC4_TXD_SCL_MISO_WS/PLU_OUT2 C2 -2700 -500 200 R 40 40 2 0 B
X PIO1_16/FC6_TXD_SCL_MISO_WS/CTIMER1_MAT3/SD0_CMD C7 -2700 -100 200 R 40 40 2 0 B
X PIO1_0/ADC0_11/FC0_RTS_SCL_SSEL1/SD0_D[3]/CTIMER_INP2/SCT0_GPI4/PLU_OUT3 E1 -2700 1500 200 R 40 40 2 0 B
X PIO1_26/FC2_CTS_SDA_SSEL0/SCT0_OUT3/CTIMER_INP3/UTICK_CAP1/HS_SPI_SSEL3/PLU_INPUT5 E13 -2700 -1100 200 R 40 40 2 0 B
X PIO1_27/FC2_RTS_SCL_SSEL1/SD0_D[4]/CTIMER0_MAT3/CLKOUT/PLU_INPUT4 E8 -2700 -1200 200 R 40 40 2 0 B
X PIO1_12/FC6_SCK/CTIMER1_MAT1/USB0_PORTPWRN/HS_SPI_SSEL2 F12 -2700 300 200 R 40 40 2 0 B
X PIO1_24/FC2_RXD_SDA_MOSI_DATA/SCT0_OUT1/SD1_D[1]/FC3_SSEL3/PLU_OUT6 F6 -2700 -900 200 R 40 40 2 0 B
X PIO1_30/WAKEUP/FC7_TXD_SCL_MISO_WS/SD0_D[7]/SCT0_GPI7/USB1_OVERCURRENTN/USB1_LEDN/PLU_INPUT1 F9 -2700 -1500 200 R 40 40 2 0 B
X PIO1_1/WAKEUP/FC3_RXD_SDA_MOSI_DATA/CTIMER_INP3/SCT0_GPI5/HS_SPI_SSEL1/USB1_OVERCURRENTN/PLU_OUT4 G11 -2700 1400 200 R 40 40 2 0 B
X PIO1_2/CTIMER0_MAT3/SCT0_GPI6/HS_SPI_SCK/USB1_PORTPWRN/PLU_OUT5 G12 -2700 1300 200 R 40 40 2 0 B
X PIO1_3/SCT0_OUT4/HS_SPI_MISO/USB0_PORTPWRN/PLU_OUT6 G13 -2700 1200 200 R 40 40 2 0 B
X PIO1_11/FC1_TXD_SCL_MISO_WS/CTIMER_INP5/USB0_VBUS G6 -2700 400 200 R 40 40 2 0 B
X PIO1_29/FC7_RXD_SDA_MOSI_DATA/SD0_D[6]/SCT0_GPI6/USB1_PORTPWRN/USB1_FRAME/PLU_INPUT2 G8 -2700 -1400 200 R 40 40 2 0 B
X PIO1_18/SD1_POW_EN/SCT0_OUT5/PLU_OUT0 G9 -2700 -300 200 R 40 40 2 0 B
X PIO1_19/ACMPVREF/SCT0_OUT7/CTIMER3_MAT1/SCT0_GPI7/FC4_SCK/PLU_OUT1 H13 -2700 -400 200 R 40 40 2 0 B
X PIO1_6/FC0_TXD_SCL_MISO_WS/SD0_D[3]/CTIMER2_MAT1/SCT0_GPI3 H5 -2700 900 200 R 40 40 2 0 B
X PIO1_31/MCLK/SD1_CLK/CTIMER0_MAT2/SCT0_OUT6/PLU_INPUT0 H6 -2700 -1600 200 R 40 40 2 0 B
X PIO1_7/FC0_RTS_SCL_SSEL1/SD0_D[1]/CTIMER2_MAT2/SCT0_GPI4 J5 -2700 800 200 R 40 40 2 0 B
X PIO1_10/FC1_RXD_SDA_MOSI_DATA/CTIMER1_MAT0/SCT0_OUT3 J7 -2700 500 200 R 40 40 2 0 B
X PIO1_23/FC2_SCK/SCT0_OUT0/SD1_D[3]/FC3_SSEL2/PLU_OUT5 J8 -2700 -800 200 R 40 40 2 0 B
X PIO1_17/FC6_RTS_SCL_SSEL1/SCT0_OUT4/SD1_CARD_INT_N/SD1_CARD_DET_N J9 -2700 -200 200 R 40 40 2 0 B
X PIO1_14/ACMP0_D/UTICK_CAP2/CTIMER1_MAT2/FC5_CTS_SDA_SSEL0/USB0_LEDN/SD1_CMD L7 -2700 100 200 R 40 40 2 0 B
X PIO1_5/FC0_RXD_SDA_MOSI_DATA/SD0_D[2]/CTIMER2_MAT0/SCT0_GPI0 M5 -2700 1000 200 R 40 40 2 0 B
X PIO1_21/FC7_CTS_SDA_SSEL0/CTIMER3_MAT2/FC4_RXD_SDA_MOSI_DATA/PLU_OUT3 M7 -2700 -600 200 R 40 40 2 0 B
X PIO1_22/SD0_CMD/CTIMER2_MAT3/SCT0_GPI5/FC4_SSEL3/PLU_OUT4 M8 -2700 -700 200 R 40 40 2 0 B
X USB0_DM A1 -900 200 200 R 40 40 3 0 B
X VDD A13 800 700 200 L 40 40 3 0 W
X USB0_DP A2 -900 300 200 R 40 40 3 0 B
X USB0_3V3 A3 -900 400 200 R 40 40 3 0 W
X VDD A5 800 700 200 L 40 40 3 0 W
X VDD A9 800 700 200 L 40 40 3 0 W
X USB0_VSS B1 -900 100 200 R 40 40 3 0 W
X VSS B13 800 -700 200 L 40 40 3 0 W
X VSS B5 800 -700 200 L 40 40 3 0 W
X VSS B9 800 -700 200 L 40 40 3 0 W
X VREFP G1 800 0 200 L 40 40 3 0 W
X VDDA G2 800 500 200 L 40 40 3 0 W
X VREFN H1 800 100 200 L 40 40 3 0 W
X VSSA H2 800 -1000 200 L 40 40 3 0 W
X XTAL32K_N J12 -900 -1000 200 R 40 40 3 0 B
X XTAL32K_P J13 -900 -900 200 R 40 40 3 0 B
X RESETN J6 -900 700 200 R 40 40 3 0 I
X VDD M1 800 700 200 L 40 40 3 0 W
X VSS_PMU M11 800 -900 200 L 40 40 3 0 W
X VSS_DCDC M12 800 -800 200 L 40 40 3 0 W
X VBAT_PMU M13 800 800 200 L 40 40 3 0 W
X XTAL32M_N M3 -900 -800 200 R 40 40 3 0 B
X USB1_DP M6 -900 -300 200 R 40 40 3 0 B
X VDD_PMU M9 800 600 200 L 40 40 3 0 W
X VSS N1 800 -700 200 L 40 40 3 0 W
X LX N11 -900 900 200 R 40 40 3 0 I
X VSS_DCDC N12 800 -800 200 L 40 40 3 0 W
X VBAT_DCDC N13 800 900 200 L 40 40 3 0 W
X XTAL32M_P N3 -900 -700 200 R 40 40 3 0 B
X USB1_VSS N5 -900 -500 200 R 40 40 3 0 W
X USB1_DM N6 -900 -400 200 R 40 40 3 0 B
X USB1_3V3 N7 -900 -100 200 R 40 40 3 0 W
X USB1_VBUS N8 -900 -200 200 R 40 40 3 0 B
X FB N9 -900 1000 200 R 40 40 3 0 I
ENDDRAW
ENDDEF
#
# solo_TLV742p
#
DEF solo_TLV742p T 0 40 Y Y 1 F N
F0 "T" 400 100 50 H V C CNN
F1 "solo_TLV742p" 150 100 50 H V C CNN
F2 "solo:Texas_X2SON-4_1x1mm_P0.65mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S 0 0 500 -400 0 1 0 N
X OUT 1 600 -100 100 L 50 50 1 1 P
X GND 2 250 -500 100 U 50 50 1 1 P
X EN 3 -100 -250 100 R 50 50 1 1 P
X IN 4 -100 -100 100 R 50 50 1 1 P
X GND 5 400 -500 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
