// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CGX50CF23C6 Package FBGA484
// 

//
// This file contains Fast Corner delays for the design using part EP4CGX50CF23C6,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "inst_memory")
  (DATE "12/14/2023 03:38:29")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (490:490:490) (560:560:560))
        (IOPATH i o (1687:1687:1687) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1019:1019:1019) (1164:1164:1164))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1177:1177:1177) (1328:1328:1328))
        (IOPATH i o (1767:1767:1767) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1684:1684:1684) (1907:1907:1907))
        (IOPATH i o (1747:1747:1747) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1348:1348:1348) (1525:1525:1525))
        (IOPATH i o (1677:1677:1677) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (854:854:854) (971:971:971))
        (IOPATH i o (1707:1707:1707) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1278:1278:1278) (1454:1454:1454))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1089:1089:1089) (1226:1226:1226))
        (IOPATH i o (1737:1737:1737) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1238:1238:1238) (1404:1404:1404))
        (IOPATH i o (1677:1677:1677) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (634:634:634) (714:714:714))
        (IOPATH i o (1697:1697:1697) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1312:1312:1312) (1472:1472:1472))
        (IOPATH i o (1677:1677:1677) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (898:898:898) (1001:1001:1001))
        (IOPATH i o (2590:2590:2590) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (498:498:498) (565:565:565))
        (IOPATH i o (2590:2590:2590) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (729:729:729) (837:837:837))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1313:1313:1313) (1491:1491:1491))
        (IOPATH i o (1717:1717:1717) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (778:778:778) (875:875:875))
        (IOPATH i o (1697:1697:1697) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (721:721:721) (807:807:807))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (481:481:481) (544:544:544))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1046:1046:1046) (1195:1195:1195))
        (IOPATH i o (1697:1697:1697) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1257:1257:1257) (1420:1420:1420))
        (IOPATH i o (1717:1717:1717) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (997:997:997) (1131:1131:1131))
        (IOPATH i o (1737:1737:1737) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (983:983:983) (1116:1116:1116))
        (IOPATH i o (1707:1707:1707) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1555:1555:1555) (1753:1753:1753))
        (IOPATH i o (1717:1717:1717) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1561:1561:1561) (1767:1767:1767))
        (IOPATH i o (1697:1697:1697) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1193:1193:1193) (1341:1341:1341))
        (IOPATH i o (1717:1717:1717) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1262:1262:1262) (1426:1426:1426))
        (IOPATH i o (1703:1703:1703) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (818:818:818) (925:925:925))
        (IOPATH i o (2620:2620:2620) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1223:1223:1223) (1377:1377:1377))
        (IOPATH i o (1677:1677:1677) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (809:809:809) (914:914:914))
        (IOPATH i o (1707:1707:1707) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (812:812:812) (920:920:920))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (740:740:740) (826:826:826))
        (IOPATH i o (1727:1727:1727) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1416:1416:1416) (1624:1624:1624))
        (IOPATH i o (1717:1717:1717) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (300:300:300) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2167:2167:2167) (2405:2405:2405))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1181:1181:1181))
        (PORT asdata (298:298:298) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2176:2176:2176) (2415:2415:2415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1757w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2228:2228:2228) (2498:2498:2498))
        (PORT datac (2219:2219:2219) (2491:2491:2491))
        (PORT datad (2173:2173:2173) (2417:2417:2417))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3605:3605:3605))
        (PORT d[1] (5121:5121:5121) (5839:5839:5839))
        (PORT d[2] (4778:4778:4778) (5429:5429:5429))
        (PORT d[3] (2321:2321:2321) (2607:2607:2607))
        (PORT d[4] (2514:2514:2514) (2838:2838:2838))
        (PORT d[5] (2233:2233:2233) (2499:2499:2499))
        (PORT d[6] (2161:2161:2161) (2404:2404:2404))
        (PORT d[7] (3183:3183:3183) (3590:3590:3590))
        (PORT d[8] (2090:2090:2090) (2343:2343:2343))
        (PORT d[9] (4607:4607:4607) (5248:5248:5248))
        (PORT d[10] (2334:2334:2334) (2640:2640:2640))
        (PORT d[11] (3698:3698:3698) (4125:4125:4125))
        (PORT d[12] (2297:2297:2297) (2580:2580:2580))
        (PORT clk (1458:1458:1458) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1439:1439:1439))
        (PORT d[0] (3343:3343:3343) (3786:3786:3786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2146:2146:2146) (2377:2377:2377))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1746w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2228:2228:2228) (2499:2499:2499))
        (PORT datac (2216:2216:2216) (2488:2488:2488))
        (PORT datad (2171:2171:2171) (2415:2415:2415))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2748:2748:2748))
        (PORT d[1] (4627:4627:4627) (5263:5263:5263))
        (PORT d[2] (3405:3405:3405) (3862:3862:3862))
        (PORT d[3] (3883:3883:3883) (4409:4409:4409))
        (PORT d[4] (3011:3011:3011) (3425:3425:3425))
        (PORT d[5] (3031:3031:3031) (3437:3437:3437))
        (PORT d[6] (3896:3896:3896) (4418:4418:4418))
        (PORT d[7] (2604:2604:2604) (2925:2925:2925))
        (PORT d[8] (2687:2687:2687) (3031:3031:3031))
        (PORT d[9] (2729:2729:2729) (3096:3096:3096))
        (PORT d[10] (2847:2847:2847) (3242:3242:3242))
        (PORT d[11] (5063:5063:5063) (5730:5730:5730))
        (PORT d[12] (5147:5147:5147) (5878:5878:5878))
        (PORT clk (1430:1430:1430) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1410:1410:1410))
        (PORT d[0] (634:634:634) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1391:1391:1391))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1791:1791:1791))
        (PORT datab (1080:1080:1080) (1246:1246:1246))
        (PORT datac (442:442:442) (509:509:509))
        (PORT datad (1130:1130:1130) (1328:1328:1328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1768w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2228:2228:2228) (2498:2498:2498))
        (PORT datac (2221:2221:2221) (2493:2493:2493))
        (PORT datad (2175:2175:2175) (2419:2419:2419))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2853:2853:2853))
        (PORT d[1] (4234:4234:4234) (4822:4822:4822))
        (PORT d[2] (3344:3344:3344) (3794:3794:3794))
        (PORT d[3] (2741:2741:2741) (3084:3084:3084))
        (PORT d[4] (3673:3673:3673) (4187:4187:4187))
        (PORT d[5] (3112:3112:3112) (3533:3533:3533))
        (PORT d[6] (2433:2433:2433) (2738:2738:2738))
        (PORT d[7] (2660:2660:2660) (3007:3007:3007))
        (PORT d[8] (2949:2949:2949) (3334:3334:3334))
        (PORT d[9] (2849:2849:2849) (3229:3229:3229))
        (PORT d[10] (2123:2123:2123) (2379:2379:2379))
        (PORT d[11] (2728:2728:2728) (3038:3038:3038))
        (PORT d[12] (2252:2252:2252) (2528:2528:2528))
        (PORT clk (1408:1408:1408) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (PORT d[0] (1380:1380:1380) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1779w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2228:2228:2228) (2499:2499:2499))
        (PORT datac (2216:2216:2216) (2487:2487:2487))
        (PORT datad (2170:2170:2170) (2414:2414:2414))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3908:3908:3908))
        (PORT d[1] (2618:2618:2618) (2947:2947:2947))
        (PORT d[2] (3566:3566:3566) (4034:4034:4034))
        (PORT d[3] (4024:4024:4024) (4572:4572:4572))
        (PORT d[4] (3112:3112:3112) (3534:3534:3534))
        (PORT d[5] (2721:2721:2721) (3093:3093:3093))
        (PORT d[6] (4394:4394:4394) (5012:5012:5012))
        (PORT d[7] (5220:5220:5220) (5943:5943:5943))
        (PORT d[8] (4798:4798:4798) (5461:5461:5461))
        (PORT d[9] (2431:2431:2431) (2730:2730:2730))
        (PORT d[10] (2812:2812:2812) (3200:3200:3200))
        (PORT d[11] (5658:5658:5658) (6415:6415:6415))
        (PORT d[12] (4223:4223:4223) (4802:4802:4802))
        (PORT clk (1419:1419:1419) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (PORT d[0] (1327:1327:1327) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1357:1357:1357))
        (PORT datab (107:107:107) (130:130:130))
        (PORT datac (548:548:548) (606:606:606))
        (PORT datad (940:940:940) (1083:1083:1083))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2229:2229:2229) (2500:2500:2500))
        (PORT datac (2209:2209:2209) (2479:2479:2479))
        (PORT datad (2165:2165:2165) (2408:2408:2408))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2694:2694:2694))
        (PORT d[1] (4985:4985:4985) (5673:5673:5673))
        (PORT d[2] (3593:3593:3593) (4078:4078:4078))
        (PORT d[3] (2443:2443:2443) (2747:2747:2747))
        (PORT d[4] (3215:3215:3215) (3660:3660:3660))
        (PORT d[5] (2325:2325:2325) (2625:2625:2625))
        (PORT d[6] (4078:4078:4078) (4625:4625:4625))
        (PORT d[7] (2575:2575:2575) (2884:2884:2884))
        (PORT d[8] (2516:2516:2516) (2844:2844:2844))
        (PORT d[9] (2896:2896:2896) (3283:3283:3283))
        (PORT d[10] (2644:2644:2644) (3008:3008:3008))
        (PORT d[11] (5058:5058:5058) (5727:5727:5727))
        (PORT d[12] (2303:2303:2303) (2594:2594:2594))
        (PORT clk (1453:1453:1453) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (PORT d[0] (926:926:926) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1413:1413:1413))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2228:2228:2228) (2498:2498:2498))
        (PORT datac (2218:2218:2218) (2490:2490:2490))
        (PORT datad (2172:2172:2172) (2416:2416:2416))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3706:3706:3706))
        (PORT d[1] (2427:2427:2427) (2727:2727:2727))
        (PORT d[2] (3406:3406:3406) (3854:3854:3854))
        (PORT d[3] (3844:3844:3844) (4368:4368:4368))
        (PORT d[4] (3098:3098:3098) (3515:3515:3515))
        (PORT d[5] (2763:2763:2763) (3129:3129:3129))
        (PORT d[6] (4207:4207:4207) (4798:4798:4798))
        (PORT d[7] (2870:2870:2870) (3242:3242:3242))
        (PORT d[8] (4776:4776:4776) (5437:5437:5437))
        (PORT d[9] (3962:3962:3962) (4509:4509:4509))
        (PORT d[10] (2810:2810:2810) (3208:3208:3208))
        (PORT d[11] (5484:5484:5484) (6222:6222:6222))
        (PORT d[12] (4043:4043:4043) (4601:4601:4601))
        (PORT clk (1405:1405:1405) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (PORT d[0] (1240:1240:1240) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1724w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2229:2229:2229) (2499:2499:2499))
        (PORT datac (2210:2210:2210) (2480:2480:2480))
        (PORT datad (2165:2165:2165) (2408:2408:2408))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2557:2557:2557))
        (PORT d[1] (4808:4808:4808) (5469:5469:5469))
        (PORT d[2] (3420:3420:3420) (3877:3877:3877))
        (PORT d[3] (2451:2451:2451) (2751:2751:2751))
        (PORT d[4] (3186:3186:3186) (3626:3626:3626))
        (PORT d[5] (3213:3213:3213) (3645:3645:3645))
        (PORT d[6] (2596:2596:2596) (2923:2923:2923))
        (PORT d[7] (2635:2635:2635) (2962:2962:2962))
        (PORT d[8] (2678:2678:2678) (3023:3023:3023))
        (PORT d[9] (2878:2878:2878) (3263:3263:3263))
        (PORT d[10] (2472:2472:2472) (2815:2815:2815))
        (PORT d[11] (5224:5224:5224) (5911:5911:5911))
        (PORT d[12] (5167:5167:5167) (5900:5900:5900))
        (PORT clk (1444:1444:1444) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1424:1424:1424))
        (PORT d[0] (774:774:774) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1731:1731:1731))
        (PORT datab (1078:1078:1078) (1243:1243:1243))
        (PORT datac (447:447:447) (510:510:510))
        (PORT datad (1131:1131:1131) (1329:1329:1329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1735w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2229:2229:2229) (2499:2499:2499))
        (PORT datac (2211:2211:2211) (2482:2482:2482))
        (PORT datad (2167:2167:2167) (2410:2410:2410))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2736:2736:2736))
        (PORT d[1] (4626:4626:4626) (5262:5262:5262))
        (PORT d[2] (3242:3242:3242) (3670:3670:3670))
        (PORT d[3] (3942:3942:3942) (4479:4479:4479))
        (PORT d[4] (3011:3011:3011) (3426:3426:3426))
        (PORT d[5] (3054:3054:3054) (3468:3468:3468))
        (PORT d[6] (3721:3721:3721) (4221:4221:4221))
        (PORT d[7] (2449:2449:2449) (2749:2749:2749))
        (PORT d[8] (2674:2674:2674) (3021:3021:3021))
        (PORT d[9] (2704:2704:2704) (3065:3065:3065))
        (PORT d[10] (2833:2833:2833) (3223:3223:3223))
        (PORT d[11] (5064:5064:5064) (5732:5732:5732))
        (PORT d[12] (4984:4984:4984) (5694:5694:5694))
        (PORT clk (1424:1424:1424) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (PORT d[0] (795:795:795) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1386:1386:1386))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (712:712:712))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (497:497:497) (556:556:556))
        (PORT datad (1061:1061:1061) (1220:1220:1220))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1222:1222:1222))
        (PORT datab (104:104:104) (128:128:128))
        (PORT datac (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3295:3295:3295))
        (PORT d[1] (3687:3687:3687) (4200:4200:4200))
        (PORT d[2] (2770:2770:2770) (3146:3146:3146))
        (PORT d[3] (4180:4180:4180) (4765:4765:4765))
        (PORT d[4] (3441:3441:3441) (3916:3916:3916))
        (PORT d[5] (2774:2774:2774) (3150:3150:3150))
        (PORT d[6] (4722:4722:4722) (5359:5359:5359))
        (PORT d[7] (2869:2869:2869) (3242:3242:3242))
        (PORT d[8] (5344:5344:5344) (6124:6124:6124))
        (PORT d[9] (4347:4347:4347) (4948:4948:4948))
        (PORT d[10] (3181:3181:3181) (3640:3640:3640))
        (PORT d[11] (4147:4147:4147) (4668:4668:4668))
        (PORT d[12] (2491:2491:2491) (2812:2812:2812))
        (PORT clk (1429:1429:1429) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT d[0] (2584:2584:2584) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1389:1389:1389))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (4315:4315:4315))
        (PORT d[1] (2283:2283:2283) (2558:2558:2558))
        (PORT d[2] (2683:2683:2683) (3031:3031:3031))
        (PORT d[3] (3310:3310:3310) (3763:3763:3763))
        (PORT d[4] (2972:2972:2972) (3386:3386:3386))
        (PORT d[5] (3874:3874:3874) (4411:4411:4411))
        (PORT d[6] (3514:3514:3514) (4008:4008:4008))
        (PORT d[7] (4381:4381:4381) (4986:4986:4986))
        (PORT d[8] (4062:4062:4062) (4624:4624:4624))
        (PORT d[9] (3434:3434:3434) (3909:3909:3909))
        (PORT d[10] (4051:4051:4051) (4629:4629:4629))
        (PORT d[11] (4780:4780:4780) (5414:5414:5414))
        (PORT d[12] (3529:3529:3529) (4016:4016:4016))
        (PORT clk (1429:1429:1429) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (PORT d[0] (3961:3961:3961) (4509:4509:4509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1102:1102:1102))
        (PORT datab (832:832:832) (990:990:990))
        (PORT datac (701:701:701) (771:771:771))
        (PORT datad (1075:1075:1075) (1215:1215:1215))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (4305:4305:4305))
        (PORT d[1] (2421:2421:2421) (2714:2714:2714))
        (PORT d[2] (2803:2803:2803) (3167:3167:3167))
        (PORT d[3] (3306:3306:3306) (3757:3757:3757))
        (PORT d[4] (2973:2973:2973) (3387:3387:3387))
        (PORT d[5] (3885:3885:3885) (4426:4426:4426))
        (PORT d[6] (3515:3515:3515) (4009:4009:4009))
        (PORT d[7] (4552:4552:4552) (5181:5181:5181))
        (PORT d[8] (4062:4062:4062) (4625:4625:4625))
        (PORT d[9] (3454:3454:3454) (3935:3935:3935))
        (PORT d[10] (4076:4076:4076) (4662:4662:4662))
        (PORT d[11] (5696:5696:5696) (6474:6474:6474))
        (PORT d[12] (3522:3522:3522) (4006:4006:4006))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT d[0] (1756:1756:1756) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1387:1387:1387))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3519:3519:3519))
        (PORT d[1] (3718:3718:3718) (4232:4232:4232))
        (PORT d[2] (3511:3511:3511) (3981:3981:3981))
        (PORT d[3] (3108:3108:3108) (3523:3523:3523))
        (PORT d[4] (4163:4163:4163) (4729:4729:4729))
        (PORT d[5] (2264:2264:2264) (2545:2545:2545))
        (PORT d[6] (4049:4049:4049) (4609:4609:4609))
        (PORT d[7] (5203:5203:5203) (5952:5952:5952))
        (PORT d[8] (5100:5100:5100) (5835:5835:5835))
        (PORT d[9] (4436:4436:4436) (5069:5069:5069))
        (PORT d[10] (2969:2969:2969) (3388:3388:3388))
        (PORT d[11] (4486:4486:4486) (5044:5044:5044))
        (PORT d[12] (2854:2854:2854) (3244:3244:3244))
        (PORT clk (1436:1436:1436) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1415:1415:1415))
        (PORT d[0] (2243:2243:2243) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (833:833:833) (993:993:993))
        (PORT datac (922:922:922) (1058:1058:1058))
        (PORT datad (1006:1006:1006) (1156:1156:1156))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3487:3487:3487))
        (PORT d[1] (3860:3860:3860) (4396:4396:4396))
        (PORT d[2] (2779:2779:2779) (3143:3143:3143))
        (PORT d[3] (2850:2850:2850) (3199:3199:3199))
        (PORT d[4] (3363:3363:3363) (3842:3842:3842))
        (PORT d[5] (2766:2766:2766) (3146:3146:3146))
        (PORT d[6] (4902:4902:4902) (5564:5564:5564))
        (PORT d[7] (2814:2814:2814) (3173:3173:3173))
        (PORT d[8] (5518:5518:5518) (6321:6321:6321))
        (PORT d[9] (4507:4507:4507) (5125:5125:5125))
        (PORT d[10] (3367:3367:3367) (3851:3851:3851))
        (PORT d[11] (4176:4176:4176) (4706:4706:4706))
        (PORT d[12] (2263:2263:2263) (2541:2541:2541))
        (PORT clk (1419:1419:1419) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (PORT d[0] (2540:2540:2540) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3245:3245:3245))
        (PORT d[1] (4163:4163:4163) (4738:4738:4738))
        (PORT d[2] (2708:2708:2708) (3062:3062:3062))
        (PORT d[3] (3087:3087:3087) (3500:3500:3500))
        (PORT d[4] (4118:4118:4118) (4699:4699:4699))
        (PORT d[5] (2911:2911:2911) (3268:3268:3268))
        (PORT d[6] (3153:3153:3153) (3590:3590:3590))
        (PORT d[7] (4854:4854:4854) (5531:5531:5531))
        (PORT d[8] (4292:4292:4292) (4903:4903:4903))
        (PORT d[9] (2339:2339:2339) (2638:2638:2638))
        (PORT d[10] (4255:4255:4255) (4885:4885:4885))
        (PORT d[11] (4725:4725:4725) (5350:5350:5350))
        (PORT d[12] (3827:3827:3827) (4349:4349:4349))
        (PORT clk (1407:1407:1407) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1384:1384:1384))
        (PORT d[0] (1486:1486:1486) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3673:3673:3673))
        (PORT d[1] (3933:3933:3933) (4476:4476:4476))
        (PORT d[2] (3661:3661:3661) (4146:4146:4146))
        (PORT d[3] (3137:3137:3137) (3561:3561:3561))
        (PORT d[4] (2756:2756:2756) (3123:3123:3123))
        (PORT d[5] (2449:2449:2449) (2766:2766:2766))
        (PORT d[6] (4177:4177:4177) (4750:4750:4750))
        (PORT d[7] (5187:5187:5187) (5932:5932:5932))
        (PORT d[8] (2522:2522:2522) (2850:2850:2850))
        (PORT d[9] (4593:4593:4593) (5248:5248:5248))
        (PORT d[10] (2990:2990:2990) (3411:3411:3411))
        (PORT d[11] (4643:4643:4643) (5221:5221:5221))
        (PORT d[12] (2898:2898:2898) (3294:3294:3294))
        (PORT clk (1432:1432:1432) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1412:1412:1412))
        (PORT d[0] (2525:2525:2525) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3677:3677:3677))
        (PORT d[1] (4256:4256:4256) (4849:4849:4849))
        (PORT d[2] (3689:3689:3689) (4182:4182:4182))
        (PORT d[3] (3307:3307:3307) (3753:3753:3753))
        (PORT d[4] (2737:2737:2737) (3103:3103:3103))
        (PORT d[5] (2457:2457:2457) (2772:2772:2772))
        (PORT d[6] (4218:4218:4218) (4799:4799:4799))
        (PORT d[7] (2851:2851:2851) (3216:3216:3216))
        (PORT d[8] (2538:2538:2538) (2874:2874:2874))
        (PORT d[9] (4611:4611:4611) (5268:5268:5268))
        (PORT d[10] (3154:3154:3154) (3600:3600:3600))
        (PORT d[11] (4660:4660:4660) (5238:5238:5238))
        (PORT d[12] (3040:3040:3040) (3448:3448:3448))
        (PORT clk (1426:1426:1426) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1406:1406:1406))
        (PORT d[0] (1546:1546:1546) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1387:1387:1387))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (721:721:721))
        (PORT datab (1987:1987:1987) (2328:2328:2328))
        (PORT datac (738:738:738) (825:825:825))
        (PORT datad (1419:1419:1419) (1656:1656:1656))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (452:452:452))
        (PORT datab (1990:1990:1990) (2332:2332:2332))
        (PORT datac (1085:1085:1085) (1246:1246:1246))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (777:777:777) (894:894:894))
        (PORT datad (892:892:892) (1023:1023:1023))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (4138:4138:4138))
        (PORT d[1] (3876:3876:3876) (4407:4407:4407))
        (PORT d[2] (2735:2735:2735) (3092:3092:3092))
        (PORT d[3] (3233:3233:3233) (3676:3676:3676))
        (PORT d[4] (4383:4383:4383) (5035:5035:5035))
        (PORT d[5] (4823:4823:4823) (5509:5509:5509))
        (PORT d[6] (3001:3001:3001) (3389:3389:3389))
        (PORT d[7] (4550:4550:4550) (5194:5194:5194))
        (PORT d[8] (4270:4270:4270) (4875:4875:4875))
        (PORT d[9] (3344:3344:3344) (3813:3813:3813))
        (PORT d[10] (4959:4959:4959) (5698:5698:5698))
        (PORT d[11] (5846:5846:5846) (6635:6635:6635))
        (PORT d[12] (4422:4422:4422) (5046:5046:5046))
        (PORT clk (1449:1449:1449) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (PORT d[0] (1455:1455:1455) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (4016:4016:4016))
        (PORT d[1] (3328:3328:3328) (3778:3778:3778))
        (PORT d[2] (3369:3369:3369) (3824:3824:3824))
        (PORT d[3] (2777:2777:2777) (3151:3151:3151))
        (PORT d[4] (3142:3142:3142) (3582:3582:3582))
        (PORT d[5] (3141:3141:3141) (3573:3573:3573))
        (PORT d[6] (3788:3788:3788) (4306:4306:4306))
        (PORT d[7] (4722:4722:4722) (5404:5404:5404))
        (PORT d[8] (5431:5431:5431) (6211:6211:6211))
        (PORT d[9] (3413:3413:3413) (3895:3895:3895))
        (PORT d[10] (3466:3466:3466) (3937:3937:3937))
        (PORT d[11] (5312:5312:5312) (6024:6024:6024))
        (PORT d[12] (3074:3074:3074) (3486:3486:3486))
        (PORT clk (1456:1456:1456) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1438:1438:1438))
        (PORT d[0] (2665:2665:2665) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1419:1419:1419))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (4308:4308:4308))
        (PORT d[1] (3017:3017:3017) (3399:3399:3399))
        (PORT d[2] (2676:2676:2676) (3026:3026:3026))
        (PORT d[3] (3130:3130:3130) (3557:3557:3557))
        (PORT d[4] (2973:2973:2973) (3391:3391:3391))
        (PORT d[5] (3865:3865:3865) (4403:4403:4403))
        (PORT d[6] (3494:3494:3494) (3985:3985:3985))
        (PORT d[7] (4371:4371:4371) (4969:4969:4969))
        (PORT d[8] (4042:4042:4042) (4603:4603:4603))
        (PORT d[9] (3267:3267:3267) (3718:3718:3718))
        (PORT d[10] (3887:3887:3887) (4442:4442:4442))
        (PORT d[11] (5533:5533:5533) (6290:6290:6290))
        (PORT d[12] (3343:3343:3343) (3801:3801:3801))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT d[0] (1639:1639:1639) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1389:1389:1389))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (4110:4110:4110))
        (PORT d[1] (2837:2837:2837) (3193:3193:3193))
        (PORT d[2] (3019:3019:3019) (3405:3405:3405))
        (PORT d[3] (3136:3136:3136) (3568:3568:3568))
        (PORT d[4] (2975:2975:2975) (3381:3381:3381))
        (PORT d[5] (3689:3689:3689) (4202:4202:4202))
        (PORT d[6] (3468:3468:3468) (3952:3952:3952))
        (PORT d[7] (4201:4201:4201) (4778:4778:4778))
        (PORT d[8] (3878:3878:3878) (4417:4417:4417))
        (PORT d[9] (3087:3087:3087) (3513:3513:3513))
        (PORT d[10] (3703:3703:3703) (4232:4232:4232))
        (PORT d[11] (4619:4619:4619) (5236:5236:5236))
        (PORT d[12] (3148:3148:3148) (3576:3576:3576))
        (PORT clk (1437:1437:1437) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1420:1420:1420))
        (PORT d[0] (2593:2593:2593) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1267:1267:1267))
        (PORT datab (1892:1892:1892) (2224:2224:2224))
        (PORT datac (963:963:963) (1136:1136:1136))
        (PORT datad (1342:1342:1342) (1577:1577:1577))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (788:788:788))
        (PORT datab (1009:1009:1009) (1152:1152:1152))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (1335:1335:1335) (1569:1569:1569))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3942:3942:3942))
        (PORT d[1] (3858:3858:3858) (4390:4390:4390))
        (PORT d[2] (3990:3990:3990) (4549:4549:4549))
        (PORT d[3] (4053:4053:4053) (4621:4621:4621))
        (PORT d[4] (4187:4187:4187) (4809:4809:4809))
        (PORT d[5] (4624:4624:4624) (5277:5277:5277))
        (PORT d[6] (2674:2674:2674) (3015:3015:3015))
        (PORT d[7] (4361:4361:4361) (4972:4972:4972))
        (PORT d[8] (4113:4113:4113) (4697:4697:4697))
        (PORT d[9] (3160:3160:3160) (3600:3600:3600))
        (PORT d[10] (4792:4792:4792) (5503:5503:5503))
        (PORT d[11] (5816:5816:5816) (6594:6594:6594))
        (PORT d[12] (4240:4240:4240) (4840:4840:4840))
        (PORT clk (1458:1458:1458) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (PORT d[0] (1434:1434:1434) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1422:1422:1422))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (4094:4094:4094))
        (PORT d[1] (3875:3875:3875) (4406:4406:4406))
        (PORT d[2] (4013:4013:4013) (4579:4579:4579))
        (PORT d[3] (3404:3404:3404) (3869:3869:3869))
        (PORT d[4] (4200:4200:4200) (4821:4821:4821))
        (PORT d[5] (4804:4804:4804) (5483:5483:5483))
        (PORT d[6] (4023:4023:4023) (4547:4547:4547))
        (PORT d[7] (4525:4525:4525) (5161:5161:5161))
        (PORT d[8] (4125:4125:4125) (4716:4716:4716))
        (PORT d[9] (3331:3331:3331) (3796:3796:3796))
        (PORT d[10] (4802:4802:4802) (5525:5525:5525))
        (PORT d[11] (5833:5833:5833) (6616:6616:6616))
        (PORT d[12] (4269:4269:4269) (4875:4875:4875))
        (PORT clk (1449:1449:1449) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (PORT d[0] (1409:1409:1409) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (3072:3072:3072))
        (PORT d[1] (3835:3835:3835) (4363:4363:4363))
        (PORT d[2] (2698:2698:2698) (3045:3045:3045))
        (PORT d[3] (2923:2923:2923) (3308:3308:3308))
        (PORT d[4] (3955:3955:3955) (4515:4515:4515))
        (PORT d[5] (4515:4515:4515) (5162:5162:5162))
        (PORT d[6] (2967:2967:2967) (3372:3372:3372))
        (PORT d[7] (4721:4721:4721) (5380:5380:5380))
        (PORT d[8] (4108:4108:4108) (4692:4692:4692))
        (PORT d[9] (2553:2553:2553) (2892:2892:2892))
        (PORT d[10] (3894:3894:3894) (4469:4469:4469))
        (PORT d[11] (4558:4558:4558) (5160:5160:5160))
        (PORT d[12] (3663:3663:3663) (4162:4162:4162))
        (PORT clk (1414:1414:1414) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (PORT d[0] (1325:1325:1325) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1374:1374:1374))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (635:635:635))
        (PORT datab (1890:1890:1890) (2221:2221:2221))
        (PORT datac (720:720:720) (841:841:841))
        (PORT datad (1336:1336:1336) (1570:1570:1570))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3937:3937:3937))
        (PORT d[1] (3679:3679:3679) (4181:4181:4181))
        (PORT d[2] (3837:3837:3837) (4376:4376:4376))
        (PORT d[3] (3876:3876:3876) (4417:4417:4417))
        (PORT d[4] (4001:4001:4001) (4592:4592:4592))
        (PORT d[5] (4636:4636:4636) (5295:5295:5295))
        (PORT d[6] (2690:2690:2690) (3035:3035:3035))
        (PORT d[7] (4361:4361:4361) (4972:4972:4972))
        (PORT d[8] (3937:3937:3937) (4493:4493:4493))
        (PORT d[9] (3166:3166:3166) (3612:3612:3612))
        (PORT d[10] (4774:4774:4774) (5481:5481:5481))
        (PORT d[11] (5659:5659:5659) (6423:6423:6423))
        (PORT d[12] (4224:4224:4224) (4826:4826:4826))
        (PORT clk (1458:1458:1458) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (PORT d[0] (1759:1759:1759) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1422:1422:1422))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (594:594:594))
        (PORT datab (105:105:105) (128:128:128))
        (PORT datac (480:480:480) (537:537:537))
        (PORT datad (1872:1872:1872) (2198:2198:2198))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (2043:2043:2043) (2374:2374:2374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3302:3302:3302))
        (PORT d[1] (3275:3275:3275) (3728:3728:3728))
        (PORT d[2] (4073:4073:4073) (4665:4665:4665))
        (PORT d[3] (2928:2928:2928) (3312:3312:3312))
        (PORT d[4] (3231:3231:3231) (3681:3681:3681))
        (PORT d[5] (3460:3460:3460) (3960:3960:3960))
        (PORT d[6] (3137:3137:3137) (3565:3565:3565))
        (PORT d[7] (3993:3993:3993) (4549:4549:4549))
        (PORT d[8] (3505:3505:3505) (4004:4004:4004))
        (PORT d[9] (2575:2575:2575) (2923:2923:2923))
        (PORT d[10] (3731:3731:3731) (4272:4272:4272))
        (PORT d[11] (4896:4896:4896) (5530:5530:5530))
        (PORT d[12] (3082:3082:3082) (3501:3501:3501))
        (PORT clk (1385:1385:1385) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1366:1366:1366))
        (PORT d[0] (1884:1884:1884) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3784:3784:3784))
        (PORT d[1] (4152:4152:4152) (4723:4723:4723))
        (PORT d[2] (2933:2933:2933) (3311:3311:3311))
        (PORT d[3] (3089:3089:3089) (3499:3499:3499))
        (PORT d[4] (4141:4141:4141) (4727:4727:4727))
        (PORT d[5] (4671:4671:4671) (5329:5329:5329))
        (PORT d[6] (3149:3149:3149) (3580:3580:3580))
        (PORT d[7] (4904:4904:4904) (5589:5589:5589))
        (PORT d[8] (4289:4289:4289) (4896:4896:4896))
        (PORT d[9] (2328:2328:2328) (2626:2626:2626))
        (PORT d[10] (4263:4263:4263) (4893:4893:4893))
        (PORT d[11] (4738:4738:4738) (5366:5366:5366))
        (PORT d[12] (3852:3852:3852) (4382:4382:4382))
        (PORT clk (1413:1413:1413) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (PORT d[0] (1160:1160:1160) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1109:1109:1109))
        (PORT datab (835:835:835) (994:994:994))
        (PORT datac (1355:1355:1355) (1545:1545:1545))
        (PORT datad (719:719:719) (819:819:819))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3235:3235:3235))
        (PORT d[1] (4655:4655:4655) (5311:5311:5311))
        (PORT d[2] (4174:4174:4174) (4733:4733:4733))
        (PORT d[3] (3823:3823:3823) (4339:4339:4339))
        (PORT d[4] (3128:3128:3128) (3553:3553:3553))
        (PORT d[5] (2280:2280:2280) (2577:2577:2577))
        (PORT d[6] (2907:2907:2907) (3294:3294:3294))
        (PORT d[7] (2862:2862:2862) (3232:3232:3232))
        (PORT d[8] (2864:2864:2864) (3242:3242:3242))
        (PORT d[9] (5120:5120:5120) (5847:5847:5847))
        (PORT d[10] (3693:3693:3693) (4211:4211:4211))
        (PORT d[11] (3157:3157:3157) (3525:3525:3525))
        (PORT d[12] (3540:3540:3540) (4018:4018:4018))
        (PORT clk (1434:1434:1434) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1414:1414:1414))
        (PORT d[0] (2275:2275:2275) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1395:1395:1395))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2979:2979:2979))
        (PORT d[1] (4061:4061:4061) (4619:4619:4619))
        (PORT d[2] (2846:2846:2846) (3222:3222:3222))
        (PORT d[3] (3392:3392:3392) (3855:3855:3855))
        (PORT d[4] (4574:4574:4574) (5253:5253:5253))
        (PORT d[5] (2703:2703:2703) (3065:3065:3065))
        (PORT d[6] (3200:3200:3200) (3623:3623:3623))
        (PORT d[7] (4731:4731:4731) (5400:5400:5400))
        (PORT d[8] (4437:4437:4437) (5067:5067:5067))
        (PORT d[9] (3516:3516:3516) (4005:4005:4005))
        (PORT d[10] (2647:2647:2647) (3015:3015:3015))
        (PORT d[11] (6027:6027:6027) (6838:6838:6838))
        (PORT d[12] (4600:4600:4600) (5258:5258:5258))
        (PORT clk (1444:1444:1444) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1424:1424:1424))
        (PORT d[0] (1077:1077:1077) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (132:132:132))
        (PORT datab (835:835:835) (995:995:995))
        (PORT datac (1481:1481:1481) (1706:1706:1706))
        (PORT datad (481:481:481) (547:547:547))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3133:3133:3133))
        (PORT d[1] (2651:2651:2651) (2990:2990:2990))
        (PORT d[2] (2391:2391:2391) (2673:2673:2673))
        (PORT d[3] (3312:3312:3312) (3763:3763:3763))
        (PORT d[4] (2913:2913:2913) (3289:3289:3289))
        (PORT d[5] (3089:3089:3089) (3527:3527:3527))
        (PORT d[6] (3557:3557:3557) (4054:4054:4054))
        (PORT d[7] (3454:3454:3454) (3926:3926:3926))
        (PORT d[8] (3114:3114:3114) (3532:3532:3532))
        (PORT d[9] (2691:2691:2691) (3032:3032:3032))
        (PORT d[10] (3036:3036:3036) (3460:3460:3460))
        (PORT d[11] (5454:5454:5454) (6207:6207:6207))
        (PORT d[12] (3330:3330:3330) (3789:3789:3789))
        (PORT clk (1447:1447:1447) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1424:1424:1424))
        (PORT d[0] (1543:1543:1543) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3442:3442:3442))
        (PORT d[1] (4330:4330:4330) (4926:4926:4926))
        (PORT d[2] (2716:2716:2716) (3070:3070:3070))
        (PORT d[3] (3084:3084:3084) (3492:3492:3492))
        (PORT d[4] (4137:4137:4137) (4720:4720:4720))
        (PORT d[5] (4689:4689:4689) (5353:5353:5353))
        (PORT d[6] (3150:3150:3150) (3581:3581:3581))
        (PORT d[7] (4898:4898:4898) (5578:5578:5578))
        (PORT d[8] (4274:4274:4274) (4878:4878:4878))
        (PORT d[9] (2318:2318:2318) (2619:2619:2619))
        (PORT d[10] (4421:4421:4421) (5073:5073:5073))
        (PORT d[11] (4906:4906:4906) (5554:5554:5554))
        (PORT d[12] (3848:3848:3848) (4371:4371:4371))
        (PORT clk (1412:1412:1412) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1390:1390:1390))
        (PORT d[0] (1353:1353:1353) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1101:1101:1101))
        (PORT datab (831:831:831) (990:990:990))
        (PORT datac (1314:1314:1314) (1509:1509:1509))
        (PORT datad (717:717:717) (819:819:819))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2808:2808:2808))
        (PORT d[1] (4061:4061:4061) (4618:4618:4618))
        (PORT d[2] (2718:2718:2718) (3073:3073:3073))
        (PORT d[3] (3553:3553:3553) (4039:4039:4039))
        (PORT d[4] (4567:4567:4567) (5246:5246:5246))
        (PORT d[5] (2677:2677:2677) (3023:3023:3023))
        (PORT d[6] (3199:3199:3199) (3622:3622:3622))
        (PORT d[7] (4706:4706:4706) (5367:5367:5367))
        (PORT d[8] (4439:4439:4439) (5072:5072:5072))
        (PORT d[9] (3503:3503:3503) (3990:3990:3990))
        (PORT d[10] (4958:4958:4958) (5692:5692:5692))
        (PORT d[11] (6013:6013:6013) (6819:6819:6819))
        (PORT d[12] (4445:4445:4445) (5078:5078:5078))
        (PORT clk (1446:1446:1446) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (PORT d[0] (1280:1280:1280) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2976:2976:2976))
        (PORT d[1] (4237:4237:4237) (4822:4822:4822))
        (PORT d[2] (2861:2861:2861) (3239:3239:3239))
        (PORT d[3] (3398:3398:3398) (3858:3858:3858))
        (PORT d[4] (4574:4574:4574) (5254:5254:5254))
        (PORT d[5] (2695:2695:2695) (3055:3055:3055))
        (PORT d[6] (3355:3355:3355) (3797:3797:3797))
        (PORT d[7] (4726:4726:4726) (5390:5390:5390))
        (PORT d[8] (4455:4455:4455) (5090:5090:5090))
        (PORT d[9] (3509:3509:3509) (3994:3994:3994))
        (PORT d[10] (2676:2676:2676) (3047:3047:3047))
        (PORT d[11] (4568:4568:4568) (5169:5169:5169))
        (PORT d[12] (4602:4602:4602) (5255:5255:5255))
        (PORT clk (1442:1442:1442) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (PORT d[0] (1235:1235:1235) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1403:1403:1403))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (351:351:351) (395:395:395))
        (PORT datac (919:919:919) (1075:1075:1075))
        (PORT datad (505:505:505) (577:577:577))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (891:891:891) (1022:1022:1022))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (3042:3042:3042))
        (PORT d[1] (4434:4434:4434) (5042:5042:5042))
        (PORT d[2] (3064:3064:3064) (3466:3466:3466))
        (PORT d[3] (3775:3775:3775) (4294:4294:4294))
        (PORT d[4] (2835:2835:2835) (3226:3226:3226))
        (PORT d[5] (2856:2856:2856) (3239:3239:3239))
        (PORT d[6] (3548:3548:3548) (4022:4022:4022))
        (PORT d[7] (2628:2628:2628) (2954:2954:2954))
        (PORT d[8] (2677:2677:2677) (3020:3020:3020))
        (PORT d[9] (2541:2541:2541) (2881:2881:2881))
        (PORT d[10] (2660:2660:2660) (3028:3028:3028))
        (PORT d[11] (4909:4909:4909) (5560:5560:5560))
        (PORT d[12] (4799:4799:4799) (5481:5481:5481))
        (PORT clk (1414:1414:1414) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT d[0] (1834:1834:1834) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1372:1372:1372))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3714:3714:3714))
        (PORT d[1] (4038:4038:4038) (4576:4576:4576))
        (PORT d[2] (3903:3903:3903) (4437:4437:4437))
        (PORT d[3] (3282:3282:3282) (3723:3723:3723))
        (PORT d[4] (3730:3730:3730) (4250:4250:4250))
        (PORT d[5] (2926:2926:2926) (3317:3317:3317))
        (PORT d[6] (4318:4318:4318) (4912:4912:4912))
        (PORT d[7] (5312:5312:5312) (6087:6087:6087))
        (PORT d[8] (2323:2323:2323) (2611:2611:2611))
        (PORT d[9] (3932:3932:3932) (4486:4486:4486))
        (PORT d[10] (2932:2932:2932) (3330:3330:3330))
        (PORT d[11] (5818:5818:5818) (6595:6595:6595))
        (PORT d[12] (3676:3676:3676) (4182:4182:4182))
        (PORT clk (1433:1433:1433) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1413:1413:1413))
        (PORT d[0] (3060:3060:3060) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3104:3104:3104))
        (PORT d[1] (2281:2281:2281) (2550:2550:2550))
        (PORT d[2] (2964:2964:2964) (3348:3348:3348))
        (PORT d[3] (3486:3486:3486) (3962:3962:3962))
        (PORT d[4] (3144:3144:3144) (3577:3577:3577))
        (PORT d[5] (4071:4071:4071) (4637:4637:4637))
        (PORT d[6] (3691:3691:3691) (4210:4210:4210))
        (PORT d[7] (3329:3329:3329) (3783:3783:3783))
        (PORT d[8] (4247:4247:4247) (4836:4836:4836))
        (PORT d[9] (3630:3630:3630) (4135:4135:4135))
        (PORT d[10] (4260:4260:4260) (4871:4871:4871))
        (PORT d[11] (5861:5861:5861) (6661:6661:6661))
        (PORT d[12] (3698:3698:3698) (4203:4203:4203))
        (PORT clk (1420:1420:1420) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1399:1399:1399))
        (PORT d[0] (1233:1233:1233) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1381:1381:1381))
        (PORT datab (776:776:776) (906:906:906))
        (PORT datac (650:650:650) (780:780:780))
        (PORT datad (900:900:900) (1053:1053:1053))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4511:4511:4511))
        (PORT d[1] (2461:2461:2461) (2762:2762:2762))
        (PORT d[2] (2863:2863:2863) (3237:3237:3237))
        (PORT d[3] (3490:3490:3490) (3969:3969:3969))
        (PORT d[4] (3148:3148:3148) (3585:3585:3585))
        (PORT d[5] (4059:4059:4059) (4622:4622:4622))
        (PORT d[6] (3681:3681:3681) (4193:4193:4193))
        (PORT d[7] (4548:4548:4548) (5177:5177:5177))
        (PORT d[8] (4247:4247:4247) (4835:4835:4835))
        (PORT d[9] (3610:3610:3610) (4108:4108:4108))
        (PORT d[10] (4235:4235:4235) (4838:4838:4838))
        (PORT d[11] (4950:4950:4950) (5608:5608:5608))
        (PORT d[12] (3705:3705:3705) (4215:4215:4215))
        (PORT clk (1423:1423:1423) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1401:1401:1401))
        (PORT d[0] (2419:2419:2419) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (735:735:735))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (645:645:645) (775:775:775))
        (PORT datad (1073:1073:1073) (1220:1220:1220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3666:3666:3666))
        (PORT d[1] (3112:3112:3112) (3532:3532:3532))
        (PORT d[2] (3623:3623:3623) (4127:4127:4127))
        (PORT d[3] (3363:3363:3363) (3834:3834:3834))
        (PORT d[4] (4033:4033:4033) (4590:4590:4590))
        (PORT d[5] (3946:3946:3946) (4507:4507:4507))
        (PORT d[6] (3326:3326:3326) (3757:3757:3757))
        (PORT d[7] (3830:3830:3830) (4374:4374:4374))
        (PORT d[8] (3570:3570:3570) (4080:4080:4080))
        (PORT d[9] (2805:2805:2805) (3197:3197:3197))
        (PORT d[10] (4243:4243:4243) (4871:4871:4871))
        (PORT d[11] (5096:5096:5096) (5780:5780:5780))
        (PORT d[12] (3666:3666:3666) (4181:4181:4181))
        (PORT clk (1430:1430:1430) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1412:1412:1412))
        (PORT d[0] (2116:2116:2116) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2844:2844:2844))
        (PORT d[1] (4424:4424:4424) (5034:5034:5034))
        (PORT d[2] (3062:3062:3062) (3472:3472:3472))
        (PORT d[3] (3780:3780:3780) (4301:4301:4301))
        (PORT d[4] (4746:4746:4746) (5445:5445:5445))
        (PORT d[5] (2687:2687:2687) (3048:3048:3048))
        (PORT d[6] (3551:3551:3551) (4022:4022:4022))
        (PORT d[7] (4906:4906:4906) (5594:5594:5594))
        (PORT d[8] (4613:4613:4613) (5269:5269:5269))
        (PORT d[9] (2527:2527:2527) (2862:2862:2862))
        (PORT d[10] (2691:2691:2691) (3069:3069:3069))
        (PORT d[11] (4717:4717:4717) (5337:5337:5337))
        (PORT d[12] (4797:4797:4797) (5478:5478:5478))
        (PORT clk (1429:1429:1429) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1409:1409:1409))
        (PORT d[0] (933:933:933) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1390:1390:1390))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3041:3041:3041))
        (PORT d[1] (4435:4435:4435) (5043:5043:5043))
        (PORT d[2] (3239:3239:3239) (3673:3673:3673))
        (PORT d[3] (3733:3733:3733) (4243:4243:4243))
        (PORT d[4] (2836:2836:2836) (3225:3225:3225))
        (PORT d[5] (2866:2866:2866) (3250:3250:3250))
        (PORT d[6] (2483:2483:2483) (2795:2795:2795))
        (PORT d[7] (2627:2627:2627) (2953:2953:2953))
        (PORT d[8] (2680:2680:2680) (3027:3027:3027))
        (PORT d[9] (2554:2554:2554) (2898:2898:2898))
        (PORT d[10] (2674:2674:2674) (3048:3048:3048))
        (PORT d[11] (4896:4896:4896) (5542:5542:5542))
        (PORT d[12] (4963:4963:4963) (5670:5670:5670))
        (PORT clk (1416:1416:1416) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1396:1396:1396))
        (PORT d[0] (921:921:921) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1377:1377:1377))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (609:609:609))
        (PORT datab (775:775:775) (905:905:905))
        (PORT datac (651:651:651) (781:781:781))
        (PORT datad (675:675:675) (773:773:773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2829:2829:2829))
        (PORT d[1] (4049:4049:4049) (4615:4615:4615))
        (PORT d[2] (2978:2978:2978) (3373:3373:3373))
        (PORT d[3] (2556:2556:2556) (2876:2876:2876))
        (PORT d[4] (3478:3478:3478) (3966:3966:3966))
        (PORT d[5] (2773:2773:2773) (3149:3149:3149))
        (PORT d[6] (5102:5102:5102) (5796:5796:5796))
        (PORT d[7] (5307:5307:5307) (6059:6059:6059))
        (PORT d[8] (2605:2605:2605) (2941:2941:2941))
        (PORT d[9] (2798:2798:2798) (3164:3164:3164))
        (PORT d[10] (3388:3388:3388) (3874:3874:3874))
        (PORT d[11] (2902:2902:2902) (3234:3234:3234))
        (PORT d[12] (2286:2286:2286) (2569:2569:2569))
        (PORT clk (1412:1412:1412) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1392:1392:1392))
        (PORT d[0] (2551:2551:2551) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1469:1469:1469))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (870:870:870) (1004:1004:1004))
        (PORT datad (758:758:758) (883:883:883))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (715:715:715) (819:819:819))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4568:4568:4568))
        (PORT d[1] (3162:3162:3162) (3598:3598:3598))
        (PORT d[2] (3888:3888:3888) (4418:4418:4418))
        (PORT d[3] (3477:3477:3477) (3958:3958:3958))
        (PORT d[4] (3450:3450:3450) (3910:3910:3910))
        (PORT d[5] (4355:4355:4355) (4987:4987:4987))
        (PORT d[6] (3483:3483:3483) (3961:3961:3961))
        (PORT d[7] (4518:4518:4518) (5168:5168:5168))
        (PORT d[8] (4722:4722:4722) (5402:5402:5402))
        (PORT d[9] (3756:3756:3756) (4294:4294:4294))
        (PORT d[10] (3581:3581:3581) (4084:4084:4084))
        (PORT d[11] (5480:5480:5480) (6210:6210:6210))
        (PORT d[12] (3101:3101:3101) (3520:3520:3520))
        (PORT clk (1439:1439:1439) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1420:1420:1420))
        (PORT d[0] (2344:2344:2344) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (4328:4328:4328))
        (PORT d[1] (2987:2987:2987) (3394:3394:3394))
        (PORT d[2] (3729:3729:3729) (4239:4239:4239))
        (PORT d[3] (2905:2905:2905) (3301:3301:3301))
        (PORT d[4] (3609:3609:3609) (4093:4093:4093))
        (PORT d[5] (4194:4194:4194) (4804:4804:4804))
        (PORT d[6] (3338:3338:3338) (3799:3799:3799))
        (PORT d[7] (4526:4526:4526) (5174:5174:5174))
        (PORT d[8] (4717:4717:4717) (5395:5395:5395))
        (PORT d[9] (3762:3762:3762) (4300:4300:4300))
        (PORT d[10] (3560:3560:3560) (4061:4061:4061))
        (PORT d[11] (5475:5475:5475) (6206:6206:6206))
        (PORT d[12] (2921:2921:2921) (3319:3319:3319))
        (PORT clk (1432:1432:1432) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1414:1414:1414))
        (PORT d[0] (1788:1788:1788) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1395:1395:1395))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (600:600:600))
        (PORT datab (602:602:602) (686:686:686))
        (PORT datac (1653:1653:1653) (1932:1932:1932))
        (PORT datad (1790:1790:1790) (2100:2100:2100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3647:3647:3647))
        (PORT d[1] (3097:3097:3097) (3508:3508:3508))
        (PORT d[2] (3137:3137:3137) (3552:3552:3552))
        (PORT d[3] (3121:3121:3121) (3536:3536:3536))
        (PORT d[4] (3342:3342:3342) (3804:3804:3804))
        (PORT d[5] (4061:4061:4061) (4649:4649:4649))
        (PORT d[6] (3445:3445:3445) (3919:3919:3919))
        (PORT d[7] (4419:4419:4419) (5068:5068:5068))
        (PORT d[8] (5061:5061:5061) (5792:5792:5792))
        (PORT d[9] (3051:3051:3051) (3486:3486:3486))
        (PORT d[10] (3121:3121:3121) (3551:3551:3551))
        (PORT d[11] (4949:4949:4949) (5610:5610:5610))
        (PORT d[12] (3100:3100:3100) (3517:3517:3517))
        (PORT clk (1440:1440:1440) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1421:1421:1421))
        (PORT d[0] (2732:2732:2732) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1402:1402:1402))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3479:3479:3479))
        (PORT d[1] (2955:2955:2955) (3344:3344:3344))
        (PORT d[2] (3625:3625:3625) (4128:4128:4128))
        (PORT d[3] (3187:3187:3187) (3633:3633:3633))
        (PORT d[4] (3855:3855:3855) (4391:4391:4391))
        (PORT d[5] (3937:3937:3937) (4493:4493:4493))
        (PORT d[6] (3175:3175:3175) (3588:3588:3588))
        (PORT d[7] (3802:3802:3802) (4337:4337:4337))
        (PORT d[8] (3573:3573:3573) (4074:4074:4074))
        (PORT d[9] (2984:2984:2984) (3398:3398:3398))
        (PORT d[10] (4073:4073:4073) (4677:4677:4677))
        (PORT d[11] (5073:5073:5073) (5751:5751:5751))
        (PORT d[12] (3492:3492:3492) (3981:3981:3981))
        (PORT clk (1414:1414:1414) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1396:1396:1396))
        (PORT d[0] (2281:2281:2281) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1377:1377:1377))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1965:1965:1965))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (745:745:745) (826:826:826))
        (PORT datad (1063:1063:1063) (1225:1225:1225))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (3305:3305:3305))
        (PORT d[1] (2997:2997:2997) (3408:3408:3408))
        (PORT d[2] (3755:3755:3755) (4267:4267:4267))
        (PORT d[3] (3502:3502:3502) (3987:3987:3987))
        (PORT d[4] (3959:3959:3959) (4531:4531:4531))
        (PORT d[5] (3713:3713:3713) (4258:4258:4258))
        (PORT d[6] (3787:3787:3787) (4293:4293:4293))
        (PORT d[7] (4047:4047:4047) (4632:4632:4632))
        (PORT d[8] (4459:4459:4459) (5117:5117:5117))
        (PORT d[9] (3254:3254:3254) (3696:3696:3696))
        (PORT d[10] (4010:4010:4010) (4608:4608:4608))
        (PORT d[11] (4783:4783:4783) (5426:5426:5426))
        (PORT d[12] (2695:2695:2695) (3045:3045:3045))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (PORT d[0] (1889:1889:1889) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1376:1376:1376))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (4375:4375:4375))
        (PORT d[1] (3019:3019:3019) (3432:3432:3432))
        (PORT d[2] (3709:3709:3709) (4216:4216:4216))
        (PORT d[3] (3308:3308:3308) (3764:3764:3764))
        (PORT d[4] (3438:3438:3438) (3899:3899:3899))
        (PORT d[5] (4012:4012:4012) (4599:4599:4599))
        (PORT d[6] (3161:3161:3161) (3602:3602:3602))
        (PORT d[7] (4350:4350:4350) (4976:4976:4976))
        (PORT d[8] (4739:4739:4739) (5429:5429:5429))
        (PORT d[9] (3595:3595:3595) (4115:4115:4115))
        (PORT d[10] (3400:3400:3400) (3884:3884:3884))
        (PORT d[11] (5289:5289:5289) (5993:5993:5993))
        (PORT d[12] (2901:2901:2901) (3296:3296:3296))
        (PORT clk (1419:1419:1419) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1402:1402:1402))
        (PORT d[0] (2724:2724:2724) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1383:1383:1383))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (707:707:707))
        (PORT datab (641:641:641) (735:735:735))
        (PORT datac (1654:1654:1654) (1934:1934:1934))
        (PORT datad (1788:1788:1788) (2099:2099:2099))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3480:3480:3480))
        (PORT d[1] (3157:3157:3157) (3582:3582:3582))
        (PORT d[2] (3195:3195:3195) (3621:3621:3621))
        (PORT d[3] (2951:2951:2951) (3344:3344:3344))
        (PORT d[4] (3303:3303:3303) (3749:3749:3749))
        (PORT d[5] (3891:3891:3891) (4455:4455:4455))
        (PORT d[6] (3409:3409:3409) (3872:3872:3872))
        (PORT d[7] (4241:4241:4241) (4866:4866:4866))
        (PORT d[8] (4897:4897:4897) (5604:5604:5604))
        (PORT d[9] (3044:3044:3044) (3473:3473:3473))
        (PORT d[10] (3096:3096:3096) (3514:3514:3514))
        (PORT d[11] (4973:4973:4973) (5637:5637:5637))
        (PORT d[12] (3095:3095:3095) (3511:3511:3511))
        (PORT clk (1427:1427:1427) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1409:1409:1409))
        (PORT d[0] (2062:2062:2062) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1390:1390:1390))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (4177:4177:4177))
        (PORT d[1] (3330:3330:3330) (3783:3783:3783))
        (PORT d[2] (3529:3529:3529) (4007:4007:4007))
        (PORT d[3] (3111:3111:3111) (3540:3540:3540))
        (PORT d[4] (3429:3429:3429) (3890:3890:3890))
        (PORT d[5] (3674:3674:3674) (4211:4211:4211))
        (PORT d[6] (3152:3152:3152) (3587:3587:3587))
        (PORT d[7] (4040:4040:4040) (4627:4627:4627))
        (PORT d[8] (4739:4739:4739) (5426:5426:5426))
        (PORT d[9] (3408:3408:3408) (3895:3895:3895))
        (PORT d[10] (3211:3211:3211) (3664:3664:3664))
        (PORT d[11] (5280:5280:5280) (5985:5985:5985))
        (PORT d[12] (2904:2904:2904) (3296:3296:3296))
        (PORT clk (1410:1410:1410) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1392:1392:1392))
        (PORT d[0] (2335:2335:2335) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (2128:2128:2128))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (718:718:718) (827:827:827))
        (PORT datad (646:646:646) (729:729:729))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (1899:1899:1899) (2205:2205:2205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (4128:4128:4128))
        (PORT d[1] (4051:4051:4051) (4610:4610:4610))
        (PORT d[2] (2879:2879:2879) (3251:3251:3251))
        (PORT d[3] (3245:3245:3245) (3689:3689:3689))
        (PORT d[4] (4391:4391:4391) (5044:5044:5044))
        (PORT d[5] (4812:4812:4812) (5491:5491:5491))
        (PORT d[6] (3186:3186:3186) (3608:3608:3608))
        (PORT d[7] (4544:4544:4544) (5183:5183:5183))
        (PORT d[8] (4289:4289:4289) (4899:4899:4899))
        (PORT d[9] (3338:3338:3338) (3802:3802:3802))
        (PORT d[10] (4990:4990:4990) (5739:5739:5739))
        (PORT d[11] (6006:6006:6006) (6812:6812:6812))
        (PORT d[12] (4429:4429:4429) (5053:5053:5053))
        (PORT clk (1448:1448:1448) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1428:1428:1428))
        (PORT d[0] (1241:1241:1241) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4734:4734:4734))
        (PORT d[1] (3348:3348:3348) (3808:3808:3808))
        (PORT d[2] (4084:4084:4084) (4642:4642:4642))
        (PORT d[3] (2744:2744:2744) (3108:3108:3108))
        (PORT d[4] (3801:3801:3801) (4314:4314:4314))
        (PORT d[5] (4565:4565:4565) (5229:5229:5229))
        (PORT d[6] (3687:3687:3687) (4197:4197:4197))
        (PORT d[7] (4857:4857:4857) (5552:5552:5552))
        (PORT d[8] (4757:4757:4757) (5449:5449:5449))
        (PORT d[9] (4084:4084:4084) (4666:4666:4666))
        (PORT d[10] (3958:3958:3958) (4519:4519:4519))
        (PORT d[11] (4134:4134:4134) (4639:4639:4639))
        (PORT d[12] (2884:2884:2884) (3271:3271:3271))
        (PORT clk (1448:1448:1448) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1431:1431:1431))
        (PORT d[0] (2902:2902:2902) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1412:1412:1412))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (791:791:791))
        (PORT datab (1359:1359:1359) (1600:1600:1600))
        (PORT datac (851:851:851) (993:993:993))
        (PORT datad (1875:1875:1875) (2201:2201:2201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3513:3513:3513))
        (PORT d[1] (3262:3262:3262) (3693:3693:3693))
        (PORT d[2] (3607:3607:3607) (4106:4106:4106))
        (PORT d[3] (3366:3366:3366) (3838:3838:3838))
        (PORT d[4] (3858:3858:3858) (4396:4396:4396))
        (PORT d[5] (3783:3783:3783) (4326:4326:4326))
        (PORT d[6] (3156:3156:3156) (3567:3567:3567))
        (PORT d[7] (3833:3833:3833) (4376:4376:4376))
        (PORT d[8] (3774:3774:3774) (4310:4310:4310))
        (PORT d[9] (2991:2991:2991) (3405:3405:3405))
        (PORT d[10] (3899:3899:3899) (4483:4483:4483))
        (PORT d[11] (4898:4898:4898) (5549:5549:5549))
        (PORT d[12] (3330:3330:3330) (3804:3804:3804))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (PORT d[0] (2043:2043:2043) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1376:1376:1376))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (4103:4103:4103))
        (PORT d[1] (2841:2841:2841) (3200:3200:3200))
        (PORT d[2] (2688:2688:2688) (3037:3037:3037))
        (PORT d[3] (2952:2952:2952) (3355:3355:3355))
        (PORT d[4] (2794:2794:2794) (3171:3171:3171))
        (PORT d[5] (3696:3696:3696) (4213:4213:4213))
        (PORT d[6] (3310:3310:3310) (3775:3775:3775))
        (PORT d[7] (4208:4208:4208) (4789:4789:4789))
        (PORT d[8] (3884:3884:3884) (4426:4426:4426))
        (PORT d[9] (3089:3089:3089) (3513:3513:3513))
        (PORT d[10] (3702:3702:3702) (4231:4231:4231))
        (PORT d[11] (5365:5365:5365) (6097:6097:6097))
        (PORT d[12] (3155:3155:3155) (3587:3587:3587))
        (PORT clk (1437:1437:1437) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1420:1420:1420))
        (PORT d[0] (1780:1780:1780) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (1031:1031:1031) (1183:1183:1183))
        (PORT datac (913:913:913) (1034:1034:1034))
        (PORT datad (1874:1874:1874) (2200:2200:2200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (4109:4109:4109))
        (PORT d[1] (2964:2964:2964) (3331:3331:3331))
        (PORT d[2] (2660:2660:2660) (3002:3002:3002))
        (PORT d[3] (3133:3133:3133) (3563:3563:3563))
        (PORT d[4] (2798:2798:2798) (3186:3186:3186))
        (PORT d[5] (3705:3705:3705) (4221:4221:4221))
        (PORT d[6] (3334:3334:3334) (3801:3801:3801))
        (PORT d[7] (4378:4378:4378) (4980:4980:4980))
        (PORT d[8] (3883:3883:3883) (4421:4421:4421))
        (PORT d[9] (3278:3278:3278) (3736:3736:3736))
        (PORT d[10] (3892:3892:3892) (4453:4453:4453))
        (PORT d[11] (4616:4616:4616) (5229:5229:5229))
        (PORT d[12] (3348:3348:3348) (3812:3812:3812))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT d[0] (1607:1607:1607) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1389:1389:1389))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (3071:3071:3071))
        (PORT d[1] (3313:3313:3313) (3770:3770:3770))
        (PORT d[2] (4147:4147:4147) (4714:4714:4714))
        (PORT d[3] (3836:3836:3836) (4374:4374:4374))
        (PORT d[4] (4472:4472:4472) (5115:5115:5115))
        (PORT d[5] (4250:4250:4250) (4866:4866:4866))
        (PORT d[6] (4356:4356:4356) (4939:4939:4939))
        (PORT d[7] (4582:4582:4582) (5234:5234:5234))
        (PORT d[8] (4986:4986:4986) (5715:5715:5715))
        (PORT d[9] (3965:3965:3965) (4514:4514:4514))
        (PORT d[10] (4580:4580:4580) (5266:5266:5266))
        (PORT d[11] (4123:4123:4123) (4643:4643:4643))
        (PORT d[12] (2518:2518:2518) (2842:2842:2842))
        (PORT clk (1442:1442:1442) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1424:1424:1424))
        (PORT d[0] (2523:2523:2523) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1119:1119:1119))
        (PORT datab (1892:1892:1892) (2223:2223:2223))
        (PORT datac (810:810:810) (935:935:935))
        (PORT datad (1341:1341:1341) (1576:1576:1576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3931:3931:3931))
        (PORT d[1] (3867:3867:3867) (4398:4398:4398))
        (PORT d[2] (4008:4008:4008) (4572:4572:4572))
        (PORT d[3] (4058:4058:4058) (4623:4623:4623))
        (PORT d[4] (4199:4199:4199) (4820:4820:4820))
        (PORT d[5] (4816:4816:4816) (5504:5504:5504))
        (PORT d[6] (4035:4035:4035) (4565:4565:4565))
        (PORT d[7] (4366:4366:4366) (4979:4979:4979))
        (PORT d[8] (4116:4116:4116) (4701:4701:4701))
        (PORT d[9] (3164:3164:3164) (3604:3604:3604))
        (PORT d[10] (4796:4796:4796) (5507:5507:5507))
        (PORT d[11] (5831:5831:5831) (6616:6616:6616))
        (PORT d[12] (4242:4242:4242) (4841:4841:4841))
        (PORT clk (1449:1449:1449) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (PORT d[0] (1589:1589:1589) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3900:3900:3900))
        (PORT d[1] (2667:2667:2667) (3006:3006:3006))
        (PORT d[2] (2828:2828:2828) (3201:3201:3201))
        (PORT d[3] (2941:2941:2941) (3344:3344:3344))
        (PORT d[4] (2795:2795:2795) (3174:3174:3174))
        (PORT d[5] (3516:3516:3516) (4010:4010:4010))
        (PORT d[6] (3193:3193:3193) (3641:3641:3641))
        (PORT d[7] (4031:4031:4031) (4580:4580:4580))
        (PORT d[8] (3705:3705:3705) (4225:4225:4225))
        (PORT d[9] (2920:2920:2920) (3323:3323:3323))
        (PORT d[10] (3519:3519:3519) (4023:4023:4023))
        (PORT d[11] (5192:5192:5192) (5902:5902:5902))
        (PORT d[12] (2973:2973:2973) (3377:3377:3377))
        (PORT clk (1433:1433:1433) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1417:1417:1417))
        (PORT d[0] (2600:2600:2600) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1398:1398:1398))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (1361:1361:1361) (1602:1602:1602))
        (PORT datac (503:503:503) (564:564:564))
        (PORT datad (835:835:835) (975:975:975))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datad (2043:2043:2043) (2374:2374:2374))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (4167:4167:4167))
        (PORT d[1] (3321:3321:3321) (3777:3777:3777))
        (PORT d[2] (3531:3531:3531) (4014:4014:4014))
        (PORT d[3] (3109:3109:3109) (3531:3531:3531))
        (PORT d[4] (3274:3274:3274) (3712:3712:3712))
        (PORT d[5] (3830:3830:3830) (4387:4387:4387))
        (PORT d[6] (3117:3117:3117) (3549:3549:3549))
        (PORT d[7] (4334:4334:4334) (4953:4953:4953))
        (PORT d[8] (4714:4714:4714) (5395:5395:5395))
        (PORT d[9] (3413:3413:3413) (3905:3905:3905))
        (PORT d[10] (3214:3214:3214) (3673:3673:3673))
        (PORT d[11] (5105:5105:5105) (5784:5784:5784))
        (PORT d[12] (2921:2921:2921) (3313:3313:3313))
        (PORT clk (1398:1398:1398) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1380:1380:1380))
        (PORT d[0] (2298:2298:2298) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (4161:4161:4161))
        (PORT d[1] (3345:3345:3345) (3804:3804:3804))
        (PORT d[2] (3525:3525:3525) (3995:3995:3995))
        (PORT d[3] (3115:3115:3115) (3546:3546:3546))
        (PORT d[4] (3405:3405:3405) (3860:3860:3860))
        (PORT d[5] (3990:3990:3990) (4573:4573:4573))
        (PORT d[6] (3150:3150:3150) (3591:3591:3591))
        (PORT d[7] (4188:4188:4188) (4779:4779:4779))
        (PORT d[8] (4733:4733:4733) (5415:5415:5415))
        (PORT d[9] (3407:3407:3407) (3894:3894:3894))
        (PORT d[10] (3210:3210:3210) (3663:3663:3663))
        (PORT d[11] (5117:5117:5117) (5799:5799:5799))
        (PORT d[12] (2904:2904:2904) (3297:3297:3297))
        (PORT clk (1404:1404:1404) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1386:1386:1386))
        (PORT d[0] (1930:1930:1930) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (4369:4369:4369))
        (PORT d[1] (3025:3025:3025) (3441:3441:3441))
        (PORT d[2] (3710:3710:3710) (4216:4216:4216))
        (PORT d[3] (3295:3295:3295) (3753:3753:3753))
        (PORT d[4] (3270:3270:3270) (3710:3710:3710))
        (PORT d[5] (4174:4174:4174) (4782:4782:4782))
        (PORT d[6] (3312:3312:3312) (3767:3767:3767))
        (PORT d[7] (4351:4351:4351) (4977:4977:4977))
        (PORT d[8] (4700:4700:4700) (5377:5377:5377))
        (PORT d[9] (3590:3590:3590) (4104:4104:4104))
        (PORT d[10] (3395:3395:3395) (3873:3873:3873))
        (PORT d[11] (5301:5301:5301) (6008:6008:6008))
        (PORT d[12] (2927:2927:2927) (3329:3329:3329))
        (PORT clk (1424:1424:1424) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1407:1407:1407))
        (PORT d[0] (2718:2718:2718) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1962:1962:1962))
        (PORT datab (771:771:771) (861:861:861))
        (PORT datac (603:603:603) (672:672:672))
        (PORT datad (1787:1787:1787) (2095:2095:2095))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (4134:4134:4134))
        (PORT d[1] (3331:3331:3331) (3784:3784:3784))
        (PORT d[2] (3552:3552:3552) (4037:4037:4037))
        (PORT d[3] (3287:3287:3287) (3739:3739:3739))
        (PORT d[4] (3448:3448:3448) (3914:3914:3914))
        (PORT d[5] (4011:4011:4011) (4597:4597:4597))
        (PORT d[6] (3161:3161:3161) (3601:3601:3601))
        (PORT d[7] (4356:4356:4356) (4985:4985:4985))
        (PORT d[8] (4728:4728:4728) (5414:5414:5414))
        (PORT d[9] (3581:3581:3581) (4096:4096:4096))
        (PORT d[10] (3374:3374:3374) (3850:3850:3850))
        (PORT d[11] (5293:5293:5293) (6003:6003:6003))
        (PORT d[12] (2910:2910:2910) (3307:3307:3307))
        (PORT clk (1415:1415:1415) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1397:1397:1397))
        (PORT d[0] (2477:2477:2477) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1378:1378:1378))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (899:899:899))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (775:775:775) (886:886:886))
        (PORT datad (1780:1780:1780) (2087:2087:2087))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3640:3640:3640))
        (PORT d[1] (3151:3151:3151) (3576:3576:3576))
        (PORT d[2] (3353:3353:3353) (3797:3797:3797))
        (PORT d[3] (2932:2932:2932) (3318:3318:3318))
        (PORT d[4] (3268:3268:3268) (3711:3711:3711))
        (PORT d[5] (3885:3885:3885) (4444:4444:4444))
        (PORT d[6] (3436:3436:3436) (3908:3908:3908))
        (PORT d[7] (4249:4249:4249) (4874:4874:4874))
        (PORT d[8] (5040:5040:5040) (5768:5768:5768))
        (PORT d[9] (3034:3034:3034) (3462:3462:3462))
        (PORT d[10] (3100:3100:3100) (3522:3522:3522))
        (PORT d[11] (4950:4950:4950) (5609:5609:5609))
        (PORT d[12] (3092:3092:3092) (3506:3506:3506))
        (PORT clk (1431:1431:1431) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1414:1414:1414))
        (PORT d[0] (2915:2915:2915) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4575:4575:4575))
        (PORT d[1] (3136:3136:3136) (3568:3568:3568))
        (PORT d[2] (3887:3887:3887) (4418:4418:4418))
        (PORT d[3] (3492:3492:3492) (3979:3979:3979))
        (PORT d[4] (3449:3449:3449) (3909:3909:3909))
        (PORT d[5] (4195:4195:4195) (4805:4805:4805))
        (PORT d[6] (3338:3338:3338) (3800:3800:3800))
        (PORT d[7] (4527:4527:4527) (5175:5175:5175))
        (PORT d[8] (4717:4717:4717) (5396:5396:5396))
        (PORT d[9] (3750:3750:3750) (4283:4283:4283))
        (PORT d[10] (3585:3585:3585) (4094:4094:4094))
        (PORT d[11] (5469:5469:5469) (6195:6195:6195))
        (PORT d[12] (3107:3107:3107) (3530:3530:3530))
        (PORT clk (1435:1435:1435) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1417:1417:1417))
        (PORT d[0] (1790:1790:1790) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1398:1398:1398))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3501:3501:3501))
        (PORT d[1] (3108:3108:3108) (3536:3536:3536))
        (PORT d[2] (3942:3942:3942) (4480:4480:4480))
        (PORT d[3] (3671:3671:3671) (4180:4180:4180))
        (PORT d[4] (3401:3401:3401) (3894:3894:3894))
        (PORT d[5] (3893:3893:3893) (4463:4463:4463))
        (PORT d[6] (3978:3978:3978) (4510:4510:4510))
        (PORT d[7] (4231:4231:4231) (4841:4841:4841))
        (PORT d[8] (4636:4636:4636) (5317:5317:5317))
        (PORT d[9] (3456:3456:3456) (3931:3931:3931))
        (PORT d[10] (4213:4213:4213) (4845:4845:4845))
        (PORT d[11] (3773:3773:3773) (4235:4235:4235))
        (PORT d[12] (2516:2516:2516) (2841:2841:2841))
        (PORT clk (1429:1429:1429) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1410:1410:1410))
        (PORT d[0] (2286:2286:2286) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1391:1391:1391))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (433:433:433))
        (PORT datab (439:439:439) (502:502:502))
        (PORT datac (1653:1653:1653) (1933:1933:1933))
        (PORT datad (1789:1789:1789) (2100:2100:2100))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (4385:4385:4385))
        (PORT d[1] (3175:3175:3175) (3610:3610:3610))
        (PORT d[2] (3706:3706:3706) (4209:4209:4209))
        (PORT d[3] (3292:3292:3292) (3747:3747:3747))
        (PORT d[4] (3434:3434:3434) (3902:3902:3902))
        (PORT d[5] (4187:4187:4187) (4800:4800:4800))
        (PORT d[6] (3313:3313:3313) (3767:3767:3767))
        (PORT d[7] (4533:4533:4533) (5185:5185:5185))
        (PORT d[8] (4724:4724:4724) (5406:5406:5406))
        (PORT d[9] (3591:3591:3591) (4105:4105:4105))
        (PORT d[10] (3396:3396:3396) (3874:3874:3874))
        (PORT d[11] (5461:5461:5461) (6189:6189:6189))
        (PORT d[12] (2921:2921:2921) (3318:3318:3318))
        (PORT clk (1428:1428:1428) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1410:1410:1410))
        (PORT d[0] (2759:2759:2759) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1391:1391:1391))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1967:1967:1967))
        (PORT datab (864:864:864) (996:996:996))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (500:500:500) (566:566:566))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (128:128:128))
        (PORT datac (90:90:90) (109:109:109))
        (PORT datad (1901:1901:1901) (2207:2207:2207))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3696:3696:3696))
        (PORT d[1] (3116:3116:3116) (3539:3539:3539))
        (PORT d[2] (3641:3641:3641) (4155:4155:4155))
        (PORT d[3] (3627:3627:3627) (4132:4132:4132))
        (PORT d[4] (4037:4037:4037) (4598:4598:4598))
        (PORT d[5] (3944:3944:3944) (4501:4501:4501))
        (PORT d[6] (2875:2875:2875) (3248:3248:3248))
        (PORT d[7] (3806:3806:3806) (4342:4342:4342))
        (PORT d[8] (3664:3664:3664) (4176:4176:4176))
        (PORT d[9] (2813:2813:2813) (3205:3205:3205))
        (PORT d[10] (4077:4077:4077) (4687:4687:4687))
        (PORT d[11] (5083:5083:5083) (5760:5760:5760))
        (PORT d[12] (3510:3510:3510) (4009:4009:4009))
        (PORT clk (1424:1424:1424) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1407:1407:1407))
        (PORT d[0] (1919:1919:1919) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3520:3520:3520))
        (PORT d[1] (3879:3879:3879) (4397:4397:4397))
        (PORT d[2] (3917:3917:3917) (4452:4452:4452))
        (PORT d[3] (3109:3109:3109) (3526:3526:3526))
        (PORT d[4] (3554:3554:3554) (4052:4052:4052))
        (PORT d[5] (4867:4867:4867) (5555:5555:5555))
        (PORT d[6] (4310:4310:4310) (4901:4901:4901))
        (PORT d[7] (5134:5134:5134) (5885:5885:5885))
        (PORT d[8] (2304:2304:2304) (2590:2590:2590))
        (PORT d[9] (3776:3776:3776) (4312:4312:4312))
        (PORT d[10] (2756:2756:2756) (3134:3134:3134))
        (PORT d[11] (5802:5802:5802) (6577:6577:6577))
        (PORT d[12] (3504:3504:3504) (3990:3990:3990))
        (PORT clk (1441:1441:1441) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT d[0] (2910:2910:2910) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3654:3654:3654))
        (PORT d[1] (4526:4526:4526) (5152:5152:5152))
        (PORT d[2] (3058:3058:3058) (3460:3460:3460))
        (PORT d[3] (3266:3266:3266) (3699:3699:3699))
        (PORT d[4] (4319:4319:4319) (4927:4927:4927))
        (PORT d[5] (2940:2940:2940) (3310:3310:3310))
        (PORT d[6] (3488:3488:3488) (3968:3968:3968))
        (PORT d[7] (2995:2995:2995) (3381:3381:3381))
        (PORT d[8] (2824:2824:2824) (3187:3187:3187))
        (PORT d[9] (2315:2315:2315) (2609:2609:2609))
        (PORT d[10] (4603:4603:4603) (5282:5282:5282))
        (PORT d[11] (5084:5084:5084) (5756:5756:5756))
        (PORT d[12] (4045:4045:4045) (4601:4601:4601))
        (PORT clk (1401:1401:1401) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (PORT d[0] (978:978:978) (1059:1059:1059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1361:1361:1361))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1099:1099:1099))
        (PORT datab (830:830:830) (988:988:988))
        (PORT datac (1254:1254:1254) (1429:1429:1429))
        (PORT datad (736:736:736) (840:840:840))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (3305:3305:3305))
        (PORT d[1] (3311:3311:3311) (3766:3766:3766))
        (PORT d[2] (3588:3588:3588) (4078:4078:4078))
        (PORT d[3] (3330:3330:3330) (3792:3792:3792))
        (PORT d[4] (3963:3963:3963) (4538:4538:4538))
        (PORT d[5] (3700:3700:3700) (4244:4244:4244))
        (PORT d[6] (3774:3774:3774) (4273:4273:4273))
        (PORT d[7] (4022:4022:4022) (4599:4599:4599))
        (PORT d[8] (4465:4465:4465) (5124:5124:5124))
        (PORT d[9] (3265:3265:3265) (3714:3714:3714))
        (PORT d[10] (4008:4008:4008) (4607:4607:4607))
        (PORT d[11] (4803:4803:4803) (5452:5452:5452))
        (PORT d[12] (2696:2696:2696) (3046:3046:3046))
        (PORT clk (1408:1408:1408) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1390:1390:1390))
        (PORT d[0] (2173:2173:2173) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1371:1371:1371))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1354:1354:1354))
        (PORT datab (836:836:836) (995:995:995))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (1048:1048:1048) (1203:1203:1203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3450:3450:3450))
        (PORT d[1] (4347:4347:4347) (4948:4948:4948))
        (PORT d[2] (2883:2883:2883) (3262:3262:3262))
        (PORT d[3] (3085:3085:3085) (3493:3493:3493))
        (PORT d[4] (4138:4138:4138) (4721:4721:4721))
        (PORT d[5] (4677:4677:4677) (5337:5337:5337))
        (PORT d[6] (3314:3314:3314) (3769:3769:3769))
        (PORT d[7] (4900:4900:4900) (5583:5583:5583))
        (PORT d[8] (4280:4280:4280) (4883:4883:4883))
        (PORT d[9] (2302:2302:2302) (2592:2592:2592))
        (PORT d[10] (4430:4430:4430) (5084:5084:5084))
        (PORT d[11] (4904:4904:4904) (5551:5551:5551))
        (PORT d[12] (3860:3860:3860) (4391:4391:4391))
        (PORT clk (1410:1410:1410) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (PORT d[0] (1338:1338:1338) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (3246:3246:3246))
        (PORT d[1] (3836:3836:3836) (4364:4364:4364))
        (PORT d[2] (2707:2707:2707) (3063:3063:3063))
        (PORT d[3] (3210:3210:3210) (3630:3630:3630))
        (PORT d[4] (3956:3956:3956) (4516:4516:4516))
        (PORT d[5] (4504:4504:4504) (5143:5143:5143))
        (PORT d[6] (3140:3140:3140) (3576:3576:3576))
        (PORT d[7] (4723:4723:4723) (5386:5386:5386))
        (PORT d[8] (4113:4113:4113) (4694:4694:4694))
        (PORT d[9] (2343:2343:2343) (2641:2641:2641))
        (PORT d[10] (4254:4254:4254) (4889:4889:4889))
        (PORT d[11] (4701:4701:4701) (5319:5319:5319))
        (PORT d[12] (3676:3676:3676) (4182:4182:4182))
        (PORT clk (1414:1414:1414) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (PORT d[0] (1398:1398:1398) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1374:1374:1374))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (677:677:677))
        (PORT datab (833:833:833) (992:992:992))
        (PORT datac (923:923:923) (1079:1079:1079))
        (PORT datad (726:726:726) (828:828:828))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4503:4503:4503))
        (PORT d[1] (2455:2455:2455) (2755:2755:2755))
        (PORT d[2] (2855:2855:2855) (3230:3230:3230))
        (PORT d[3] (3306:3306:3306) (3758:3758:3758))
        (PORT d[4] (3149:3149:3149) (3588:3588:3588))
        (PORT d[5] (4038:4038:4038) (4599:4599:4599))
        (PORT d[6] (3675:3675:3675) (4187:4187:4187))
        (PORT d[7] (4545:4545:4545) (5169:5169:5169))
        (PORT d[8] (4226:4226:4226) (4812:4812:4812))
        (PORT d[9] (3442:3442:3442) (3918:3918:3918))
        (PORT d[10] (4071:4071:4071) (4651:4651:4651))
        (PORT d[11] (5697:5697:5697) (6475:6475:6475))
        (PORT d[12] (3523:3523:3523) (4006:4006:4006))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT d[0] (2434:2434:2434) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1385:1385:1385))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3528:3528:3528))
        (PORT d[1] (3267:3267:3267) (3698:3698:3698))
        (PORT d[2] (3613:3613:3613) (4112:4112:4112))
        (PORT d[3] (3458:3458:3458) (3939:3939:3939))
        (PORT d[4] (3854:3854:3854) (4390:4390:4390))
        (PORT d[5] (3772:3772:3772) (4308:4308:4308))
        (PORT d[6] (3155:3155:3155) (3562:3562:3562))
        (PORT d[7] (3979:3979:3979) (4541:4541:4541))
        (PORT d[8] (3788:3788:3788) (4329:4329:4329))
        (PORT d[9] (2991:2991:2991) (3404:3404:3404))
        (PORT d[10] (4066:4066:4066) (4670:4670:4670))
        (PORT d[11] (4910:4910:4910) (5569:5569:5569))
        (PORT d[12] (3485:3485:3485) (3974:3974:3974))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (PORT d[0] (2282:2282:2282) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1371:1371:1371))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1107:1107:1107))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (915:915:915) (1036:1036:1036))
        (PORT datad (1245:1245:1245) (1402:1402:1402))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (888:888:888) (1019:1019:1019))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4584:4584:4584))
        (PORT d[1] (3163:3163:3163) (3589:3589:3589))
        (PORT d[2] (3884:3884:3884) (4411:4411:4411))
        (PORT d[3] (3457:3457:3457) (3931:3931:3931))
        (PORT d[4] (3625:3625:3625) (4118:4118:4118))
        (PORT d[5] (4350:4350:4350) (4981:4981:4981))
        (PORT d[6] (3484:3484:3484) (3962:3962:3962))
        (PORT d[7] (4698:4698:4698) (5373:5373:5373))
        (PORT d[8] (4714:4714:4714) (5390:5390:5390))
        (PORT d[9] (3927:3927:3927) (4489:4489:4489))
        (PORT d[10] (3582:3582:3582) (4085:4085:4085))
        (PORT d[11] (3834:3834:3834) (4298:4298:4298))
        (PORT d[12] (3101:3101:3101) (3521:3521:3521))
        (PORT clk (1441:1441:1441) (1423:1423:1423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1423:1423:1423))
        (PORT d[0] (2607:2607:2607) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3328:3328:3328))
        (PORT d[1] (3158:3158:3158) (3583:3583:3583))
        (PORT d[2] (3196:3196:3196) (3623:3623:3623))
        (PORT d[3] (2963:2963:2963) (3362:3362:3362))
        (PORT d[4] (3168:3168:3168) (3609:3609:3609))
        (PORT d[5] (3866:3866:3866) (4423:4423:4423))
        (PORT d[6] (3235:3235:3235) (3669:3669:3669))
        (PORT d[7] (4204:4204:4204) (4817:4817:4817))
        (PORT d[8] (5025:5025:5025) (5748:5748:5748))
        (PORT d[9] (3062:3062:3062) (3495:3495:3495))
        (PORT d[10] (3249:3249:3249) (3692:3692:3692))
        (PORT d[11] (4978:4978:4978) (5642:5642:5642))
        (PORT d[12] (2919:2919:2919) (3309:3309:3309))
        (PORT clk (1422:1422:1422) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1404:1404:1404))
        (PORT d[0] (2890:2890:2890) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1385:1385:1385))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3383:3383:3383))
        (PORT d[1] (2695:2695:2695) (3030:3030:3030))
        (PORT d[2] (2548:2548:2548) (2856:2856:2856))
        (PORT d[3] (2965:2965:2965) (3364:3364:3364))
        (PORT d[4] (3113:3113:3113) (3517:3517:3517))
        (PORT d[5] (3189:3189:3189) (3631:3631:3631))
        (PORT d[6] (3403:3403:3403) (3889:3889:3889))
        (PORT d[7] (3286:3286:3286) (3732:3732:3732))
        (PORT d[8] (3189:3189:3189) (3623:3623:3623))
        (PORT d[9] (2761:2761:2761) (3128:3128:3128))
        (PORT d[10] (3237:3237:3237) (3688:3688:3688))
        (PORT d[11] (4898:4898:4898) (5542:5542:5542))
        (PORT d[12] (3129:3129:3129) (3554:3554:3554))
        (PORT clk (1444:1444:1444) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1426:1426:1426))
        (PORT d[0] (1827:1827:1827) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1407:1407:1407))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3862:3862:3862))
        (PORT d[1] (3152:3152:3152) (3579:3579:3579))
        (PORT d[2] (3481:3481:3481) (3936:3936:3936))
        (PORT d[3] (2771:2771:2771) (3140:3140:3140))
        (PORT d[4] (3345:3345:3345) (3814:3814:3814))
        (PORT d[5] (4215:4215:4215) (4821:4821:4821))
        (PORT d[6] (3607:3607:3607) (4097:4097:4097))
        (PORT d[7] (4428:4428:4428) (5078:5078:5078))
        (PORT d[8] (5224:5224:5224) (5979:5979:5979))
        (PORT d[9] (3055:3055:3055) (3487:3487:3487))
        (PORT d[10] (3115:3115:3115) (3539:3539:3539))
        (PORT d[11] (4966:4966:4966) (5628:5628:5628))
        (PORT d[12] (3076:3076:3076) (3489:3489:3489))
        (PORT clk (1446:1446:1446) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1428:1428:1428))
        (PORT d[0] (2443:2443:2443) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1961:1961:1961))
        (PORT datab (2024:2024:2024) (2313:2313:2313))
        (PORT datac (761:761:761) (858:858:858))
        (PORT datad (1787:1787:1787) (2097:2097:2097))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1958:1958:1958))
        (PORT datab (609:609:609) (686:686:686))
        (PORT datac (932:932:932) (1049:1049:1049))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3837:3837:3837))
        (PORT d[1] (3140:3140:3140) (3566:3566:3566))
        (PORT d[2] (3492:3492:3492) (3951:3951:3951))
        (PORT d[3] (3133:3133:3133) (3552:3552:3552))
        (PORT d[4] (3339:3339:3339) (3807:3807:3807))
        (PORT d[5] (4054:4054:4054) (4638:4638:4638))
        (PORT d[6] (3625:3625:3625) (4123:4123:4123))
        (PORT d[7] (4385:4385:4385) (5020:5020:5020))
        (PORT d[8] (5073:5073:5073) (5811:5811:5811))
        (PORT d[9] (3062:3062:3062) (3498:3498:3498))
        (PORT d[10] (3120:3120:3120) (3546:3546:3546))
        (PORT d[11] (4973:4973:4973) (5640:5640:5640))
        (PORT d[12] (2932:2932:2932) (3330:3330:3330))
        (PORT clk (1443:1443:1443) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1424:1424:1424))
        (PORT d[0] (2747:2747:2747) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3638:3638:3638))
        (PORT d[1] (3212:3212:3212) (3655:3655:3655))
        (PORT d[2] (3529:3529:3529) (4002:4002:4002))
        (PORT d[3] (2934:2934:2934) (3334:3334:3334))
        (PORT d[4] (3436:3436:3436) (3895:3895:3895))
        (PORT d[5] (3996:3996:3996) (4571:4571:4571))
        (PORT d[6] (3133:3133:3133) (3559:3559:3559))
        (PORT d[7] (4353:4353:4353) (4974:4974:4974))
        (PORT d[8] (4342:4342:4342) (4962:4962:4962))
        (PORT d[9] (3377:3377:3377) (3856:3856:3856))
        (PORT d[10] (3345:3345:3345) (3820:3820:3820))
        (PORT d[11] (4940:4940:4940) (5595:5595:5595))
        (PORT d[12] (2937:2937:2937) (3340:3340:3340))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (PORT d[0] (1783:1783:1783) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1376:1376:1376))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (699:699:699))
        (PORT datab (945:945:945) (1075:1075:1075))
        (PORT datac (1657:1657:1657) (1936:1936:1936))
        (PORT datad (1786:1786:1786) (2095:2095:2095))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3369:3369:3369))
        (PORT d[1] (3194:3194:3194) (3634:3634:3634))
        (PORT d[2] (3222:3222:3222) (3655:3655:3655))
        (PORT d[3] (3295:3295:3295) (3753:3753:3753))
        (PORT d[4] (3751:3751:3751) (4287:4287:4287))
        (PORT d[5] (3891:3891:3891) (4460:4460:4460))
        (PORT d[6] (3387:3387:3387) (3826:3826:3826))
        (PORT d[7] (4236:4236:4236) (4850:4850:4850))
        (PORT d[8] (4118:4118:4118) (4719:4719:4719))
        (PORT d[9] (3161:3161:3161) (3605:3605:3605))
        (PORT d[10] (3809:3809:3809) (4375:4375:4375))
        (PORT d[11] (4790:4790:4790) (5428:5428:5428))
        (PORT d[12] (3285:3285:3285) (3738:3738:3738))
        (PORT clk (1404:1404:1404) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1384:1384:1384))
        (PORT d[0] (2139:2139:2139) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3976:3976:3976))
        (PORT d[1] (3177:3177:3177) (3612:3612:3612))
        (PORT d[2] (3372:3372:3372) (3826:3826:3826))
        (PORT d[3] (2943:2943:2943) (3346:3346:3346))
        (PORT d[4] (3397:3397:3397) (3849:3849:3849))
        (PORT d[5] (3967:3967:3967) (4546:4546:4546))
        (PORT d[6] (3129:3129:3129) (3559:3559:3559))
        (PORT d[7] (4359:4359:4359) (4985:4985:4985))
        (PORT d[8] (4896:4896:4896) (5596:5596:5596))
        (PORT d[9] (3400:3400:3400) (3888:3888:3888))
        (PORT d[10] (3189:3189:3189) (3640:3640:3640))
        (PORT d[11] (5109:5109:5109) (5794:5794:5794))
        (PORT d[12] (2929:2929:2929) (3326:3326:3326))
        (PORT clk (1403:1403:1403) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (PORT d[0] (2113:2113:2113) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1366:1366:1366))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (2124:2124:2124))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (803:803:803) (923:923:923))
        (PORT datad (816:816:816) (931:931:931))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1900:1900:1900) (2205:2205:2205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3516:3516:3516))
        (PORT d[1] (2590:2590:2590) (2893:2893:2893))
        (PORT d[2] (3218:3218:3218) (3642:3642:3642))
        (PORT d[3] (3667:3667:3667) (4168:4168:4168))
        (PORT d[4] (2766:2766:2766) (3141:3141:3141))
        (PORT d[5] (4253:4253:4253) (4844:4844:4844))
        (PORT d[6] (3861:3861:3861) (4404:4404:4404))
        (PORT d[7] (4893:4893:4893) (5571:5571:5571))
        (PORT d[8] (4433:4433:4433) (5047:5047:5047))
        (PORT d[9] (3805:3805:3805) (4334:4334:4334))
        (PORT d[10] (4441:4441:4441) (5075:5075:5075))
        (PORT d[11] (6020:6020:6020) (6840:6840:6840))
        (PORT d[12] (3871:3871:3871) (4401:4401:4401))
        (PORT clk (1406:1406:1406) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1385:1385:1385))
        (PORT d[0] (1463:1463:1463) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1366:1366:1366))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (3048:3048:3048))
        (PORT d[1] (4614:4614:4614) (5252:5252:5252))
        (PORT d[2] (3239:3239:3239) (3674:3674:3674))
        (PORT d[3] (3947:3947:3947) (4487:4487:4487))
        (PORT d[4] (2864:2864:2864) (3261:3261:3261))
        (PORT d[5] (2862:2862:2862) (3249:3249:3249))
        (PORT d[6] (2464:2464:2464) (2773:2773:2773))
        (PORT d[7] (5067:5067:5067) (5773:5773:5773))
        (PORT d[8] (2677:2677:2677) (3021:3021:3021))
        (PORT d[9] (2548:2548:2548) (2887:2887:2887))
        (PORT d[10] (2448:2448:2448) (2781:2781:2781))
        (PORT d[11] (4711:4711:4711) (5329:5329:5329))
        (PORT d[12] (4964:4964:4964) (5666:5666:5666))
        (PORT clk (1405:1405:1405) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (PORT d[0] (785:785:785) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1107:1107:1107))
        (PORT datab (790:790:790) (893:893:893))
        (PORT datac (647:647:647) (777:777:777))
        (PORT datad (759:759:759) (885:885:885))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3486:3486:3486))
        (PORT d[1] (3871:3871:3871) (4410:4410:4410))
        (PORT d[2] (2789:2789:2789) (3157:3157:3157))
        (PORT d[3] (4355:4355:4355) (4961:4961:4961))
        (PORT d[4] (3334:3334:3334) (3803:3803:3803))
        (PORT d[5] (2754:2754:2754) (3134:3134:3134))
        (PORT d[6] (4935:4935:4935) (5612:5612:5612))
        (PORT d[7] (5121:5121:5121) (5847:5847:5847))
        (PORT d[8] (5504:5504:5504) (6302:6302:6302))
        (PORT d[9] (4507:4507:4507) (5124:5124:5124))
        (PORT d[10] (3202:3202:3202) (3663:3663:3663))
        (PORT d[11] (3056:3056:3056) (3410:3410:3410))
        (PORT d[12] (2261:2261:2261) (2538:2538:2538))
        (PORT clk (1423:1423:1423) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1403:1403:1403))
        (PORT d[0] (2254:2254:2254) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3683:3683:3683))
        (PORT d[1] (4106:4106:4106) (4686:4686:4686))
        (PORT d[2] (3677:3677:3677) (4166:4166:4166))
        (PORT d[3] (3272:3272:3272) (3711:3711:3711))
        (PORT d[4] (2758:2758:2758) (3127:3127:3127))
        (PORT d[5] (2457:2457:2457) (2771:2771:2771))
        (PORT d[6] (4177:4177:4177) (4750:4750:4750))
        (PORT d[7] (2851:2851:2851) (3217:3217:3217))
        (PORT d[8] (2533:2533:2533) (2863:2863:2863))
        (PORT d[9] (4617:4617:4617) (5279:5279:5279))
        (PORT d[10] (2990:2990:2990) (3412:3412:3412))
        (PORT d[11] (4667:4667:4667) (5250:5250:5250))
        (PORT d[12] (2881:2881:2881) (3269:3269:3269))
        (PORT clk (1429:1429:1429) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1410:1410:1410))
        (PORT d[0] (2024:2024:2024) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1391:1391:1391))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (721:721:721) (799:799:799))
        (PORT datac (645:645:645) (774:774:774))
        (PORT datad (833:833:833) (954:954:954))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (4510:4510:4510))
        (PORT d[1] (2438:2438:2438) (2733:2733:2733))
        (PORT d[2] (2878:2878:2878) (3258:3258:3258))
        (PORT d[3] (3478:3478:3478) (3955:3955:3955))
        (PORT d[4] (3147:3147:3147) (3584:3584:3584))
        (PORT d[5] (4063:4063:4063) (4632:4632:4632))
        (PORT d[6] (3827:3827:3827) (4364:4364:4364))
        (PORT d[7] (4546:4546:4546) (5170:5170:5170))
        (PORT d[8] (4251:4251:4251) (4845:4845:4845))
        (PORT d[9] (2521:2521:2521) (2846:2846:2846))
        (PORT d[10] (4072:4072:4072) (4652:4652:4652))
        (PORT d[11] (4956:4956:4956) (5618:5618:5618))
        (PORT d[12] (3518:3518:3518) (4000:4000:4000))
        (PORT clk (1425:1425:1425) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (PORT d[0] (2566:2566:2566) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1384:1384:1384))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (4044:4044:4044))
        (PORT d[1] (4885:4885:4885) (5560:5560:5560))
        (PORT d[2] (3262:3262:3262) (3694:3694:3694))
        (PORT d[3] (3628:3628:3628) (4110:4110:4110))
        (PORT d[4] (4680:4680:4680) (5337:5337:5337))
        (PORT d[5] (3268:3268:3268) (3679:3679:3679))
        (PORT d[6] (3673:3673:3673) (4175:4175:4175))
        (PORT d[7] (2828:2828:2828) (3195:3195:3195))
        (PORT d[8] (3191:3191:3191) (3614:3614:3614))
        (PORT d[9] (2320:2320:2320) (2615:2615:2615))
        (PORT d[10] (2618:2618:2618) (2968:2968:2968))
        (PORT d[11] (5246:5246:5246) (5943:5943:5943))
        (PORT d[12] (4383:4383:4383) (4978:4978:4978))
        (PORT clk (1377:1377:1377) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1353:1353:1353))
        (PORT d[0] (684:684:684) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (4046:4046:4046))
        (PORT d[1] (4677:4677:4677) (5325:5325:5325))
        (PORT d[2] (3271:3271:3271) (3701:3701:3701))
        (PORT d[3] (3632:3632:3632) (4117:4117:4117))
        (PORT d[4] (4684:4684:4684) (5343:5343:5343))
        (PORT d[5] (3273:3273:3273) (3687:3687:3687))
        (PORT d[6] (3672:3672:3672) (4174:4174:4174))
        (PORT d[7] (2815:2815:2815) (3181:3181:3181))
        (PORT d[8] (3163:3163:3163) (3573:3573:3573))
        (PORT d[9] (2320:2320:2320) (2615:2615:2615))
        (PORT d[10] (4777:4777:4777) (5474:5474:5474))
        (PORT d[11] (5412:5412:5412) (6129:6129:6129))
        (PORT d[12] (2527:2527:2527) (2844:2844:2844))
        (PORT clk (1376:1376:1376) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1355:1355:1355))
        (PORT d[0] (569:569:569) (602:602:602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (431:431:431))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (522:522:522) (606:606:606))
        (PORT datad (599:599:599) (683:683:683))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2560:2560:2560))
        (PORT d[1] (4995:4995:4995) (5682:5682:5682))
        (PORT d[2] (3757:3757:3757) (4264:4264:4264))
        (PORT d[3] (2435:2435:2435) (2747:2747:2747))
        (PORT d[4] (3358:3358:3358) (3816:3816:3816))
        (PORT d[5] (2331:2331:2331) (2627:2627:2627))
        (PORT d[6] (2426:2426:2426) (2722:2722:2722))
        (PORT d[7] (2597:2597:2597) (2913:2913:2913))
        (PORT d[8] (2474:2474:2474) (2799:2799:2799))
        (PORT d[9] (3073:3073:3073) (3484:3484:3484))
        (PORT d[10] (2792:2792:2792) (3176:3176:3176))
        (PORT d[11] (5239:5239:5239) (5930:5930:5930))
        (PORT d[12] (2338:2338:2338) (2639:2639:2639))
        (PORT clk (1461:1461:1461) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1442:1442:1442))
        (PORT d[0] (944:944:944) (1033:1033:1033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (956:956:956))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (956:956:956))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (988:988:988))
        (PORT datab (775:775:775) (905:905:905))
        (PORT datac (560:560:560) (639:639:639))
        (PORT datad (898:898:898) (1036:1036:1036))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (92:92:92) (112:112:112))
        (PORT datad (711:711:711) (815:815:815))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3367:3367:3367))
        (PORT d[1] (2691:2691:2691) (3026:3026:3026))
        (PORT d[2] (2569:2569:2569) (2882:2882:2882))
        (PORT d[3] (3112:3112:3112) (3525:3525:3525))
        (PORT d[4] (2943:2943:2943) (3322:3322:3322))
        (PORT d[5] (3318:3318:3318) (3777:3777:3777))
        (PORT d[6] (3393:3393:3393) (3875:3875:3875))
        (PORT d[7] (3264:3264:3264) (3709:3709:3709))
        (PORT d[8] (3170:3170:3170) (3599:3599:3599))
        (PORT d[9] (2938:2938:2938) (3329:3329:3329))
        (PORT d[10] (3508:3508:3508) (3991:3991:3991))
        (PORT d[11] (5049:5049:5049) (5712:5712:5712))
        (PORT d[12] (3109:3109:3109) (3527:3527:3527))
        (PORT clk (1450:1450:1450) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1433:1433:1433))
        (PORT d[0] (1793:1793:1793) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1414:1414:1414))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3974:3974:3974))
        (PORT d[1] (3456:3456:3456) (3934:3934:3934))
        (PORT d[2] (2742:2742:2742) (3097:3097:3097))
        (PORT d[3] (2939:2939:2939) (3332:3332:3332))
        (PORT d[4] (3417:3417:3417) (3902:3902:3902))
        (PORT d[5] (4121:4121:4121) (4711:4711:4711))
        (PORT d[6] (3162:3162:3162) (3599:3599:3599))
        (PORT d[7] (4169:4169:4169) (4751:4751:4751))
        (PORT d[8] (3740:3740:3740) (4271:4271:4271))
        (PORT d[9] (2533:2533:2533) (2867:2867:2867))
        (PORT d[10] (3524:3524:3524) (4047:4047:4047))
        (PORT d[11] (4555:4555:4555) (5147:5147:5147))
        (PORT d[12] (3267:3267:3267) (3711:3711:3711))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (PORT d[0] (2243:2243:2243) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1372:1372:1372))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1919:1919:1919))
        (PORT datab (1171:1171:1171) (1325:1325:1325))
        (PORT datac (450:450:450) (506:506:506))
        (PORT datad (1989:1989:1989) (2314:2314:2314))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3518:3518:3518))
        (PORT d[1] (3090:3090:3090) (3515:3515:3515))
        (PORT d[2] (3860:3860:3860) (4419:4419:4419))
        (PORT d[3] (3075:3075:3075) (3480:3480:3480))
        (PORT d[4] (3416:3416:3416) (3896:3896:3896))
        (PORT d[5] (3578:3578:3578) (4091:4091:4091))
        (PORT d[6] (3152:3152:3152) (3582:3582:3582))
        (PORT d[7] (3790:3790:3790) (4306:4306:4306))
        (PORT d[8] (3716:3716:3716) (4240:4240:4240))
        (PORT d[9] (2755:2755:2755) (3125:3125:3125))
        (PORT d[10] (3561:3561:3561) (4080:4080:4080))
        (PORT d[11] (4741:4741:4741) (5359:5359:5359))
        (PORT d[12] (3115:3115:3115) (3539:3539:3539))
        (PORT clk (1364:1364:1364) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1344:1344:1344))
        (PORT d[0] (2673:2673:2673) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3100:3100:3100))
        (PORT d[1] (3475:3475:3475) (3956:3956:3956))
        (PORT d[2] (2724:2724:2724) (3078:3078:3078))
        (PORT d[3] (3112:3112:3112) (3529:3529:3529))
        (PORT d[4] (3588:3588:3588) (4096:4096:4096))
        (PORT d[5] (4140:4140:4140) (4733:4733:4733))
        (PORT d[6] (3145:3145:3145) (3574:3574:3574))
        (PORT d[7] (4339:4339:4339) (4939:4939:4939))
        (PORT d[8] (3740:3740:3740) (4270:4270:4270))
        (PORT d[9] (2550:2550:2550) (2891:2891:2891))
        (PORT d[10] (3545:3545:3545) (4077:4077:4077))
        (PORT d[11] (4745:4745:4745) (5369:5369:5369))
        (PORT d[12] (3287:3287:3287) (3733:3733:3733))
        (PORT clk (1414:1414:1414) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1397:1397:1397))
        (PORT d[0] (2901:2901:2901) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1378:1378:1378))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (774:774:774) (883:883:883))
        (PORT datac (1622:1622:1622) (1903:1903:1903))
        (PORT datad (189:189:189) (223:223:223))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3496:3496:3496))
        (PORT d[1] (3151:3151:3151) (3579:3579:3579))
        (PORT d[2] (3757:3757:3757) (4268:4268:4268))
        (PORT d[3] (3501:3501:3501) (3983:3983:3983))
        (PORT d[4] (3971:3971:3971) (4547:4547:4547))
        (PORT d[5] (3707:3707:3707) (4247:4247:4247))
        (PORT d[6] (3943:3943:3943) (4465:4465:4465))
        (PORT d[7] (4043:4043:4043) (4622:4622:4622))
        (PORT d[8] (4631:4631:4631) (5314:5314:5314))
        (PORT d[9] (3421:3421:3421) (3889:3889:3889))
        (PORT d[10] (4030:4030:4030) (4636:4636:4636))
        (PORT d[11] (4772:4772:4772) (5413:5413:5413))
        (PORT d[12] (2701:2701:2701) (3056:3056:3056))
        (PORT clk (1417:1417:1417) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1400:1400:1400))
        (PORT d[0] (2438:2438:2438) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1381:1381:1381))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3528:3528:3528))
        (PORT d[1] (2663:2663:2663) (2996:2996:2996))
        (PORT d[2] (2713:2713:2713) (3066:3066:3066))
        (PORT d[3] (2963:2963:2963) (3366:3366:3366))
        (PORT d[4] (2968:2968:2968) (3367:3367:3367))
        (PORT d[5] (3305:3305:3305) (3763:3763:3763))
        (PORT d[6] (3369:3369:3369) (3835:3835:3835))
        (PORT d[7] (3850:3850:3850) (4378:4378:4378))
        (PORT d[8] (3495:3495:3495) (3978:3978:3978))
        (PORT d[9] (2894:2894:2894) (3280:3280:3280))
        (PORT d[10] (3340:3340:3340) (3816:3816:3816))
        (PORT d[11] (5172:5172:5172) (5875:5875:5875))
        (PORT d[12] (2967:2967:2967) (3370:3370:3370))
        (PORT clk (1421:1421:1421) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1403:1403:1403))
        (PORT d[0] (2020:2020:2020) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1384:1384:1384))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (2345:2345:2345))
        (PORT datab (1181:1181:1181) (1339:1339:1339))
        (PORT datac (1621:1621:1621) (1902:1902:1902))
        (PORT datad (851:851:851) (964:964:964))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3698:3698:3698))
        (PORT d[1] (2670:2670:2670) (3003:3003:3003))
        (PORT d[2] (2696:2696:2696) (3047:3047:3047))
        (PORT d[3] (2955:2955:2955) (3359:3359:3359))
        (PORT d[4] (2962:2962:2962) (3363:3363:3363))
        (PORT d[5] (3326:3326:3326) (3786:3786:3786))
        (PORT d[6] (3338:3338:3338) (3800:3800:3800))
        (PORT d[7] (3870:3870:3870) (4400:4400:4400))
        (PORT d[8] (3516:3516:3516) (4001:4001:4001))
        (PORT d[9] (2913:2913:2913) (3319:3319:3319))
        (PORT d[10] (3500:3500:3500) (4002:4002:4002))
        (PORT d[11] (5175:5175:5175) (5883:5883:5883))
        (PORT d[12] (2954:2954:2954) (3360:3360:3360))
        (PORT clk (1427:1427:1427) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1409:1409:1409))
        (PORT d[0] (2226:2226:2226) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1390:1390:1390))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3331:3331:3331))
        (PORT d[1] (3071:3071:3071) (3483:3483:3483))
        (PORT d[2] (3840:3840:3840) (4390:4390:4390))
        (PORT d[3] (2932:2932:2932) (3320:3320:3320))
        (PORT d[4] (3238:3238:3238) (3695:3695:3695))
        (PORT d[5] (3746:3746:3746) (4279:4279:4279))
        (PORT d[6] (3156:3156:3156) (3590:3590:3590))
        (PORT d[7] (3804:3804:3804) (4329:4329:4329))
        (PORT d[8] (3731:3731:3731) (4255:4255:4255))
        (PORT d[9] (2750:2750:2750) (3114:3114:3114))
        (PORT d[10] (3566:3566:3566) (4082:4082:4082))
        (PORT d[11] (4569:4569:4569) (5163:5163:5163))
        (PORT d[12] (2930:2930:2930) (3324:3324:3324))
        (PORT clk (1375:1375:1375) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1355:1355:1355))
        (PORT d[0] (1978:1978:1978) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2343:2343:2343))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (844:844:844) (964:964:964))
        (PORT datad (820:820:820) (938:938:938))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (2203:2203:2203) (2561:2561:2561))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (3057:3057:3057))
        (PORT d[1] (4485:4485:4485) (5117:5117:5117))
        (PORT d[2] (4001:4001:4001) (4536:4536:4536))
        (PORT d[3] (3647:3647:3647) (4140:4140:4140))
        (PORT d[4] (2948:2948:2948) (3347:3347:3347))
        (PORT d[5] (2090:2090:2090) (2355:2355:2355))
        (PORT d[6] (2730:2730:2730) (3096:3096:3096))
        (PORT d[7] (2687:2687:2687) (3035:3035:3035))
        (PORT d[8] (2690:2690:2690) (3040:3040:3040))
        (PORT d[9] (4945:4945:4945) (5648:5648:5648))
        (PORT d[10] (3510:3510:3510) (4005:4005:4005))
        (PORT d[11] (2983:2983:2983) (3330:3330:3330))
        (PORT d[12] (3375:3375:3375) (3832:3832:3832))
        (PORT clk (1415:1415:1415) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
        (PORT d[0] (1761:1761:1761) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1376:1376:1376))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3915:3915:3915))
        (PORT d[1] (2611:2611:2611) (2934:2934:2934))
        (PORT d[2] (2274:2274:2274) (2543:2543:2543))
        (PORT d[3] (4024:4024:4024) (4573:4573:4573))
        (PORT d[4] (3286:3286:3286) (3729:3729:3729))
        (PORT d[5] (2594:2594:2594) (2945:2945:2945))
        (PORT d[6] (4387:4387:4387) (5001:5001:5001))
        (PORT d[7] (5212:5212:5212) (5931:5931:5931))
        (PORT d[8] (4951:4951:4951) (5633:5633:5633))
        (PORT d[9] (4126:4126:4126) (4691:4691:4691))
        (PORT d[10] (2960:2960:2960) (3369:3369:3369))
        (PORT d[11] (5653:5653:5653) (6409:6409:6409))
        (PORT d[12] (4210:4210:4210) (4790:4790:4790))
        (PORT clk (1424:1424:1424) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1403:1403:1403))
        (PORT d[0] (1393:1393:1393) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1384:1384:1384))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1358:1358:1358))
        (PORT datab (1084:1084:1084) (1250:1250:1250))
        (PORT datac (842:842:842) (939:939:939))
        (PORT datad (1172:1172:1172) (1347:1347:1347))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3735:3735:3735))
        (PORT d[1] (2594:2594:2594) (2915:2915:2915))
        (PORT d[2] (3401:3401:3401) (3847:3847:3847))
        (PORT d[3] (4016:4016:4016) (4565:4565:4565))
        (PORT d[4] (2947:2947:2947) (3341:3341:3341))
        (PORT d[5] (2600:2600:2600) (2949:2949:2949))
        (PORT d[6] (4214:4214:4214) (4806:4806:4806))
        (PORT d[7] (5048:5048:5048) (5746:5746:5746))
        (PORT d[8] (4801:4801:4801) (5471:5471:5471))
        (PORT d[9] (2654:2654:2654) (2999:2999:2999))
        (PORT d[10] (2679:2679:2679) (3063:3063:3063))
        (PORT d[11] (5480:5480:5480) (6213:6213:6213))
        (PORT d[12] (4229:4229:4229) (4812:4812:4812))
        (PORT clk (1410:1410:1410) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (PORT d[0] (708:708:708) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3209:3209:3209))
        (PORT d[1] (4605:4605:4605) (5246:5246:5246))
        (PORT d[2] (3725:3725:3725) (4230:4230:4230))
        (PORT d[3] (2616:2616:2616) (2954:2954:2954))
        (PORT d[4] (2379:2379:2379) (2697:2697:2697))
        (PORT d[5] (2327:2327:2327) (2627:2627:2627))
        (PORT d[6] (2762:2762:2762) (3112:3112:3112))
        (PORT d[7] (3019:3019:3019) (3411:3411:3411))
        (PORT d[8] (2280:2280:2280) (2566:2566:2566))
        (PORT d[9] (3209:3209:3209) (3638:3638:3638))
        (PORT d[10] (2365:2365:2365) (2680:2680:2680))
        (PORT d[11] (2377:2377:2377) (2630:2630:2630))
        (PORT d[12] (2055:2055:2055) (2295:2295:2295))
        (PORT clk (1442:1442:1442) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1424:1424:1424))
        (PORT d[0] (3501:3501:3501) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (1079:1079:1079) (1244:1244:1244))
        (PORT datac (944:944:944) (1108:1108:1108))
        (PORT datad (881:881:881) (987:987:987))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (3049:3049:3049))
        (PORT d[1] (4617:4617:4617) (5254:5254:5254))
        (PORT d[2] (3236:3236:3236) (3668:3668:3668))
        (PORT d[3] (2522:2522:2522) (2825:2825:2825))
        (PORT d[4] (2865:2865:2865) (3262:3262:3262))
        (PORT d[5] (3014:3014:3014) (3422:3422:3422))
        (PORT d[6] (3720:3720:3720) (4220:4220:4220))
        (PORT d[7] (2595:2595:2595) (2914:2914:2914))
        (PORT d[8] (2672:2672:2672) (3015:3015:3015))
        (PORT d[9] (2548:2548:2548) (2888:2888:2888))
        (PORT d[10] (2827:2827:2827) (3217:3217:3217))
        (PORT d[11] (4711:4711:4711) (5330:5330:5330))
        (PORT d[12] (4971:4971:4971) (5674:5674:5674))
        (PORT clk (1418:1418:1418) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1398:1398:1398))
        (PORT d[0] (788:788:788) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2807:2807:2807))
        (PORT d[1] (4223:4223:4223) (4813:4813:4813))
        (PORT d[2] (3167:3167:3167) (3589:3589:3589))
        (PORT d[3] (2566:2566:2566) (2885:2885:2885))
        (PORT d[4] (3490:3490:3490) (3976:3976:3976))
        (PORT d[5] (2959:2959:2959) (3364:3364:3364))
        (PORT d[6] (5090:5090:5090) (5780:5780:5780))
        (PORT d[7] (2663:2663:2663) (3007:3007:3007))
        (PORT d[8] (2776:2776:2776) (3142:3142:3142))
        (PORT d[9] (2670:2670:2670) (3019:3019:3019))
        (PORT d[10] (3554:3554:3554) (4058:4058:4058))
        (PORT d[11] (2756:2756:2756) (3072:3072:3072))
        (PORT d[12] (2270:2270:2270) (2549:2549:2549))
        (PORT clk (1399:1399:1399) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1379:1379:1379))
        (PORT d[0] (1418:1418:1418) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (3023:3023:3023))
        (PORT d[1] (4380:4380:4380) (4974:4974:4974))
        (PORT d[2] (4426:4426:4426) (5034:5034:5034))
        (PORT d[3] (3629:3629:3629) (4118:4118:4118))
        (PORT d[4] (2914:2914:2914) (3311:3311:3311))
        (PORT d[5] (3281:3281:3281) (3724:3724:3724))
        (PORT d[6] (2866:2866:2866) (3249:3249:3249))
        (PORT d[7] (2849:2849:2849) (3221:3221:3221))
        (PORT d[8] (2293:2293:2293) (2578:2578:2578))
        (PORT d[9] (4283:4283:4283) (4889:4889:4889))
        (PORT d[10] (3291:3291:3291) (3739:3739:3739))
        (PORT d[11] (3252:3252:3252) (3629:3629:3629))
        (PORT d[12] (3832:3832:3832) (4360:4360:4360))
        (PORT clk (1422:1422:1422) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1402:1402:1402))
        (PORT d[0] (3141:3141:3141) (3556:3556:3556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1383:1383:1383))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2561:2561:2561))
        (PORT d[1] (4994:4994:4994) (5681:5681:5681))
        (PORT d[2] (3594:3594:3594) (4074:4074:4074))
        (PORT d[3] (2276:2276:2276) (2560:2560:2560))
        (PORT d[4] (3358:3358:3358) (3819:3819:3819))
        (PORT d[5] (2330:2330:2330) (2626:2626:2626))
        (PORT d[6] (2503:2503:2503) (2804:2804:2804))
        (PORT d[7] (2574:2574:2574) (2885:2885:2885))
        (PORT d[8] (2482:2482:2482) (2801:2801:2801))
        (PORT d[9] (3049:3049:3049) (3455:3455:3455))
        (PORT d[10] (2664:2664:2664) (3034:3034:3034))
        (PORT d[11] (5244:5244:5244) (5938:5938:5938))
        (PORT d[12] (2325:2325:2325) (2619:2619:2619))
        (PORT clk (1458:1458:1458) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1440:1440:1440))
        (PORT d[0] (1606:1606:1606) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1421:1421:1421))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1088:1088:1088))
        (PORT datab (1082:1082:1082) (1248:1248:1248))
        (PORT datac (606:606:606) (683:683:683))
        (PORT datad (1129:1129:1129) (1327:1327:1327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (568:568:568))
        (PORT datab (723:723:723) (835:835:835))
        (PORT datac (92:92:92) (110:110:110))
        (PORT datad (1129:1129:1129) (1326:1326:1326))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1216:1216:1216))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3289:3289:3289))
        (PORT d[1] (3165:3165:3165) (3598:3598:3598))
        (PORT d[2] (3401:3401:3401) (3865:3865:3865))
        (PORT d[3] (3296:3296:3296) (3751:3751:3751))
        (PORT d[4] (3791:3791:3791) (4342:4342:4342))
        (PORT d[5] (3716:3716:3716) (4261:4261:4261))
        (PORT d[6] (3584:3584:3584) (4056:4056:4056))
        (PORT d[7] (4060:4060:4060) (4647:4647:4647))
        (PORT d[8] (4276:4276:4276) (4902:4902:4902))
        (PORT d[9] (3167:3167:3167) (3607:3607:3607))
        (PORT d[10] (3807:3807:3807) (4375:4375:4375))
        (PORT d[11] (4788:4788:4788) (5430:5430:5430))
        (PORT d[12] (3302:3302:3302) (3756:3756:3756))
        (PORT clk (1397:1397:1397) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1378:1378:1378))
        (PORT d[0] (2124:2124:2124) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3091:3091:3091))
        (PORT d[1] (3495:3495:3495) (3978:3978:3978))
        (PORT d[2] (4339:4339:4339) (4932:4932:4932))
        (PORT d[3] (4016:4016:4016) (4580:4580:4580))
        (PORT d[4] (3012:3012:3012) (3434:3434:3434))
        (PORT d[5] (4417:4417:4417) (5059:5059:5059))
        (PORT d[6] (4554:4554:4554) (5169:5169:5169))
        (PORT d[7] (4774:4774:4774) (5454:5454:5454))
        (PORT d[8] (5174:5174:5174) (5935:5935:5935))
        (PORT d[9] (4155:4155:4155) (4731:4731:4731))
        (PORT d[10] (4759:4759:4759) (5469:5469:5469))
        (PORT d[11] (4151:4151:4151) (4681:4681:4681))
        (PORT d[12] (2498:2498:2498) (2822:2822:2822))
        (PORT clk (1433:1433:1433) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1412:1412:1412))
        (PORT d[0] (3607:3607:3607) (4094:4094:4094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3076:3076:3076))
        (PORT d[1] (3513:3513:3513) (4002:4002:4002))
        (PORT d[2] (4317:4317:4317) (4904:4904:4904))
        (PORT d[3] (4036:4036:4036) (4602:4602:4602))
        (PORT d[4] (4478:4478:4478) (5122:5122:5122))
        (PORT d[5] (4244:4244:4244) (4857:4857:4857))
        (PORT d[6] (4493:4493:4493) (5093:5093:5093))
        (PORT d[7] (4758:4758:4758) (5439:5439:5439))
        (PORT d[8] (5162:5162:5162) (5921:5921:5921))
        (PORT d[9] (3988:3988:3988) (4540:4540:4540))
        (PORT d[10] (4565:4565:4565) (5243:5243:5243))
        (PORT d[11] (3403:3403:3403) (3806:3806:3806))
        (PORT d[12] (2506:2506:2506) (2837:2837:2837))
        (PORT clk (1442:1442:1442) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1425:1425:1425))
        (PORT d[0] (2238:2238:2238) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1406:1406:1406))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (2190:2190:2190))
        (PORT datab (362:362:362) (425:425:425))
        (PORT datac (341:341:341) (394:394:394))
        (PORT datad (1638:1638:1638) (1909:1909:1909))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3509:3509:3509))
        (PORT d[1] (3693:3693:3693) (4193:4193:4193))
        (PORT d[2] (3738:3738:3738) (4248:4248:4248))
        (PORT d[3] (3127:3127:3127) (3546:3546:3546))
        (PORT d[4] (3359:3359:3359) (3830:3830:3830))
        (PORT d[5] (3102:3102:3102) (3517:3517:3517))
        (PORT d[6] (4158:4158:4158) (4734:4734:4734))
        (PORT d[7] (5077:5077:5077) (5810:5810:5810))
        (PORT d[8] (2309:2309:2309) (2597:2597:2597))
        (PORT d[9] (3596:3596:3596) (4103:4103:4103))
        (PORT d[10] (2911:2911:2911) (3303:3303:3303))
        (PORT d[11] (5832:5832:5832) (6623:6623:6623))
        (PORT d[12] (3481:3481:3481) (3961:3961:3961))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT d[0] (1841:1841:1841) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1304:1304:1304))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (879:879:879) (974:974:974))
        (PORT datad (1641:1641:1641) (1912:1912:1912))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4932:4932:4932))
        (PORT d[1] (3525:3525:3525) (4010:4010:4010))
        (PORT d[2] (4245:4245:4245) (4823:4823:4823))
        (PORT d[3] (2773:2773:2773) (3145:3145:3145))
        (PORT d[4] (3808:3808:3808) (4320:4320:4320))
        (PORT d[5] (4755:4755:4755) (5451:5451:5451))
        (PORT d[6] (3831:3831:3831) (4358:4358:4358))
        (PORT d[7] (4851:4851:4851) (5551:5551:5551))
        (PORT d[8] (4929:4929:4929) (5644:5644:5644))
        (PORT d[9] (4081:4081:4081) (4664:4664:4664))
        (PORT d[10] (3955:3955:3955) (4513:4513:4513))
        (PORT d[11] (4162:4162:4162) (4678:4678:4678))
        (PORT d[12] (2710:2710:2710) (3074:3074:3074))
        (PORT clk (1449:1449:1449) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1431:1431:1431))
        (PORT d[0] (2784:2784:2784) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1412:1412:1412))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (3309:3309:3309))
        (PORT d[1] (3511:3511:3511) (3985:3985:3985))
        (PORT d[2] (3558:3558:3558) (4038:4038:4038))
        (PORT d[3] (2953:2953:2953) (3351:3351:3351))
        (PORT d[4] (3178:3178:3178) (3624:3624:3624))
        (PORT d[5] (4549:4549:4549) (5199:5199:5199))
        (PORT d[6] (3963:3963:3963) (4508:4508:4508))
        (PORT d[7] (4903:4903:4903) (5612:5612:5612))
        (PORT d[8] (2329:2329:2329) (2618:2618:2618))
        (PORT d[9] (3416:3416:3416) (3898:3898:3898))
        (PORT d[10] (3478:3478:3478) (3951:3951:3951))
        (PORT d[11] (5472:5472:5472) (6206:6206:6206))
        (PORT d[12] (3283:3283:3283) (3730:3730:3730))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT d[0] (1261:1261:1261) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3525:3525:3525))
        (PORT d[1] (3863:3863:3863) (4388:4388:4388))
        (PORT d[2] (3733:3733:3733) (4243:4243:4243))
        (PORT d[3] (3128:3128:3128) (3546:3546:3546))
        (PORT d[4] (3525:3525:3525) (4016:4016:4016))
        (PORT d[5] (4875:4875:4875) (5567:5567:5567))
        (PORT d[6] (4154:4154:4154) (4729:4729:4729))
        (PORT d[7] (5146:5146:5146) (5903:5903:5903))
        (PORT d[8] (2299:2299:2299) (2581:2581:2581))
        (PORT d[9] (3765:3765:3765) (4300:4300:4300))
        (PORT d[10] (2900:2900:2900) (3291:3291:3291))
        (PORT d[11] (5653:5653:5653) (6409:6409:6409))
        (PORT d[12] (3489:3489:3489) (3971:3971:3971))
        (PORT clk (1443:1443:1443) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (PORT d[0] (2507:2507:2507) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (3092:3092:3092))
        (PORT d[1] (3674:3674:3674) (4188:4188:4188))
        (PORT d[2] (2780:2780:2780) (3143:3143:3143))
        (PORT d[3] (4189:4189:4189) (4776:4776:4776))
        (PORT d[4] (3351:3351:3351) (3828:3828:3828))
        (PORT d[5] (4429:4429:4429) (5071:5071:5071))
        (PORT d[6] (4554:4554:4554) (5174:5174:5174))
        (PORT d[7] (4774:4774:4774) (5455:5455:5455))
        (PORT d[8] (5172:5172:5172) (5933:5933:5933))
        (PORT d[9] (4156:4156:4156) (4727:4727:4727))
        (PORT d[10] (4766:4766:4766) (5477:5477:5477))
        (PORT d[11] (3252:3252:3252) (3637:3637:3637))
        (PORT d[12] (2474:2474:2474) (2794:2794:2794))
        (PORT clk (1433:1433:1433) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1412:1412:1412))
        (PORT d[0] (2134:2134:2134) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1172:1172:1172))
        (PORT datab (383:383:383) (452:452:452))
        (PORT datac (1822:1822:1822) (2151:2151:2151))
        (PORT datad (1641:1641:1641) (1912:1912:1912))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (732:732:732))
        (PORT datab (777:777:777) (902:902:902))
        (PORT datac (1828:1828:1828) (2158:2158:2158))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (136:136:136))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (1919:1919:1919) (2222:2222:2222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2688:2688:2688))
        (PORT d[1] (4245:4245:4245) (4836:4836:4836))
        (PORT d[2] (3153:3153:3153) (3569:3569:3569))
        (PORT d[3] (2740:2740:2740) (3083:3083:3083))
        (PORT d[4] (3661:3661:3661) (4168:4168:4168))
        (PORT d[5] (2954:2954:2954) (3354:3354:3354))
        (PORT d[6] (5289:5289:5289) (6011:6011:6011))
        (PORT d[7] (2602:2602:2602) (2941:2941:2941))
        (PORT d[8] (2943:2943:2943) (3328:3328:3328))
        (PORT d[9] (2676:2676:2676) (3030:3030:3030))
        (PORT d[10] (3574:3574:3574) (4086:4086:4086))
        (PORT d[11] (2749:2749:2749) (3067:3067:3067))
        (PORT d[12] (2241:2241:2241) (2516:2516:2516))
        (PORT clk (1402:1402:1402) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (PORT d[0] (1751:1751:1751) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1362:1362:1362))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (3004:3004:3004))
        (PORT d[1] (4474:4474:4474) (5102:5102:5102))
        (PORT d[2] (3995:3995:3995) (4529:4529:4529))
        (PORT d[3] (3613:3613:3613) (4098:4098:4098))
        (PORT d[4] (2951:2951:2951) (3353:3353:3353))
        (PORT d[5] (2430:2430:2430) (2741:2741:2741))
        (PORT d[6] (2722:2722:2722) (3083:3083:3083))
        (PORT d[7] (2687:2687:2687) (3039:3039:3039))
        (PORT d[8] (2696:2696:2696) (3052:3052:3052))
        (PORT d[9] (4951:4951:4951) (5658:5658:5658))
        (PORT d[10] (3346:3346:3346) (3817:3817:3817))
        (PORT d[11] (2989:2989:2989) (3340:3340:3340))
        (PORT d[12] (3207:3207:3207) (3638:3638:3638))
        (PORT clk (1408:1408:1408) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (PORT d[0] (2558:2558:2558) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (248:248:248))
        (PORT datab (1392:1392:1392) (1633:1633:1633))
        (PORT datac (1523:1523:1523) (1779:1779:1779))
        (PORT datad (463:463:463) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3495:3495:3495))
        (PORT d[1] (3881:3881:3881) (4423:4423:4423))
        (PORT d[2] (2782:2782:2782) (3148:3148:3148))
        (PORT d[3] (4373:4373:4373) (4986:4986:4986))
        (PORT d[4] (3309:3309:3309) (3770:3770:3770))
        (PORT d[5] (2746:2746:2746) (3117:3117:3117))
        (PORT d[6] (4922:4922:4922) (5592:5592:5592))
        (PORT d[7] (5121:5121:5121) (5848:5848:5848))
        (PORT d[8] (5510:5510:5510) (6314:6314:6314))
        (PORT d[9] (4513:4513:4513) (5136:5136:5136))
        (PORT d[10] (3202:3202:3202) (3662:3662:3662))
        (PORT d[11] (3066:3066:3066) (3420:3420:3420))
        (PORT d[12] (2271:2271:2271) (2548:2548:2548))
        (PORT clk (1426:1426:1426) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (PORT d[0] (2556:2556:2556) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1386:1386:1386))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3555:3555:3555))
        (PORT d[1] (3322:3322:3322) (3780:3780:3780))
        (PORT d[2] (3576:3576:3576) (4062:4062:4062))
        (PORT d[3] (3323:3323:3323) (3785:3785:3785))
        (PORT d[4] (3947:3947:3947) (4511:4511:4511))
        (PORT d[5] (3638:3638:3638) (4169:4169:4169))
        (PORT d[6] (3767:3767:3767) (4269:4269:4269))
        (PORT d[7] (4095:4095:4095) (4691:4691:4691))
        (PORT d[8] (4437:4437:4437) (5086:5086:5086))
        (PORT d[9] (3257:3257:3257) (3706:3706:3706))
        (PORT d[10] (3828:3828:3828) (4399:4399:4399))
        (PORT d[11] (4938:4938:4938) (5600:5600:5600))
        (PORT d[12] (2862:2862:2862) (3234:3234:3234))
        (PORT clk (1403:1403:1403) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (PORT d[0] (2748:2748:2748) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1366:1366:1366))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (2185:2185:2185))
        (PORT datab (814:814:814) (927:927:927))
        (PORT datac (631:631:631) (714:714:714))
        (PORT datad (1010:1010:1010) (1156:1156:1156))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3489:3489:3489))
        (PORT d[1] (3747:3747:3747) (4261:4261:4261))
        (PORT d[2] (3504:3504:3504) (3973:3973:3973))
        (PORT d[3] (3096:3096:3096) (3510:3510:3510))
        (PORT d[4] (4167:4167:4167) (4736:4736:4736))
        (PORT d[5] (2278:2278:2278) (2560:2560:2560))
        (PORT d[6] (4006:4006:4006) (4556:4556:4556))
        (PORT d[7] (5210:5210:5210) (5963:5963:5963))
        (PORT d[8] (5112:5112:5112) (5852:5852:5852))
        (PORT d[9] (4442:4442:4442) (5080:5080:5080))
        (PORT d[10] (2930:2930:2930) (3346:3346:3346))
        (PORT d[11] (4332:4332:4332) (4871:4871:4871))
        (PORT d[12] (2703:2703:2703) (3065:3065:3065))
        (PORT clk (1437:1437:1437) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (PORT d[0] (1834:1834:1834) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1398:1398:1398))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2829:2829:2829))
        (PORT d[1] (4036:4036:4036) (4600:4600:4600))
        (PORT d[2] (2982:2982:2982) (3379:3379:3379))
        (PORT d[3] (2398:2398:2398) (2687:2687:2687))
        (PORT d[4] (3345:3345:3345) (3812:3812:3812))
        (PORT d[5] (2779:2779:2779) (3159:3159:3159))
        (PORT d[6] (4914:4914:4914) (5584:5584:5584))
        (PORT d[7] (5128:5128:5128) (5854:5854:5854))
        (PORT d[8] (5510:5510:5510) (6311:6311:6311))
        (PORT d[9] (4517:4517:4517) (5137:5137:5137))
        (PORT d[10] (3368:3368:3368) (3847:3847:3847))
        (PORT d[11] (4164:4164:4164) (4689:4689:4689))
        (PORT d[12] (2260:2260:2260) (2537:2537:2537))
        (PORT clk (1416:1416:1416) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1396:1396:1396))
        (PORT d[0] (3755:3755:3755) (4276:4276:4276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1377:1377:1377))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (3208:3208:3208))
        (PORT d[1] (4609:4609:4609) (5252:5252:5252))
        (PORT d[2] (3735:3735:3735) (4244:4244:4244))
        (PORT d[3] (2452:2452:2452) (2776:2776:2776))
        (PORT d[4] (2391:2391:2391) (2712:2712:2712))
        (PORT d[5] (2320:2320:2320) (2621:2621:2621))
        (PORT d[6] (2766:2766:2766) (3116:3116:3116))
        (PORT d[7] (2858:2858:2858) (3231:3231:3231))
        (PORT d[8] (2293:2293:2293) (2581:2581:2581))
        (PORT d[9] (3188:3188:3188) (3612:3612:3612))
        (PORT d[10] (2375:2375:2375) (2694:2694:2694))
        (PORT d[11] (2404:2404:2404) (2670:2670:2670))
        (PORT d[12] (2065:2065:2065) (2303:2303:2303))
        (PORT clk (1440:1440:1440) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (PORT d[0] (1525:1525:1525) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (701:701:701))
        (PORT datab (1992:1992:1992) (2333:2333:2333))
        (PORT datac (1114:1114:1114) (1263:1263:1263))
        (PORT datad (1416:1416:1416) (1652:1652:1652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4944:4944:4944))
        (PORT d[1] (3551:3551:3551) (4045:4045:4045))
        (PORT d[2] (4266:4266:4266) (4848:4848:4848))
        (PORT d[3] (2930:2930:2930) (3322:3322:3322))
        (PORT d[4] (3985:3985:3985) (4529:4529:4529))
        (PORT d[5] (4752:4752:4752) (5443:5443:5443))
        (PORT d[6] (3883:3883:3883) (4424:4424:4424))
        (PORT d[7] (5034:5034:5034) (5758:5758:5758))
        (PORT d[8] (4928:4928:4928) (5637:5637:5637))
        (PORT d[9] (4260:4260:4260) (4870:4870:4870))
        (PORT d[10] (2987:2987:2987) (3407:3407:3407))
        (PORT d[11] (4340:4340:4340) (4885:4885:4885))
        (PORT d[12] (2690:2690:2690) (3056:3056:3056))
        (PORT clk (1439:1439:1439) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (PORT d[0] (2091:2091:2091) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1400:1400:1400))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (842:842:842))
        (PORT datab (458:458:458) (526:526:526))
        (PORT datac (641:641:641) (732:732:732))
        (PORT datad (1638:1638:1638) (1909:1909:1909))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datac (1922:1922:1922) (2225:2225:2225))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2567:2567:2567))
        (PORT d[1] (5161:5161:5161) (5867:5867:5867))
        (PORT d[2] (3775:3775:3775) (4286:4286:4286))
        (PORT d[3] (2175:2175:2175) (2423:2423:2423))
        (PORT d[4] (3387:3387:3387) (3852:3852:3852))
        (PORT d[5] (2484:2484:2484) (2796:2796:2796))
        (PORT d[6] (2356:2356:2356) (2641:2641:2641))
        (PORT d[7] (2617:2617:2617) (2940:2940:2940))
        (PORT d[8] (2476:2476:2476) (2789:2789:2789))
        (PORT d[9] (3066:3066:3066) (3473:3473:3473))
        (PORT d[10] (2808:2808:2808) (3193:3193:3193))
        (PORT d[11] (5219:5219:5219) (5906:5906:5906))
        (PORT d[12] (2484:2484:2484) (2794:2794:2794))
        (PORT clk (1458:1458:1458) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT d[0] (3586:3586:3586) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2548:2548:2548))
        (PORT d[1] (4987:4987:4987) (5674:5674:5674))
        (PORT d[2] (3605:3605:3605) (4093:4093:4093))
        (PORT d[3] (2431:2431:2431) (2732:2732:2732))
        (PORT d[4] (3216:3216:3216) (3661:3661:3661))
        (PORT d[5] (2324:2324:2324) (2619:2619:2619))
        (PORT d[6] (4079:4079:4079) (4626:4626:4626))
        (PORT d[7] (2414:2414:2414) (2706:2706:2706))
        (PORT d[8] (2496:2496:2496) (2816:2816:2816))
        (PORT d[9] (2897:2897:2897) (3284:3284:3284))
        (PORT d[10] (2650:2650:2650) (3015:3015:3015))
        (PORT d[11] (5059:5059:5059) (5728:5728:5728))
        (PORT d[12] (2317:2317:2317) (2610:2610:2610))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT d[0] (1616:1616:1616) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1417:1417:1417))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (894:894:894))
        (PORT datab (1083:1083:1083) (1249:1249:1249))
        (PORT datac (615:615:615) (695:695:695))
        (PORT datad (1129:1129:1129) (1327:1327:1327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (4069:4069:4069))
        (PORT d[1] (4874:4874:4874) (5547:5547:5547))
        (PORT d[2] (3462:3462:3462) (3925:3925:3925))
        (PORT d[3] (3629:3629:3629) (4111:4111:4111))
        (PORT d[4] (4681:4681:4681) (5338:5338:5338))
        (PORT d[5] (3268:3268:3268) (3680:3680:3680))
        (PORT d[6] (3840:3840:3840) (4368:4368:4368))
        (PORT d[7] (2836:2836:2836) (3203:3203:3203))
        (PORT d[8] (3351:3351:3351) (3793:3793:3793))
        (PORT d[9] (2108:2108:2108) (2363:2363:2363))
        (PORT d[10] (2629:2629:2629) (2989:2989:2989))
        (PORT d[11] (5419:5419:5419) (6136:6136:6136))
        (PORT d[12] (2489:2489:2489) (2797:2797:2797))
        (PORT clk (1389:1389:1389) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1369:1369:1369))
        (PORT d[0] (472:472:472) (491:491:491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3016:3016:3016))
        (PORT d[1] (4596:4596:4596) (5239:5239:5239))
        (PORT d[2] (3537:3537:3537) (4012:4012:4012))
        (PORT d[3] (2738:2738:2738) (3087:3087:3087))
        (PORT d[4] (2400:2400:2400) (2720:2720:2720))
        (PORT d[5] (2266:2266:2266) (2560:2560:2560))
        (PORT d[6] (2772:2772:2772) (3125:3125:3125))
        (PORT d[7] (2850:2850:2850) (3221:3221:3221))
        (PORT d[8] (2290:2290:2290) (2572:2572:2572))
        (PORT d[9] (3032:3032:3032) (3436:3436:3436))
        (PORT d[10] (2332:2332:2332) (2638:2638:2638))
        (PORT d[11] (2412:2412:2412) (2676:2676:2676))
        (PORT d[12] (2037:2037:2037) (2269:2269:2269))
        (PORT clk (1432:1432:1432) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1412:1412:1412))
        (PORT d[0] (2389:2389:2389) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (696:696:696) (797:797:797))
        (PORT datac (907:907:907) (1026:1026:1026))
        (PORT datad (1130:1130:1130) (1328:1328:1328))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2729:2729:2729))
        (PORT d[1] (4809:4809:4809) (5470:5470:5470))
        (PORT d[2] (3586:3586:3586) (4071:4071:4071))
        (PORT d[3] (2438:2438:2438) (2737:2737:2737))
        (PORT d[4] (3187:3187:3187) (3624:3624:3624))
        (PORT d[5] (2314:2314:2314) (2609:2609:2609))
        (PORT d[6] (4059:4059:4059) (4600:4600:4600))
        (PORT d[7] (2428:2428:2428) (2722:2722:2722))
        (PORT d[8] (2528:2528:2528) (2859:2859:2859))
        (PORT d[9] (2903:2903:2903) (3294:3294:3294))
        (PORT d[10] (2632:2632:2632) (2995:2995:2995))
        (PORT d[11] (5225:5225:5225) (5912:5912:5912))
        (PORT d[12] (2292:2292:2292) (2586:2586:2586))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT d[0] (784:784:784) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3039:3039:3039))
        (PORT d[1] (4381:4381:4381) (4975:4975:4975))
        (PORT d[2] (4439:4439:4439) (5049:5049:5049))
        (PORT d[3] (3630:3630:3630) (4119:4119:4119))
        (PORT d[4] (2738:2738:2738) (3104:3104:3104))
        (PORT d[5] (3273:3273:3273) (3712:3712:3712))
        (PORT d[6] (2866:2866:2866) (3249:3249:3249))
        (PORT d[7] (2851:2851:2851) (3221:3221:3221))
        (PORT d[8] (2094:2094:2094) (2346:2346:2346))
        (PORT d[9] (4279:4279:4279) (4879:4879:4879))
        (PORT d[10] (3304:3304:3304) (3759:3759:3759))
        (PORT d[11] (3409:3409:3409) (3803:3803:3803))
        (PORT d[12] (3838:3838:3838) (4366:4366:4366))
        (PORT clk (1427:1427:1427) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1407:1407:1407))
        (PORT d[0] (2843:2843:2843) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3728:3728:3728))
        (PORT d[1] (2606:2606:2606) (2932:2932:2932))
        (PORT d[2] (3507:3507:3507) (3957:3957:3957))
        (PORT d[3] (4017:4017:4017) (4565:4565:4565))
        (PORT d[4] (2947:2947:2947) (3346:3346:3346))
        (PORT d[5] (2600:2600:2600) (2948:2948:2948))
        (PORT d[6] (4214:4214:4214) (4807:4807:4807))
        (PORT d[7] (5049:5049:5049) (5747:5747:5747))
        (PORT d[8] (4797:4797:4797) (5460:5460:5460))
        (PORT d[9] (4120:4120:4120) (4685:4685:4685))
        (PORT d[10] (2813:2813:2813) (3201:3201:3201))
        (PORT d[11] (5636:5636:5636) (6394:6394:6394))
        (PORT d[12] (4222:4222:4222) (4801:4801:4801))
        (PORT clk (1416:1416:1416) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT d[0] (1634:1634:1634) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1375:1375:1375))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1358:1358:1358))
        (PORT datab (1084:1084:1084) (1250:1250:1250))
        (PORT datac (1248:1248:1248) (1390:1390:1390))
        (PORT datad (1059:1059:1059) (1221:1221:1221))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (3014:3014:3014))
        (PORT d[1] (4374:4374:4374) (4966:4966:4966))
        (PORT d[2] (4252:4252:4252) (4832:4832:4832))
        (PORT d[3] (3622:3622:3622) (4110:4110:4110))
        (PORT d[4] (3213:3213:3213) (3643:3643:3643))
        (PORT d[5] (3110:3110:3110) (3529:3529:3529))
        (PORT d[6] (2859:2859:2859) (3241:3241:3241))
        (PORT d[7] (2826:2826:2826) (3184:3184:3184))
        (PORT d[8] (2098:2098:2098) (2348:2348:2348))
        (PORT d[9] (4271:4271:4271) (4876:4876:4876))
        (PORT d[10] (3284:3284:3284) (3735:3735:3735))
        (PORT d[11] (3262:3262:3262) (3636:3636:3636))
        (PORT d[12] (3822:3822:3822) (4348:4348:4348))
        (PORT clk (1416:1416:1416) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1395:1395:1395))
        (PORT d[0] (2741:2741:2741) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1376:1376:1376))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (704:704:704))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (1232:1232:1232) (1367:1367:1367))
        (PORT datad (1058:1058:1058) (1217:1217:1217))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1216:1216:1216))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (90:90:90) (109:109:109))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2883:2883:2883))
        (PORT d[1] (4439:4439:4439) (5060:5060:5060))
        (PORT d[2] (3528:3528:3528) (4002:4002:4002))
        (PORT d[3] (2912:2912:2912) (3275:3275:3275))
        (PORT d[4] (3857:3857:3857) (4396:4396:4396))
        (PORT d[5] (2309:2309:2309) (2605:2605:2605))
        (PORT d[6] (2595:2595:2595) (2924:2924:2924))
        (PORT d[7] (2672:2672:2672) (3020:3020:3020))
        (PORT d[8] (2454:2454:2454) (2758:2758:2758))
        (PORT d[9] (3010:3010:3010) (3411:3411:3411))
        (PORT d[10] (3751:3751:3751) (4283:4283:4283))
        (PORT d[11] (2578:2578:2578) (2871:2871:2871))
        (PORT d[12] (2258:2258:2258) (2534:2534:2534))
        (PORT clk (1423:1423:1423) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (PORT d[0] (1579:1579:1579) (1784:1784:1784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1385:1385:1385))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3230:3230:3230))
        (PORT d[1] (4546:4546:4546) (5159:5159:5159))
        (PORT d[2] (4436:4436:4436) (5042:5042:5042))
        (PORT d[3] (3800:3800:3800) (4311:4311:4311))
        (PORT d[4] (3047:3047:3047) (3465:3465:3465))
        (PORT d[5] (3270:3270:3270) (3709:3709:3709))
        (PORT d[6] (3037:3037:3037) (3441:3441:3441))
        (PORT d[7] (2847:2847:2847) (3211:3211:3211))
        (PORT d[8] (2106:2106:2106) (2359:2359:2359))
        (PORT d[9] (4446:4446:4446) (5071:5071:5071))
        (PORT d[10] (3466:3466:3466) (3938:3938:3938))
        (PORT d[11] (3402:3402:3402) (3792:3792:3792))
        (PORT d[12] (3854:3854:3854) (4387:4387:4387))
        (PORT clk (1436:1436:1436) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1418:1418:1418))
        (PORT d[0] (2858:2858:2858) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1399:1399:1399))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1867:1867:1867))
        (PORT datab (359:359:359) (420:420:420))
        (PORT datac (1410:1410:1410) (1670:1670:1670))
        (PORT datad (885:885:885) (991:991:991))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3247:3247:3247))
        (PORT d[1] (4546:4546:4546) (5160:5160:5160))
        (PORT d[2] (4601:4601:4601) (5230:5230:5230))
        (PORT d[3] (3801:3801:3801) (4312:4312:4312))
        (PORT d[4] (3079:3079:3079) (3492:3492:3492))
        (PORT d[5] (3431:3431:3431) (3892:3892:3892))
        (PORT d[6] (3038:3038:3038) (3442:3442:3442))
        (PORT d[7] (3023:3023:3023) (3414:3414:3414))
        (PORT d[8] (2097:2097:2097) (2351:2351:2351))
        (PORT d[9] (4456:4456:4456) (5082:5082:5082))
        (PORT d[10] (3470:3470:3470) (3940:3940:3940))
        (PORT d[11] (3404:3404:3404) (3796:3796:3796))
        (PORT d[12] (3842:3842:3842) (4371:4371:4371))
        (PORT clk (1441:1441:1441) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1422:1422:1422))
        (PORT d[0] (3107:3107:3107) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1403:1403:1403))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (3013:3013:3013))
        (PORT d[1] (4441:4441:4441) (5064:5064:5064))
        (PORT d[2] (3342:3342:3342) (3788:3788:3788))
        (PORT d[3] (2911:2911:2911) (3275:3275:3275))
        (PORT d[4] (2552:2552:2552) (2887:2887:2887))
        (PORT d[5] (2303:2303:2303) (2594:2594:2594))
        (PORT d[6] (2599:2599:2599) (2934:2934:2934))
        (PORT d[7] (2683:2683:2683) (3037:3037:3037))
        (PORT d[8] (2946:2946:2946) (3333:3333:3333))
        (PORT d[9] (2844:2844:2844) (3219:3219:3219))
        (PORT d[10] (3751:3751:3751) (4282:4282:4282))
        (PORT d[11] (2566:2566:2566) (2850:2850:2850))
        (PORT d[12] (2263:2263:2263) (2542:2542:2542))
        (PORT clk (1418:1418:1418) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1398:1398:1398))
        (PORT d[0] (2563:2563:2563) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (902:902:902) (1014:1014:1014))
        (PORT datac (1563:1563:1563) (1844:1844:1844))
        (PORT datad (187:187:187) (220:220:220))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3361:3361:3361))
        (PORT d[1] (4832:4832:4832) (5515:5515:5515))
        (PORT d[2] (4337:4337:4337) (4918:4918:4918))
        (PORT d[3] (3830:3830:3830) (4347:4347:4347))
        (PORT d[4] (3302:3302:3302) (3748:3748:3748))
        (PORT d[5] (2468:2468:2468) (2793:2793:2793))
        (PORT d[6] (3047:3047:3047) (3447:3447:3447))
        (PORT d[7] (2883:2883:2883) (3255:3255:3255))
        (PORT d[8] (2834:2834:2834) (3205:3205:3205))
        (PORT d[9] (5274:5274:5274) (6020:6020:6020))
        (PORT d[10] (3712:3712:3712) (4232:4232:4232))
        (PORT d[11] (3294:3294:3294) (3682:3682:3682))
        (PORT d[12] (3559:3559:3559) (4038:4038:4038))
        (PORT clk (1443:1443:1443) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (PORT d[0] (2257:2257:2257) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3386:3386:3386))
        (PORT d[1] (4791:4791:4791) (5458:5458:5458))
        (PORT d[2] (3904:3904:3904) (4431:4431:4431))
        (PORT d[3] (2621:2621:2621) (2963:2963:2963))
        (PORT d[4] (2379:2379:2379) (2692:2692:2692))
        (PORT d[5] (2498:2498:2498) (2818:2818:2818))
        (PORT d[6] (2931:2931:2931) (3304:3304:3304))
        (PORT d[7] (2212:2212:2212) (2473:2473:2473))
        (PORT d[8] (2263:2263:2263) (2537:2537:2537))
        (PORT d[9] (3385:3385:3385) (3835:3835:3835))
        (PORT d[10] (2544:2544:2544) (2882:2882:2882))
        (PORT d[11] (2207:2207:2207) (2435:2435:2435))
        (PORT d[12] (2073:2073:2073) (2315:2315:2315))
        (PORT clk (1442:1442:1442) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT d[0] (3686:3686:3686) (4173:4173:4173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3339:3339:3339))
        (PORT d[1] (4666:4666:4666) (5327:5327:5327))
        (PORT d[2] (4186:4186:4186) (4748:4748:4748))
        (PORT d[3] (3808:3808:3808) (4317:4317:4317))
        (PORT d[4] (3304:3304:3304) (3745:3745:3745))
        (PORT d[5] (2069:2069:2069) (2328:2328:2328))
        (PORT d[6] (2908:2908:2908) (3295:3295:3295))
        (PORT d[7] (2887:2887:2887) (3266:3266:3266))
        (PORT d[8] (2864:2864:2864) (3243:3243:3243))
        (PORT d[9] (5121:5121:5121) (5848:5848:5848))
        (PORT d[10] (3718:3718:3718) (4243:4243:4243))
        (PORT d[11] (3143:3143:3143) (3509:3509:3509))
        (PORT d[12] (3565:3565:3565) (4049:4049:4049))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT d[0] (1564:1564:1564) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1875:1875:1875))
        (PORT datab (767:767:767) (865:865:865))
        (PORT datac (1409:1409:1409) (1670:1670:1670))
        (PORT datad (630:630:630) (712:712:712))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (3157:3157:3157))
        (PORT d[1] (4479:4479:4479) (5113:5113:5113))
        (PORT d[2] (4014:4014:4014) (4552:4552:4552))
        (PORT d[3] (3632:3632:3632) (4119:4119:4119))
        (PORT d[4] (2949:2949:2949) (3348:3348:3348))
        (PORT d[5] (2258:2258:2258) (2552:2552:2552))
        (PORT d[6] (2731:2731:2731) (3097:3097:3097))
        (PORT d[7] (2701:2701:2701) (3054:3054:3054))
        (PORT d[8] (2690:2690:2690) (3041:3041:3041))
        (PORT d[9] (4946:4946:4946) (5649:5649:5649))
        (PORT d[10] (3535:3535:3535) (4039:4039:4039))
        (PORT d[11] (2984:2984:2984) (3331:3331:3331))
        (PORT d[12] (3389:3389:3389) (3849:3849:3849))
        (PORT clk (1420:1420:1420) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1400:1400:1400))
        (PORT d[0] (1525:1525:1525) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (888:888:888))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (1411:1411:1411) (1671:1671:1671))
        (PORT datad (777:777:777) (879:879:879))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1412:1412:1412) (1626:1626:1626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (3216:3216:3216))
        (PORT d[1] (4609:4609:4609) (5251:5251:5251))
        (PORT d[2] (3728:3728:3728) (4235:4235:4235))
        (PORT d[3] (2284:2284:2284) (2574:2574:2574))
        (PORT d[4] (2388:2388:2388) (2705:2705:2705))
        (PORT d[5] (2305:2305:2305) (2601:2601:2601))
        (PORT d[6] (2765:2765:2765) (3115:3115:3115))
        (PORT d[7] (2869:2869:2869) (3248:3248:3248))
        (PORT d[8] (2289:2289:2289) (2571:2571:2571))
        (PORT d[9] (3033:3033:3033) (3437:3437:3437))
        (PORT d[10] (2357:2357:2357) (2671:2671:2671))
        (PORT d[11] (2392:2392:2392) (2649:2649:2649))
        (PORT d[12] (2072:2072:2072) (2314:2314:2314))
        (PORT clk (1436:1436:1436) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1416:1416:1416))
        (PORT d[0] (2402:2402:2402) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1397:1397:1397))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3394:3394:3394))
        (PORT d[1] (4797:4797:4797) (5466:5466:5466))
        (PORT d[2] (3915:3915:3915) (4444:4444:4444))
        (PORT d[3] (2461:2461:2461) (2784:2784:2784))
        (PORT d[4] (2369:2369:2369) (2682:2682:2682))
        (PORT d[5] (2485:2485:2485) (2803:2803:2803))
        (PORT d[6] (2931:2931:2931) (3303:3303:3303))
        (PORT d[7] (2218:2218:2218) (2480:2480:2480))
        (PORT d[8] (2254:2254:2254) (2528:2528:2528))
        (PORT d[9] (3206:3206:3206) (3631:3631:3631))
        (PORT d[10] (2533:2533:2533) (2867:2867:2867))
        (PORT d[11] (2218:2218:2218) (2448:2448:2448))
        (PORT d[12] (2066:2066:2066) (2305:2305:2305))
        (PORT clk (1440:1440:1440) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (PORT d[0] (3671:3671:3671) (4165:4165:4165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3520:3520:3520))
        (PORT d[1] (4855:4855:4855) (5540:5540:5540))
        (PORT d[2] (4354:4354:4354) (4936:4936:4936))
        (PORT d[3] (2310:2310:2310) (2594:2594:2594))
        (PORT d[4] (2375:2375:2375) (2704:2704:2704))
        (PORT d[5] (2196:2196:2196) (2473:2473:2473))
        (PORT d[6] (3078:3078:3078) (3485:3485:3485))
        (PORT d[7] (3061:3061:3061) (3457:3457:3457))
        (PORT d[8] (2224:2224:2224) (2502:2502:2502))
        (PORT d[9] (5291:5291:5291) (6039:6039:6039))
        (PORT d[10] (2305:2305:2305) (2586:2586:2586))
        (PORT d[11] (3312:3312:3312) (3701:3701:3701))
        (PORT d[12] (3727:3727:3727) (4229:4229:4229))
        (PORT clk (1451:1451:1451) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1432:1432:1432))
        (PORT d[0] (1396:1396:1396) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1413:1413:1413))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (946:946:946))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (946:946:946))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1866:1866:1866))
        (PORT datab (536:536:536) (620:620:620))
        (PORT datac (1410:1410:1410) (1671:1671:1671))
        (PORT datad (938:938:938) (1058:1058:1058))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2812:2812:2812))
        (PORT d[1] (4237:4237:4237) (4828:4828:4828))
        (PORT d[2] (3163:3163:3163) (3583:3583:3583))
        (PORT d[3] (2745:2745:2745) (3090:3090:3090))
        (PORT d[4] (3677:3677:3677) (4193:4193:4193))
        (PORT d[5] (2953:2953:2953) (3354:3354:3354))
        (PORT d[6] (5276:5276:5276) (5992:5992:5992))
        (PORT d[7] (2653:2653:2653) (2996:2996:2996))
        (PORT d[8] (2777:2777:2777) (3143:3143:3143))
        (PORT d[9] (2669:2669:2669) (3019:3019:3019))
        (PORT d[10] (3574:3574:3574) (4085:4085:4085))
        (PORT d[11] (2744:2744:2744) (3055:3055:3055))
        (PORT d[12] (2251:2251:2251) (2527:2527:2527))
        (PORT clk (1389:1389:1389) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1366:1366:1366))
        (PORT d[0] (1395:1395:1395) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (454:454:454))
        (PORT datab (1430:1430:1430) (1694:1694:1694))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (479:479:479) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2857:2857:2857))
        (PORT d[1] (4799:4799:4799) (5462:5462:5462))
        (PORT d[2] (3412:3412:3412) (3869:3869:3869))
        (PORT d[3] (2611:2611:2611) (2937:2937:2937))
        (PORT d[4] (3040:3040:3040) (3461:3461:3461))
        (PORT d[5] (3023:3023:3023) (3428:3428:3428))
        (PORT d[6] (3905:3905:3905) (4430:4430:4430))
        (PORT d[7] (2614:2614:2614) (2933:2933:2933))
        (PORT d[8] (2698:2698:2698) (3049:3049:3049))
        (PORT d[9] (2722:2722:2722) (3085:3085:3085))
        (PORT d[10] (2464:2464:2464) (2811:2811:2811))
        (PORT d[11] (4882:4882:4882) (5523:5523:5523))
        (PORT d[12] (5159:5159:5159) (5887:5887:5887))
        (PORT clk (1435:1435:1435) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (PORT d[0] (954:954:954) (1047:1047:1047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3911:3911:3911))
        (PORT d[1] (2086:2086:2086) (2329:2329:2329))
        (PORT d[2] (3570:3570:3570) (4036:4036:4036))
        (PORT d[3] (4183:4183:4183) (4752:4752:4752))
        (PORT d[4] (3117:3117:3117) (3538:3538:3538))
        (PORT d[5] (2592:2592:2592) (2948:2948:2948))
        (PORT d[6] (4388:4388:4388) (5002:5002:5002))
        (PORT d[7] (5213:5213:5213) (5932:5932:5932))
        (PORT d[8] (4974:4974:4974) (5661:5661:5661))
        (PORT d[9] (2289:2289:2289) (2573:2573:2573))
        (PORT d[10] (3114:3114:3114) (3541:3541:3541))
        (PORT d[11] (5645:5645:5645) (6397:6397:6397))
        (PORT d[12] (4386:4386:4386) (4989:4989:4989))
        (PORT clk (1430:1430:1430) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1407:1407:1407))
        (PORT d[0] (2734:2734:2734) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2558:2558:2558))
        (PORT d[1] (4799:4799:4799) (5459:5459:5459))
        (PORT d[2] (3423:3423:3423) (3884:3884:3884))
        (PORT d[3] (2611:2611:2611) (2936:2936:2936))
        (PORT d[4] (3040:3040:3040) (3462:3462:3462))
        (PORT d[5] (3210:3210:3210) (3638:3638:3638))
        (PORT d[6] (2450:2450:2450) (2760:2760:2760))
        (PORT d[7] (2623:2623:2623) (2947:2947:2947))
        (PORT d[8] (2679:2679:2679) (3023:3023:3023))
        (PORT d[9] (2723:2723:2723) (3086:3086:3086))
        (PORT d[10] (2476:2476:2476) (2821:2821:2821))
        (PORT d[11] (4883:4883:4883) (5524:5524:5524))
        (PORT d[12] (5155:5155:5155) (5880:5880:5880))
        (PORT clk (1439:1439:1439) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1420:1420:1420))
        (PORT d[0] (786:786:786) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (3006:3006:3006))
        (PORT d[1] (4429:4429:4429) (5045:5045:5045))
        (PORT d[2] (3547:3547:3547) (4027:4027:4027))
        (PORT d[3] (2491:2491:2491) (2803:2803:2803))
        (PORT d[4] (4035:4035:4035) (4597:4597:4597))
        (PORT d[5] (2298:2298:2298) (2593:2593:2593))
        (PORT d[6] (2596:2596:2596) (2925:2925:2925))
        (PORT d[7] (2848:2848:2848) (3221:3221:3221))
        (PORT d[8] (3106:3106:3106) (3511:3511:3511))
        (PORT d[9] (3035:3035:3035) (3441:3441:3441))
        (PORT d[10] (2167:2167:2167) (2449:2449:2449))
        (PORT d[11] (2553:2553:2553) (2834:2834:2834))
        (PORT d[12] (2258:2258:2258) (2534:2534:2534))
        (PORT clk (1427:1427:1427) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1408:1408:1408))
        (PORT d[0] (1588:1588:1588) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1389:1389:1389))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1868:1868:1868))
        (PORT datab (825:825:825) (926:926:926))
        (PORT datac (1410:1410:1410) (1670:1670:1670))
        (PORT datad (361:361:361) (421:421:421))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1872:1872:1872))
        (PORT datab (689:689:689) (785:785:785))
        (PORT datac (1060:1060:1060) (1241:1241:1241))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (1412:1412:1412) (1627:1627:1627))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3901:3901:3901))
        (PORT d[1] (2652:2652:2652) (2984:2984:2984))
        (PORT d[2] (2825:2825:2825) (3194:3194:3194))
        (PORT d[3] (2954:2954:2954) (3359:3359:3359))
        (PORT d[4] (2805:2805:2805) (3185:3185:3185))
        (PORT d[5] (3513:3513:3513) (4001:4001:4001))
        (PORT d[6] (3156:3156:3156) (3594:3594:3594))
        (PORT d[7] (4032:4032:4032) (4581:4581:4581))
        (PORT d[8] (3702:3702:3702) (4216:4216:4216))
        (PORT d[9] (3083:3083:3083) (3506:3506:3506))
        (PORT d[10] (3682:3682:3682) (4209:4209:4209))
        (PORT d[11] (5371:5371:5371) (6107:6107:6107))
        (PORT d[12] (2973:2973:2973) (3377:3377:3377))
        (PORT clk (1434:1434:1434) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1418:1418:1418))
        (PORT d[0] (2578:2578:2578) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1399:1399:1399))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3282:3282:3282))
        (PORT d[1] (3132:3132:3132) (3566:3566:3566))
        (PORT d[2] (3944:3944:3944) (4481:4481:4481))
        (PORT d[3] (3692:3692:3692) (4206:4206:4206))
        (PORT d[4] (4139:4139:4139) (4737:4737:4737))
        (PORT d[5] (3887:3887:3887) (4452:4452:4452))
        (PORT d[6] (4135:4135:4135) (4684:4684:4684))
        (PORT d[7] (4226:4226:4226) (4831:4831:4831))
        (PORT d[8] (4809:4809:4809) (5517:5517:5517))
        (PORT d[9] (3634:3634:3634) (4136:4136:4136))
        (PORT d[10] (4212:4212:4212) (4842:4842:4842))
        (PORT d[11] (4951:4951:4951) (5629:5629:5629))
        (PORT d[12] (2522:2522:2522) (2852:2852:2852))
        (PORT clk (1432:1432:1432) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1413:1413:1413))
        (PORT d[0] (1617:1617:1617) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1394:1394:1394))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3682:3682:3682))
        (PORT d[1] (3470:3470:3470) (3938:3938:3938))
        (PORT d[2] (3663:3663:3663) (4182:4182:4182))
        (PORT d[3] (2705:2705:2705) (3064:3064:3064))
        (PORT d[4] (3829:3829:3829) (4399:4399:4399))
        (PORT d[5] (4290:4290:4290) (4896:4896:4896))
        (PORT d[6] (3680:3680:3680) (4163:4163:4163))
        (PORT d[7] (4169:4169:4169) (4756:4756:4756))
        (PORT d[8] (3765:3765:3765) (4296:4296:4296))
        (PORT d[9] (2973:2973:2973) (3388:3388:3388))
        (PORT d[10] (4435:4435:4435) (5098:5098:5098))
        (PORT d[11] (5454:5454:5454) (6182:6182:6182))
        (PORT d[12] (3871:3871:3871) (4422:4422:4422))
        (PORT clk (1453:1453:1453) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1435:1435:1435))
        (PORT d[0] (1865:1865:1865) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1416:1416:1416))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (989:989:989))
        (PORT datab (477:477:477) (553:553:553))
        (PORT datac (1724:1724:1724) (2026:2026:2026))
        (PORT datad (1867:1867:1867) (2197:2197:2197))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (3267:3267:3267))
        (PORT d[1] (3643:3643:3643) (4145:4145:4145))
        (PORT d[2] (2750:2750:2750) (3109:3109:3109))
        (PORT d[3] (2730:2730:2730) (3089:3089:3089))
        (PORT d[4] (3765:3765:3765) (4297:4297:4297))
        (PORT d[5] (4323:4323:4323) (4941:4941:4941))
        (PORT d[6] (2915:2915:2915) (3318:3318:3318))
        (PORT d[7] (4530:4530:4530) (5161:5161:5161))
        (PORT d[8] (3925:3925:3925) (4482:4482:4482))
        (PORT d[9] (2546:2546:2546) (2883:2883:2883))
        (PORT d[10] (3719:3719:3719) (4272:4272:4272))
        (PORT d[11] (4349:4349:4349) (4911:4911:4911))
        (PORT d[12] (3472:3472:3472) (3943:3943:3943))
        (PORT clk (1420:1420:1420) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1404:1404:1404))
        (PORT d[0] (1819:1819:1819) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1385:1385:1385))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1262:1262:1262))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1724:1724:1724) (2025:2025:2025))
        (PORT datad (721:721:721) (818:818:818))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3718:3718:3718))
        (PORT d[1] (3490:3490:3490) (3962:3962:3962))
        (PORT d[2] (3813:3813:3813) (4346:4346:4346))
        (PORT d[3] (2877:2877:2877) (3269:3269:3269))
        (PORT d[4] (4005:4005:4005) (4601:4601:4601))
        (PORT d[5] (4450:4450:4450) (5081:5081:5081))
        (PORT d[6] (3698:3698:3698) (4182:4182:4182))
        (PORT d[7] (4190:4190:4190) (4780:4780:4780))
        (PORT d[8] (3938:3938:3938) (4498:4498:4498))
        (PORT d[9] (2980:2980:2980) (3394:3394:3394))
        (PORT d[10] (4623:4623:4623) (5312:5312:5312))
        (PORT d[11] (5635:5635:5635) (6392:6392:6392))
        (PORT d[12] (4029:4029:4029) (4596:4596:4596))
        (PORT clk (1456:1456:1456) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (PORT d[0] (1583:1583:1583) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1420:1420:1420))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3092:3092:3092))
        (PORT d[1] (3326:3326:3326) (3789:3789:3789))
        (PORT d[2] (4128:4128:4128) (4689:4689:4689))
        (PORT d[3] (3861:3861:3861) (4400:4400:4400))
        (PORT d[4] (4311:4311:4311) (4934:4934:4934))
        (PORT d[5] (4072:4072:4072) (4665:4665:4665))
        (PORT d[6] (4332:4332:4332) (4911:4911:4911))
        (PORT d[7] (4406:4406:4406) (5034:5034:5034))
        (PORT d[8] (4980:4980:4980) (5711:5711:5711))
        (PORT d[9] (3797:3797:3797) (4319:4319:4319))
        (PORT d[10] (4391:4391:4391) (5047:5047:5047))
        (PORT d[11] (3568:3568:3568) (3993:3993:3993))
        (PORT d[12] (2523:2523:2523) (2852:2852:2852))
        (PORT clk (1439:1439:1439) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1422:1422:1422))
        (PORT d[0] (2065:2065:2065) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1403:1403:1403))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (936:936:936))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3841:3841:3841))
        (PORT d[1] (3148:3148:3148) (3572:3572:3572))
        (PORT d[2] (3191:3191:3191) (3619:3619:3619))
        (PORT d[3] (2764:2764:2764) (3132:3132:3132))
        (PORT d[4] (3516:3516:3516) (4000:4000:4000))
        (PORT d[5] (4217:4217:4217) (4819:4819:4819))
        (PORT d[6] (3618:3618:3618) (4113:4113:4113))
        (PORT d[7] (4556:4556:4556) (5217:5217:5217))
        (PORT d[8] (5246:5246:5246) (6002:6002:6002))
        (PORT d[9] (3231:3231:3231) (3694:3694:3694))
        (PORT d[10] (3305:3305:3305) (3764:3764:3764))
        (PORT d[11] (5123:5123:5123) (5807:5807:5807))
        (PORT d[12] (3094:3094:3094) (3508:3508:3508))
        (PORT clk (1450:1450:1450) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1433:1433:1433))
        (PORT d[0] (2769:2769:2769) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1414:1414:1414))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (784:784:784))
        (PORT datab (1397:1397:1397) (1557:1557:1557))
        (PORT datac (1718:1718:1718) (2019:2019:2019))
        (PORT datad (1870:1870:1870) (2202:2202:2202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (3185:3185:3185))
        (PORT d[1] (3133:3133:3133) (3554:3554:3554))
        (PORT d[2] (3440:3440:3440) (3919:3919:3919))
        (PORT d[3] (3165:3165:3165) (3599:3599:3599))
        (PORT d[4] (3560:3560:3560) (4059:4059:4059))
        (PORT d[5] (3622:3622:3622) (4139:4139:4139))
        (PORT d[6] (3148:3148:3148) (3549:3549:3549))
        (PORT d[7] (4004:4004:4004) (4567:4567:4567))
        (PORT d[8] (3793:3793:3793) (4335:4335:4335))
        (PORT d[9] (2987:2987:2987) (3393:3393:3393))
        (PORT d[10] (3727:3727:3727) (4279:4279:4279))
        (PORT d[11] (4720:4720:4720) (5336:5336:5336))
        (PORT d[12] (3145:3145:3145) (3583:3583:3583))
        (PORT clk (1424:1424:1424) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1404:1404:1404))
        (PORT d[0] (2248:2248:2248) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1385:1385:1385))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (585:585:585))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (985:985:985) (1122:1122:1122))
        (PORT datad (1867:1867:1867) (2197:2197:2197))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (2377:2377:2377))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (91:91:91) (110:110:110))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (4061:4061:4061))
        (PORT d[1] (3332:3332:3332) (3784:3784:3784))
        (PORT d[2] (3387:3387:3387) (3842:3842:3842))
        (PORT d[3] (2752:2752:2752) (3125:3125:3125))
        (PORT d[4] (3517:3517:3517) (4006:4006:4006))
        (PORT d[5] (4369:4369:4369) (4995:4995:4995))
        (PORT d[6] (3792:3792:3792) (4309:4309:4309))
        (PORT d[7] (4597:4597:4597) (5268:5268:5268))
        (PORT d[8] (5410:5410:5410) (6189:6189:6189))
        (PORT d[9] (3240:3240:3240) (3699:3699:3699))
        (PORT d[10] (3304:3304:3304) (3756:3756:3756))
        (PORT d[11] (5141:5141:5141) (5827:5827:5827))
        (PORT d[12] (2904:2904:2904) (3291:3291:3291))
        (PORT clk (1453:1453:1453) (1437:1437:1437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1437:1437:1437))
        (PORT d[0] (2906:2906:2906) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1418:1418:1418))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (951:951:951))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (951:951:951))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3502:3502:3502))
        (PORT d[1] (3302:3302:3302) (3747:3747:3747))
        (PORT d[2] (3654:3654:3654) (4169:4169:4169))
        (PORT d[3] (3524:3524:3524) (4017:4017:4017))
        (PORT d[4] (3811:3811:3811) (4371:4371:4371))
        (PORT d[5] (4283:4283:4283) (4889:4889:4889))
        (PORT d[6] (3522:3522:3522) (3983:3983:3983))
        (PORT d[7] (4005:4005:4005) (4568:4568:4568))
        (PORT d[8] (3757:3757:3757) (4287:4287:4287))
        (PORT d[9] (2805:2805:2805) (3196:3196:3196))
        (PORT d[10] (4444:4444:4444) (5107:5107:5107))
        (PORT d[11] (5444:5444:5444) (6173:6173:6173))
        (PORT d[12] (3839:3839:3839) (4379:4379:4379))
        (PORT clk (1449:1449:1449) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1430:1430:1430))
        (PORT d[0] (1913:1913:1913) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (944:944:944))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (944:944:944))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1358:1358:1358))
        (PORT datab (469:469:469) (530:530:530))
        (PORT datac (1727:1727:1727) (2029:2029:2029))
        (PORT datad (1865:1865:1865) (2195:2195:2195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3288:3288:3288))
        (PORT d[1] (3113:3113:3113) (3533:3533:3533))
        (PORT d[2] (3647:3647:3647) (4161:4161:4161))
        (PORT d[3] (3358:3358:3358) (3830:3830:3830))
        (PORT d[4] (4033:4033:4033) (4591:4591:4591))
        (PORT d[5] (4111:4111:4111) (4692:4692:4692))
        (PORT d[6] (3346:3346:3346) (3782:3782:3782))
        (PORT d[7] (3825:3825:3825) (4363:4363:4363))
        (PORT d[8] (3581:3581:3581) (4090:4090:4090))
        (PORT d[9] (2793:2793:2793) (3183:3183:3183))
        (PORT d[10] (4250:4250:4250) (4879:4879:4879))
        (PORT d[11] (5248:5248:5248) (5948:5948:5948))
        (PORT d[12] (3673:3673:3673) (4188:4188:4188))
        (PORT clk (1434:1434:1434) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1417:1417:1417))
        (PORT d[0] (2344:2344:2344) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3325:3325:3325))
        (PORT d[1] (3700:3700:3700) (4195:4195:4195))
        (PORT d[2] (3741:3741:3741) (4255:4255:4255))
        (PORT d[3] (2961:2961:2961) (3361:3361:3361))
        (PORT d[4] (3351:3351:3351) (3821:3821:3821))
        (PORT d[5] (4717:4717:4717) (5390:5390:5390))
        (PORT d[6] (4162:4162:4162) (4741:4741:4741))
        (PORT d[7] (4958:4958:4958) (5689:5689:5689))
        (PORT d[8] (2322:2322:2322) (2613:2613:2613))
        (PORT d[9] (3601:3601:3601) (4113:4113:4113))
        (PORT d[10] (2919:2919:2919) (3311:3311:3311))
        (PORT d[11] (5490:5490:5490) (6225:6225:6225))
        (PORT d[12] (3304:3304:3304) (3757:3757:3757))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT d[0] (1853:1853:1853) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (136:136:136))
        (PORT datab (669:669:669) (767:767:767))
        (PORT datac (1538:1538:1538) (1737:1737:1737))
        (PORT datad (1869:1869:1869) (2200:2200:2200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (3130:3130:3130))
        (PORT d[1] (3615:3615:3615) (4109:4109:4109))
        (PORT d[2] (2761:2761:2761) (3124:3124:3124))
        (PORT d[3] (3109:3109:3109) (3521:3521:3521))
        (PORT d[4] (3769:3769:3769) (4303:4303:4303))
        (PORT d[5] (4304:4304:4304) (4914:4914:4914))
        (PORT d[6] (2948:2948:2948) (3352:3352:3352))
        (PORT d[7] (4534:4534:4534) (5171:5171:5171))
        (PORT d[8] (3911:3911:3911) (4467:4467:4467))
        (PORT d[9] (2515:2515:2515) (2846:2846:2846))
        (PORT d[10] (3733:3733:3733) (4295:4295:4295))
        (PORT d[11] (4897:4897:4897) (5536:5536:5536))
        (PORT d[12] (3476:3476:3476) (3954:3954:3954))
        (PORT clk (1419:1419:1419) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1403:1403:1403))
        (PORT d[0] (2561:2561:2561) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3669:3669:3669))
        (PORT d[1] (3304:3304:3304) (3743:3743:3743))
        (PORT d[2] (3648:3648:3648) (4162:4162:4162))
        (PORT d[3] (3533:3533:3533) (4025:4025:4025))
        (PORT d[4] (3651:3651:3651) (4195:4195:4195))
        (PORT d[5] (4284:4284:4284) (4895:4895:4895))
        (PORT d[6] (3502:3502:3502) (3957:3957:3957))
        (PORT d[7] (4011:4011:4011) (4579:4579:4579))
        (PORT d[8] (3603:3603:3603) (4119:4119:4119))
        (PORT d[9] (2812:2812:2812) (3207:3207:3207))
        (PORT d[10] (4414:4414:4414) (5066:5066:5066))
        (PORT d[11] (5282:5282:5282) (5991:5991:5991))
        (PORT d[12] (3837:3837:3837) (4383:4383:4383))
        (PORT clk (1445:1445:1445) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1427:1427:1427))
        (PORT d[0] (1548:1548:1548) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1408:1408:1408))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (682:682:682))
        (PORT datab (508:508:508) (582:582:582))
        (PORT datac (1720:1720:1720) (2021:2021:2021))
        (PORT datad (1869:1869:1869) (2200:2200:2200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3668:3668:3668))
        (PORT d[1] (3139:3139:3139) (3564:3564:3564))
        (PORT d[2] (3303:3303:3303) (3738:3738:3738))
        (PORT d[3] (2923:2923:2923) (3312:3312:3312))
        (PORT d[4] (3171:3171:3171) (3609:3609:3609))
        (PORT d[5] (3886:3886:3886) (4445:4445:4445))
        (PORT d[6] (3455:3455:3455) (3932:3932:3932))
        (PORT d[7] (4239:4239:4239) (4861:4861:4861))
        (PORT d[8] (2507:2507:2507) (2824:2824:2824))
        (PORT d[9] (2996:2996:2996) (3422:3422:3422))
        (PORT d[10] (3058:3058:3058) (3475:3475:3475))
        (PORT d[11] (4961:4961:4961) (5630:5630:5630))
        (PORT d[12] (3087:3087:3087) (3498:3498:3498))
        (PORT clk (1434:1434:1434) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1418:1418:1418))
        (PORT d[0] (2874:2874:2874) (3260:3260:3260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1399:1399:1399))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3771:3771:3771))
        (PORT d[1] (3283:3283:3283) (3736:3736:3736))
        (PORT d[2] (4073:4073:4073) (4654:4654:4654))
        (PORT d[3] (2910:2910:2910) (3293:3293:3293))
        (PORT d[4] (3418:3418:3418) (3908:3908:3908))
        (PORT d[5] (3801:3801:3801) (4344:4344:4344))
        (PORT d[6] (3126:3126:3126) (3554:3554:3554))
        (PORT d[7] (4180:4180:4180) (4764:4764:4764))
        (PORT d[8] (3547:3547:3547) (4050:4050:4050))
        (PORT d[9] (2562:2562:2562) (2908:2908:2908))
        (PORT d[10] (3491:3491:3491) (4005:4005:4005))
        (PORT d[11] (4751:4751:4751) (5373:5373:5373))
        (PORT d[12] (3107:3107:3107) (3534:3534:3534))
        (PORT clk (1390:1390:1390) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1371:1371:1371))
        (PORT d[0] (2591:2591:2591) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (1735:1735:1735) (2040:2040:2040))
        (PORT datac (1660:1660:1660) (1885:1885:1885))
        (PORT datad (901:901:901) (1028:1028:1028))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (2031:2031:2031) (2357:2357:2357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3396:3396:3396))
        (PORT d[1] (3347:3347:3347) (3804:3804:3804))
        (PORT d[2] (3381:3381:3381) (3840:3840:3840))
        (PORT d[3] (3119:3119:3119) (3541:3541:3541))
        (PORT d[4] (3608:3608:3608) (4128:4128:4128))
        (PORT d[5] (3872:3872:3872) (4435:4435:4435))
        (PORT d[6] (3562:3562:3562) (4032:4032:4032))
        (PORT d[7] (4203:4203:4203) (4807:4807:4807))
        (PORT d[8] (4276:4276:4276) (4907:4907:4907))
        (PORT d[9] (3173:3173:3173) (3618:3618:3618))
        (PORT d[10] (3809:3809:3809) (4377:4377:4377))
        (PORT d[11] (4779:4779:4779) (5418:5418:5418))
        (PORT d[12] (3307:3307:3307) (3764:3764:3764))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1389:1389:1389))
        (PORT d[0] (2142:2142:2142) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4733:4733:4733))
        (PORT d[1] (3351:3351:3351) (3803:3803:3803))
        (PORT d[2] (4061:4061:4061) (4612:4612:4612))
        (PORT d[3] (2732:2732:2732) (3095:3095:3095))
        (PORT d[4] (3805:3805:3805) (4321:4321:4321))
        (PORT d[5] (4569:4569:4569) (5238:5238:5238))
        (PORT d[6] (3655:3655:3655) (4156:4156:4156))
        (PORT d[7] (4864:4864:4864) (5564:5564:5564))
        (PORT d[8] (4748:4748:4748) (5440:5440:5440))
        (PORT d[9] (4092:4092:4092) (4678:4678:4678))
        (PORT d[10] (3772:3772:3772) (4305:4305:4305))
        (PORT d[11] (3986:3986:3986) (4474:4474:4474))
        (PORT d[12] (2730:2730:2730) (3095:3095:3095))
        (PORT clk (1447:1447:1447) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1430:1430:1430))
        (PORT d[0] (1401:1401:1401) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1411:1411:1411))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (944:944:944))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (944:944:944))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4036:4036:4036))
        (PORT d[1] (3328:3328:3328) (3777:3777:3777))
        (PORT d[2] (3377:3377:3377) (3828:3828:3828))
        (PORT d[3] (2898:2898:2898) (3284:3284:3284))
        (PORT d[4] (2979:2979:2979) (3394:3394:3394))
        (PORT d[5] (4550:4550:4550) (5207:5207:5207))
        (PORT d[6] (3804:3804:3804) (4324:4324:4324))
        (PORT d[7] (4718:4718:4718) (5397:5397:5397))
        (PORT d[8] (5424:5424:5424) (6207:6207:6207))
        (PORT d[9] (3241:3241:3241) (3700:3700:3700))
        (PORT d[10] (3304:3304:3304) (3757:3757:3757))
        (PORT d[11] (5142:5142:5142) (5828:5828:5828))
        (PORT d[12] (3072:3072:3072) (3489:3489:3489))
        (PORT clk (1455:1455:1455) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (PORT d[0] (2933:2933:2933) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1419:1419:1419))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (542:542:542))
        (PORT datab (713:713:713) (821:821:821))
        (PORT datac (1655:1655:1655) (1956:1956:1956))
        (PORT datad (1814:1814:1814) (2112:2112:2112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3177:3177:3177))
        (PORT d[1] (3194:3194:3194) (3635:3635:3635))
        (PORT d[2] (3221:3221:3221) (3653:3653:3653))
        (PORT d[3] (3131:3131:3131) (3561:3561:3561))
        (PORT d[4] (3617:3617:3617) (4132:4132:4132))
        (PORT d[5] (4038:4038:4038) (4622:4622:4622))
        (PORT d[6] (3240:3240:3240) (3662:3662:3662))
        (PORT d[7] (4232:4232:4232) (4841:4841:4841))
        (PORT d[8] (4147:4147:4147) (4749:4749:4749))
        (PORT d[9] (3014:3014:3014) (3435:3435:3435))
        (PORT d[10] (3826:3826:3826) (4395:4395:4395))
        (PORT d[11] (4808:4808:4808) (5451:5451:5451))
        (PORT d[12] (3161:3161:3161) (3600:3600:3600))
        (PORT clk (1408:1408:1408) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (PORT d[0] (2129:2129:2129) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1261:1261:1261))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1156:1156:1156) (1319:1319:1319))
        (PORT datad (1813:1813:1813) (2112:2112:2112))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3513:3513:3513))
        (PORT d[1] (3932:3932:3932) (4475:4475:4475))
        (PORT d[2] (3523:3523:3523) (3997:3997:3997))
        (PORT d[3] (3115:3115:3115) (3531:3531:3531))
        (PORT d[4] (4175:4175:4175) (4744:4744:4744))
        (PORT d[5] (2275:2275:2275) (2557:2557:2557))
        (PORT d[6] (4049:4049:4049) (4610:4610:4610))
        (PORT d[7] (5204:5204:5204) (5952:5952:5952))
        (PORT d[8] (5089:5089:5089) (5820:5820:5820))
        (PORT d[9] (4436:4436:4436) (5070:5070:5070))
        (PORT d[10] (2994:2994:2994) (3422:3422:3422))
        (PORT d[11] (4487:4487:4487) (5045:5045:5045))
        (PORT d[12] (2862:2862:2862) (3248:3248:3248))
        (PORT clk (1434:1434:1434) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1414:1414:1414))
        (PORT d[0] (2548:2548:2548) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1395:1395:1395))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (4035:4035:4035))
        (PORT d[1] (3319:3319:3319) (3770:3770:3770))
        (PORT d[2] (3380:3380:3380) (3835:3835:3835))
        (PORT d[3] (2753:2753:2753) (3120:3120:3120))
        (PORT d[4] (3511:3511:3511) (4000:4000:4000))
        (PORT d[5] (4218:4218:4218) (4820:4820:4820))
        (PORT d[6] (3810:3810:3810) (4334:4334:4334))
        (PORT d[7] (4606:4606:4606) (5284:5284:5284))
        (PORT d[8] (5258:5258:5258) (6022:6022:6022))
        (PORT d[9] (3244:3244:3244) (3709:3709:3709))
        (PORT d[10] (3307:3307:3307) (3761:3761:3761))
        (PORT d[11] (5147:5147:5147) (5838:5838:5838))
        (PORT d[12] (3094:3094:3094) (3509:3509:3509))
        (PORT clk (1452:1452:1452) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1435:1435:1435))
        (PORT d[0] (2830:2830:2830) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1416:1416:1416))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3707:3707:3707))
        (PORT d[1] (4121:4121:4121) (4691:4691:4691))
        (PORT d[2] (3683:3683:3683) (4175:4175:4175))
        (PORT d[3] (3291:3291:3291) (3732:3732:3732))
        (PORT d[4] (2605:2605:2605) (2958:2958:2958))
        (PORT d[5] (2632:2632:2632) (2972:2972:2972))
        (PORT d[6] (4219:4219:4219) (4800:4800:4800))
        (PORT d[7] (2857:2857:2857) (3228:3228:3228))
        (PORT d[8] (2657:2657:2657) (3008:3008:3008))
        (PORT d[9] (4612:4612:4612) (5269:5269:5269))
        (PORT d[10] (3179:3179:3179) (3634:3634:3634))
        (PORT d[11] (2958:2958:2958) (3296:3296:3296))
        (PORT d[12] (3051:3051:3051) (3461:3461:3461))
        (PORT clk (1422:1422:1422) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
        (PORT d[0] (1551:1551:1551) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1384:1384:1384))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2861:2861:2861))
        (PORT d[1] (4304:4304:4304) (4914:4914:4914))
        (PORT d[2] (3846:3846:3846) (4360:4360:4360))
        (PORT d[3] (3454:3454:3454) (3915:3915:3915))
        (PORT d[4] (2769:2769:2769) (3144:3144:3144))
        (PORT d[5] (2257:2257:2257) (2546:2546:2546))
        (PORT d[6] (2697:2697:2697) (3050:3050:3050))
        (PORT d[7] (2815:2815:2815) (3175:3175:3175))
        (PORT d[8] (2510:2510:2510) (2838:2838:2838))
        (PORT d[9] (4776:4776:4776) (5454:5454:5454))
        (PORT d[10] (3346:3346:3346) (3819:3819:3819))
        (PORT d[11] (3123:3123:3123) (3483:3483:3483))
        (PORT d[12] (3192:3192:3192) (3620:3620:3620))
        (PORT clk (1406:1406:1406) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1386:1386:1386))
        (PORT d[0] (2581:2581:2581) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1367:1367:1367))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1976:1976:1976))
        (PORT datab (1118:1118:1118) (1303:1303:1303))
        (PORT datac (1307:1307:1307) (1525:1525:1525))
        (PORT datad (1812:1812:1812) (2110:2110:2110))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1198:1198:1198))
        (PORT datab (757:757:757) (880:880:880))
        (PORT datac (1653:1653:1653) (1954:1954:1954))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (1765:1765:1765) (2045:2045:2045))
        (PORT datac (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3258:3258:3258))
        (PORT d[1] (3506:3506:3506) (3991:3991:3991))
        (PORT d[2] (4328:4328:4328) (4915:4915:4915))
        (PORT d[3] (4022:4022:4022) (4582:4582:4582))
        (PORT d[4] (4602:4602:4602) (5254:5254:5254))
        (PORT d[5] (4248:4248:4248) (4864:4864:4864))
        (PORT d[6] (4553:4553:4553) (5169:5169:5169))
        (PORT d[7] (4766:4766:4766) (5446:5446:5446))
        (PORT d[8] (5185:5185:5185) (5948:5948:5948))
        (PORT d[9] (3992:3992:3992) (4544:4544:4544))
        (PORT d[10] (4735:4735:4735) (5438:5438:5438))
        (PORT d[11] (4144:4144:4144) (4665:4665:4665))
        (PORT d[12] (2470:2470:2470) (2790:2790:2790))
        (PORT clk (1433:1433:1433) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1412:1412:1412))
        (PORT d[0] (2099:2099:2099) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2810:2810:2810))
        (PORT d[1] (4047:4047:4047) (4609:4609:4609))
        (PORT d[2] (3143:3143:3143) (3561:3561:3561))
        (PORT d[3] (2565:2565:2565) (2884:2884:2884))
        (PORT d[4] (3500:3500:3500) (3990:3990:3990))
        (PORT d[5] (2947:2947:2947) (3350:3350:3350))
        (PORT d[6] (5077:5077:5077) (5761:5761:5761))
        (PORT d[7] (5301:5301:5301) (6049:6049:6049))
        (PORT d[8] (2769:2769:2769) (3133:3133:3133))
        (PORT d[9] (2649:2649:2649) (2998:2998:2998))
        (PORT d[10] (3553:3553:3553) (4062:4062:4062))
        (PORT d[11] (4340:4340:4340) (4889:4889:4889))
        (PORT d[12] (2280:2280:2280) (2559:2559:2559))
        (PORT clk (1398:1398:1398) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1375:1375:1375))
        (PORT d[0] (1569:1569:1569) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3688:3688:3688))
        (PORT d[1] (3692:3692:3692) (4192:4192:4192))
        (PORT d[2] (3748:3748:3748) (4262:4262:4262))
        (PORT d[3] (2948:2948:2948) (3344:3344:3344))
        (PORT d[4] (3370:3370:3370) (3845:3845:3845))
        (PORT d[5] (3092:3092:3092) (3507:3507:3507))
        (PORT d[6] (4169:4169:4169) (4748:4748:4748))
        (PORT d[7] (5076:5076:5076) (5809:5809:5809))
        (PORT d[8] (2318:2318:2318) (2607:2607:2607))
        (PORT d[9] (3595:3595:3595) (4103:4103:4103))
        (PORT d[10] (2931:2931:2931) (3328:3328:3328))
        (PORT d[11] (5490:5490:5490) (6226:6226:6226))
        (PORT d[12] (3280:3280:3280) (3723:3723:3723))
        (PORT clk (1446:1446:1446) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (PORT d[0] (2501:2501:2501) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (2179:2179:2179))
        (PORT datab (868:868:868) (998:998:998))
        (PORT datac (894:894:894) (1009:1009:1009))
        (PORT datad (1641:1641:1641) (1912:1912:1912))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (4129:4129:4129))
        (PORT d[1] (4053:4053:4053) (4611:4611:4611))
        (PORT d[2] (2877:2877:2877) (3255:3255:3255))
        (PORT d[3] (3419:3419:3419) (3890:3890:3890))
        (PORT d[4] (4392:4392:4392) (5045:5045:5045))
        (PORT d[5] (2682:2682:2682) (3028:3028:3028))
        (PORT d[6] (3189:3189:3189) (3607:3607:3607))
        (PORT d[7] (4545:4545:4545) (5184:5184:5184))
        (PORT d[8] (4290:4290:4290) (4900:4900:4900))
        (PORT d[9] (3339:3339:3339) (3802:3802:3802))
        (PORT d[10] (4990:4990:4990) (5740:5740:5740))
        (PORT d[11] (6020:6020:6020) (6830:6830:6830))
        (PORT d[12] (4443:4443:4443) (5072:5072:5072))
        (PORT clk (1447:1447:1447) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1427:1427:1427))
        (PORT d[0] (1421:1421:1421) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (247:247:247))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (1830:1830:1830) (2160:2160:2160))
        (PORT datad (847:847:847) (966:966:966))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3463:3463:3463))
        (PORT d[1] (3697:3697:3697) (4215:4215:4215))
        (PORT d[2] (2912:2912:2912) (3287:3287:3287))
        (PORT d[3] (4192:4192:4192) (4777:4777:4777))
        (PORT d[4] (3345:3345:3345) (3821:3821:3821))
        (PORT d[5] (4423:4423:4423) (5060:5060:5060))
        (PORT d[6] (4754:4754:4754) (5405:5405:5405))
        (PORT d[7] (4945:4945:4945) (5647:5647:5647))
        (PORT d[8] (5321:5321:5321) (6094:6094:6094))
        (PORT d[9] (4176:4176:4176) (4755:4755:4755))
        (PORT d[10] (2970:2970:2970) (3387:3387:3387))
        (PORT d[11] (3225:3225:3225) (3602:3602:3602))
        (PORT d[12] (2490:2490:2490) (2812:2812:2812))
        (PORT clk (1431:1431:1431) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (PORT d[0] (2101:2101:2101) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1391:1391:1391))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3296:3296:3296))
        (PORT d[1] (3863:3863:3863) (4401:4401:4401))
        (PORT d[2] (2901:2901:2901) (3276:3276:3276))
        (PORT d[3] (4352:4352:4352) (4960:4960:4960))
        (PORT d[4] (3206:3206:3206) (3669:3669:3669))
        (PORT d[5] (2756:2756:2756) (3128:3128:3128))
        (PORT d[6] (4734:4734:4734) (5378:5378:5378))
        (PORT d[7] (4952:4952:4952) (5655:5655:5655))
        (PORT d[8] (5345:5345:5345) (6125:6125:6125))
        (PORT d[9] (4353:4353:4353) (4956:4956:4956))
        (PORT d[10] (3182:3182:3182) (3635:3635:3635))
        (PORT d[11] (4156:4156:4156) (4678:4678:4678))
        (PORT d[12] (2262:2262:2262) (2537:2537:2537))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT d[0] (3577:3577:3577) (4076:4076:4076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3288:3288:3288))
        (PORT d[1] (3700:3700:3700) (4219:4219:4219))
        (PORT d[2] (2763:2763:2763) (3122:3122:3122))
        (PORT d[3] (4210:4210:4210) (4801:4801:4801))
        (PORT d[4] (3458:3458:3458) (3939:3939:3939))
        (PORT d[5] (4422:4422:4422) (5060:5060:5060))
        (PORT d[6] (4741:4741:4741) (5386:5386:5386))
        (PORT d[7] (4944:4944:4944) (5649:5649:5649))
        (PORT d[8] (5321:5321:5321) (6094:6094:6094))
        (PORT d[9] (4175:4175:4175) (4754:4754:4754))
        (PORT d[10] (4754:4754:4754) (5459:5459:5459))
        (PORT d[11] (3233:3233:3233) (3611:3611:3611))
        (PORT d[12] (2496:2496:2496) (2820:2820:2820))
        (PORT clk (1432:1432:1432) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1411:1411:1411))
        (PORT d[0] (2415:2415:2415) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (779:779:779))
        (PORT datab (500:500:500) (574:574:574))
        (PORT datac (1825:1825:1825) (2154:2154:2154))
        (PORT datad (1640:1640:1640) (1911:1911:1911))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (3330:3330:3330))
        (PORT d[1] (3734:3734:3734) (4256:4256:4256))
        (PORT d[2] (3375:3375:3375) (3826:3826:3826))
        (PORT d[3] (2937:2937:2937) (3330:3330:3330))
        (PORT d[4] (3982:3982:3982) (4524:4524:4524))
        (PORT d[5] (4747:4747:4747) (5434:5434:5434))
        (PORT d[6] (3873:3873:3873) (4411:4411:4411))
        (PORT d[7] (5035:5035:5035) (5759:5759:5759))
        (PORT d[8] (4928:4928:4928) (5641:5641:5641))
        (PORT d[9] (4261:4261:4261) (4871:4871:4871))
        (PORT d[10] (2980:2980:2980) (3398:3398:3398))
        (PORT d[11] (4358:4358:4358) (4906:4906:4906))
        (PORT d[12] (2826:2826:2826) (3212:3212:3212))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT d[0] (1675:1675:1675) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (456:456:456))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (778:778:778) (869:869:869))
        (PORT datad (1641:1641:1641) (1913:1913:1913))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (1937:1937:1937) (2244:2244:2244))
        (PORT datac (92:92:92) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3723:3723:3723))
        (PORT d[1] (3671:3671:3671) (4173:4173:4173))
        (PORT d[2] (3832:3832:3832) (4373:4373:4373))
        (PORT d[3] (3880:3880:3880) (4423:4423:4423))
        (PORT d[4] (4012:4012:4012) (4608:4608:4608))
        (PORT d[5] (4469:4469:4469) (5107:5107:5107))
        (PORT d[6] (3698:3698:3698) (4183:4183:4183))
        (PORT d[7] (4191:4191:4191) (4781:4781:4781))
        (PORT d[8] (3918:3918:3918) (4470:4470:4470))
        (PORT d[9] (2980:2980:2980) (3395:3395:3395))
        (PORT d[10] (4623:4623:4623) (5313:5313:5313))
        (PORT d[11] (5650:5650:5650) (6412:6412:6412))
        (PORT d[12] (4037:4037:4037) (4605:4605:4605))
        (PORT clk (1457:1457:1457) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1440:1440:1440))
        (PORT d[0] (1801:1801:1801) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1421:1421:1421))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2822:2822:2822))
        (PORT d[1] (4057:4057:4057) (4623:4623:4623))
        (PORT d[2] (2968:2968:2968) (3358:3358:3358))
        (PORT d[3] (2721:2721:2721) (3056:3056:3056))
        (PORT d[4] (3481:3481:3481) (3966:3966:3966))
        (PORT d[5] (2773:2773:2773) (3149:3149:3149))
        (PORT d[6] (5116:5116:5116) (5816:5816:5816))
        (PORT d[7] (5300:5300:5300) (6048:6048:6048))
        (PORT d[8] (2778:2778:2778) (3150:3150:3150))
        (PORT d[9] (2512:2512:2512) (2846:2846:2846))
        (PORT d[10] (3388:3388:3388) (3875:3875:3875))
        (PORT d[11] (2893:2893:2893) (3224:3224:3224))
        (PORT d[12] (2293:2293:2293) (2576:2576:2576))
        (PORT clk (1402:1402:1402) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (PORT d[0] (2724:2724:2724) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1362:1362:1362))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (4523:4523:4523))
        (PORT d[1] (3164:3164:3164) (3590:3590:3590))
        (PORT d[2] (3907:3907:3907) (4440:4440:4440))
        (PORT d[3] (2901:2901:2901) (3299:3299:3299))
        (PORT d[4] (3621:3621:3621) (4112:4112:4112))
        (PORT d[5] (4374:4374:4374) (5009:5009:5009))
        (PORT d[6] (3512:3512:3512) (3998:3998:3998))
        (PORT d[7] (4690:4690:4690) (5361:5361:5361))
        (PORT d[8] (4724:4724:4724) (5403:5403:5403))
        (PORT d[9] (3919:3919:3919) (4477:4477:4477))
        (PORT d[10] (3749:3749:3749) (4278:4278:4278))
        (PORT d[11] (3951:3951:3951) (4432:4432:4432))
        (PORT d[12] (2711:2711:2711) (3079:3079:3079))
        (PORT clk (1443:1443:1443) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1426:1426:1426))
        (PORT d[0] (2342:2342:2342) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1407:1407:1407))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (3065:3065:3065))
        (PORT d[1] (3496:3496:3496) (3980:3980:3980))
        (PORT d[2] (4313:4313:4313) (4902:4902:4902))
        (PORT d[3] (4013:4013:4013) (4575:4575:4575))
        (PORT d[4] (4466:4466:4466) (5106:5106:5106))
        (PORT d[5] (4243:4243:4243) (4856:4856:4856))
        (PORT d[6] (4372:4372:4372) (4960:4960:4960))
        (PORT d[7] (4582:4582:4582) (5235:5235:5235))
        (PORT d[8] (4987:4987:4987) (5718:5718:5718))
        (PORT d[9] (3968:3968:3968) (4512:4512:4512))
        (PORT d[10] (4568:4568:4568) (5249:5249:5249))
        (PORT d[11] (4135:4135:4135) (4656:4656:4656))
        (PORT d[12] (2474:2474:2474) (2791:2791:2791))
        (PORT clk (1442:1442:1442) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1424:1424:1424))
        (PORT d[0] (1961:1961:1961) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (836:836:836))
        (PORT datab (369:369:369) (431:431:431))
        (PORT datac (1656:1656:1656) (1957:1957:1957))
        (PORT datad (1814:1814:1814) (2112:2112:2112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (781:781:781))
        (PORT datab (1034:1034:1034) (1188:1188:1188))
        (PORT datac (1646:1646:1646) (1947:1947:1947))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (3275:3275:3275))
        (PORT d[1] (3119:3119:3119) (3545:3545:3545))
        (PORT d[2] (3964:3964:3964) (4506:4506:4506))
        (PORT d[3] (3668:3668:3668) (4180:4180:4180))
        (PORT d[4] (4303:4303:4303) (4925:4925:4925))
        (PORT d[5] (4063:4063:4063) (4659:4659:4659))
        (PORT d[6] (4157:4157:4157) (4709:4709:4709))
        (PORT d[7] (4398:4398:4398) (5026:5026:5026))
        (PORT d[8] (4818:4818:4818) (5526:5526:5526))
        (PORT d[9] (3639:3639:3639) (4140:4140:4140))
        (PORT d[10] (4393:4393:4393) (5055:5055:5055))
        (PORT d[11] (5104:5104:5104) (5797:5797:5797))
        (PORT d[12] (2499:2499:2499) (2822:2822:2822))
        (PORT clk (1437:1437:1437) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1419:1419:1419))
        (PORT d[0] (1898:1898:1898) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1400:1400:1400))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3281:3281:3281))
        (PORT d[1] (3129:3129:3129) (3560:3560:3560))
        (PORT d[2] (3952:3952:3952) (4489:4489:4489))
        (PORT d[3] (3674:3674:3674) (4182:4182:4182))
        (PORT d[4] (4272:4272:4272) (4881:4881:4881))
        (PORT d[5] (3888:3888:3888) (4453:4453:4453))
        (PORT d[6] (4149:4149:4149) (4700:4700:4700))
        (PORT d[7] (4227:4227:4227) (4832:4832:4832))
        (PORT d[8] (4804:4804:4804) (5507:5507:5507))
        (PORT d[9] (3641:3641:3641) (4144:4144:4144))
        (PORT d[10] (4367:4367:4367) (5020:5020:5020))
        (PORT d[11] (4940:4940:4940) (5612:5612:5612))
        (PORT d[12] (2510:2510:2510) (2838:2838:2838))
        (PORT clk (1435:1435:1435) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1417:1417:1417))
        (PORT d[0] (2417:2417:2417) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1398:1398:1398))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (566:566:566))
        (PORT datab (483:483:483) (551:551:551))
        (PORT datac (1649:1649:1649) (1949:1949:1949))
        (PORT datad (1812:1812:1812) (2110:2110:2110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (3104:3104:3104))
        (PORT d[1] (3520:3520:3520) (4008:4008:4008))
        (PORT d[2] (4242:4242:4242) (4823:4823:4823))
        (PORT d[3] (2750:2750:2750) (3116:3116:3116))
        (PORT d[4] (3812:3812:3812) (4329:4329:4329))
        (PORT d[5] (4566:4566:4566) (5230:5230:5230))
        (PORT d[6] (3688:3688:3688) (4198:4198:4198))
        (PORT d[7] (4858:4858:4858) (5553:5553:5553))
        (PORT d[8] (4745:4745:4745) (5432:5432:5432))
        (PORT d[9] (4085:4085:4085) (4667:4667:4667))
        (PORT d[10] (3954:3954:3954) (4512:4512:4512))
        (PORT d[11] (4135:4135:4135) (4640:4640:4640))
        (PORT d[12] (2880:2880:2880) (3266:3266:3266))
        (PORT clk (1449:1449:1449) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1431:1431:1431))
        (PORT d[0] (1905:1905:1905) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1412:1412:1412))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3979:3979:3979))
        (PORT d[1] (3363:3363:3363) (3825:3825:3825))
        (PORT d[2] (3506:3506:3506) (3972:3972:3972))
        (PORT d[3] (3106:3106:3106) (3530:3530:3530))
        (PORT d[4] (3408:3408:3408) (3861:3861:3861))
        (PORT d[5] (3973:3973:3973) (4543:4543:4543))
        (PORT d[6] (3127:3127:3127) (3553:3553:3553))
        (PORT d[7] (4352:4352:4352) (4973:4973:4973))
        (PORT d[8] (4707:4707:4707) (5384:5384:5384))
        (PORT d[9] (3231:3231:3231) (3693:3693:3693))
        (PORT d[10] (3177:3177:3177) (3630:3630:3630))
        (PORT d[11] (5095:5095:5095) (5775:5775:5775))
        (PORT d[12] (2925:2925:2925) (3325:3325:3325))
        (PORT clk (1409:1409:1409) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1391:1391:1391))
        (PORT d[0] (2332:2332:2332) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1372:1372:1372))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (641:641:641) (726:726:726))
        (PORT datac (791:791:791) (887:887:887))
        (PORT datad (1815:1815:1815) (2113:2113:2113))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (128:128:128))
        (PORT datac (1752:1752:1752) (2028:2028:2028))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3918:3918:3918))
        (PORT d[1] (3679:3679:3679) (4180:4180:4180))
        (PORT d[2] (3838:3838:3838) (4379:4379:4379))
        (PORT d[3] (2873:2873:2873) (3263:3263:3263))
        (PORT d[4] (4013:4013:4013) (4609:4609:4609))
        (PORT d[5] (4458:4458:4458) (5089:5089:5089))
        (PORT d[6] (3994:3994:3994) (4513:4513:4513))
        (PORT d[7] (4367:4367:4367) (4982:4982:4982))
        (PORT d[8] (3946:3946:3946) (4511:4511:4511))
        (PORT d[9] (3151:3151:3151) (3592:3592:3592))
        (PORT d[10] (4613:4613:4613) (5303:5303:5303))
        (PORT d[11] (5646:5646:5646) (6403:6403:6403))
        (PORT d[12] (4061:4061:4061) (4639:4639:4639))
        (PORT clk (1458:1458:1458) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (PORT d[0] (1780:1780:1780) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1422:1422:1422))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3328:3328:3328))
        (PORT d[1] (2957:2957:2957) (3353:3353:3353))
        (PORT d[2] (3447:3447:3447) (3926:3926:3926))
        (PORT d[3] (3155:3155:3155) (3589:3589:3589))
        (PORT d[4] (3703:3703:3703) (4225:4225:4225))
        (PORT d[5] (3609:3609:3609) (4118:4118:4118))
        (PORT d[6] (3142:3142:3142) (3543:3543:3543))
        (PORT d[7] (4003:4003:4003) (4566:4566:4566))
        (PORT d[8] (3798:3798:3798) (4339:4339:4339))
        (PORT d[9] (3142:3142:3142) (3566:3566:3566))
        (PORT d[10] (3851:3851:3851) (4421:4421:4421))
        (PORT d[11] (4748:4748:4748) (5379:5379:5379))
        (PORT d[12] (3295:3295:3295) (3761:3761:3761))
        (PORT clk (1420:1420:1420) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1400:1400:1400))
        (PORT d[0] (1989:1989:1989) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2869:2869:2869))
        (PORT d[1] (4211:4211:4211) (4781:4781:4781))
        (PORT d[2] (4256:4256:4256) (4839:4839:4839))
        (PORT d[3] (3451:3451:3451) (3915:3915:3915))
        (PORT d[4] (3082:3082:3082) (3499:3499:3499))
        (PORT d[5] (3116:3116:3116) (3539:3539:3539))
        (PORT d[6] (2719:2719:2719) (3084:3084:3084))
        (PORT d[7] (2817:2817:2817) (3172:3172:3172))
        (PORT d[8] (2279:2279:2279) (2563:2563:2563))
        (PORT d[9] (4106:4106:4106) (4685:4685:4685))
        (PORT d[10] (3120:3120:3120) (3547:3547:3547))
        (PORT d[11] (2973:2973:2973) (3313:3313:3313))
        (PORT d[12] (3825:3825:3825) (4353:4353:4353))
        (PORT clk (1413:1413:1413) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1393:1393:1393))
        (PORT d[0] (3141:3141:3141) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1374:1374:1374))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1286:1286:1286))
        (PORT datab (1359:1359:1359) (1599:1599:1599))
        (PORT datac (2074:2074:2074) (2359:2359:2359))
        (PORT datad (1874:1874:1874) (2200:2200:2200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3518:3518:3518))
        (PORT d[1] (3253:3253:3253) (3694:3694:3694))
        (PORT d[2] (4034:4034:4034) (4612:4612:4612))
        (PORT d[3] (3070:3070:3070) (3472:3472:3472))
        (PORT d[4] (3433:3433:3433) (3918:3918:3918))
        (PORT d[5] (3607:3607:3607) (4128:4128:4128))
        (PORT d[6] (3147:3147:3147) (3576:3576:3576))
        (PORT d[7] (3967:3967:3967) (4515:4515:4515))
        (PORT d[8] (3567:3567:3567) (4073:4073:4073))
        (PORT d[9] (2743:2743:2743) (3112:3112:3112))
        (PORT d[10] (3651:3651:3651) (4184:4184:4184))
        (PORT d[11] (4748:4748:4748) (5368:5368:5368))
        (PORT d[12] (3108:3108:3108) (3527:3527:3527))
        (PORT clk (1370:1370:1370) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1350:1350:1350))
        (PORT d[0] (2123:2123:2123) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (421:421:421))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1219:1219:1219) (1396:1396:1396))
        (PORT datad (1875:1875:1875) (2201:2201:2201))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (3090:3090:3090))
        (PORT d[1] (3644:3644:3644) (4146:4146:4146))
        (PORT d[2] (2948:2948:2948) (3340:3340:3340))
        (PORT d[3] (3074:3074:3074) (3480:3480:3480))
        (PORT d[4] (3765:3765:3765) (4297:4297:4297))
        (PORT d[5] (4312:4312:4312) (4923:4923:4923))
        (PORT d[6] (2954:2954:2954) (3360:3360:3360))
        (PORT d[7] (4532:4532:4532) (5166:5166:5166))
        (PORT d[8] (3933:3933:3933) (4491:4491:4491))
        (PORT d[9] (2547:2547:2547) (2884:2884:2884))
        (PORT d[10] (3917:3917:3917) (4499:4499:4499))
        (PORT d[11] (4518:4518:4518) (5107:5107:5107))
        (PORT d[12] (3484:3484:3484) (3963:3963:3963))
        (PORT clk (1421:1421:1421) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
        (PORT d[0] (2125:2125:2125) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1386:1386:1386))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3468:3468:3468))
        (PORT d[1] (3282:3282:3282) (3723:3723:3723))
        (PORT d[2] (3625:3625:3625) (4128:4128:4128))
        (PORT d[3] (3534:3534:3534) (4024:4024:4024))
        (PORT d[4] (3969:3969:3969) (4548:4548:4548))
        (PORT d[5] (4117:4117:4117) (4699:4699:4699))
        (PORT d[6] (3503:3503:3503) (3962:3962:3962))
        (PORT d[7] (3986:3986:3986) (4546:4546:4546))
        (PORT d[8] (3602:3602:3602) (4118:4118:4118))
        (PORT d[9] (2798:2798:2798) (3190:3190:3190))
        (PORT d[10] (4255:4255:4255) (4893:4893:4893))
        (PORT d[11] (5269:5269:5269) (5971:5971:5971))
        (PORT d[12] (3684:3684:3684) (4207:4207:4207))
        (PORT clk (1442:1442:1442) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1424:1424:1424))
        (PORT d[0] (1540:1540:1540) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3903:3903:3903))
        (PORT d[1] (2810:2810:2810) (3150:3150:3150))
        (PORT d[2] (2837:2837:2837) (3210:3210:3210))
        (PORT d[3] (2951:2951:2951) (3354:3354:3354))
        (PORT d[4] (2971:2971:2971) (3380:3380:3380))
        (PORT d[5] (3525:3525:3525) (4016:4016:4016))
        (PORT d[6] (3177:3177:3177) (3624:3624:3624))
        (PORT d[7] (4031:4031:4031) (4582:4582:4582))
        (PORT d[8] (3703:3703:3703) (4217:4217:4217))
        (PORT d[9] (3101:3101:3101) (3530:3530:3530))
        (PORT d[10] (3707:3707:3707) (4242:4242:4242))
        (PORT d[11] (4539:4539:4539) (5138:5138:5138))
        (PORT d[12] (3144:3144:3144) (3575:3575:3575))
        (PORT clk (1436:1436:1436) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1419:1419:1419))
        (PORT d[0] (2615:2615:2615) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1400:1400:1400))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (743:743:743))
        (PORT datab (1355:1355:1355) (1595:1595:1595))
        (PORT datac (931:931:931) (1069:1069:1069))
        (PORT datad (1873:1873:1873) (2199:2199:2199))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (3306:3306:3306))
        (PORT d[1] (3683:3683:3683) (4185:4185:4185))
        (PORT d[2] (3555:3555:3555) (4040:4040:4040))
        (PORT d[3] (2960:2960:2960) (3360:3360:3360))
        (PORT d[4] (2974:2974:2974) (3389:3389:3389))
        (PORT d[5] (4550:4550:4550) (5199:5199:5199))
        (PORT d[6] (3976:3976:3976) (4528:4528:4528))
        (PORT d[7] (4904:4904:4904) (5613:5613:5613))
        (PORT d[8] (2324:2324:2324) (2613:2613:2613))
        (PORT d[9] (3588:3588:3588) (4099:4099:4099))
        (PORT d[10] (2760:2760:2760) (3136:3136:3136))
        (PORT d[11] (5495:5495:5495) (6237:6237:6237))
        (PORT d[12] (3291:3291:3291) (3738:3738:3738))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT d[0] (2937:2937:2937) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (874:874:874))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (1277:1277:1277) (1456:1456:1456))
        (PORT datad (1340:1340:1340) (1575:1575:1575))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (2043:2043:2043) (2374:2374:2374))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3919:3919:3919))
        (PORT d[1] (3465:3465:3465) (3942:3942:3942))
        (PORT d[2] (2740:2740:2740) (3101:3101:3101))
        (PORT d[3] (3124:3124:3124) (3542:3542:3542))
        (PORT d[4] (3588:3588:3588) (4097:4097:4097))
        (PORT d[5] (4129:4129:4129) (4716:4716:4716))
        (PORT d[6] (2965:2965:2965) (3372:3372:3372))
        (PORT d[7] (4353:4353:4353) (4958:4958:4958))
        (PORT d[8] (3747:3747:3747) (4277:4277:4277))
        (PORT d[9] (2557:2557:2557) (2894:2894:2894))
        (PORT d[10] (3725:3725:3725) (4285:4285:4285))
        (PORT d[11] (4753:4753:4753) (5378:5378:5378))
        (PORT d[12] (3300:3300:3300) (3753:3753:3753))
        (PORT clk (1409:1409:1409) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1391:1391:1391))
        (PORT d[0] (2411:2411:2411) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1372:1372:1372))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3758:3758:3758))
        (PORT d[1] (3295:3295:3295) (3752:3752:3752))
        (PORT d[2] (4069:4069:4069) (4659:4659:4659))
        (PORT d[3] (2929:2929:2929) (3323:3323:3323))
        (PORT d[4] (3575:3575:3575) (4075:4075:4075))
        (PORT d[5] (3804:3804:3804) (4349:4349:4349))
        (PORT d[6] (3139:3139:3139) (3572:3572:3572))
        (PORT d[7] (4174:4174:4174) (4752:4752:4752))
        (PORT d[8] (3559:3559:3559) (4064:4064:4064))
        (PORT d[9] (2547:2547:2547) (2890:2890:2890))
        (PORT d[10] (3368:3368:3368) (3868:3868:3868))
        (PORT d[11] (4746:4746:4746) (5365:5365:5365))
        (PORT d[12] (3102:3102:3102) (3523:3523:3523))
        (PORT clk (1401:1401:1401) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
        (PORT d[0] (1593:1593:1593) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1918:1918:1918))
        (PORT datab (359:359:359) (420:420:420))
        (PORT datac (465:465:465) (525:525:525))
        (PORT datad (1988:1988:1988) (2313:2313:2313))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3734:3734:3734))
        (PORT d[1] (3285:3285:3285) (3738:3738:3738))
        (PORT d[2] (4056:4056:4056) (4634:4634:4634))
        (PORT d[3] (2942:2942:2942) (3338:3338:3338))
        (PORT d[4] (3416:3416:3416) (3901:3901:3901))
        (PORT d[5] (3947:3947:3947) (4508:4508:4508))
        (PORT d[6] (3117:3117:3117) (3544:3544:3544))
        (PORT d[7] (4177:4177:4177) (4757:4757:4757))
        (PORT d[8] (3566:3566:3566) (4072:4072:4072))
        (PORT d[9] (2530:2530:2530) (2862:2862:2862))
        (PORT d[10] (3509:3509:3509) (4031:4031:4031))
        (PORT d[11] (4747:4747:4747) (5366:5366:5366))
        (PORT d[12] (3115:3115:3115) (3543:3543:3543))
        (PORT clk (1405:1405:1405) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1387:1387:1387))
        (PORT d[0] (2745:2745:2745) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1368:1368:1368))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3543:3543:3543))
        (PORT d[1] (3103:3103:3103) (3529:3529:3529))
        (PORT d[2] (3888:3888:3888) (4444:4444:4444))
        (PORT d[3] (2939:2939:2939) (3327:3327:3327))
        (PORT d[4] (3414:3414:3414) (3894:3894:3894))
        (PORT d[5] (3616:3616:3616) (4137:4137:4137))
        (PORT d[6] (3142:3142:3142) (3571:3571:3571))
        (PORT d[7] (3991:3991:3991) (4542:4542:4542))
        (PORT d[8] (3547:3547:3547) (4051:4051:4051))
        (PORT d[9] (2581:2581:2581) (2927:2927:2927))
        (PORT d[10] (3742:3742:3742) (4290:4290:4290))
        (PORT d[11] (4570:4570:4570) (5167:5167:5167))
        (PORT d[12] (2918:2918:2918) (3312:3312:3312))
        (PORT clk (1381:1381:1381) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1363:1363:1363))
        (PORT d[0] (2817:2817:2817) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1344:1344:1344))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (480:480:480) (549:549:549))
        (PORT datac (1612:1612:1612) (1892:1892:1892))
        (PORT datad (621:621:621) (705:705:705))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3502:3502:3502))
        (PORT d[1] (3267:3267:3267) (3706:3706:3706))
        (PORT d[2] (3638:3638:3638) (4150:4150:4150))
        (PORT d[3] (3252:3252:3252) (3691:3691:3691))
        (PORT d[4] (3856:3856:3856) (4397:4397:4397))
        (PORT d[5] (3623:3623:3623) (4141:4141:4141))
        (PORT d[6] (3023:3023:3023) (3414:3414:3414))
        (PORT d[7] (3834:3834:3834) (4377:4377:4377))
        (PORT d[8] (3768:3768:3768) (4303:4303:4303))
        (PORT d[9] (2992:2992:2992) (3403:3403:3403))
        (PORT d[10] (3885:3885:3885) (4462:4462:4462))
        (PORT d[11] (4902:4902:4902) (5560:5560:5560))
        (PORT d[12] (3306:3306:3306) (3768:3768:3768))
        (PORT clk (1418:1418:1418) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1401:1401:1401))
        (PORT d[0] (2121:2121:2121) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1382:1382:1382))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3096:3096:3096))
        (PORT d[1] (3614:3614:3614) (4108:4108:4108))
        (PORT d[2] (2753:2753:2753) (3115:3115:3115))
        (PORT d[3] (3120:3120:3120) (3535:3535:3535))
        (PORT d[4] (3582:3582:3582) (4085:4085:4085))
        (PORT d[5] (4303:4303:4303) (4919:4919:4919))
        (PORT d[6] (2959:2959:2959) (3365:3365:3365))
        (PORT d[7] (4339:4339:4339) (4943:4943:4943))
        (PORT d[8] (3748:3748:3748) (4278:4278:4278))
        (PORT d[9] (2558:2558:2558) (2895:2895:2895))
        (PORT d[10] (3732:3732:3732) (4289:4289:4289))
        (PORT d[11] (4741:4741:4741) (5360:5360:5360))
        (PORT d[12] (3451:3451:3451) (3921:3921:3921))
        (PORT clk (1418:1418:1418) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1402:1402:1402))
        (PORT d[0] (1407:1407:1407) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1383:1383:1383))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (2347:2347:2347))
        (PORT datab (951:951:951) (1106:1106:1106))
        (PORT datac (1624:1624:1624) (1905:1905:1905))
        (PORT datad (349:349:349) (402:402:402))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3650:3650:3650))
        (PORT d[1] (3102:3102:3102) (3524:3524:3524))
        (PORT d[2] (3630:3630:3630) (4143:4143:4143))
        (PORT d[3] (3496:3496:3496) (3986:3986:3986))
        (PORT d[4] (4036:4036:4036) (4599:4599:4599))
        (PORT d[5] (3956:3956:3956) (4517:4517:4517))
        (PORT d[6] (3175:3175:3175) (3588:3588:3588))
        (PORT d[7] (3828:3828:3828) (4376:4376:4376))
        (PORT d[8] (3568:3568:3568) (4069:4069:4069))
        (PORT d[9] (2813:2813:2813) (3206:3206:3206))
        (PORT d[10] (4086:4086:4086) (4697:4697:4697))
        (PORT d[11] (5087:5087:5087) (5771:5771:5771))
        (PORT d[12] (3505:3505:3505) (4000:4000:4000))
        (PORT clk (1419:1419:1419) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1402:1402:1402))
        (PORT d[0] (2165:2165:2165) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1383:1383:1383))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3528:3528:3528))
        (PORT d[1] (3113:3113:3113) (3543:3543:3543))
        (PORT d[2] (3887:3887:3887) (4443:4443:4443))
        (PORT d[3] (3082:3082:3082) (3487:3487:3487))
        (PORT d[4] (3423:3423:3423) (3904:3904:3904))
        (PORT d[5] (3603:3603:3603) (4118:4118:4118))
        (PORT d[6] (3160:3160:3160) (3596:3596:3596))
        (PORT d[7] (3983:3983:3983) (4538:4538:4538))
        (PORT d[8] (3560:3560:3560) (4065:4065:4065))
        (PORT d[9] (2571:2571:2571) (2913:2913:2913))
        (PORT d[10] (3733:3733:3733) (4279:4279:4279))
        (PORT d[11] (4748:4748:4748) (5366:5366:5366))
        (PORT d[12] (3254:3254:3254) (3689:3689:3689))
        (PORT clk (1376:1376:1376) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1358:1358:1358))
        (PORT d[0] (2271:2271:2271) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1339:1339:1339))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (132:132:132))
        (PORT datab (946:946:946) (1105:1105:1105))
        (PORT datac (612:612:612) (689:689:689))
        (PORT datad (1994:1994:1994) (2319:2319:2319))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT datab (2203:2203:2203) (2561:2561:2561))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2754:2754:2754))
        (PORT d[1] (5039:5039:5039) (5734:5734:5734))
        (PORT d[2] (3594:3594:3594) (4070:4070:4070))
        (PORT d[3] (2304:2304:2304) (2590:2590:2590))
        (PORT d[4] (5010:5010:5010) (5707:5707:5707))
        (PORT d[5] (2563:2563:2563) (2919:2919:2919))
        (PORT d[6] (4001:4001:4001) (4545:4545:4545))
        (PORT d[7] (3029:3029:3029) (3424:3424:3424))
        (PORT d[8] (3513:3513:3513) (3975:3975:3975))
        (PORT d[9] (2069:2069:2069) (2317:2317:2317))
        (PORT d[10] (3018:3018:3018) (3419:3419:3419))
        (PORT d[11] (5586:5586:5586) (6324:6324:6324))
        (PORT d[12] (4724:4724:4724) (5363:5363:5363))
        (PORT clk (1413:1413:1413) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (PORT d[0] (1120:1120:1120) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2836:2836:2836))
        (PORT d[1] (4248:4248:4248) (4831:4831:4831))
        (PORT d[2] (3054:3054:3054) (3463:3463:3463))
        (PORT d[3] (3568:3568:3568) (4056:4056:4056))
        (PORT d[4] (4746:4746:4746) (5444:5444:5444))
        (PORT d[5] (2675:2675:2675) (3034:3034:3034))
        (PORT d[6] (3369:3369:3369) (3817:3817:3817))
        (PORT d[7] (4912:4912:4912) (5605:5605:5605))
        (PORT d[8] (4594:4594:4594) (5245:5245:5245))
        (PORT d[9] (2538:2538:2538) (2873:2873:2873))
        (PORT d[10] (2677:2677:2677) (3049:3049:3049))
        (PORT d[11] (4729:4729:4729) (5355:5355:5355))
        (PORT d[12] (4789:4789:4789) (5470:5470:5470))
        (PORT clk (1432:1432:1432) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1413:1413:1413))
        (PORT d[0] (953:953:953) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1394:1394:1394))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3862:3862:3862))
        (PORT d[1] (4705:4705:4705) (5361:5361:5361))
        (PORT d[2] (3286:3286:3286) (3722:3722:3722))
        (PORT d[3] (3448:3448:3448) (3905:3905:3905))
        (PORT d[4] (4500:4500:4500) (5132:5132:5132))
        (PORT d[5] (3107:3107:3107) (3498:3498:3498))
        (PORT d[6] (3665:3665:3665) (4168:4168:4168))
        (PORT d[7] (2822:2822:2822) (3187:3187:3187))
        (PORT d[8] (3170:3170:3170) (3585:3585:3585))
        (PORT d[9] (2326:2326:2326) (2628:2628:2628))
        (PORT d[10] (4774:4774:4774) (5474:5474:5474))
        (PORT d[11] (5249:5249:5249) (5943:5943:5943))
        (PORT d[12] (4225:4225:4225) (4805:4805:4805))
        (PORT clk (1386:1386:1386) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1365:1365:1365))
        (PORT d[0] (679:679:679) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1346:1346:1346))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (433:433:433))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (585:585:585) (653:653:653))
        (PORT datad (450:450:450) (511:511:511))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3702:3702:3702))
        (PORT d[1] (2258:2258:2258) (2531:2531:2531))
        (PORT d[2] (3231:3231:3231) (3656:3656:3656))
        (PORT d[3] (3668:3668:3668) (4169:4169:4169))
        (PORT d[4] (2576:2576:2576) (2916:2916:2916))
        (PORT d[5] (4410:4410:4410) (5021:5021:5021))
        (PORT d[6] (4029:4029:4029) (4596:4596:4596))
        (PORT d[7] (4886:4886:4886) (5559:5559:5559))
        (PORT d[8] (4593:4593:4593) (5229:5229:5229))
        (PORT d[9] (3793:3793:3793) (4317:4317:4317))
        (PORT d[10] (4436:4436:4436) (5064:5064:5064))
        (PORT d[11] (6020:6020:6020) (6841:6841:6841))
        (PORT d[12] (3871:3871:3871) (4401:4401:4401))
        (PORT clk (1402:1402:1402) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1380:1380:1380))
        (PORT d[0] (2632:2632:2632) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1361:1361:1361))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (432:432:432))
        (PORT datab (813:813:813) (928:928:928))
        (PORT datac (164:164:164) (187:187:187))
        (PORT datad (850:850:850) (966:966:966))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3655:3655:3655))
        (PORT d[1] (4516:4516:4516) (5138:5138:5138))
        (PORT d[2] (3070:3070:3070) (3472:3472:3472))
        (PORT d[3] (3450:3450:3450) (3912:3912:3912))
        (PORT d[4] (4480:4480:4480) (5110:5110:5110))
        (PORT d[5] (2941:2941:2941) (3311:3311:3311))
        (PORT d[6] (3502:3502:3502) (3985:3985:3985))
        (PORT d[7] (2842:2842:2842) (3209:3209:3209))
        (PORT d[8] (2995:2995:2995) (3392:3392:3392))
        (PORT d[9] (2309:2309:2309) (2602:2602:2602))
        (PORT d[10] (2655:2655:2655) (3014:3014:3014))
        (PORT d[11] (5064:5064:5064) (5734:5734:5734))
        (PORT d[12] (2492:2492:2492) (2800:2800:2800))
        (PORT clk (1397:1397:1397) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1377:1377:1377))
        (PORT d[0] (740:740:740) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1358:1358:1358))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (4245:4245:4245))
        (PORT d[1] (5031:5031:5031) (5727:5727:5727))
        (PORT d[2] (3433:3433:3433) (3889:3889:3889))
        (PORT d[3] (3799:3799:3799) (4300:4300:4300))
        (PORT d[4] (4861:4861:4861) (5542:5542:5542))
        (PORT d[5] (2711:2711:2711) (3087:3087:3087))
        (PORT d[6] (3849:3849:3849) (4376:4376:4376))
        (PORT d[7] (3033:3033:3033) (3431:3431:3431))
        (PORT d[8] (2666:2666:2666) (3019:3019:3019))
        (PORT d[9] (2083:2083:2083) (2342:2342:2342))
        (PORT d[10] (2758:2758:2758) (3135:3135:3135))
        (PORT d[11] (5580:5580:5580) (6318:6318:6318))
        (PORT d[12] (4561:4561:4561) (5181:5181:5181))
        (PORT clk (1404:1404:1404) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1384:1384:1384))
        (PORT d[0] (537:537:537) (572:572:572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3518:3518:3518))
        (PORT d[1] (2416:2416:2416) (2717:2717:2717))
        (PORT d[2] (3226:3226:3226) (3648:3648:3648))
        (PORT d[3] (3837:3837:3837) (4362:4362:4362))
        (PORT d[4] (2775:2775:2775) (3150:3150:3150))
        (PORT d[5] (4423:4423:4423) (5037:5037:5037))
        (PORT d[6] (4200:4200:4200) (4792:4792:4792))
        (PORT d[7] (4886:4886:4886) (5560:5560:5560))
        (PORT d[8] (4618:4618:4618) (5261:5261:5261))
        (PORT d[9] (2492:2492:2492) (2817:2817:2817))
        (PORT d[10] (4437:4437:4437) (5065:5065:5065))
        (PORT d[11] (5297:5297:5297) (6005:6005:6005))
        (PORT d[12] (3857:3857:3857) (4387:4387:4387))
        (PORT clk (1396:1396:1396) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1375:1375:1375))
        (PORT d[0] (919:919:919) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (894:894:894))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (346:346:346) (407:407:407))
        (PORT datad (831:831:831) (969:969:969))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (3327:3327:3327))
        (PORT d[1] (2439:2439:2439) (2734:2734:2734))
        (PORT d[2] (3163:3163:3163) (3568:3568:3568))
        (PORT d[3] (3671:3671:3671) (4174:4174:4174))
        (PORT d[4] (2589:2589:2589) (2929:2929:2929))
        (PORT d[5] (4241:4241:4241) (4828:4828:4828))
        (PORT d[6] (3856:3856:3856) (4395:4395:4395))
        (PORT d[7] (4722:4722:4722) (5376:5376:5376))
        (PORT d[8] (4432:4432:4432) (5046:5046:5046))
        (PORT d[9] (3785:3785:3785) (4308:4308:4308))
        (PORT d[10] (4417:4417:4417) (5043:5043:5043))
        (PORT d[11] (5120:5120:5120) (5801:5801:5801))
        (PORT d[12] (3877:3877:3877) (4412:4412:4412))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT d[0] (2761:2761:2761) (3117:3117:3117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (250:250:250))
        (PORT datab (171:171:171) (229:229:229))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (836:836:836) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (193:193:193))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3500:3500:3500))
        (PORT d[1] (2973:2973:2973) (3378:3378:3378))
        (PORT d[2] (3777:3777:3777) (4293:4293:4293))
        (PORT d[3] (3499:3499:3499) (3986:3986:3986))
        (PORT d[4] (4131:4131:4131) (4729:4729:4729))
        (PORT d[5] (3881:3881:3881) (4449:4449:4449))
        (PORT d[6] (3965:3965:3965) (4490:4490:4490))
        (PORT d[7] (4206:4206:4206) (4809:4809:4809))
        (PORT d[8] (4639:4639:4639) (5322:5322:5322))
        (PORT d[9] (3456:3456:3456) (3934:3934:3934))
        (PORT d[10] (4166:4166:4166) (4784:4784:4784))
        (PORT d[11] (4919:4919:4919) (5589:5589:5589))
        (PORT d[12] (2517:2517:2517) (2842:2842:2842))
        (PORT clk (1426:1426:1426) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1407:1407:1407))
        (PORT d[0] (2600:2600:2600) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3961:3961:3961))
        (PORT d[1] (3446:3446:3446) (3920:3920:3920))
        (PORT d[2] (2732:2732:2732) (3087:3087:3087))
        (PORT d[3] (2928:2928:2928) (3318:3318:3318))
        (PORT d[4] (3589:3589:3589) (4098:4098:4098))
        (PORT d[5] (4121:4121:4121) (4707:4707:4707))
        (PORT d[6] (3112:3112:3112) (3535:3535:3535))
        (PORT d[7] (4356:4356:4356) (4964:4964:4964))
        (PORT d[8] (3727:3727:3727) (4256:4256:4256))
        (PORT d[9] (2540:2540:2540) (2876:2876:2876))
        (PORT d[10] (3532:3532:3532) (4057:4057:4057))
        (PORT d[11] (4719:4719:4719) (5335:5335:5335))
        (PORT d[12] (3292:3292:3292) (3744:3744:3744))
        (PORT clk (1412:1412:1412) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1394:1394:1394))
        (PORT d[0] (2011:2011:2011) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1375:1375:1375))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3699:3699:3699))
        (PORT d[1] (2494:2494:2494) (2797:2797:2797))
        (PORT d[2] (2684:2684:2684) (3032:3032:3032))
        (PORT d[3] (2942:2942:2942) (3345:3345:3345))
        (PORT d[4] (2829:2829:2829) (3215:3215:3215))
        (PORT d[5] (3338:3338:3338) (3801:3801:3801))
        (PORT d[6] (3176:3176:3176) (3617:3617:3617))
        (PORT d[7] (3871:3871:3871) (4401:4401:4401))
        (PORT d[8] (3517:3517:3517) (4002:4002:4002))
        (PORT d[9] (2912:2912:2912) (3314:3314:3314))
        (PORT d[10] (3525:3525:3525) (4033:4033:4033))
        (PORT d[11] (5198:5198:5198) (5912:5912:5912))
        (PORT d[12] (2967:2967:2967) (3375:3375:3375))
        (PORT clk (1429:1429:1429) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1413:1413:1413))
        (PORT d[0] (1639:1639:1639) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3689:3689:3689))
        (PORT d[1] (2646:2646:2646) (2974:2974:2974))
        (PORT d[2] (2600:2600:2600) (2926:2926:2926))
        (PORT d[3] (2973:2973:2973) (3381:3381:3381))
        (PORT d[4] (2971:2971:2971) (3370:3370:3370))
        (PORT d[5] (3330:3330:3330) (3796:3796:3796))
        (PORT d[6] (3373:3373:3373) (3847:3847:3847))
        (PORT d[7] (3687:3687:3687) (4189:4189:4189))
        (PORT d[8] (3520:3520:3520) (4012:4012:4012))
        (PORT d[9] (2756:2756:2756) (3127:3127:3127))
        (PORT d[10] (3343:3343:3343) (3820:3820:3820))
        (PORT d[11] (5013:5013:5013) (5699:5699:5699))
        (PORT d[12] (2957:2957:2957) (3359:3359:3359))
        (PORT clk (1424:1424:1424) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1406:1406:1406))
        (PORT d[0] (2296:2296:2296) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1387:1387:1387))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1925:1925:1925))
        (PORT datab (700:700:700) (796:796:796))
        (PORT datac (823:823:823) (952:952:952))
        (PORT datad (1992:1992:1992) (2317:2317:2317))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1926:1926:1926))
        (PORT datab (1076:1076:1076) (1233:1233:1233))
        (PORT datac (446:446:446) (515:515:515))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3361:3361:3361))
        (PORT d[1] (2933:2933:2933) (3334:3334:3334))
        (PORT d[2] (3786:3786:3786) (4332:4332:4332))
        (PORT d[3] (3051:3051:3051) (3452:3452:3452))
        (PORT d[4] (3236:3236:3236) (3693:3693:3693))
        (PORT d[5] (3447:3447:3447) (3939:3939:3939))
        (PORT d[6] (3134:3134:3134) (3562:3562:3562))
        (PORT d[7] (3793:3793:3793) (4309:4309:4309))
        (PORT d[8] (3715:3715:3715) (4237:4237:4237))
        (PORT d[9] (2760:2760:2760) (3128:3128:3128))
        (PORT d[10] (3714:3714:3714) (4251:4251:4251))
        (PORT d[11] (4730:4730:4730) (5347:5347:5347))
        (PORT d[12] (3090:3090:3090) (3507:3507:3507))
        (PORT clk (1370:1370:1370) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1350:1350:1350))
        (PORT d[0] (2264:2264:2264) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3507:3507:3507))
        (PORT d[1] (3479:3479:3479) (3952:3952:3952))
        (PORT d[2] (3650:3650:3650) (4169:4169:4169))
        (PORT d[3] (3708:3708:3708) (4229:4229:4229))
        (PORT d[4] (3821:3821:3821) (4390:4390:4390))
        (PORT d[5] (4302:4302:4302) (4914:4914:4914))
        (PORT d[6] (3523:3523:3523) (3984:3984:3984))
        (PORT d[7] (4006:4006:4006) (4569:4569:4569))
        (PORT d[8] (3756:3756:3756) (4288:4288:4288))
        (PORT d[9] (2806:2806:2806) (3197:3197:3197))
        (PORT d[10] (4445:4445:4445) (5108:5108:5108))
        (PORT d[11] (5459:5459:5459) (6193:6193:6193))
        (PORT d[12] (3847:3847:3847) (4388:4388:4388))
        (PORT clk (1451:1451:1451) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1433:1433:1433))
        (PORT d[0] (2057:2057:2057) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1414:1414:1414))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3506:3506:3506))
        (PORT d[1] (2629:2629:2629) (2956:2956:2956))
        (PORT d[2] (2725:2725:2725) (3082:3082:3082))
        (PORT d[3] (3105:3105:3105) (3522:3522:3522))
        (PORT d[4] (3007:3007:3007) (3417:3417:3417))
        (PORT d[5] (3179:3179:3179) (3618:3618:3618))
        (PORT d[6] (3358:3358:3358) (3822:3822:3822))
        (PORT d[7] (3694:3694:3694) (4197:4197:4197))
        (PORT d[8] (3331:3331:3331) (3790:3790:3790))
        (PORT d[9] (2903:2903:2903) (3289:3289:3289))
        (PORT d[10] (3239:3239:3239) (3705:3705:3705))
        (PORT d[11] (4888:4888:4888) (5539:5539:5539))
        (PORT d[12] (2985:2985:2985) (3393:3393:3393))
        (PORT clk (1416:1416:1416) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1399:1399:1399))
        (PORT d[0] (2232:2232:2232) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1915:1915:1915))
        (PORT datab (589:589:589) (661:661:661))
        (PORT datac (837:837:837) (941:941:941))
        (PORT datad (1987:1987:1987) (2312:2312:2312))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3300:3300:3300))
        (PORT d[1] (3300:3300:3300) (3757:3757:3757))
        (PORT d[2] (3566:3566:3566) (4053:4053:4053))
        (PORT d[3] (3143:3143:3143) (3579:3579:3579))
        (PORT d[4] (3597:3597:3597) (4110:4110:4110))
        (PORT d[5] (3697:3697:3697) (4236:4236:4236))
        (PORT d[6] (3597:3597:3597) (4076:4076:4076))
        (PORT d[7] (4238:4238:4238) (4854:4854:4854))
        (PORT d[8] (4289:4289:4289) (4922:4922:4922))
        (PORT d[9] (3087:3087:3087) (3506:3506:3506))
        (PORT d[10] (3820:3820:3820) (4390:4390:4390))
        (PORT d[11] (4966:4966:4966) (5633:5633:5633))
        (PORT d[12] (2864:2864:2864) (3233:3233:3233))
        (PORT clk (1391:1391:1391) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1373:1373:1373))
        (PORT d[0] (2135:2135:2135) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2339:2339:2339))
        (PORT datab (738:738:738) (860:860:860))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1518:1518:1518) (1722:1722:1722))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT datab (2201:2201:2201) (2559:2559:2559))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2837:2837:2837))
        (PORT d[1] (4247:4247:4247) (4830:4830:4830))
        (PORT d[2] (2886:2886:2886) (3262:3262:3262))
        (PORT d[3] (3604:3604:3604) (4098:4098:4098))
        (PORT d[4] (4739:4739:4739) (5437:5437:5437))
        (PORT d[5] (2536:2536:2536) (2871:2871:2871))
        (PORT d[6] (3381:3381:3381) (3834:3834:3834))
        (PORT d[7] (4887:4887:4887) (5573:5573:5573))
        (PORT d[8] (4449:4449:4449) (5084:5084:5084))
        (PORT d[9] (2543:2543:2543) (2879:2879:2879))
        (PORT d[10] (2672:2672:2672) (3046:3046:3046))
        (PORT d[11] (4710:4710:4710) (5329:5329:5329))
        (PORT d[12] (4624:4624:4624) (5285:5285:5285))
        (PORT clk (1436:1436:1436) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1416:1416:1416))
        (PORT d[0] (1115:1115:1115) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1397:1397:1397))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2836:2836:2836))
        (PORT d[1] (4239:4239:4239) (4823:4823:4823))
        (PORT d[2] (2885:2885:2885) (3261:3261:3261))
        (PORT d[3] (3583:3583:3583) (4072:4072:4072))
        (PORT d[4] (4564:4564:4564) (5240:5240:5240))
        (PORT d[5] (2672:2672:2672) (3028:3028:3028))
        (PORT d[6] (3343:3343:3343) (3780:3780:3780))
        (PORT d[7] (4727:4727:4727) (5391:5391:5391))
        (PORT d[8] (4456:4456:4456) (5091:5091:5091))
        (PORT d[9] (3510:3510:3510) (3994:3994:3994))
        (PORT d[10] (2676:2676:2676) (3048:3048:3048))
        (PORT d[11] (4720:4720:4720) (5348:5348:5348))
        (PORT d[12] (4611:4611:4611) (5265:5265:5265))
        (PORT clk (1439:1439:1439) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1420:1420:1420))
        (PORT d[0] (1107:1107:1107) (1220:1220:1220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2845:2845:2845))
        (PORT d[1] (4426:4426:4426) (5035:5035:5035))
        (PORT d[2] (3074:3074:3074) (3488:3488:3488))
        (PORT d[3] (2389:2389:2389) (2671:2671:2671))
        (PORT d[4] (2813:2813:2813) (3200:3200:3200))
        (PORT d[5] (2840:2840:2840) (3221:3221:3221))
        (PORT d[6] (3510:3510:3510) (3971:3971:3971))
        (PORT d[7] (4907:4907:4907) (5595:5595:5595))
        (PORT d[8] (4613:4613:4613) (5270:5270:5270))
        (PORT d[9] (2503:2503:2503) (2839:2839:2839))
        (PORT d[10] (2653:2653:2653) (3020:3020:3020))
        (PORT d[11] (4565:4565:4565) (5163:5163:5163))
        (PORT d[12] (4810:4810:4810) (5497:5497:5497))
        (PORT clk (1418:1418:1418) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1398:1398:1398))
        (PORT d[0] (933:933:933) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (402:402:402))
        (PORT datab (506:506:506) (574:574:574))
        (PORT datac (650:650:650) (779:779:779))
        (PORT datad (758:758:758) (884:884:884))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3699:3699:3699))
        (PORT d[1] (3871:3871:3871) (4394:4394:4394))
        (PORT d[2] (3912:3912:3912) (4445:4445:4445))
        (PORT d[3] (3276:3276:3276) (3716:3716:3716))
        (PORT d[4] (3713:3713:3713) (4229:4229:4229))
        (PORT d[5] (2942:2942:2942) (3345:3345:3345))
        (PORT d[6] (4329:4329:4329) (4925:4925:4925))
        (PORT d[7] (5239:5239:5239) (5991:5991:5991))
        (PORT d[8] (2335:2335:2335) (2628:2628:2628))
        (PORT d[9] (3771:3771:3771) (4301:4301:4301))
        (PORT d[10] (2925:2925:2925) (3322:3322:3322))
        (PORT d[11] (5817:5817:5817) (6594:6594:6594))
        (PORT d[12] (3675:3675:3675) (4181:4181:4181))
        (PORT clk (1437:1437:1437) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (PORT d[0] (2895:2895:2895) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1398:1398:1398))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (600:600:600))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (878:878:878) (1010:1010:1010))
        (PORT datad (759:759:759) (885:885:885))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3445:3445:3445))
        (PORT d[1] (4337:4337:4337) (4934:4934:4934))
        (PORT d[2] (2935:2935:2935) (3315:3315:3315))
        (PORT d[3] (3268:3268:3268) (3706:3706:3706))
        (PORT d[4] (4299:4299:4299) (4904:4904:4904))
        (PORT d[5] (2655:2655:2655) (2988:2988:2988))
        (PORT d[6] (3303:3303:3303) (3750:3750:3750))
        (PORT d[7] (5017:5017:5017) (5713:5713:5713))
        (PORT d[8] (3004:3004:3004) (3394:3394:3394))
        (PORT d[9] (2303:2303:2303) (2594:2594:2594))
        (PORT d[10] (4439:4439:4439) (5093:5093:5093))
        (PORT d[11] (4895:4895:4895) (5541:5541:5541))
        (PORT d[12] (4012:4012:4012) (4559:4559:4559))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT d[0] (915:915:915) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (3051:3051:3051))
        (PORT d[1] (4121:4121:4121) (4692:4692:4692))
        (PORT d[2] (3830:3830:3830) (4343:4343:4343))
        (PORT d[3] (3314:3314:3314) (3762:3762:3762))
        (PORT d[4] (2761:2761:2761) (3137:3137:3137))
        (PORT d[5] (2636:2636:2636) (2976:2976:2976))
        (PORT d[6] (4336:4336:4336) (4928:4928:4928))
        (PORT d[7] (2846:2846:2846) (3215:3215:3215))
        (PORT d[8] (2492:2492:2492) (2826:2826:2826))
        (PORT d[9] (4760:4760:4760) (5436:5436:5436))
        (PORT d[10] (3175:3175:3175) (3624:3624:3624))
        (PORT d[11] (2991:2991:2991) (3336:3336:3336))
        (PORT d[12] (3061:3061:3061) (3477:3477:3477))
        (PORT clk (1419:1419:1419) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (PORT d[0] (1327:1327:1327) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (816:816:816))
        (PORT datab (775:775:775) (905:905:905))
        (PORT datac (651:651:651) (781:781:781))
        (PORT datad (783:783:783) (914:914:914))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2849:2849:2849))
        (PORT d[1] (4508:4508:4508) (5130:5130:5130))
        (PORT d[2] (2955:2955:2955) (3335:3335:3335))
        (PORT d[3] (3266:3266:3266) (3698:3698:3698))
        (PORT d[4] (4318:4318:4318) (4926:4926:4926))
        (PORT d[5] (2945:2945:2945) (3320:3320:3320))
        (PORT d[6] (3321:3321:3321) (3775:3775:3775))
        (PORT d[7] (3018:3018:3018) (3409:3409:3409))
        (PORT d[8] (2848:2848:2848) (3215:3215:3215))
        (PORT d[9] (2315:2315:2315) (2609:2609:2609))
        (PORT d[10] (4606:4606:4606) (5282:5282:5282))
        (PORT d[11] (4901:4901:4901) (5549:5549:5549))
        (PORT d[12] (4032:4032:4032) (4581:4581:4581))
        (PORT clk (1404:1404:1404) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1383:1383:1383))
        (PORT d[0] (1566:1566:1566) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1364:1364:1364))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3633:3633:3633))
        (PORT d[1] (4329:4329:4329) (4927:4927:4927))
        (PORT d[2] (2901:2901:2901) (3282:3282:3282))
        (PORT d[3] (3270:3270:3270) (3705:3705:3705))
        (PORT d[4] (4322:4322:4322) (4933:4933:4933))
        (PORT d[5] (2931:2931:2931) (3301:3301:3301))
        (PORT d[6] (3320:3320:3320) (3774:3774:3774))
        (PORT d[7] (3010:3010:3010) (3397:3397:3397))
        (PORT d[8] (2982:2982:2982) (3366:3366:3366))
        (PORT d[9] (2304:2304:2304) (2595:2595:2595))
        (PORT d[10] (4453:4453:4453) (5112:5112:5112))
        (PORT d[11] (4910:4910:4910) (5559:5559:5559))
        (PORT d[12] (4037:4037:4037) (4592:4592:4592))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT d[0] (2339:2339:2339) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1367:1367:1367))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (132:132:132))
        (PORT datab (575:575:575) (659:659:659))
        (PORT datac (652:652:652) (782:782:782))
        (PORT datad (705:705:705) (799:799:799))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datad (715:715:715) (819:819:819))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4721:4721:4721))
        (PORT d[1] (3326:3326:3326) (3783:3783:3783))
        (PORT d[2] (4064:4064:4064) (4620:4620:4620))
        (PORT d[3] (3651:3651:3651) (4151:4151:4151))
        (PORT d[4] (3633:3633:3633) (4127:4127:4127))
        (PORT d[5] (4375:4375:4375) (5010:5010:5010))
        (PORT d[6] (3511:3511:3511) (3995:3995:3995))
        (PORT d[7] (4691:4691:4691) (5362:5362:5362))
        (PORT d[8] (4743:4743:4743) (5426:5426:5426))
        (PORT d[9] (3920:3920:3920) (4478:4478:4478))
        (PORT d[10] (3775:3775:3775) (4313:4313:4313))
        (PORT d[11] (3965:3965:3965) (4450:4450:4450))
        (PORT d[12] (2713:2713:2713) (3077:3077:3077))
        (PORT clk (1445:1445:1445) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1428:1428:1428))
        (PORT d[0] (2588:2588:2588) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1409:1409:1409))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3085:3085:3085))
        (PORT d[1] (3324:3324:3324) (3784:3784:3784))
        (PORT d[2] (4136:4136:4136) (4698:4698:4698))
        (PORT d[3] (3844:3844:3844) (4376:4376:4376))
        (PORT d[4] (4435:4435:4435) (5066:5066:5066))
        (PORT d[5] (4073:4073:4073) (4666:4666:4666))
        (PORT d[6] (4349:4349:4349) (4934:4934:4934))
        (PORT d[7] (4575:4575:4575) (5226:5226:5226))
        (PORT d[8] (4956:4956:4956) (5676:5676:5676))
        (PORT d[9] (3798:3798:3798) (4320:4320:4320))
        (PORT d[10] (4547:4547:4547) (5223:5223:5223))
        (PORT d[11] (3584:3584:3584) (4019:4019:4019))
        (PORT d[12] (2530:2530:2530) (2859:2859:2859))
        (PORT clk (1441:1441:1441) (1423:1423:1423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1423:1423:1423))
        (PORT d[0] (2395:2395:2395) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3093:3093:3093))
        (PORT d[1] (3300:3300:3300) (3758:3758:3758))
        (PORT d[2] (3011:3011:3011) (3412:3412:3412))
        (PORT d[3] (3840:3840:3840) (4375:4375:4375))
        (PORT d[4] (4299:4299:4299) (4919:4919:4919))
        (PORT d[5] (4076:4076:4076) (4674:4674:4674))
        (PORT d[6] (4170:4170:4170) (4729:4729:4729))
        (PORT d[7] (4405:4405:4405) (5034:5034:5034))
        (PORT d[8] (4811:4811:4811) (5518:5518:5518))
        (PORT d[9] (3627:3627:3627) (4123:4123:4123))
        (PORT d[10] (4402:4402:4402) (5065:5065:5065))
        (PORT d[11] (5104:5104:5104) (5794:5794:5794))
        (PORT d[12] (2498:2498:2498) (2820:2820:2820))
        (PORT clk (1439:1439:1439) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1421:1421:1421))
        (PORT d[0] (1815:1815:1815) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1402:1402:1402))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (377:377:377))
        (PORT datab (373:373:373) (440:440:440))
        (PORT datac (1650:1650:1650) (1951:1951:1951))
        (PORT datad (1812:1812:1812) (2110:2110:2110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3131:3131:3131))
        (PORT d[1] (3515:3515:3515) (3984:3984:3984))
        (PORT d[2] (3560:3560:3560) (4043:4043:4043))
        (PORT d[3] (2772:2772:2772) (3144:3144:3144))
        (PORT d[4] (3168:3168:3168) (3612:3612:3612))
        (PORT d[5] (4526:4526:4526) (5173:5173:5173))
        (PORT d[6] (3947:3947:3947) (4481:4481:4481))
        (PORT d[7] (4778:4778:4778) (5481:5481:5481))
        (PORT d[8] (5443:5443:5443) (6230:6230:6230))
        (PORT d[9] (3405:3405:3405) (3883:3883:3883))
        (PORT d[10] (3471:3471:3471) (3942:3942:3942))
        (PORT d[11] (5305:5305:5305) (6012:6012:6012))
        (PORT d[12] (3093:3093:3093) (3510:3510:3510))
        (PORT clk (1456:1456:1456) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (PORT d[0] (1249:1249:1249) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1420:1420:1420))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (860:860:860))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (1654:1654:1654) (1955:1955:1955))
        (PORT datad (834:834:834) (956:956:956))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3669:3669:3669))
        (PORT d[1] (3484:3484:3484) (3962:3962:3962))
        (PORT d[2] (3765:3765:3765) (4276:4276:4276))
        (PORT d[3] (3506:3506:3506) (3988:3988:3988))
        (PORT d[4] (4110:4110:4110) (4696:4696:4696))
        (PORT d[5] (3708:3708:3708) (4248:4248:4248))
        (PORT d[6] (3958:3958:3958) (4485:4485:4485))
        (PORT d[7] (4043:4043:4043) (4623:4623:4623))
        (PORT d[8] (4639:4639:4639) (5323:5323:5323))
        (PORT d[9] (3447:3447:3447) (3924:3924:3924))
        (PORT d[10] (4030:4030:4030) (4632:4632:4632))
        (PORT d[11] (4777:4777:4777) (5426:5426:5426))
        (PORT d[12] (2689:2689:2689) (3042:3042:3042))
        (PORT clk (1421:1421:1421) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1404:1404:1404))
        (PORT d[0] (2327:2327:2327) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3374:3374:3374))
        (PORT d[1] (3297:3297:3297) (3741:3741:3741))
        (PORT d[2] (3389:3389:3389) (3849:3849:3849))
        (PORT d[3] (3128:3128:3128) (3562:3562:3562))
        (PORT d[4] (3761:3761:3761) (4296:4296:4296))
        (PORT d[5] (3861:3861:3861) (4422:4422:4422))
        (PORT d[6] (3577:3577:3577) (4052:4052:4052))
        (PORT d[7] (4050:4050:4050) (4634:4634:4634))
        (PORT d[8] (4290:4290:4290) (4927:4927:4927))
        (PORT d[9] (3166:3166:3166) (3606:3606:3606))
        (PORT d[10] (3789:3789:3789) (4353:4353:4353))
        (PORT d[11] (4803:4803:4803) (5453:5453:5453))
        (PORT d[12] (3301:3301:3301) (3756:3756:3756))
        (PORT clk (1402:1402:1402) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1384:1384:1384))
        (PORT d[0] (2138:2138:2138) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4943:4943:4943))
        (PORT d[1] (3539:3539:3539) (4026:4026:4026))
        (PORT d[2] (4243:4243:4243) (4818:4818:4818))
        (PORT d[3] (2919:2919:2919) (3310:3310:3310))
        (PORT d[4] (3985:3985:3985) (4533:4533:4533))
        (PORT d[5] (4754:4754:4754) (5445:5445:5445))
        (PORT d[6] (3835:3835:3835) (4362:4362:4362))
        (PORT d[7] (5041:5041:5041) (5770:5770:5770))
        (PORT d[8] (4939:4939:4939) (5655:5655:5655))
        (PORT d[9] (4265:4265:4265) (4881:4881:4881))
        (PORT d[10] (3947:3947:3947) (4500:4500:4500))
        (PORT d[11] (4166:4166:4166) (4683:4683:4683))
        (PORT d[12] (2693:2693:2693) (3055:3055:3055))
        (PORT clk (1440:1440:1440) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT d[0] (1577:1577:1577) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3498:3498:3498))
        (PORT d[1] (3746:3746:3746) (4260:4260:4260))
        (PORT d[2] (3503:3503:3503) (3974:3974:3974))
        (PORT d[3] (2960:2960:2960) (3361:3361:3361))
        (PORT d[4] (3982:3982:3982) (4525:4525:4525))
        (PORT d[5] (2278:2278:2278) (2560:2560:2560))
        (PORT d[6] (4006:4006:4006) (4555:4555:4555))
        (PORT d[7] (5030:5030:5030) (5758:5758:5758))
        (PORT d[8] (5106:5106:5106) (5844:5844:5844))
        (PORT d[9] (4417:4417:4417) (5049:5049:5049))
        (PORT d[10] (2958:2958:2958) (3373:3373:3373))
        (PORT d[11] (4347:4347:4347) (4889:4889:4889))
        (PORT d[12] (2710:2710:2710) (3076:3076:3076))
        (PORT clk (1438:1438:1438) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (PORT d[0] (2945:2945:2945) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1399:1399:1399))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (543:543:543))
        (PORT datab (767:767:767) (871:871:871))
        (PORT datac (1826:1826:1826) (2155:2155:2155))
        (PORT datad (1640:1640:1640) (1911:1911:1911))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (613:613:613))
        (PORT datab (1087:1087:1087) (1235:1235:1235))
        (PORT datac (343:343:343) (390:390:390))
        (PORT datad (1811:1811:1811) (2110:2110:2110))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1753:1753:1753) (2030:2030:2030))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3175:3175:3175))
        (PORT d[1] (3135:3135:3135) (3551:3551:3551))
        (PORT d[2] (3448:3448:3448) (3927:3927:3927))
        (PORT d[3] (3103:3103:3103) (3526:3526:3526))
        (PORT d[4] (3706:3706:3706) (4215:4215:4215))
        (PORT d[5] (3750:3750:3750) (4283:4283:4283))
        (PORT d[6] (3145:3145:3145) (3549:3549:3549))
        (PORT d[7] (3997:3997:3997) (4560:4560:4560))
        (PORT d[8] (3812:3812:3812) (4358:4358:4358))
        (PORT d[9] (3132:3132:3132) (3555:3555:3555))
        (PORT d[10] (3865:3865:3865) (4438:4438:4438))
        (PORT d[11] (4888:4888:4888) (5540:5540:5540))
        (PORT d[12] (3297:3297:3297) (3757:3757:3757))
        (PORT clk (1423:1423:1423) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1406:1406:1406))
        (PORT d[0] (2126:2126:2126) (2383:2383:2383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1387:1387:1387))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3259:3259:3259))
        (PORT d[1] (3820:3820:3820) (4349:4349:4349))
        (PORT d[2] (2944:2944:2944) (3332:3332:3332))
        (PORT d[3] (2925:2925:2925) (3312:3312:3312))
        (PORT d[4] (3929:3929:3929) (4486:4486:4486))
        (PORT d[5] (4489:4489:4489) (5132:5132:5132))
        (PORT d[6] (2969:2969:2969) (3380:3380:3380))
        (PORT d[7] (4676:4676:4676) (5328:5328:5328))
        (PORT d[8] (3934:3934:3934) (4492:4492:4492))
        (PORT d[9] (2567:2567:2567) (2915:2915:2915))
        (PORT d[10] (3919:3919:3919) (4503:4503:4503))
        (PORT d[11] (4547:4547:4547) (5146:5146:5146))
        (PORT d[12] (3636:3636:3636) (4132:4132:4132))
        (PORT clk (1421:1421:1421) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
        (PORT d[0] (1640:1640:1640) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1386:1386:1386))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (3266:3266:3266))
        (PORT d[1] (3991:3991:3991) (4535:4535:4535))
        (PORT d[2] (2933:2933:2933) (3319:3319:3319))
        (PORT d[3] (2919:2919:2919) (3304:3304:3304))
        (PORT d[4] (3955:3955:3955) (4517:4517:4517))
        (PORT d[5] (4492:4492:4492) (5130:5130:5130))
        (PORT d[6] (2964:2964:2964) (3368:3368:3368))
        (PORT d[7] (4721:4721:4721) (5386:5386:5386))
        (PORT d[8] (4115:4115:4115) (4698:4698:4698))
        (PORT d[9] (2550:2550:2550) (2889:2889:2889))
        (PORT d[10] (4075:4075:4075) (4678:4678:4678))
        (PORT d[11] (4687:4687:4687) (5299:5299:5299))
        (PORT d[12] (2696:2696:2696) (3043:3043:3043))
        (PORT clk (1415:1415:1415) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1398:1398:1398))
        (PORT d[0] (1335:1335:1335) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2567:2567:2567))
        (PORT d[1] (5162:5162:5162) (5870:5870:5870))
        (PORT d[2] (3764:3764:3764) (4271:4271:4271))
        (PORT d[3] (2444:2444:2444) (2756:2756:2756))
        (PORT d[4] (3386:3386:3386) (3852:3852:3852))
        (PORT d[5] (2488:2488:2488) (2804:2804:2804))
        (PORT d[6] (2401:2401:2401) (2691:2691:2691))
        (PORT d[7] (2605:2605:2605) (2921:2921:2921))
        (PORT d[8] (2467:2467:2467) (2779:2779:2779))
        (PORT d[9] (3065:3065:3065) (3473:3473:3473))
        (PORT d[10] (2803:2803:2803) (3188:3188:3188))
        (PORT d[11] (5240:5240:5240) (5931:5931:5931))
        (PORT d[12] (2473:2473:2473) (2783:2783:2783))
        (PORT clk (1456:1456:1456) (1437:1437:1437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1437:1437:1437))
        (PORT d[0] (3591:3591:3591) (4071:4071:4071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (951:951:951))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (951:951:951))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (897:897:897))
        (PORT datab (1738:1738:1738) (2043:2043:2043))
        (PORT datac (1480:1480:1480) (1697:1697:1697))
        (PORT datad (1870:1870:1870) (2201:2201:2201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1254:1254:1254))
        (PORT datab (753:753:753) (857:857:857))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1871:1871:1871) (2202:2202:2202))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3579:3579:3579))
        (PORT d[1] (3325:3325:3325) (3786:3786:3786))
        (PORT d[2] (3568:3568:3568) (4053:4053:4053))
        (PORT d[3] (3322:3322:3322) (3786:3786:3786))
        (PORT d[4] (3798:3798:3798) (4350:4350:4350))
        (PORT d[5] (3685:3685:3685) (4223:4223:4223))
        (PORT d[6] (3752:3752:3752) (4249:4249:4249))
        (PORT d[7] (4025:4025:4025) (4605:4605:4605))
        (PORT d[8] (4437:4437:4437) (5086:5086:5086))
        (PORT d[9] (3232:3232:3232) (3672:3672:3672))
        (PORT d[10] (3839:3839:3839) (4417:4417:4417))
        (PORT d[11] (4790:4790:4790) (5428:5428:5428))
        (PORT d[12] (2872:2872:2872) (3245:3245:3245))
        (PORT clk (1397:1397:1397) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1379:1379:1379))
        (PORT d[0] (2752:2752:2752) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4725:4725:4725))
        (PORT d[1] (3351:3351:3351) (3813:3813:3813))
        (PORT d[2] (4065:4065:4065) (4619:4619:4619))
        (PORT d[3] (2726:2726:2726) (3099:3099:3099))
        (PORT d[4] (3629:3629:3629) (4115:4115:4115))
        (PORT d[5] (4542:4542:4542) (5203:5203:5203))
        (PORT d[6] (3654:3654:3654) (4155:4155:4155))
        (PORT d[7] (4685:4685:4685) (5360:5360:5360))
        (PORT d[8] (4731:4731:4731) (5410:5410:5410))
        (PORT d[9] (3921:3921:3921) (4483:4483:4483))
        (PORT d[10] (3771:3771:3771) (4304:4304:4304))
        (PORT d[11] (3997:3997:3997) (4494:4494:4494))
        (PORT d[12] (2737:2737:2737) (3107:3107:3107))
        (PORT clk (1446:1446:1446) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1429:1429:1429))
        (PORT d[0] (2339:2339:2339) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1410:1410:1410))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (3293:3293:3293))
        (PORT d[1] (3290:3290:3290) (3738:3738:3738))
        (PORT d[2] (3642:3642:3642) (4153:4153:4153))
        (PORT d[3] (3527:3527:3527) (4018:4018:4018))
        (PORT d[4] (3806:3806:3806) (4369:4369:4369))
        (PORT d[5] (4129:4129:4129) (4716:4716:4716))
        (PORT d[6] (3347:3347:3347) (3783:3783:3783))
        (PORT d[7] (3826:3826:3826) (4364:4364:4364))
        (PORT d[8] (3583:3583:3583) (4091:4091:4091))
        (PORT d[9] (2758:2758:2758) (3148:3148:3148))
        (PORT d[10] (4263:4263:4263) (4898:4898:4898))
        (PORT d[11] (5273:5273:5273) (5982:5982:5982))
        (PORT d[12] (3686:3686:3686) (4207:4207:4207))
        (PORT clk (1438:1438:1438) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1420:1420:1420))
        (PORT d[0] (1404:1404:1404) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1401:1401:1401))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (965:965:965))
        (PORT datab (632:632:632) (714:714:714))
        (PORT datac (1726:1726:1726) (2027:2027:2027))
        (PORT datad (1866:1866:1866) (2196:2196:2196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3831:3831:3831))
        (PORT d[1] (3493:3493:3493) (3958:3958:3958))
        (PORT d[2] (3670:3670:3670) (4190:4190:4190))
        (PORT d[3] (3704:3704:3704) (4222:4222:4222))
        (PORT d[4] (3830:3830:3830) (4400:4400:4400))
        (PORT d[5] (4450:4450:4450) (5085:5085:5085))
        (PORT d[6] (3679:3679:3679) (4157:4157:4157))
        (PORT d[7] (4194:4194:4194) (4790:4790:4790))
        (PORT d[8] (3776:3776:3776) (4315:4315:4315))
        (PORT d[9] (2986:2986:2986) (3405:3405:3405))
        (PORT d[10] (4603:4603:4603) (5285:5285:5285))
        (PORT d[11] (5467:5467:5467) (6202:6202:6202))
        (PORT d[12] (4027:4027:4027) (4599:4599:4599))
        (PORT clk (1455:1455:1455) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (PORT d[0] (1830:1830:1830) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1419:1419:1419))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1262:1262:1262))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1726:1726:1726) (2028:2028:2028))
        (PORT datad (327:327:327) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2379:2379:2379))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (92:92:92) (111:111:111))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3384:3384:3384))
        (PORT d[1] (4774:4774:4774) (5439:5439:5439))
        (PORT d[2] (3703:3703:3703) (4197:4197:4197))
        (PORT d[3] (2461:2461:2461) (2783:2783:2783))
        (PORT d[4] (2355:2355:2355) (2681:2681:2681))
        (PORT d[5] (2340:2340:2340) (2646:2646:2646))
        (PORT d[6] (2937:2937:2937) (3313:3313:3313))
        (PORT d[7] (2232:2232:2232) (2497:2497:2497))
        (PORT d[8] (2228:2228:2228) (2501:2501:2501))
        (PORT d[9] (3210:3210:3210) (3639:3639:3639))
        (PORT d[10] (2550:2550:2550) (2893:2893:2893))
        (PORT d[11] (2238:2238:2238) (2475:2475:2475))
        (PORT d[12] (2044:2044:2044) (2279:2279:2279))
        (PORT clk (1444:1444:1444) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1425:1425:1425))
        (PORT d[0] (3512:3512:3512) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1406:1406:1406))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (3179:3179:3179))
        (PORT d[1] (4658:4658:4658) (5316:5316:5316))
        (PORT d[2] (4168:4168:4168) (4726:4726:4726))
        (PORT d[3] (3789:3789:3789) (4298:4298:4298))
        (PORT d[4] (3128:3128:3128) (3552:3552:3552))
        (PORT d[5] (2280:2280:2280) (2580:2580:2580))
        (PORT d[6] (2883:2883:2883) (3263:3263:3263))
        (PORT d[7] (2709:2709:2709) (3059:3059:3059))
        (PORT d[8] (2868:2868:2868) (3253:3253:3253))
        (PORT d[9] (5127:5127:5127) (5858:5858:5858))
        (PORT d[10] (3532:3532:3532) (4030:4030:4030))
        (PORT d[11] (3157:3157:3157) (3524:3524:3524))
        (PORT d[12] (3383:3383:3383) (3839:3839:3839))
        (PORT clk (1429:1429:1429) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1410:1410:1410))
        (PORT d[0] (1603:1603:1603) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1391:1391:1391))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3407:3407:3407))
        (PORT d[1] (4378:4378:4378) (4968:4968:4968))
        (PORT d[2] (4447:4447:4447) (5057:5057:5057))
        (PORT d[3] (3794:3794:3794) (4304:4304:4304))
        (PORT d[4] (2889:2889:2889) (3286:3286:3286))
        (PORT d[5] (3274:3274:3274) (3713:3713:3713))
        (PORT d[6] (3044:3044:3044) (3452:3452:3452))
        (PORT d[7] (2846:2846:2846) (3210:3210:3210))
        (PORT d[8] (2112:2112:2112) (2365:2365:2365))
        (PORT d[9] (4280:4280:4280) (4880:4880:4880))
        (PORT d[10] (3441:3441:3441) (3907:3907:3907))
        (PORT d[11] (3411:3411:3411) (3807:3807:3807))
        (PORT d[12] (3839:3839:3839) (4367:4367:4367))
        (PORT clk (1433:1433:1433) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1412:1412:1412))
        (PORT d[0] (2848:2848:2848) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1393:1393:1393))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1869:1869:1869))
        (PORT datab (753:753:753) (841:841:841))
        (PORT datac (1410:1410:1410) (1670:1670:1670))
        (PORT datad (748:748:748) (834:834:834))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (4247:4247:4247))
        (PORT d[1] (4855:4855:4855) (5527:5527:5527))
        (PORT d[2] (3448:3448:3448) (3904:3904:3904))
        (PORT d[3] (3805:3805:3805) (4309:4309:4309))
        (PORT d[4] (4865:4865:4865) (5549:5549:5549))
        (PORT d[5] (2704:2704:2704) (3075:3075:3075))
        (PORT d[6] (3848:3848:3848) (4375:4375:4375))
        (PORT d[7] (2996:2996:2996) (3385:3385:3385))
        (PORT d[8] (3345:3345:3345) (3783:3783:3783))
        (PORT d[9] (2093:2093:2093) (2348:2348:2348))
        (PORT d[10] (2753:2753:2753) (3130:3130:3130))
        (PORT d[11] (5578:5578:5578) (6315:6315:6315))
        (PORT d[12] (4567:4567:4567) (5192:5192:5192))
        (PORT clk (1400:1400:1400) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (PORT d[0] (530:530:530) (566:566:566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (750:750:750))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1565:1565:1565) (1847:1847:1847))
        (PORT datad (1058:1058:1058) (1195:1195:1195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3164:3164:3164))
        (PORT d[1] (4644:4644:4644) (5302:5302:5302))
        (PORT d[2] (4168:4168:4168) (4728:4728:4728))
        (PORT d[3] (3655:3655:3655) (4149:4149:4149))
        (PORT d[4] (3120:3120:3120) (3544:3544:3544))
        (PORT d[5] (2272:2272:2272) (2572:2572:2572))
        (PORT d[6] (2882:2882:2882) (3262:3262:3262))
        (PORT d[7] (2697:2697:2697) (3044:3044:3044))
        (PORT d[8] (2844:2844:2844) (3220:3220:3220))
        (PORT d[9] (5102:5102:5102) (5827:5827:5827))
        (PORT d[10] (3531:3531:3531) (4029:4029:4029))
        (PORT d[11] (3164:3164:3164) (3536:3536:3536))
        (PORT d[12] (3383:3383:3383) (3838:3838:3838))
        (PORT clk (1425:1425:1425) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1405:1405:1405))
        (PORT d[0] (2446:2446:2446) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2820:2820:2820))
        (PORT d[1] (4415:4415:4415) (5033:5033:5033))
        (PORT d[2] (3352:3352:3352) (3802:3802:3802))
        (PORT d[3] (2905:2905:2905) (3268:3268:3268))
        (PORT d[4] (3871:3871:3871) (4417:4417:4417))
        (PORT d[5] (2303:2303:2303) (2594:2594:2594))
        (PORT d[6] (2585:2585:2585) (2919:2919:2919))
        (PORT d[7] (2837:2837:2837) (3206:3206:3206))
        (PORT d[8] (2949:2949:2949) (3335:3335:3335))
        (PORT d[9] (2843:2843:2843) (3218:3218:3218))
        (PORT d[10] (3731:3731:3731) (4257:4257:4257))
        (PORT d[11] (2586:2586:2586) (2877:2877:2877))
        (PORT d[12] (2241:2241:2241) (2516:2516:2516))
        (PORT clk (1413:1413:1413) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1393:1393:1393))
        (PORT d[0] (1225:1225:1225) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1374:1374:1374))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3525:3525:3525))
        (PORT d[1] (4843:4843:4843) (5524:5524:5524))
        (PORT d[2] (4342:4342:4342) (4920:4920:4920))
        (PORT d[3] (2305:2305:2305) (2589:2589:2589))
        (PORT d[4] (3309:3309:3309) (3756:3756:3756))
        (PORT d[5] (2066:2066:2066) (2328:2328:2328))
        (PORT d[6] (3077:3077:3077) (3484:3484:3484))
        (PORT d[7] (3049:3049:3049) (3442:3442:3442))
        (PORT d[8] (3039:3039:3039) (3438:3438:3438))
        (PORT d[9] (5291:5291:5291) (6038:6038:6038))
        (PORT d[10] (2182:2182:2182) (2451:2451:2451))
        (PORT d[11] (3311:3311:3311) (3700:3700:3700))
        (PORT d[12] (3717:3717:3717) (4216:4216:4216))
        (PORT clk (1448:1448:1448) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1430:1430:1430))
        (PORT d[0] (1416:1416:1416) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (944:944:944))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (944:944:944))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3376:3376:3376))
        (PORT d[1] (4846:4846:4846) (5529:5529:5529))
        (PORT d[2] (4336:4336:4336) (4914:4914:4914))
        (PORT d[3] (2295:2295:2295) (2578:2578:2578))
        (PORT d[4] (3308:3308:3308) (3755:3755:3755))
        (PORT d[5] (2457:2457:2457) (2780:2780:2780))
        (PORT d[6] (3048:3048:3048) (3448:3448:3448))
        (PORT d[7] (2895:2895:2895) (3270:3270:3270))
        (PORT d[8] (3039:3039:3039) (3437:3437:3437))
        (PORT d[9] (5298:5298:5298) (6049:6049:6049))
        (PORT d[10] (3712:3712:3712) (4232:4232:4232))
        (PORT d[11] (3318:3318:3318) (3711:3711:3711))
        (PORT d[12] (3559:3559:3559) (4039:4039:4039))
        (PORT clk (1446:1446:1446) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (PORT d[0] (3333:3333:3333) (3756:3756:3756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1863:1863:1863))
        (PORT datab (903:903:903) (1012:1012:1012))
        (PORT datac (1410:1410:1410) (1671:1671:1671))
        (PORT datad (807:807:807) (919:919:919))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (558:558:558))
        (PORT datab (354:354:354) (412:412:412))
        (PORT datac (1411:1411:1411) (1672:1672:1672))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (90:90:90) (109:109:109))
        (PORT datad (1413:1413:1413) (1627:1627:1627))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3518:3518:3518))
        (PORT d[1] (2441:2441:2441) (2747:2747:2747))
        (PORT d[2] (3338:3338:3338) (3767:3767:3767))
        (PORT d[3] (3848:3848:3848) (4375:4375:4375))
        (PORT d[4] (2776:2776:2776) (3151:3151:3151))
        (PORT d[5] (4416:4416:4416) (5025:5025:5025))
        (PORT d[6] (4037:4037:4037) (4605:4605:4605))
        (PORT d[7] (4884:4884:4884) (5558:5558:5558))
        (PORT d[8] (4612:4612:4612) (5250:5250:5250))
        (PORT d[9] (3955:3955:3955) (4501:4501:4501))
        (PORT d[10] (2838:2838:2838) (3241:3241:3241))
        (PORT d[11] (5290:5290:5290) (5994:5994:5994))
        (PORT d[12] (4048:4048:4048) (4610:4610:4610))
        (PORT clk (1392:1392:1392) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1370:1370:1370))
        (PORT d[0] (1791:1791:1791) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1351:1351:1351))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (4065:4065:4065))
        (PORT d[1] (4865:4865:4865) (5541:5541:5541))
        (PORT d[2] (3447:3447:3447) (3903:3903:3903))
        (PORT d[3] (3806:3806:3806) (4313:4313:4313))
        (PORT d[4] (4842:4842:4842) (5521:5521:5521))
        (PORT d[5] (2705:2705:2705) (3076:3076:3076))
        (PORT d[6] (2688:2688:2688) (3042:3042:3042))
        (PORT d[7] (2848:2848:2848) (3223:3223:3223))
        (PORT d[8] (3357:3357:3357) (3800:3800:3800))
        (PORT d[9] (2104:2104:2104) (2359:2359:2359))
        (PORT d[10] (2470:2470:2470) (2814:2814:2814))
        (PORT d[11] (5399:5399:5399) (6113:6113:6113))
        (PORT d[12] (4543:4543:4543) (5161:5161:5161))
        (PORT clk (1394:1394:1394) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1374:1374:1374))
        (PORT d[0] (371:371:371) (382:382:382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (430:430:430))
        (PORT datab (171:171:171) (229:229:229))
        (PORT datac (1002:1002:1002) (1129:1129:1129))
        (PORT datad (529:529:529) (610:610:610))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3304:3304:3304))
        (PORT d[1] (2431:2431:2431) (2729:2729:2729))
        (PORT d[2] (3052:3052:3052) (3452:3452:3452))
        (PORT d[3] (3487:3487:3487) (3963:3963:3963))
        (PORT d[4] (3316:3316:3316) (3773:3773:3773))
        (PORT d[5] (2788:2788:2788) (3166:3166:3166))
        (PORT d[6] (3850:3850:3850) (4389:4389:4389))
        (PORT d[7] (4701:4701:4701) (5346:5346:5346))
        (PORT d[8] (4411:4411:4411) (5023:5023:5023))
        (PORT d[9] (3618:3618:3618) (4117:4117:4117))
        (PORT d[10] (4255:4255:4255) (4860:4860:4860))
        (PORT d[11] (5861:5861:5861) (6662:6662:6662))
        (PORT d[12] (3699:3699:3699) (4204:4204:4204))
        (PORT clk (1416:1416:1416) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1395:1395:1395))
        (PORT d[0] (2608:2608:2608) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1376:1376:1376))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (4271:4271:4271))
        (PORT d[1] (5049:5049:5049) (5748:5748:5748))
        (PORT d[2] (2261:2261:2261) (2536:2536:2536))
        (PORT d[3] (2459:2459:2459) (2762:2762:2762))
        (PORT d[4] (4862:4862:4862) (5543:5543:5543))
        (PORT d[5] (2686:2686:2686) (3056:3056:3056))
        (PORT d[6] (4002:4002:4002) (4548:4548:4548))
        (PORT d[7] (3015:3015:3015) (3405:3405:3405))
        (PORT d[8] (3508:3508:3508) (3969:3969:3969))
        (PORT d[9] (2067:2067:2067) (2314:2314:2314))
        (PORT d[10] (2748:2748:2748) (3123:3123:3123))
        (PORT d[11] (5584:5584:5584) (6321:6321:6321))
        (PORT d[12] (4727:4727:4727) (5370:5370:5370))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT d[0] (505:505:505) (532:532:532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (136:136:136))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (834:834:834) (939:939:939))
        (PORT datad (782:782:782) (890:890:890))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3862:3862:3862))
        (PORT d[1] (4695:4695:4695) (5346:5346:5346))
        (PORT d[2] (3270:3270:3270) (3700:3700:3700))
        (PORT d[3] (3631:3631:3631) (4117:4117:4117))
        (PORT d[4] (4661:4661:4661) (5315:5315:5315))
        (PORT d[5] (3103:3103:3103) (3492:3492:3492))
        (PORT d[6] (3678:3678:3678) (4185:4185:4185))
        (PORT d[7] (2687:2687:2687) (3032:3032:3032))
        (PORT d[8] (3174:3174:3174) (3594:3594:3594))
        (PORT d[9] (2337:2337:2337) (2641:2641:2641))
        (PORT d[10] (2622:2622:2622) (2973:2973:2973))
        (PORT d[11] (5238:5238:5238) (5935:5935:5935))
        (PORT d[12] (2525:2525:2525) (2840:2840:2840))
        (PORT clk (1381:1381:1381) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1360:1360:1360))
        (PORT d[0] (632:632:632) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3837:3837:3837))
        (PORT d[1] (4506:4506:4506) (5130:5130:5130))
        (PORT d[2] (3075:3075:3075) (3478:3478:3478))
        (PORT d[3] (3451:3451:3451) (3911:3911:3911))
        (PORT d[4] (4503:4503:4503) (5138:5138:5138))
        (PORT d[5] (3112:3112:3112) (3504:3504:3504))
        (PORT d[6] (3496:3496:3496) (3974:3974:3974))
        (PORT d[7] (2841:2841:2841) (3209:3209:3209))
        (PORT d[8] (2996:2996:2996) (3387:3387:3387))
        (PORT d[9] (2297:2297:2297) (2590:2590:2590))
        (PORT d[10] (4608:4608:4608) (5284:5284:5284))
        (PORT d[11] (5069:5069:5069) (5735:5735:5735))
        (PORT d[12] (4218:4218:4218) (4796:4796:4796))
        (PORT clk (1393:1393:1393) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1373:1373:1373))
        (PORT d[0] (770:770:770) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3837:3837:3837))
        (PORT d[1] (4687:4687:4687) (5337:5337:5337))
        (PORT d[2] (3085:3085:3085) (3491:3491:3491))
        (PORT d[3] (3447:3447:3447) (3904:3904:3904))
        (PORT d[4] (4499:4499:4499) (5131:5131:5131))
        (PORT d[5] (3107:3107:3107) (3497:3497:3497))
        (PORT d[6] (3497:3497:3497) (3975:3975:3975))
        (PORT d[7] (2848:2848:2848) (3219:3219:3219))
        (PORT d[8] (3014:3014:3014) (3413:3413:3413))
        (PORT d[9] (2314:2314:2314) (2607:2607:2607))
        (PORT d[10] (2634:2634:2634) (2988:2988:2988))
        (PORT d[11] (5071:5071:5071) (5741:5741:5741))
        (PORT d[12] (4213:4213:4213) (4786:4786:4786))
        (PORT clk (1390:1390:1390) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1369:1369:1369))
        (PORT d[0] (996:996:996) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1350:1350:1350))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (431:431:431))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (342:342:342) (399:399:399))
        (PORT datad (348:348:348) (402:402:402))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3333:3333:3333))
        (PORT d[1] (2454:2454:2454) (2756:2756:2756))
        (PORT d[2] (3047:3047:3047) (3445:3445:3445))
        (PORT d[3] (3659:3659:3659) (4161:4161:4161))
        (PORT d[4] (3316:3316:3316) (3774:3774:3774))
        (PORT d[5] (4245:4245:4245) (4839:4839:4839))
        (PORT d[6] (3998:3998:3998) (4557:4557:4557))
        (PORT d[7] (4721:4721:4721) (5375:5375:5375))
        (PORT d[8] (4436:4436:4436) (5056:5056:5056))
        (PORT d[9] (2683:2683:2683) (3029:3029:3029))
        (PORT d[10] (4256:4256:4256) (4861:4861:4861))
        (PORT d[11] (5126:5126:5126) (5811:5811:5811))
        (PORT d[12] (3690:3690:3690) (4198:4198:4198))
        (PORT clk (1413:1413:1413) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (PORT d[0] (1538:1538:1538) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (434:434:434))
        (PORT datab (482:482:482) (547:547:547))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (703:703:703) (802:802:802))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (134:134:134))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
