Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 22:26:18 2025
****************************************


Library(s) Used:

    saed14hvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db)


Operating Conditions: ss0p6v125c   Library: saed14hvt_ss0p6v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           16000             saed14hvt_ss0p6v125c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                             59.963  197.212 2.28e+07  279.970 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                         59.964  197.210 2.28e+07  279.969 100.0
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                          0.238   39.253 2.59e+06   42.086  15.0
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       9.92e-03 3.01e-02 4.61e+04 8.61e-02   0.0
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       1.17e-04 2.10e-04 6.71e+04 6.74e-02   0.0
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                          0.000    0.000 6.71e+04 6.71e-02   0.0
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 6.71e+04 6.71e-02   0.0
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0)
                                          0.718    4.368 7.18e+05    5.803   2.1
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_2)
                                       1.26e-02 2.10e-02 2.13e+05    0.247   0.1
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                       4.03e-02 2.43e-02 3.34e+04 9.80e-02   0.0
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                       6.29e-02 7.96e-02 7.44e+04    0.217   0.1
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.295   10.091 8.55e+06   18.936   6.8
      mult_i (cv32e40p_mult)           6.57e-04    0.327 5.36e+06    5.691   2.0
        add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2)
                                          0.000    0.000 3.91e+04 3.91e-02   0.0
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3)
                                          0.000    0.000 4.12e+04 4.12e-02   0.0
        mult_266 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 2.04e+05    0.204   0.1
        mult_267 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 2.05e+05    0.205   0.1
        mult_268 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 1.99e+05    0.199   0.1
        mult_269 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 2.00e+05    0.200   0.1
        add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        mult_224 (cv32e40p_mult_DW02_mult_4)
                                          0.000    0.000 1.25e+06    1.247   0.4
        add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        mult_299 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 6.93e+05    0.693   0.2
        mult_300 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 6.97e+05    0.697   0.2
        add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                          0.000    0.000 7.00e+04 7.00e-02   0.0
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                          0.000    0.000 7.02e+05    0.702   0.3
        add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_17)
                                          0.000    0.000 6.80e+04 6.80e-02   0.0
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 4.79e+04 4.79e-02   0.0
        sra_114 (cv32e40p_mult_DW_rash_1)
                                          0.000    0.000 1.52e+05    0.152   0.1
      alu_i (cv32e40p_alu)                0.217    9.145 3.03e+06   12.389   4.4
        add_168 (cv32e40p_alu_DW01_add_2)
                                       7.92e-03 8.92e-03 7.08e+04 8.77e-02   0.0
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 3.70e+04 3.70e-02   0.0
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 1.11e+05    0.111   0.0
        add_186 (cv32e40p_alu_DW01_add_1)
                                       2.19e-03 8.50e-03 6.50e+04 7.57e-02   0.0
        srl_300 (cv32e40p_alu_DW_rash_0)
                                       2.38e-02 2.33e-02 1.80e+05    0.228   0.1
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                       2.02e-03 3.55e-03 2.76e+04 3.32e-02   0.0
        alu_div_i (cv32e40p_alu_div)   1.05e-03    8.953 7.31e+05    9.685   3.5
          r76 (cv32e40p_alu_div_DW01_cmp6_0)
                                          0.000    0.000 5.23e+04 5.23e-02   0.0
          sub_102 (cv32e40p_alu_div_DW01_sub_1)
                                          0.000    0.000 5.17e+04 5.17e-02   0.0
          add_109 (cv32e40p_alu_div_DW01_add_0)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
          sub_109 (cv32e40p_alu_div_DW01_sub_0)
                                          0.000    0.000 7.30e+04 7.30e-02   0.0
        ff_one_i (cv32e40p_ff_one)        0.000    0.000 3.38e+04 3.38e-02   0.0
        popcnt_i (cv32e40p_popcnt)     5.19e-03 1.11e-02 1.43e+05    0.160   0.1
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                          3.397  111.137 8.51e+06  123.043  43.9
      r153 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_10)
                                       8.20e-02    0.125 1.45e+05    0.351   0.1
      add_576 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_8)
                                          0.127    0.257 2.40e+05    0.624   0.2
      add_575 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_6)
                                          0.115    0.211 1.94e+05    0.520   0.2
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0)
                                       2.98e-02    1.938 8.60e+04    2.054   0.7
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                          0.328    1.419 2.93e+05    2.040   0.7
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                          0.240    0.212 2.69e+05    0.721   0.3
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                          1.917   84.458 5.71e+06   92.083  32.9
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                          3.204   31.180 1.97e+06   36.350  13.0
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_2)
                                       2.61e-02 2.70e-02 6.41e+04    0.117   0.0
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                          0.592    0.590 1.65e+05    1.347   0.5
      aligner_i (cv32e40p_aligner)        0.841    7.798 5.09e+05    9.148   3.3
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       1.20e-02 3.85e-02 4.50e+04 9.55e-02   0.0
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       1.12e-02 3.73e-02 4.41e+04 9.27e-02   0.0
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                          1.159   16.451 7.84e+05   18.394   6.6
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0)
                                          0.253    6.580 2.84e+05    7.117   2.5
        fifo_i (cv32e40p_fifo_0_32_2)     0.416    6.204 2.28e+05    6.847   2.4
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                          0.395    3.571 2.37e+05    4.203   1.5
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0)
                                       1.07e-02 3.55e-02 4.28e+04 8.90e-02   0.0
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0)
                                         52.031    1.037 9.54e+03   53.078  19.0
      core_clock_gate_i (cv32e40p_clock_gate)
                                         52.022    0.785 2.27e+03   52.809  18.9
1
