{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 09:55:43 2018 " "Info: Processing started: Mon Oct 22 09:55:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto_Hard -c Projeto_Hard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto_Hard -c Projeto_Hard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[27\] " "Warning: Node \"Load:inst7\|LoadOut\[27\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[26\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[26\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[30\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[30\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[31\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[31\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[24\] " "Warning: Node \"Store:inst6\|StoreOut\[24\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[25\] " "Warning: Node \"Store:inst6\|StoreOut\[25\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[26\] " "Warning: Node \"Store:inst6\|StoreOut\[26\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[27\] " "Warning: Node \"Store:inst6\|StoreOut\[27\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[28\] " "Warning: Node \"Store:inst6\|StoreOut\[28\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[29\] " "Warning: Node \"Store:inst6\|StoreOut\[29\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[30\] " "Warning: Node \"Store:inst6\|StoreOut\[30\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[31\] " "Warning: Node \"Store:inst6\|StoreOut\[31\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[26\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[26\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[27\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[27\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[27\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[27\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[25\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[25\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[24\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[24\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[30\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[30\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[31\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[31\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[29\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[29\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[28\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[28\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[24\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[24\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[25\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[25\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[23\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[23\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[22\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[22\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[29\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[29\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[28\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[28\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[26\] " "Warning: Node \"Load:inst7\|LoadOut\[26\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[23\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[23\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[22\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[22\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[20\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[20\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[21\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[21\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[0\] " "Warning: Node \"Load:inst7\|LoadOut\[0\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[1\] " "Warning: Node \"Load:inst7\|LoadOut\[1\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[2\] " "Warning: Node \"Load:inst7\|LoadOut\[2\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[3\] " "Warning: Node \"Load:inst7\|LoadOut\[3\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[4\] " "Warning: Node \"Load:inst7\|LoadOut\[4\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[5\] " "Warning: Node \"Load:inst7\|LoadOut\[5\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[6\] " "Warning: Node \"Load:inst7\|LoadOut\[6\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[7\] " "Warning: Node \"Load:inst7\|LoadOut\[7\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[25\] " "Warning: Node \"Load:inst7\|LoadOut\[25\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[24\] " "Warning: Node \"Load:inst7\|LoadOut\[24\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[21\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[21\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[20\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[20\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[19\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[19\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[18\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[18\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[30\] " "Warning: Node \"Load:inst7\|LoadOut\[30\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[31\] " "Warning: Node \"Load:inst7\|LoadOut\[31\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[0\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[0\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[0\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[0\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[1\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[1\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[1\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[1\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[2\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[2\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[2\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[2\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[3\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[3\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[3\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[3\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[4\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[4\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[4\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[4\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[5\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[5\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[6\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[6\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[6\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[6\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[8\] " "Warning: Node \"Store:inst6\|StoreOut\[8\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[9\] " "Warning: Node \"Store:inst6\|StoreOut\[9\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[10\] " "Warning: Node \"Store:inst6\|StoreOut\[10\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[11\] " "Warning: Node \"Store:inst6\|StoreOut\[11\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[12\] " "Warning: Node \"Store:inst6\|StoreOut\[12\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[13\] " "Warning: Node \"Store:inst6\|StoreOut\[13\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[14\] " "Warning: Node \"Store:inst6\|StoreOut\[14\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[15\] " "Warning: Node \"Store:inst6\|StoreOut\[15\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[23\] " "Warning: Node \"Load:inst7\|LoadOut\[23\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[22\] " "Warning: Node \"Load:inst7\|LoadOut\[22\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[19\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[19\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[18\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[18\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[17\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[17\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[16\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[16\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[29\] " "Warning: Node \"Load:inst7\|LoadOut\[29\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[28\] " "Warning: Node \"Load:inst7\|LoadOut\[28\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[5\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[5\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[7\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[7\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[7\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[7\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[0\] " "Warning: Node \"Store:inst6\|StoreOut\[0\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[1\] " "Warning: Node \"Store:inst6\|StoreOut\[1\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[2\] " "Warning: Node \"Store:inst6\|StoreOut\[2\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[3\] " "Warning: Node \"Store:inst6\|StoreOut\[3\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[4\] " "Warning: Node \"Store:inst6\|StoreOut\[4\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[5\] " "Warning: Node \"Store:inst6\|StoreOut\[5\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[6\] " "Warning: Node \"Store:inst6\|StoreOut\[6\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[7\] " "Warning: Node \"Store:inst6\|StoreOut\[7\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[16\] " "Warning: Node \"Store:inst6\|StoreOut\[16\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[17\] " "Warning: Node \"Store:inst6\|StoreOut\[17\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[18\] " "Warning: Node \"Store:inst6\|StoreOut\[18\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[19\] " "Warning: Node \"Store:inst6\|StoreOut\[19\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[20\] " "Warning: Node \"Store:inst6\|StoreOut\[20\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[21\] " "Warning: Node \"Store:inst6\|StoreOut\[21\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[22\] " "Warning: Node \"Store:inst6\|StoreOut\[22\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store:inst6\|StoreOut\[23\] " "Warning: Node \"Store:inst6\|StoreOut\[23\]\" is a latch" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[20\] " "Warning: Node \"Load:inst7\|LoadOut\[20\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[21\] " "Warning: Node \"Load:inst7\|LoadOut\[21\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[17\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[17\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[16\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[16\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[15\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[15\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[14\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[14\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[12\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[12\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[19\] " "Warning: Node \"Load:inst7\|LoadOut\[19\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[18\] " "Warning: Node \"Load:inst7\|LoadOut\[18\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[15\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[15\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[14\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[14\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[13\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[13\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[12\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[12\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[13\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[13\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[11\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[11\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[10\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[10\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[8\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[8\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[17\] " "Warning: Node \"Load:inst7\|LoadOut\[17\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[16\] " "Warning: Node \"Load:inst7\|LoadOut\[16\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[10\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[10\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[11\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[11\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceA:inst20\|MuxOut\[9\] " "Warning: Node \"MuxALUSourceA:inst20\|MuxOut\[9\]\" is a latch" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[8\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[8\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSourceB:inst\|MuxOut\[9\] " "Warning: Node \"MuxALUSourceB:inst\|MuxOut\[9\]\" is a latch" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[15\] " "Warning: Node \"Load:inst7\|LoadOut\[15\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[14\] " "Warning: Node \"Load:inst7\|LoadOut\[14\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[12\] " "Warning: Node \"Load:inst7\|LoadOut\[12\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelectShift:inst31\|MuxOut\[4\] " "Warning: Node \"MuxSelectShift:inst31\|MuxOut\[4\]\" is a latch" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[13\] " "Warning: Node \"Load:inst7\|LoadOut\[13\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[11\] " "Warning: Node \"Load:inst7\|LoadOut\[11\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[10\] " "Warning: Node \"Load:inst7\|LoadOut\[10\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[8\] " "Warning: Node \"Load:inst7\|LoadOut\[8\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[1\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[1\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelectShift:inst31\|MuxOut\[2\] " "Warning: Node \"MuxSelectShift:inst31\|MuxOut\[2\]\" is a latch" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[2\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[2\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[3\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[3\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[4\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[4\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[5\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[5\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[6\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[6\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[7\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[7\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelectShift:inst31\|MuxOut\[3\] " "Warning: Node \"MuxSelectShift:inst31\|MuxOut\[3\]\" is a latch" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[26\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[26\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[30\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[30\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[31\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[31\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelectShift:inst31\|MuxOut\[1\] " "Warning: Node \"MuxSelectShift:inst31\|MuxOut\[1\]\" is a latch" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelectShift:inst31\|MuxOut\[0\] " "Warning: Node \"MuxSelectShift:inst31\|MuxOut\[0\]\" is a latch" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Load:inst7\|LoadOut\[9\] " "Warning: Node \"Load:inst7\|LoadOut\[9\]\" is a latch" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[24\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[24\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[25\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[25\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[27\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[27\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[28\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[28\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[29\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[29\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[0\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[0\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[23\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[23\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[22\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[22\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[20\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[20\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[21\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[21\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[8\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[8\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[13\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[13\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[11\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[11\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[10\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[10\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[9\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[9\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[12\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[12\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[19\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[19\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[18\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[18\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[14\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[14\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[16\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[16\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[15\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[15\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxSelEntDesl:inst30\|MuxOut\[17\] " "Warning: Node \"MuxSelEntDesl:inst30\|MuxOut\[17\]\" is a latch" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MuxSelectShift:inst31\|Mux5~0 " "Info: Detected gated clock \"MuxSelectShift:inst31\|Mux5~0\" as buffer" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxSelectShift:inst31\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|SelEntDesl\[0\] " "Info: Detected ripple clock \"Controle:inst18\|SelEntDesl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|SelEntDesl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|SelEntDesl\[1\] " "Info: Detected ripple clock \"Controle:inst18\|SelEntDesl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|SelEntDesl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSourceB:inst\|Mux32~0 " "Info: Detected gated clock \"MuxALUSourceB:inst\|Mux32~0\" as buffer" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSourceB:inst\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|ALUSourceB\[0\] " "Info: Detected ripple clock \"Controle:inst18\|ALUSourceB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|ALUSourceB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|ALUSourceB\[2\] " "Info: Detected ripple clock \"Controle:inst18\|ALUSourceB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|ALUSourceB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|ALUSourceB\[1\] " "Info: Detected ripple clock \"Controle:inst18\|ALUSourceB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|ALUSourceB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Store:inst6\|Mux24~0 " "Info: Detected gated clock \"Store:inst6\|Mux24~0\" as buffer" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Store:inst6\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|SelStore\[1\] " "Info: Detected ripple clock \"Controle:inst18\|SelStore\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|SelStore\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|SelStore\[0\] " "Info: Detected ripple clock \"Controle:inst18\|SelStore\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|SelStore\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|ALUSourceA\[1\] " "Info: Detected ripple clock \"Controle:inst18\|ALUSourceA\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|ALUSourceA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|ALUSourceA\[0\] " "Info: Detected ripple clock \"Controle:inst18\|ALUSourceA\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|ALUSourceA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSourceA:inst20\|Mux32~0 " "Info: Detected gated clock \"MuxALUSourceA:inst20\|Mux32~0\" as buffer" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSourceA:inst20\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|SelLoad\[1\] " "Info: Detected ripple clock \"Controle:inst18\|SelLoad\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|SelLoad\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst18\|SelLoad\[0\] " "Info: Detected ripple clock \"Controle:inst18\|SelLoad\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:inst18\|SelLoad\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Load:inst7\|Mux24~0 " "Info: Detected gated clock \"Load:inst7\|Mux24~0\" as buffer" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Load:inst7\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register MuxALUSourceB:inst\|MuxOut\[2\] register Registrador:Reg_PC\|Saida\[18\] 35.78 MHz 27.952 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 35.78 MHz between source register \"MuxALUSourceB:inst\|MuxOut\[2\]\" and destination register \"Registrador:Reg_PC\|Saida\[18\]\" (period= 27.952 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.315 ns + Longest register register " "Info: + Longest register to register delay is 10.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSourceB:inst\|MuxOut\[2\] 1 REG LCCOMB_X25_Y13_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst\|MuxOut\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.053 ns) 0.518 ns Ula32:ULA\|Mux61~0 2 COMB LCCOMB_X23_Y13_N28 6 " "Info: 2: + IC(0.465 ns) + CELL(0.053 ns) = 0.518 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 6; COMB Node = 'Ula32:ULA\|Mux61~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { MuxALUSourceB:inst|MuxOut[2] Ula32:ULA|Mux61~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.272 ns) 1.306 ns Ula32:ULA\|carry_temp\[2\]~4 3 COMB LCCOMB_X22_Y13_N28 2 " "Info: 3: + IC(0.516 ns) + CELL(0.272 ns) = 1.306 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 1.679 ns Ula32:ULA\|carry_temp\[4\]~7DUPLICATE 4 COMB LCCOMB_X22_Y13_N18 2 " "Info: 4: + IC(0.219 ns) + CELL(0.154 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~7DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:ULA|carry_temp[2]~4 Ula32:ULA|carry_temp[4]~7DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 2.187 ns Ula32:ULA\|carry_temp\[7\]~9 5 COMB LCCOMB_X22_Y13_N20 3 " "Info: 5: + IC(0.236 ns) + CELL(0.272 ns) = 2.187 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Ula32:ULA|carry_temp[4]~7DUPLICATE Ula32:ULA|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.053 ns) 2.904 ns Ula32:ULA\|carry_temp\[9\]~10 6 COMB LCCOMB_X21_Y17_N26 4 " "Info: 6: + IC(0.664 ns) + CELL(0.053 ns) = 2.904 ns; Loc. = LCCOMB_X21_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.053 ns) 3.497 ns Ula32:ULA\|carry_temp\[11\]~11 7 COMB LCCOMB_X19_Y17_N10 4 " "Info: 7: + IC(0.540 ns) + CELL(0.053 ns) = 3.497 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Ula32:ULA|carry_temp[9]~10 Ula32:ULA|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 3.783 ns Ula32:ULA\|carry_temp\[13\]~12 8 COMB LCCOMB_X19_Y17_N16 4 " "Info: 8: + IC(0.233 ns) + CELL(0.053 ns) = 3.783 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.053 ns) 4.170 ns Ula32:ULA\|carry_temp\[15\]~13 9 COMB LCCOMB_X18_Y17_N4 4 " "Info: 9: + IC(0.334 ns) + CELL(0.053 ns) = 4.170 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { Ula32:ULA|carry_temp[13]~12 Ula32:ULA|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.442 ns Ula32:ULA\|carry_temp\[17\]~14 10 COMB LCCOMB_X18_Y17_N8 4 " "Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.442 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[15]~13 Ula32:ULA|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 5.086 ns Ula32:ULA\|carry_temp\[19\]~15 11 COMB LCCOMB_X17_Y18_N14 4 " "Info: 11: + IC(0.591 ns) + CELL(0.053 ns) = 5.086 ns; Loc. = LCCOMB_X17_Y18_N14; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Ula32:ULA|carry_temp[17]~14 Ula32:ULA|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 5.373 ns Ula32:ULA\|carry_temp\[21\]~16 12 COMB LCCOMB_X17_Y18_N18 6 " "Info: 12: + IC(0.234 ns) + CELL(0.053 ns) = 5.373 ns; Loc. = LCCOMB_X17_Y18_N18; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ULA|carry_temp[19]~15 Ula32:ULA|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.053 ns) 6.047 ns Ula32:ULA\|carry_temp\[23\]~17 13 COMB LCCOMB_X17_Y14_N14 6 " "Info: 13: + IC(0.621 ns) + CELL(0.053 ns) = 6.047 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Ula32:ULA|carry_temp[21]~16 Ula32:ULA|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 6.328 ns Ula32:ULA\|carry_temp\[25\]~18 14 COMB LCCOMB_X17_Y14_N2 5 " "Info: 14: + IC(0.228 ns) + CELL(0.053 ns) = 6.328 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.053 ns) 6.986 ns Ula32:ULA\|carry_temp\[27\]~19 15 COMB LCCOMB_X18_Y11_N0 6 " "Info: 15: + IC(0.605 ns) + CELL(0.053 ns) = 6.986 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~19'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { Ula32:ULA|carry_temp[25]~18 Ula32:ULA|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 7.285 ns Ula32:ULA\|carry_temp\[29\]~20 16 COMB LCCOMB_X18_Y11_N20 10 " "Info: 16: + IC(0.246 ns) + CELL(0.053 ns) = 7.285 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 10; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~20'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { Ula32:ULA|carry_temp[27]~19 Ula32:ULA|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.154 ns) 8.093 ns Ula32:ULA\|Igual~9 17 COMB LCCOMB_X18_Y14_N6 2 " "Info: 17: + IC(0.654 ns) + CELL(0.154 ns) = 8.093 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|Igual~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Ula32:ULA|carry_temp[29]~20 Ula32:ULA|Igual~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.225 ns) 8.533 ns inst10~2 18 COMB LCCOMB_X18_Y14_N28 28 " "Info: 18: + IC(0.215 ns) + CELL(0.225 ns) = 8.533 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 28; COMB Node = 'inst10~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { Ula32:ULA|Igual~9 inst10~2 } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -576 1976 2040 -528 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.746 ns) 10.315 ns Registrador:Reg_PC\|Saida\[18\] 19 REG LCFF_X10_Y11_N21 3 " "Info: 19: + IC(1.036 ns) + CELL(0.746 ns) = 10.315 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 3; REG Node = 'Registrador:Reg_PC\|Saida\[18\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { inst10~2 Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.459 ns ( 23.84 % ) " "Info: Total cell delay = 2.459 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.856 ns ( 76.16 % ) " "Info: Total interconnect delay = 7.856 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.315 ns" { MuxALUSourceB:inst|MuxOut[2] Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[2]~4 Ula32:ULA|carry_temp[4]~7DUPLICATE Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[13]~12 Ula32:ULA|carry_temp[15]~13 Ula32:ULA|carry_temp[17]~14 Ula32:ULA|carry_temp[19]~15 Ula32:ULA|carry_temp[21]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[25]~18 Ula32:ULA|carry_temp[27]~19 Ula32:ULA|carry_temp[29]~20 Ula32:ULA|Igual~9 inst10~2 Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.315 ns" { MuxALUSourceB:inst|MuxOut[2] {} Ula32:ULA|Mux61~0 {} Ula32:ULA|carry_temp[2]~4 {} Ula32:ULA|carry_temp[4]~7DUPLICATE {} Ula32:ULA|carry_temp[7]~9 {} Ula32:ULA|carry_temp[9]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[13]~12 {} Ula32:ULA|carry_temp[15]~13 {} Ula32:ULA|carry_temp[17]~14 {} Ula32:ULA|carry_temp[19]~15 {} Ula32:ULA|carry_temp[21]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[25]~18 {} Ula32:ULA|carry_temp[27]~19 {} Ula32:ULA|carry_temp[29]~20 {} Ula32:ULA|Igual~9 {} inst10~2 {} Registrador:Reg_PC|Saida[18] {} } { 0.000ns 0.465ns 0.516ns 0.219ns 0.236ns 0.664ns 0.540ns 0.233ns 0.334ns 0.219ns 0.591ns 0.234ns 0.621ns 0.228ns 0.605ns 0.246ns 0.654ns 0.215ns 1.036ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.571 ns - Smallest " "Info: - Smallest clock skew is -3.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 1499 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Registrador:Reg_PC\|Saida\[18\] 3 REG LCFF_X10_Y11_N21 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 3; REG Node = 'Registrador:Reg_PC\|Saida\[18\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { Clock~clkctrl Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { Clock Clock~clkctrl Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:Reg_PC|Saida[18] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 6.062 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 6.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.712 ns) 2.730 ns Controle:inst18\|ALUSourceB\[1\] 2 REG LCFF_X9_Y11_N5 23 " "Info: 2: + IC(1.164 ns) + CELL(0.712 ns) = 2.730 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 23; REG Node = 'Controle:inst18\|ALUSourceB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { Clock Controle:inst18|ALUSourceB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.228 ns) 3.515 ns MuxALUSourceB:inst\|Mux32~0 3 COMB LCCOMB_X10_Y11_N26 1 " "Info: 3: + IC(0.557 ns) + CELL(0.228 ns) = 3.515 ns; Loc. = LCCOMB_X10_Y11_N26; Fanout = 1; COMB Node = 'MuxALUSourceB:inst\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.000 ns) 5.101 ns MuxALUSourceB:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.586 ns) + CELL(0.000 ns) = 5.101 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSourceB:inst\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.053 ns) 6.062 ns MuxALUSourceB:inst\|MuxOut\[2\] 5 REG LCCOMB_X25_Y13_N16 2 " "Info: 5: + IC(0.908 ns) + CELL(0.053 ns) = 6.062 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst\|MuxOut\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 30.47 % ) " "Info: Total cell delay = 1.847 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 69.53 % ) " "Info: Total interconnect delay = 4.215 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { Clock Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceB[1] {} MuxALUSourceB:inst|Mux32~0 {} MuxALUSourceB:inst|Mux32~0clkctrl {} MuxALUSourceB:inst|MuxOut[2] {} } { 0.000ns 0.000ns 1.164ns 0.557ns 1.586ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { Clock Clock~clkctrl Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:Reg_PC|Saida[18] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { Clock Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceB[1] {} MuxALUSourceB:inst|Mux32~0 {} MuxALUSourceB:inst|Mux32~0clkctrl {} MuxALUSourceB:inst|MuxOut[2] {} } { 0.000ns 0.000ns 1.164ns 0.557ns 1.586ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.315 ns" { MuxALUSourceB:inst|MuxOut[2] Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[2]~4 Ula32:ULA|carry_temp[4]~7DUPLICATE Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[13]~12 Ula32:ULA|carry_temp[15]~13 Ula32:ULA|carry_temp[17]~14 Ula32:ULA|carry_temp[19]~15 Ula32:ULA|carry_temp[21]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[25]~18 Ula32:ULA|carry_temp[27]~19 Ula32:ULA|carry_temp[29]~20 Ula32:ULA|Igual~9 inst10~2 Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.315 ns" { MuxALUSourceB:inst|MuxOut[2] {} Ula32:ULA|Mux61~0 {} Ula32:ULA|carry_temp[2]~4 {} Ula32:ULA|carry_temp[4]~7DUPLICATE {} Ula32:ULA|carry_temp[7]~9 {} Ula32:ULA|carry_temp[9]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[13]~12 {} Ula32:ULA|carry_temp[15]~13 {} Ula32:ULA|carry_temp[17]~14 {} Ula32:ULA|carry_temp[19]~15 {} Ula32:ULA|carry_temp[21]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[25]~18 {} Ula32:ULA|carry_temp[27]~19 {} Ula32:ULA|carry_temp[29]~20 {} Ula32:ULA|Igual~9 {} inst10~2 {} Registrador:Reg_PC|Saida[18] {} } { 0.000ns 0.465ns 0.516ns 0.219ns 0.236ns 0.664ns 0.540ns 0.233ns 0.334ns 0.219ns 0.591ns 0.234ns 0.621ns 0.228ns 0.605ns 0.246ns 0.654ns 0.215ns 1.036ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.225ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { Clock Clock~clkctrl Registrador:Reg_PC|Saida[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:Reg_PC|Saida[18] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { Clock Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceB[1] {} MuxALUSourceB:inst|Mux32~0 {} MuxALUSourceB:inst|Mux32~0clkctrl {} MuxALUSourceB:inst|MuxOut[2] {} } { 0.000ns 0.000ns 1.164ns 0.557ns 1.586ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:Reg_A\|Saida\[10\] MuxALUSourceA:inst20\|MuxOut\[10\] Clock 3.333 ns " "Info: Found hold time violation between source  pin or register \"Registrador:Reg_A\|Saida\[10\]\" and destination pin or register \"MuxALUSourceA:inst20\|MuxOut\[10\]\" for clock \"Clock\" (Hold time is 3.333 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.151 ns + Largest " "Info: + Largest clock skew is 4.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.617 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 6.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.708 ns Controle:inst18\|ALUSourceA\[1\] 2 REG LCFF_X11_Y11_N17 34 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.708 ns; Loc. = LCFF_X11_Y11_N17; Fanout = 34; REG Node = 'Controle:inst18\|ALUSourceA\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { Clock Controle:inst18|ALUSourceA[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.228 ns) 3.558 ns MuxALUSourceA:inst20\|Mux32~0 3 COMB LCCOMB_X11_Y10_N8 1 " "Info: 3: + IC(0.622 ns) + CELL(0.228 ns) = 3.558 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 1; COMB Node = 'MuxALUSourceA:inst20\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Controle:inst18|ALUSourceA[1] MuxALUSourceA:inst20|Mux32~0 } "NODE_NAME" } } { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.000 ns) 5.466 ns MuxALUSourceA:inst20\|Mux32~0clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(1.908 ns) + CELL(0.000 ns) = 5.466 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSourceA:inst20\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { MuxALUSourceA:inst20|Mux32~0 MuxALUSourceA:inst20|Mux32~0clkctrl } "NODE_NAME" } } { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.228 ns) 6.617 ns MuxALUSourceA:inst20\|MuxOut\[10\] 5 REG LCCOMB_X14_Y13_N14 5 " "Info: 5: + IC(0.923 ns) + CELL(0.228 ns) = 6.617 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; REG Node = 'MuxALUSourceA:inst20\|MuxOut\[10\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { MuxALUSourceA:inst20|Mux32~0clkctrl MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 30.56 % ) " "Info: Total cell delay = 2.022 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.595 ns ( 69.44 % ) " "Info: Total interconnect delay = 4.595 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { Clock Controle:inst18|ALUSourceA[1] MuxALUSourceA:inst20|Mux32~0 MuxALUSourceA:inst20|Mux32~0clkctrl MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceA[1] {} MuxALUSourceA:inst20|Mux32~0 {} MuxALUSourceA:inst20|Mux32~0clkctrl {} MuxALUSourceA:inst20|MuxOut[10] {} } { 0.000ns 0.000ns 1.142ns 0.622ns 1.908ns 0.923ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.466 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 1499 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Registrador:Reg_A\|Saida\[10\] 3 REG LCFF_X14_Y13_N17 4 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'Registrador:Reg_A\|Saida\[10\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Clock~clkctrl Registrador:Reg_A|Saida[10] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { Clock Clock~clkctrl Registrador:Reg_A|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:Reg_A|Saida[10] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { Clock Controle:inst18|ALUSourceA[1] MuxALUSourceA:inst20|Mux32~0 MuxALUSourceA:inst20|Mux32~0clkctrl MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceA[1] {} MuxALUSourceA:inst20|Mux32~0 {} MuxALUSourceA:inst20|Mux32~0clkctrl {} MuxALUSourceA:inst20|MuxOut[10] {} } { 0.000ns 0.000ns 1.142ns 0.622ns 1.908ns 0.923ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { Clock Clock~clkctrl Registrador:Reg_A|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:Reg_A|Saida[10] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.724 ns - Shortest register register " "Info: - Shortest register to register delay is 0.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:Reg_A\|Saida\[10\] 1 REG LCFF_X14_Y13_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'Registrador:Reg_A\|Saida\[10\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:Reg_A|Saida[10] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 0.289 ns MuxALUSourceA:inst20\|Mux10~0 2 COMB LCCOMB_X14_Y13_N12 1 " "Info: 2: + IC(0.236 ns) + CELL(0.053 ns) = 0.289 ns; Loc. = LCCOMB_X14_Y13_N12; Fanout = 1; COMB Node = 'MuxALUSourceA:inst20\|Mux10~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { Registrador:Reg_A|Saida[10] MuxALUSourceA:inst20|Mux10~0 } "NODE_NAME" } } { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 0.724 ns MuxALUSourceA:inst20\|MuxOut\[10\] 3 REG LCCOMB_X14_Y13_N14 5 " "Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 0.724 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; REG Node = 'MuxALUSourceA:inst20\|MuxOut\[10\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { MuxALUSourceA:inst20|Mux10~0 MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 38.40 % ) " "Info: Total cell delay = 0.278 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns ( 61.60 % ) " "Info: Total interconnect delay = 0.446 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Registrador:Reg_A|Saida[10] MuxALUSourceA:inst20|Mux10~0 MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.724 ns" { Registrador:Reg_A|Saida[10] {} MuxALUSourceA:inst20|Mux10~0 {} MuxALUSourceA:inst20|MuxOut[10] {} } { 0.000ns 0.236ns 0.210ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 71 -1 0 } } { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { Clock Controle:inst18|ALUSourceA[1] MuxALUSourceA:inst20|Mux32~0 MuxALUSourceA:inst20|Mux32~0clkctrl MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceA[1] {} MuxALUSourceA:inst20|Mux32~0 {} MuxALUSourceA:inst20|Mux32~0clkctrl {} MuxALUSourceA:inst20|MuxOut[10] {} } { 0.000ns 0.000ns 1.142ns 0.622ns 1.908ns 0.923ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { Clock Clock~clkctrl Registrador:Reg_A|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:Reg_A|Saida[10] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Registrador:Reg_A|Saida[10] MuxALUSourceA:inst20|Mux10~0 MuxALUSourceA:inst20|MuxOut[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.724 ns" { Registrador:Reg_A|Saida[10] {} MuxALUSourceA:inst20|Mux10~0 {} MuxALUSourceA:inst20|MuxOut[10] {} } { 0.000ns 0.236ns 0.210ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:inst18\|Shift\[0\] Reset Clock 4.024 ns register " "Info: tsu for register \"Controle:inst18\|Shift\[0\]\" (data pin = \"Reset\", clock pin = \"Clock\") is 4.024 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.395 ns + Longest pin register " "Info: + Longest pin to register delay is 6.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Reset 1 PIN PIN_N25 98 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 98; PIN Node = 'Reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1128 728 896 -1112 "Reset" "" } { -1176 984 1080 -1160 "reset" "" } { -136 1344 1378 -56 "reset" "" } { 24 1600 1632 24 "reset" "" } { -104 1600 1632 -104 "reset" "" } { -216 2416 2440 -200 "reset" "" } { 136 784 800 200 "reset" "" } { -96 736 752 -23 "reset" "" } { -16 24 40 40 "reset" "" } { 200 2160 2194 216 "reset" "" } { -96 2424 2458 -24 "reset" "" } { -1136 896 928 -1120 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.775 ns) + CELL(0.746 ns) 6.395 ns Controle:inst18\|Shift\[0\] 2 REG LCFF_X13_Y10_N13 20 " "Info: 2: + IC(4.775 ns) + CELL(0.746 ns) = 6.395 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 20; REG Node = 'Controle:inst18\|Shift\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.521 ns" { Reset Controle:inst18|Shift[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 25.33 % ) " "Info: Total cell delay = 1.620 ns ( 25.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 74.67 % ) " "Info: Total interconnect delay = 4.775 ns ( 74.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { Reset Controle:inst18|Shift[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { Reset {} Reset~combout {} Controle:inst18|Shift[0] {} } { 0.000ns 0.000ns 4.775ns } { 0.000ns 0.874ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 1499 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns Controle:inst18\|Shift\[0\] 3 REG LCFF_X13_Y10_N13 20 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 20; REG Node = 'Controle:inst18\|Shift\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Clock~clkctrl Controle:inst18|Shift[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { Clock Clock~clkctrl Controle:inst18|Shift[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Controle:inst18|Shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { Reset Controle:inst18|Shift[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { Reset {} Reset~combout {} Controle:inst18|Shift[0] {} } { 0.000ns 0.000ns 4.775ns } { 0.000ns 0.874ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { Clock Clock~clkctrl Controle:inst18|Shift[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Controle:inst18|Shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outData\[0\] MuxALUSourceB:inst\|MuxOut\[2\] 18.473 ns register " "Info: tco from clock \"Clock\" to destination pin \"outData\[0\]\" through register \"MuxALUSourceB:inst\|MuxOut\[2\]\" is 18.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 6.062 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 6.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.712 ns) 2.730 ns Controle:inst18\|ALUSourceB\[1\] 2 REG LCFF_X9_Y11_N5 23 " "Info: 2: + IC(1.164 ns) + CELL(0.712 ns) = 2.730 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 23; REG Node = 'Controle:inst18\|ALUSourceB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { Clock Controle:inst18|ALUSourceB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.228 ns) 3.515 ns MuxALUSourceB:inst\|Mux32~0 3 COMB LCCOMB_X10_Y11_N26 1 " "Info: 3: + IC(0.557 ns) + CELL(0.228 ns) = 3.515 ns; Loc. = LCCOMB_X10_Y11_N26; Fanout = 1; COMB Node = 'MuxALUSourceB:inst\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.000 ns) 5.101 ns MuxALUSourceB:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.586 ns) + CELL(0.000 ns) = 5.101 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSourceB:inst\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.053 ns) 6.062 ns MuxALUSourceB:inst\|MuxOut\[2\] 5 REG LCCOMB_X25_Y13_N16 2 " "Info: 5: + IC(0.908 ns) + CELL(0.053 ns) = 6.062 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst\|MuxOut\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 30.47 % ) " "Info: Total cell delay = 1.847 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 69.53 % ) " "Info: Total interconnect delay = 4.215 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { Clock Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceB[1] {} MuxALUSourceB:inst|Mux32~0 {} MuxALUSourceB:inst|Mux32~0clkctrl {} MuxALUSourceB:inst|MuxOut[2] {} } { 0.000ns 0.000ns 1.164ns 0.557ns 1.586ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.411 ns + Longest register pin " "Info: + Longest register to pin delay is 12.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSourceB:inst\|MuxOut\[2\] 1 REG LCCOMB_X25_Y13_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst\|MuxOut\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.053 ns) 0.518 ns Ula32:ULA\|Mux61~0 2 COMB LCCOMB_X23_Y13_N28 6 " "Info: 2: + IC(0.465 ns) + CELL(0.053 ns) = 0.518 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 6; COMB Node = 'Ula32:ULA\|Mux61~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { MuxALUSourceB:inst|MuxOut[2] Ula32:ULA|Mux61~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.272 ns) 1.306 ns Ula32:ULA\|carry_temp\[2\]~4 3 COMB LCCOMB_X22_Y13_N28 2 " "Info: 3: + IC(0.516 ns) + CELL(0.272 ns) = 1.306 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 1.679 ns Ula32:ULA\|carry_temp\[4\]~7DUPLICATE 4 COMB LCCOMB_X22_Y13_N18 2 " "Info: 4: + IC(0.219 ns) + CELL(0.154 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~7DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:ULA|carry_temp[2]~4 Ula32:ULA|carry_temp[4]~7DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 2.187 ns Ula32:ULA\|carry_temp\[7\]~9 5 COMB LCCOMB_X22_Y13_N20 3 " "Info: 5: + IC(0.236 ns) + CELL(0.272 ns) = 2.187 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Ula32:ULA|carry_temp[4]~7DUPLICATE Ula32:ULA|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.053 ns) 2.904 ns Ula32:ULA\|carry_temp\[9\]~10 6 COMB LCCOMB_X21_Y17_N26 4 " "Info: 6: + IC(0.664 ns) + CELL(0.053 ns) = 2.904 ns; Loc. = LCCOMB_X21_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.053 ns) 3.497 ns Ula32:ULA\|carry_temp\[11\]~11 7 COMB LCCOMB_X19_Y17_N10 4 " "Info: 7: + IC(0.540 ns) + CELL(0.053 ns) = 3.497 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Ula32:ULA|carry_temp[9]~10 Ula32:ULA|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 3.783 ns Ula32:ULA\|carry_temp\[13\]~12 8 COMB LCCOMB_X19_Y17_N16 4 " "Info: 8: + IC(0.233 ns) + CELL(0.053 ns) = 3.783 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.053 ns) 4.170 ns Ula32:ULA\|carry_temp\[15\]~13 9 COMB LCCOMB_X18_Y17_N4 4 " "Info: 9: + IC(0.334 ns) + CELL(0.053 ns) = 4.170 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { Ula32:ULA|carry_temp[13]~12 Ula32:ULA|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.442 ns Ula32:ULA\|carry_temp\[17\]~14 10 COMB LCCOMB_X18_Y17_N8 4 " "Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.442 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[15]~13 Ula32:ULA|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 5.086 ns Ula32:ULA\|carry_temp\[19\]~15 11 COMB LCCOMB_X17_Y18_N14 4 " "Info: 11: + IC(0.591 ns) + CELL(0.053 ns) = 5.086 ns; Loc. = LCCOMB_X17_Y18_N14; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Ula32:ULA|carry_temp[17]~14 Ula32:ULA|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 5.373 ns Ula32:ULA\|carry_temp\[21\]~16 12 COMB LCCOMB_X17_Y18_N18 6 " "Info: 12: + IC(0.234 ns) + CELL(0.053 ns) = 5.373 ns; Loc. = LCCOMB_X17_Y18_N18; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ULA|carry_temp[19]~15 Ula32:ULA|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.053 ns) 6.047 ns Ula32:ULA\|carry_temp\[23\]~17 13 COMB LCCOMB_X17_Y14_N14 6 " "Info: 13: + IC(0.621 ns) + CELL(0.053 ns) = 6.047 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Ula32:ULA|carry_temp[21]~16 Ula32:ULA|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 6.328 ns Ula32:ULA\|carry_temp\[25\]~18 14 COMB LCCOMB_X17_Y14_N2 5 " "Info: 14: + IC(0.228 ns) + CELL(0.053 ns) = 6.328 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.053 ns) 6.986 ns Ula32:ULA\|carry_temp\[27\]~19 15 COMB LCCOMB_X18_Y11_N0 6 " "Info: 15: + IC(0.605 ns) + CELL(0.053 ns) = 6.986 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~19'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { Ula32:ULA|carry_temp[25]~18 Ula32:ULA|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 7.285 ns Ula32:ULA\|carry_temp\[29\]~20 16 COMB LCCOMB_X18_Y11_N20 10 " "Info: 16: + IC(0.246 ns) + CELL(0.053 ns) = 7.285 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 10; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~20'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { Ula32:ULA|carry_temp[27]~19 Ula32:ULA|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.053 ns) 7.582 ns Ula32:ULA\|carry_temp\[31\]~21 17 COMB LCCOMB_X18_Y11_N26 36 " "Info: 17: + IC(0.244 ns) + CELL(0.053 ns) = 7.582 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 36; COMB Node = 'Ula32:ULA\|carry_temp\[31\]~21'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.297 ns" { Ula32:ULA|carry_temp[29]~20 Ula32:ULA|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 7.869 ns MuxMemToReg:inst15\|MuxOut\[0\] 18 COMB LCCOMB_X18_Y11_N12 33 " "Info: 18: + IC(0.234 ns) + CELL(0.053 ns) = 7.869 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 33; COMB Node = 'MuxMemToReg:inst15\|MuxOut\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ULA|carry_temp[31]~21 MuxMemToReg:inst15|MuxOut[0] } "NODE_NAME" } } { "MuxMemToReg.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxMemToReg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(2.134 ns) 12.411 ns outData\[0\] 19 PIN PIN_U6 0 " "Info: 19: + IC(2.408 ns) + CELL(2.134 ns) = 12.411 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'outData\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { MuxMemToReg:inst15|MuxOut[0] outData[0] } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 104 1184 1360 120 "outData\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.574 ns ( 28.80 % ) " "Info: Total cell delay = 3.574 ns ( 28.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.837 ns ( 71.20 % ) " "Info: Total interconnect delay = 8.837 ns ( 71.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.411 ns" { MuxALUSourceB:inst|MuxOut[2] Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[2]~4 Ula32:ULA|carry_temp[4]~7DUPLICATE Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[13]~12 Ula32:ULA|carry_temp[15]~13 Ula32:ULA|carry_temp[17]~14 Ula32:ULA|carry_temp[19]~15 Ula32:ULA|carry_temp[21]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[25]~18 Ula32:ULA|carry_temp[27]~19 Ula32:ULA|carry_temp[29]~20 Ula32:ULA|carry_temp[31]~21 MuxMemToReg:inst15|MuxOut[0] outData[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.411 ns" { MuxALUSourceB:inst|MuxOut[2] {} Ula32:ULA|Mux61~0 {} Ula32:ULA|carry_temp[2]~4 {} Ula32:ULA|carry_temp[4]~7DUPLICATE {} Ula32:ULA|carry_temp[7]~9 {} Ula32:ULA|carry_temp[9]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[13]~12 {} Ula32:ULA|carry_temp[15]~13 {} Ula32:ULA|carry_temp[17]~14 {} Ula32:ULA|carry_temp[19]~15 {} Ula32:ULA|carry_temp[21]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[25]~18 {} Ula32:ULA|carry_temp[27]~19 {} Ula32:ULA|carry_temp[29]~20 {} Ula32:ULA|carry_temp[31]~21 {} MuxMemToReg:inst15|MuxOut[0] {} outData[0] {} } { 0.000ns 0.465ns 0.516ns 0.219ns 0.236ns 0.664ns 0.540ns 0.233ns 0.334ns 0.219ns 0.591ns 0.234ns 0.621ns 0.228ns 0.605ns 0.246ns 0.244ns 0.234ns 2.408ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { Clock Controle:inst18|ALUSourceB[1] MuxALUSourceB:inst|Mux32~0 MuxALUSourceB:inst|Mux32~0clkctrl MuxALUSourceB:inst|MuxOut[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { Clock {} Clock~combout {} Controle:inst18|ALUSourceB[1] {} MuxALUSourceB:inst|Mux32~0 {} MuxALUSourceB:inst|Mux32~0clkctrl {} MuxALUSourceB:inst|MuxOut[2] {} } { 0.000ns 0.000ns 1.164ns 0.557ns 1.586ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.411 ns" { MuxALUSourceB:inst|MuxOut[2] Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[2]~4 Ula32:ULA|carry_temp[4]~7DUPLICATE Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[13]~12 Ula32:ULA|carry_temp[15]~13 Ula32:ULA|carry_temp[17]~14 Ula32:ULA|carry_temp[19]~15 Ula32:ULA|carry_temp[21]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[25]~18 Ula32:ULA|carry_temp[27]~19 Ula32:ULA|carry_temp[29]~20 Ula32:ULA|carry_temp[31]~21 MuxMemToReg:inst15|MuxOut[0] outData[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.411 ns" { MuxALUSourceB:inst|MuxOut[2] {} Ula32:ULA|Mux61~0 {} Ula32:ULA|carry_temp[2]~4 {} Ula32:ULA|carry_temp[4]~7DUPLICATE {} Ula32:ULA|carry_temp[7]~9 {} Ula32:ULA|carry_temp[9]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[13]~12 {} Ula32:ULA|carry_temp[15]~13 {} Ula32:ULA|carry_temp[17]~14 {} Ula32:ULA|carry_temp[19]~15 {} Ula32:ULA|carry_temp[21]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[25]~18 {} Ula32:ULA|carry_temp[27]~19 {} Ula32:ULA|carry_temp[29]~20 {} Ula32:ULA|carry_temp[31]~21 {} MuxMemToReg:inst15|MuxOut[0] {} outData[0] {} } { 0.000ns 0.465ns 0.516ns 0.219ns 0.236ns 0.664ns 0.540ns 0.233ns 0.334ns 0.219ns 0.591ns 0.234ns 0.621ns 0.228ns 0.605ns 0.246ns 0.244ns 0.234ns 2.408ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:inst18\|State.WRITE_DEST_RESULT_RD Reset Clock -0.104 ns register " "Info: th for register \"Controle:inst18\|State.WRITE_DEST_RESULT_RD\" (data pin = \"Reset\", clock pin = \"Clock\") is -0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.491 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 1499 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1168 728 896 -1152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Controle:inst18\|State.WRITE_DEST_RESULT_RD 3 REG LCFF_X11_Y11_N21 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X11_Y11_N21; Fanout = 2; REG Node = 'Controle:inst18\|State.WRITE_DEST_RESULT_RD'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { Clock~clkctrl Controle:inst18|State.WRITE_DEST_RESULT_RD } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { Clock Clock~clkctrl Controle:inst18|State.WRITE_DEST_RESULT_RD } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Controle:inst18|State.WRITE_DEST_RESULT_RD {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.744 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Reset 1 PIN PIN_N25 98 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 98; PIN Node = 'Reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1128 728 896 -1112 "Reset" "" } { -1176 984 1080 -1160 "reset" "" } { -136 1344 1378 -56 "reset" "" } { 24 1600 1632 24 "reset" "" } { -104 1600 1632 -104 "reset" "" } { -216 2416 2440 -200 "reset" "" } { 136 784 800 200 "reset" "" } { -96 736 752 -23 "reset" "" } { -16 24 40 40 "reset" "" } { 200 2160 2194 216 "reset" "" } { -96 2424 2458 -24 "reset" "" } { -1136 896 928 -1120 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.397 ns) 2.744 ns Controle:inst18\|State.WRITE_DEST_RESULT_RD 2 REG LCFF_X11_Y11_N21 2 " "Info: 2: + IC(1.473 ns) + CELL(0.397 ns) = 2.744 ns; Loc. = LCFF_X11_Y11_N21; Fanout = 2; REG Node = 'Controle:inst18\|State.WRITE_DEST_RESULT_RD'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Reset Controle:inst18|State.WRITE_DEST_RESULT_RD } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 46.32 % ) " "Info: Total cell delay = 1.271 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.473 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.473 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Reset Controle:inst18|State.WRITE_DEST_RESULT_RD } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Reset {} Reset~combout {} Controle:inst18|State.WRITE_DEST_RESULT_RD {} } { 0.000ns 0.000ns 1.473ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { Clock Clock~clkctrl Controle:inst18|State.WRITE_DEST_RESULT_RD } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Controle:inst18|State.WRITE_DEST_RESULT_RD {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Reset Controle:inst18|State.WRITE_DEST_RESULT_RD } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Reset {} Reset~combout {} Controle:inst18|State.WRITE_DEST_RESULT_RD {} } { 0.000ns 0.000ns 1.473ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 169 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 09:55:44 2018 " "Info: Processing ended: Mon Oct 22 09:55:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
