

================================================================
== Vitis HLS Report for 'nn_fpga_top'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    52590|    58350|  0.526 ms|  0.584 ms|  52591|  58351|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157                  |nn_fpga_top_Pipeline_VITIS_LOOP_63_1                  |      786|      786|   7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165  |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2  |      647|      647|   6.470 us|  6.470 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175                  |nn_fpga_top_Pipeline_VITIS_LOOP_32_2                  |      789|      789|   7.890 us|  7.890 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_my_tanh_fu_184                                               |my_tanh                                               |        5|       95|  50.000 ns|  0.950 us|    5|   95|                                              no|
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196                  |nn_fpga_top_Pipeline_VITIS_LOOP_77_2                  |       12|       12|   0.120 us|  0.120 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |    51136|    56896|  799 ~ 889|          -|          -|    64|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     75|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       43|  39|   6469|   7789|    -|
|Memory           |        2|   -|     21|      8|    0|
|Multiplexer      |        -|   -|      0|    167|    -|
|Register         |        -|   -|    126|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       45|  39|   6616|   8039|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       45|  43|     15|     38|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |mul_4ns_11ns_13_1_1_U56                                          |mul_4ns_11ns_13_1_1                                   |        0|   0|     0|     6|    0|
    |grp_my_tanh_fu_184                                               |my_tanh                                               |        5|  37|  6019|  7063|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175                  |nn_fpga_top_Pipeline_VITIS_LOOP_32_2                  |       32|   1|   100|   145|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165  |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2  |        1|   1|   266|   330|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157                  |nn_fpga_top_Pipeline_VITIS_LOOP_63_1                  |        5|   0|    23|    92|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196                  |nn_fpga_top_Pipeline_VITIS_LOOP_77_2                  |        0|   0|    61|   153|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |       43|  39|  6469|  7789|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |B1_U      |B1_ROM_AUTO_1R        |        0|   5|   5|    0|    64|    5|     1|          320|
    |h1_U      |h1_RAM_AUTO_1R1W      |        1|   0|   0|    0|    64|   16|     1|         1024|
    |image_U   |image_RAM_AUTO_1R1W   |        1|   0|   0|    0|   784|   10|     1|         7840|
    |output_U  |output_RAM_AUTO_1R1W  |        0|  16|   3|    0|    10|   16|     1|          160|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  21|   8|    0|   922|   47|     4|         9344|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |acc_fu_267_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln29_1_fu_229_p2  |         +|   0|  0|  23|          16|          10|
    |add_ln29_fu_241_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln29_fu_235_p2   |      icmp|   0|  0|  15|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  75|          46|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  61|         15|    1|         15|
    |h1_address0      |   9|          2|    6|         12|
    |h1_ce0           |   9|          2|    1|          2|
    |i_1_fu_82        |   9|          2|    7|         14|
    |image_address0   |  13|          3|   10|         30|
    |image_ce0        |  13|          3|    1|          3|
    |image_we0        |   9|          2|    1|          2|
    |output_address0  |  13|          3|    4|         12|
    |output_ce0       |  13|          3|    1|          3|
    |output_we0       |   9|          2|    1|          2|
    |phi_mul_fu_78    |   9|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 167|         39|   49|        127|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |B1_load_reg_332                                                               |   5|   0|    5|          0|
    |acc_reg_337                                                                   |  16|   0|   16|          0|
    |ap_CS_fsm                                                                     |  14|   0|   14|          0|
    |grp_my_tanh_fu_184_ap_start_reg                                               |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175_ap_start_reg                  |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157_ap_start_reg                  |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196_ap_start_reg                  |   1|   0|    1|          0|
    |i_1_fu_82                                                                     |   7|   0|    7|          0|
    |i_reg_314                                                                     |   7|   0|    7|          0|
    |max_idx_loc_fu_86                                                             |   4|   0|    4|          0|
    |max_val_reg_347                                                               |  16|   0|   16|          0|
    |mul_ln63_reg_304                                                              |  13|   0|   13|          0|
    |phi_mul_fu_78                                                                 |  16|   0|   16|          0|
    |phi_mul_load_reg_309                                                          |  16|   0|   16|          0|
    |zext_ln29_reg_322                                                             |   7|   0|   64|         57|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 126|   0|  183|         57|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+--------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------+-----+-----+--------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_none|   nn_fpga_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_none|   nn_fpga_top|  return value|
|image_idx  |   in|    4|       ap_none|     image_idx|        scalar|
|led_out    |  out|    4|       ap_none|       led_out|       pointer|
+-----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%image_idx_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %image_idx"   --->   Operation 17 'read' 'image_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_idx_loc = alloca i64 1"   --->   Operation 18 'alloca' 'max_idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'acc_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.15ns)   --->   "%output = alloca i64 1" [mlp.cpp:59->mlp.cpp:95]   --->   Operation 20 'alloca' 'output' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%image = alloca i64 1" [mlp.cpp:60->mlp.cpp:95]   --->   Operation 21 'alloca' 'image' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%h1 = alloca i64 1" [mlp.cpp:68->mlp.cpp:95]   --->   Operation 22 'alloca' 'h1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %image_idx_read" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 23 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (5.62ns)   --->   "%mul_ln63 = mul i13 %zext_ln63, i13 784" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 24 'mul' 'mul_ln63' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln29 = store i7 0, i7 %i_1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 25 'store' 'store_ln29' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 27 [2/2] (5.39ns)   --->   "%call_ln63 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_63_1, i13 %mul_ln63, i10 %image, i10 %test_images" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 27 'call' 'call_ln63' <Predicate = true> <Delay = 5.39> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.34>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln86 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [mlp.cpp:86]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln86 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0" [mlp.cpp:86]   --->   Operation 29 'specinterface' 'specinterface_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %image_idx"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %image_idx, void @empty_1, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %led_out"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %led_out, void @empty_1, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (5.34ns)   --->   "%call_ln63 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_63_1, i13 %mul_ln63, i10 %image, i10 %test_images" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 34 'call' 'call_ln63' <Predicate = true> <Delay = 5.34> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body.i.i" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 35 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul_load = load i16 %phi_mul" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 36 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 37 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.14ns)   --->   "%add_ln29_1 = add i16 %phi_mul_load, i16 784" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 38 'add' 'add_ln29_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.03ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i, i7 64" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 39 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.03ns)   --->   "%add_ln29 = add i7 %i, i7 1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 40 'add' 'add_ln29' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body.i.i.split, void %for.body4.i40.i.preheader" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 41 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %i_1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 42 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.61>
ST_4 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln29 = store i16 %add_ln29_1, i16 %phi_mul" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 43 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.61>
ST_4 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, i16 %h1, i16 %output, i9 %W2, i7 %B2"   --->   Operation 44 'call' 'call_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %i" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 45 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (5.40ns)   --->   "%call_ln29 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_32_2, i16 %phi_mul_load, i10 %image, i16 %acc_1_loc, i8 %W1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 46 'call' 'call_ln29' <Predicate = true> <Delay = 5.40> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%B1_addr = getelementptr i5 %B1, i64 0, i64 %zext_ln29" [mlp.cpp:36->mlp.cpp:71->mlp.cpp:95]   --->   Operation 47 'getelementptr' 'B1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.15ns)   --->   "%B1_load = load i6 %B1_addr" [mlp.cpp:36->mlp.cpp:71->mlp.cpp:95]   --->   Operation 48 'load' 'B1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 64> <ROM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln29 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_32_2, i16 %phi_mul_load, i10 %image, i16 %acc_1_loc, i8 %W1" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 49 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 50 [1/2] ( I:2.15ns O:2.15ns )   --->   "%B1_load = load i6 %B1_addr" [mlp.cpp:36->mlp.cpp:71->mlp.cpp:95]   --->   Operation 50 'load' 'B1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 5.90>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%acc_1_loc_load = load i16 %acc_1_loc"   --->   Operation 51 'load' 'acc_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i5 %B1_load" [mlp.cpp:36->mlp.cpp:71->mlp.cpp:95]   --->   Operation 52 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (2.14ns)   --->   "%acc = add i16 %sext_ln36, i16 %acc_1_loc_load" [mlp.cpp:36->mlp.cpp:71->mlp.cpp:95]   --->   Operation 53 'add' 'acc' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [2/2] (3.75ns)   --->   "%ref_tmp12_i_i = call i16 @my_tanh, i16 %acc, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [mlp.cpp:40->mlp.cpp:71->mlp.cpp:95]   --->   Operation 54 'call' 'ref_tmp12_i_i' <Predicate = true> <Delay = 3.75> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.99>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 56 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (1.73ns)   --->   "%ref_tmp12_i_i = call i16 @my_tanh, i16 %acc, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [mlp.cpp:40->mlp.cpp:71->mlp.cpp:95]   --->   Operation 57 'call' 'ref_tmp12_i_i' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr i16 %h1, i64 0, i64 %zext_ln29" [mlp.cpp:40->mlp.cpp:71->mlp.cpp:95]   --->   Operation 58 'getelementptr' 'h1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln40 = store i16 %ref_tmp12_i_i, i6 %h1_addr" [mlp.cpp:40->mlp.cpp:71->mlp.cpp:95]   --->   Operation 59 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body.i.i" [mlp.cpp:29->mlp.cpp:71->mlp.cpp:95]   --->   Operation 60 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, i16 %h1, i16 %output, i9 %W2, i7 %B2"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 5> <Delay = 2.15>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%out = getelementptr i16 %output, i64 0, i64 0" [mlp.cpp:72->mlp.cpp:95]   --->   Operation 62 'getelementptr' 'out' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [2/2] (2.15ns)   --->   "%max_val = load i4 %out" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 63 'load' 'max_val' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 11 <SV = 6> <Delay = 2.15>
ST_11 : Operation 64 [1/2] ( I:2.15ns O:2.15ns )   --->   "%max_val = load i4 %out" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 64 'load' 'max_val' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 12 <SV = 7> <Delay = 1.61>
ST_12 : Operation 65 [2/2] (1.61ns)   --->   "%call_ln76 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_77_2, i16 %max_val, i16 %output, i4 %max_idx_loc" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 65 'call' 'call_ln76' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln76 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_77_2, i16 %max_val, i16 %output, i4 %max_idx_loc" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 66 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%max_idx_loc_load = load i4 %max_idx_loc" [mlp.cpp:96]   --->   Operation 67 'load' 'max_idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %led_out, i4 %max_idx_loc_load" [mlp.cpp:96]   --->   Operation 68 'write' 'write_ln96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [mlp.cpp:97]   --->   Operation 69 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ image_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ led_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_images]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 011111111000000]
i_1                    (alloca           ) [ 011111111000000]
image_idx_read         (read             ) [ 000000000000000]
max_idx_loc            (alloca           ) [ 001111111111111]
acc_1_loc              (alloca           ) [ 001111111000000]
output                 (alloca           ) [ 001111111111110]
image                  (alloca           ) [ 001111111000000]
h1                     (alloca           ) [ 001111111100000]
zext_ln63              (zext             ) [ 000000000000000]
mul_ln63               (mul              ) [ 001100000000000]
store_ln29             (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
spectopmodule_ln86     (spectopmodule    ) [ 000000000000000]
specinterface_ln86     (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
call_ln63              (call             ) [ 000000000000000]
br_ln29                (br               ) [ 000000000000000]
phi_mul_load           (load             ) [ 000001100000000]
i                      (load             ) [ 000001000000000]
add_ln29_1             (add              ) [ 000000000000000]
icmp_ln29              (icmp             ) [ 000011111000000]
add_ln29               (add              ) [ 000000000000000]
br_ln29                (br               ) [ 000000000000000]
store_ln29             (store            ) [ 000000000000000]
store_ln29             (store            ) [ 000000000000000]
zext_ln29              (zext             ) [ 000000111000000]
B1_addr                (getelementptr    ) [ 000000100000000]
call_ln29              (call             ) [ 000000000000000]
B1_load                (load             ) [ 000000010000000]
acc_1_loc_load         (load             ) [ 000000000000000]
sext_ln36              (sext             ) [ 000000000000000]
acc                    (add              ) [ 000000001000000]
speclooptripcount_ln29 (speclooptripcount) [ 000000000000000]
specloopname_ln29      (specloopname     ) [ 000000000000000]
ref_tmp12_i_i          (call             ) [ 000000000000000]
h1_addr                (getelementptr    ) [ 000000000000000]
store_ln40             (store            ) [ 000000000000000]
br_ln29                (br               ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
out                    (getelementptr    ) [ 000000000001000]
max_val                (load             ) [ 000000000000110]
call_ln76              (call             ) [ 000000000000000]
max_idx_loc_load       (load             ) [ 000000000000000]
write_ln96             (write            ) [ 000000000000000]
ret_ln97               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="led_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_images">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_images"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nn_fpga_top_Pipeline_VITIS_LOOP_63_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nn_fpga_top_Pipeline_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_tanh"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nn_fpga_top_Pipeline_VITIS_LOOP_77_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="phi_mul_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="max_idx_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_idx_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="acc_1_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="image_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="h1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="image_idx_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_idx_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln96_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="B1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B1_addr/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B1_load/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="h1_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="3"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h1_addr/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln40_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="out_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="13" slack="1"/>
<pin id="160" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="161" dir="0" index="3" bw="10" slack="0"/>
<pin id="162" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="3" bw="9" slack="0"/>
<pin id="170" dir="0" index="4" bw="7" slack="0"/>
<pin id="171" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="1"/>
<pin id="178" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="179" dir="0" index="3" bw="16" slack="4"/>
<pin id="180" dir="0" index="4" bw="8" slack="0"/>
<pin id="181" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_my_tanh_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="58" slack="0"/>
<pin id="188" dir="0" index="3" bw="26" slack="0"/>
<pin id="189" dir="0" index="4" bw="42" slack="0"/>
<pin id="190" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp12_i_i/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="1"/>
<pin id="199" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="3" bw="4" slack="7"/>
<pin id="201" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/12 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln63_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln63_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln29_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="phi_mul_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="3"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="3"/>
<pin id="228" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln29_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="11" slack="0"/>
<pin id="232" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln29_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln29_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln29_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="3"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln29_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="3"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln29_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="acc_1_loc_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="6"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_loc_load/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln36_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="1"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="acc_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="max_idx_loc_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="9"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_idx_loc_load/14 "/>
</bind>
</comp>

<comp id="278" class="1005" name="phi_mul_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="max_idx_loc_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="7"/>
<pin id="294" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="max_idx_loc "/>
</bind>
</comp>

<comp id="298" class="1005" name="acc_1_loc_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="4"/>
<pin id="300" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="acc_1_loc "/>
</bind>
</comp>

<comp id="304" class="1005" name="mul_ln63_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="1"/>
<pin id="306" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63 "/>
</bind>
</comp>

<comp id="309" class="1005" name="phi_mul_load_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="322" class="1005" name="zext_ln29_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="3"/>
<pin id="324" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="327" class="1005" name="B1_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B1_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="B1_load_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="B1_load "/>
</bind>
</comp>

<comp id="337" class="1005" name="acc_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="342" class="1005" name="out_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="347" class="1005" name="max_val_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="1"/>
<pin id="349" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="191"><net_src comp="184" pin="5"/><net_sink comp="138" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="226" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="229" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="281"><net_src comp="78" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="288"><net_src comp="82" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="295"><net_src comp="86" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="301"><net_src comp="90" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="307"><net_src comp="207" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="312"><net_src comp="223" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="317"><net_src comp="226" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="325"><net_src comp="257" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="330"><net_src comp="119" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="335"><net_src comp="126" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="340"><net_src comp="267" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="345"><net_src comp="144" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="350"><net_src comp="151" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="196" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: led_out | {14 }
 - Input state : 
	Port: nn_fpga_top : image_idx | {1 }
	Port: nn_fpga_top : test_images | {2 3 }
	Port: nn_fpga_top : W2 | {4 9 }
	Port: nn_fpga_top : B2 | {4 9 }
	Port: nn_fpga_top : W1 | {5 6 }
	Port: nn_fpga_top : B1 | {5 6 }
	Port: nn_fpga_top : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {7 8 }
	Port: nn_fpga_top : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {7 8 }
	Port: nn_fpga_top : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {7 8 }
  - Chain level:
	State 1
		mul_ln63 : 1
		store_ln29 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
		add_ln29_1 : 1
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
	State 5
		B1_addr : 1
		B1_load : 2
	State 6
	State 7
		acc : 1
		ref_tmp12_i_i : 2
	State 8
		store_ln40 : 1
	State 9
	State 10
		max_val : 1
	State 11
	State 12
	State 13
	State 14
		write_ln96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157         |    0    |   1.61  |    33   |    63   |
|          | grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165 |    1    | 8.08243 |   147   |   205   |
|   call   |         grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175         |    1    | 6.47243 |   113   |    97   |
|          |                        grp_my_tanh_fu_184                       |    37   | 35.7119 |   5574  |   5133  |
|          |         grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196         |    0    |   1.61  |    61   |   106   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        add_ln29_1_fu_229                        |    0    |    0    |    0    |    23   |
|    add   |                         add_ln29_fu_241                         |    0    |    0    |    0    |    14   |
|          |                            acc_fu_267                           |    0    |    0    |    0    |    23   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln29_fu_235                        |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                         mul_ln63_fu_207                         |    0    |    0    |    0    |    6    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                    image_idx_read_read_fu_106                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                     write_ln96_write_fu_112                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                         zext_ln63_fu_203                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln29_fu_257                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                         sext_ln36_fu_264                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    39   | 53.4867 |   5928  |   5684  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------+--------+--------+--------+--------+
|                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                             B1                            |    0   |    5   |    5   |    -   |
|                             B2                            |    0   |    7   |    2   |    -   |
|                             W1                            |   32   |    0   |    0   |    -   |
|                             W2                            |    1   |    0   |    0   |    -   |
|                             h1                            |    1   |    0   |    0   |    0   |
|                           image                           |    1   |    0   |    0   |    0   |
|                           output                          |    0   |   16   |    3   |    0   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array|    2   |    0   |    0   |    -   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array |    2   |    0   |    0   |    -   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array |    1   |    0   |    0   |    -   |
|                        test_images                        |    5   |    0   |    0   |    -   |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                           Total                           |   45   |   28   |   10   |    0   |
+-----------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   B1_addr_reg_327  |    6   |
|   B1_load_reg_332  |    5   |
|  acc_1_loc_reg_298 |   16   |
|     acc_reg_337    |   16   |
|     i_1_reg_285    |    7   |
|      i_reg_314     |    7   |
| max_idx_loc_reg_292|    4   |
|   max_val_reg_347  |   16   |
|  mul_ln63_reg_304  |   13   |
|     out_reg_342    |    4   |
|phi_mul_load_reg_309|   16   |
|   phi_mul_reg_278  |   16   |
|  zext_ln29_reg_322 |   64   |
+--------------------+--------+
|        Total       |   190  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_126 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_151 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_my_tanh_fu_184 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   52   ||   4.83  ||    0    ||    27   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   39   |   53   |  5928  |  5684  |    -   |
|   Memory  |   45   |    -   |    -   |   28   |   10   |    0   |
|Multiplexer|    -   |    -   |    4   |    0   |   27   |    -   |
|  Register |    -   |    -   |    -   |   190  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   45   |   39   |   58   |  6146  |  5721  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
