# [2 Bit Parity Generator] (https://github.com/anayk2004/4bitparitygenerator.git)
A 2-bit parity generator is a digital circuit designed to output a parity bit that ensures error detection by indicating whether the total number of '1' bits in the 2-bit input data is even or odd.

Circuit Diagram:
![image](https://github.com/user-attachments/assets/700f30b7-2d64-470a-b991-23c9bdc205cf)

Parameters:

Case 1: Channel Width (W) = 20.35, Channel Length (L) = 0.165
![image](https://github.com/user-attachments/assets/79f43caa-a8b5-4e9c-b7f3-c619dae8b33b)


Case 2: Channel Width (W) = 40.31, Channel Length (L) = 0.165
![image](https://github.com/user-attachments/assets/45b44284-1778-48f2-9a1d-5acf7de5483c)


Case 3: Channel Width (W) = 5.4, Channel Length (L) = 0.18
![image](https://github.com/user-attachments/assets/0529e753-02db-4cb6-aff4-584c51120fc3)

## Acknowledgement

* Inderjit Singh Dhanjal, Assistant Professor, K.J.Somaiya College of Engineering

* Kunal Ghosh, Director, VSD Corp. Pvt. Ltd.

## Contact Information

* Anay Khanolkar, Department of ELectronics and Computer Engineering, K.J. Somaiya College of Engineering - [anay.khanolkar@somaiya.edu](url)
  
* Inderjit Singh Dhanjal, Assistant Professor, K.J.Somaiya College of Engineering - [inderjitsingh@somaiya.edu](url)
  
* Kunal Ghosh, Director, VSD Corp. Pvt. Ltd. - [[kunalghosh@gmail.com]](url)(mailto:kunalghosh@gmail.com)




