// Seed: 2199617896
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input wand id_11
    , id_16,
    input uwire id_12,
    output supply1 id_13,
    input tri1 id_14
);
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4
);
  assign id_4 = 1;
  id_6 :
  assert property (@(posedge id_6) id_6)
  else $display(1'd0, 1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_2,
      id_4,
      id_2,
      id_0,
      id_4,
      id_0,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_13 = 0;
endmodule
