[Inputs]
clk
rst
inc
uphdnl
[Outputs]
a
b
c
d
e
f
g
=anode[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel topLevel

