Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Thu Feb 10 17:46:43 2022
| Host             : Sanchez-HP-Laptop-15-da0xxx running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file nexys4ddr_power.rpt
| Design           : nexys4ddr
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 38.197 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 37.318                           |
| Device Static (W)        | 0.879                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     6.839 |     7089 |       --- |             --- |
|   LUT as Logic           |     5.503 |     3324 |     63400 |            5.24 |
|   CARRY4                 |     0.832 |      364 |     15850 |            2.30 |
|   Register               |     0.269 |     2635 |    126800 |            2.08 |
|   LUT as Distributed RAM |     0.227 |      104 |     19000 |            0.55 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.002 |        8 |     63400 |            0.01 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     9.442 |     5706 |       --- |             --- |
| Block RAM                |     5.432 |      134 |       135 |           99.26 |
| DSPs                     |     0.209 |        1 |       240 |            0.42 |
| I/O                      |    15.395 |       72 |       210 |           34.29 |
| Static Power             |     0.879 |          |           |                 |
| Total                    |    38.197 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |    22.130 |      21.527 |      0.603 | Unspecified | NA         |
| Vccaux    |       1.800 |     0.654 |       0.562 |      0.093 | Unspecified | NA         |
| Vcco33    |       3.300 |     4.341 |       4.337 |      0.004 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.528 |       0.468 |      0.060 | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| nexys4ddr                     |    37.318 |
|   picorv32                    |     7.620 |
|     cpuregs_reg_r1_0_63_0_2   |     0.020 |
|     cpuregs_reg_r1_0_63_12_14 |     0.014 |
|     cpuregs_reg_r1_0_63_15_17 |     0.018 |
|     cpuregs_reg_r1_0_63_18_20 |     0.013 |
|     cpuregs_reg_r1_0_63_21_23 |     0.013 |
|     cpuregs_reg_r1_0_63_24_26 |     0.014 |
|     cpuregs_reg_r1_0_63_27_29 |     0.016 |
|     cpuregs_reg_r1_0_63_30_31 |     0.013 |
|     cpuregs_reg_r1_0_63_3_5   |     0.016 |
|     cpuregs_reg_r1_0_63_6_8   |     0.012 |
|     cpuregs_reg_r1_0_63_9_11  |     0.015 |
|     cpuregs_reg_r2_0_63_0_2   |     0.024 |
|     cpuregs_reg_r2_0_63_12_14 |     0.024 |
|     cpuregs_reg_r2_0_63_15_17 |     0.026 |
|     cpuregs_reg_r2_0_63_18_20 |     0.024 |
|     cpuregs_reg_r2_0_63_21_23 |     0.025 |
|     cpuregs_reg_r2_0_63_24_26 |     0.026 |
|     cpuregs_reg_r2_0_63_27_29 |     0.028 |
|     cpuregs_reg_r2_0_63_30_31 |     0.021 |
|     cpuregs_reg_r2_0_63_3_5   |     0.028 |
|     cpuregs_reg_r2_0_63_6_8   |     0.029 |
|     cpuregs_reg_r2_0_63_9_11  |     0.028 |
|     pcpi_div                  |     0.824 |
|     pcpi_mul                  |     0.639 |
|   servomotor                  |     0.348 |
|   ultrasonido                 |     1.482 |
|     freq1                     |     0.166 |
+-------------------------------+-----------+


