<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>DIV—Unsigned Divide</title>
</head>
<body>
<h1 id="div-unsigned-divide">DIV—Unsigned Divide</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>F6 /6</td>
	<td>DIV r/m8</td>
	<td>M</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Unsigned divide AX by r/m8, with result stored in AL ← Quotient, AH ← Remainder.</td>
</tr>
<tr>
	<td>REX + F6 /6</td>
	<td>DIV r/m8*</td>
	<td>M</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Unsigned divide AX by r/m8, with result stored in AL ← Quotient, AH ← Remainder.</td>
</tr>
<tr>
	<td>F7 /6</td>
	<td>DIV r/m16</td>
	<td>M</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Unsigned divide DX:AX by r/m16, with result stored in AX ← Quotient, DX ← Remainder.</td>
</tr>
<tr>
	<td>F7 /6</td>
	<td>DIV r/m32</td>
	<td>M</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Unsigned divide EDX:EAX by r/m32, with result stored in EAX ← Quotient, EDX ←Remainder.</td>
</tr>
<tr>
	<td>REX.W + F7 /6</td>
	<td>DIV r/m64</td>
	<td>M</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Unsigned divide RDX:RAX by r/m64, with result stored in RAX ← Quotient, RDX ←Remainder.</td>
</tr>
</table>
<p class="notes">Notes: * In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>M</td>
	<td>ModRM:r/m (w)</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Divides unsigned the value in the AX, DX:AX, EDX:EAX, or RDX:RAX registers (dividend) by the source operand (divisor) and stores the result in the AX (AH:AL), DX:AX, EDX:EAX, or RDX:RAX registers. The source operand can be a general-purpose register or a memory location. The action of this instruction depends on the operand size (dividend/divisor). Division using 64-bit operand is available only in 64-bit mode.</p>
<p>Non-integral results are truncated (chopped) towards 0. The remainder is always less than the divisor in magnitude. Overflow is indicated with the #DE (divide error) exception rather than with the CF flag.</p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. In 64-bit mode when REX.W is applied, the instruction divides the unsigned value in RDX:RAX by the source operand and stores the quotient in RAX, the remainder in RDX.</p>
<p>See the summary chart at the beginning of this section for encoding data and limits. See Table 3-25.</p>
<table>
<tr>
	<td>Table 3-25. Divisor</td>
	<td>DIV Action Maximum Quotient</td>
</tr>
<tr>
	<td>r/m8</td>
	<td>255</td>
</tr>
<tr>
	<td>r/m16</td>
	<td>65,535</td>
</tr>
<tr>
	<td>r/m32</td>
	<td>232 − 1</td>
</tr>
<tr>
	<td>r/m64</td>
	<td>264 − 1quadword</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>IF SRC = 0
  THEN #DE; FI; (* Divide Error *)
IF OperandSize = 8 (* Word/Byte Operation *)
  THEN
     temp ← AX / SRC;
     IF temp &gt; FFH
       THEN #DE; (* Divide error *)
       ELSE
          AL ← temp;
          AH ← AX MOD SRC;
     FI;
  ELSE IF OperandSize = 16 (* Doubleword/word operation *)
     THEN
       temp ← DX:AX / SRC;
       IF temp &gt; FFFFH
          THEN #DE; (* Divide error *)
       ELSE
          AX ← temp;
          DX ← DX:AX MOD SRC;
       FI;
     FI;
  ELSE IF Operandsize = 32 (* Quadword/doubleword operation *)
     THEN
       temp ← EDX:EAX / SRC;
       IF temp &gt; FFFFFFFFH
          THEN #DE; (* Divide error *)
       ELSE
          EAX ← temp;
          EDX ← EDX:EAX MOD SRC;
       FI;
     FI;
  ELSE IF 64-Bit Mode and Operandsize = 64 (* Doublequadword/quadword operation *)
     THEN
       temp ← RDX:RAX / SRC;
       IF temp &gt; FFFFFFFFFFFFFFFFH
          THEN #DE; (* Divide error *)
       ELSE
          RAX ← temp;
          RDX ← RDX:RAX MOD SRC;
       FI;
     FI;
FI;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>The CF, OF, SF, ZF, AF, and PF flags are undefined.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#DE</td>
	<td>If the source operand (divisor) is 0If the quotient is too large for the designated register.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#DE</td>
	<td>If the source operand (divisor) is 0. If the quotient is too large for the designated register.</td>
</tr>
<tr>
	<td>#GP</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#DE</td>
	<td>If the source operand (divisor) is 0. If the quotient is too large for the designated register.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#SS(0)</td>
	<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#DE</td>
	<td>If the source operand (divisor) is 0If the quotient is too large for the designated register.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
</body>
</html>
