{
    "CMSSW_7_4_X_2015-02-21-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-06-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-01-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-17-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-06-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-09-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-10-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-11-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-06-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-09-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-07-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-06-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-07-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-07-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-11-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-12-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-10-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-08-0200_INCOMPLETE": "slc6_amd64_gcc491"
}