// Seed: 1209476541
module module_0;
  wor id_1 = id_1++;
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output tri1  id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  wor   id_6,
    output tri0  id_7
);
  always @((1) or negedge id_4) id_7 = (id_5);
  id_9 :
  assert property (@(posedge 1 == 1) 1)
  else $display;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_11;
endmodule
