Analysis & Synthesis report for project
Tue Nov 26 15:06:01 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |project|state_rn
 11. State Machine - |project|sound:s1|avconf:avc|mSetup_ST
 12. State Machine - |project|KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver
 13. State Machine - |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 14. State Machine - |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 21. Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated
 25. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |project
 27. Parameter Settings for User Entity Instance: KEYBOARD:K1
 28. Parameter Settings for User Entity Instance: KEYBOARD:K1|PS2_Controller:PS2
 29. Parameter Settings for User Entity Instance: KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 30. Parameter Settings for User Entity Instance: sound:s1
 31. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 32. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 33. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 34. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 36. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 37. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 38. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 39. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 41. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: sound:s1|avconf:avc
 44. Parameter Settings for User Entity Instance: endcolor:m2|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: vga_adapter:VGA
 46. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 47. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 48. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 50. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 51. Parameter Settings for Inferred Entity Instance: scoreincrements:s4|lpm_divide:Mod0
 52. Parameter Settings for Inferred Entity Instance: scoreincrements:s4|lpm_divide:Div0
 53. scfifo Parameter Settings by Entity Instance
 54. altpll Parameter Settings by Entity Instance
 55. altsyncram Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "sound:s1|avconf:avc|I2C_Controller:u0"
 57. Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 58. Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 59. Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 60. Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller"
 61. Port Connectivity Checks: "sound:s1"
 62. Port Connectivity Checks: "KEYBOARD:K1|PS2_Controller:PS2"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 26 15:06:01 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 566                                         ;
; Total pins                      ; 111                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,584                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-10        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+-----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                     ; Library ;
+-----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; project.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v                         ;         ;
; endcolor.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/endcolor.v                        ;         ;
; keyboard.v                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/keyboard.v                        ;         ;
; ps2_controller.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/ps2_controller.v                  ;         ;
; altera_up_ps2_data_in.v           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_ps2_data_in.v           ;         ;
; altera_up_ps2_command_out.v       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_ps2_command_out.v       ;         ;
; sound.v                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/sound.v                           ;         ;
; audio_controller.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_controller.v                ;         ;
; altera_up_clock_edge.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_clock_edge.v            ;         ;
; altera_up_audio_in_deserializer.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_in_deserializer.v ;         ;
; altera_up_audio_bit_counter.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_bit_counter.v     ;         ;
; altera_up_sync_fifo.v             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_sync_fifo.v             ;         ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                ;         ;
; a_regfifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                             ;         ;
; a_dpfifo.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                              ;         ;
; a_i2fifo.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                              ;         ;
; a_fffifo.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                              ;         ;
; a_f2fifo.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                              ;         ;
; aglobal181.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                            ;         ;
; db/scfifo_7ba1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/scfifo_7ba1.tdf                ;         ;
; db/a_dpfifo_q2a1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf              ;         ;
; db/altsyncram_n3i1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_n3i1.tdf            ;         ;
; db/cmpr_6l8.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cmpr_6l8.tdf                   ;         ;
; db/cntr_h2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cntr_h2b.tdf                   ;         ;
; db/cntr_u27.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cntr_u27.tdf                   ;         ;
; db/cntr_i2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cntr_i2b.tdf                   ;         ;
; altera_up_audio_out_serializer.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_out_serializer.v  ;         ;
; audio_clock.v                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_clock.v                     ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/audio_clock_altpll.v           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/audio_clock_altpll.v           ;         ;
; avconf.v                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v                          ;         ;
; i2c_controller.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/i2c_controller.v                  ;         ;
; scoreincrements.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v                 ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_3gg1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_3gg1.tdf            ;         ;
; endcolor.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/endcolor.mif                      ;         ;
; db/decode_01a.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/decode_01a.tdf                 ;         ;
; db/mux_ifb.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/mux_ifb.tdf                    ;         ;
; vga_adapter.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v                     ;         ;
; vga_address_translator.v          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_address_translator.v          ;         ;
; db/altsyncram_usm1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_usm1.tdf            ;         ;
; image.colour.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/image.colour.mif                  ;         ;
; db/decode_7la.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/decode_7la.tdf                 ;         ;
; vga_pll.v                         ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_pll.v                         ;         ;
; db/altpll_80u.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altpll_80u.tdf                 ;         ;
; vga_controller.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_controller.v                  ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                            ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                           ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                       ;         ;
; db/lpm_divide_82m.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/lpm_divide_82m.tdf             ;         ;
; db/sign_div_unsign_bkh.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/sign_div_unsign_bkh.tdf        ;         ;
; db/alt_u_div_sse.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/alt_u_div_sse.tdf              ;         ;
; db/lpm_divide_5am.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/lpm_divide_5am.tdf             ;         ;
+-----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 561            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 965            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 144            ;
;     -- 5 input functions                    ; 116            ;
;     -- 4 input functions                    ; 71             ;
;     -- <=3 input functions                  ; 631            ;
;                                             ;                ;
; Dedicated logic registers                   ; 566            ;
;                                             ;                ;
; I/O pins                                    ; 111            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 131584         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 620            ;
; Total fan-out                               ; 7477           ;
; Average fan-out                             ; 3.92           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |project                                                         ; 965 (187)           ; 566 (66)                  ; 131584            ; 0          ; 111  ; 0            ; |project                                                                                                                                                                                                                                           ; project                         ; work         ;
;    |KEYBOARD:K1|                                                 ; 109 (5)             ; 93 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |project|KEYBOARD:K1                                                                                                                                                                                                                               ; KEYBOARD                        ; work         ;
;       |PS2_Controller:PS2|                                       ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |project|KEYBOARD:K1|PS2_Controller:PS2                                                                                                                                                                                                            ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|             ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                  ; Altera_UP_PS2_Command_Out       ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                     ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                          ; Altera_UP_PS2_Data_In           ; work         ;
;    |endcolor:m2|                                                 ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |project|endcolor:m2                                                                                                                                                                                                                               ; endcolor                        ; work         ;
;       |altsyncram:altsyncram_component|                          ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |project|endcolor:m2|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                      ; work         ;
;          |altsyncram_3gg1:auto_generated|                        ; 3 (0)               ; 2 (2)                     ; 57600             ; 0          ; 0    ; 0            ; |project|endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated                                                                                                                                                                ; altsyncram_3gg1                 ; work         ;
;             |decode_01a:rden_decode|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|decode_01a:rden_decode                                                                                                                                         ; decode_01a                      ; work         ;
;    |half_second_counter:a1|                                      ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |project|half_second_counter:a1                                                                                                                                                                                                                    ; half_second_counter             ; work         ;
;    |randomGen:u1|                                                ; 36 (36)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |project|randomGen:u1                                                                                                                                                                                                                              ; randomGen                       ; work         ;
;    |scoreincrements:s4|                                          ; 163 (45)            ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4                                                                                                                                                                                                                        ; scoreincrements                 ; work         ;
;       |HEX:H0|                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|HEX:H0                                                                                                                                                                                                                 ; HEX                             ; work         ;
;       |HEX:H1|                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|HEX:H1                                                                                                                                                                                                                 ; HEX                             ; work         ;
;       |lpm_divide:Div0|                                          ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Div0                                                                                                                                                                                                        ; lpm_divide                      ; work         ;
;          |lpm_divide_5am:auto_generated|                         ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                                                                                                                          ; lpm_divide_5am                  ; work         ;
;             |sign_div_unsign_bkh:divider|                        ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                              ; sign_div_unsign_bkh             ; work         ;
;                |alt_u_div_sse:divider|                           ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                        ; alt_u_div_sse                   ; work         ;
;       |lpm_divide:Mod0|                                          ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Mod0                                                                                                                                                                                                        ; lpm_divide                      ; work         ;
;          |lpm_divide_82m:auto_generated|                         ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                                                                                                                                          ; lpm_divide_82m                  ; work         ;
;             |sign_div_unsign_bkh:divider|                        ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                              ; sign_div_unsign_bkh             ; work         ;
;                |alt_u_div_sse:divider|                           ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|scoreincrements:s4|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                        ; alt_u_div_sse                   ; work         ;
;    |sound:s1|                                                    ; 369 (77)            ; 281 (21)                  ; 16384             ; 0          ; 0    ; 0            ; |project|sound:s1                                                                                                                                                                                                                                  ; sound                           ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 206 (4)             ; 186 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 48 (3)              ; 72 (36)                   ; 8192              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 18 (0)              ; 15 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 18 (0)              ; 15 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 18 (0)              ; 15 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 18 (2)              ; 15 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 1 (1)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 18 (0)              ; 15 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 18 (0)              ; 15 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 18 (0)              ; 15 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 18 (2)              ; 15 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 1 (1)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 151 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 86 (53)             ; 74 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 33 (33)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |project|sound:s1|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |vga_adapter:VGA|                                             ; 65 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                                                                                                                                                           ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 6 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                    ; altsyncram                      ; work         ;
;          |altsyncram_usm1:auto_generated|                        ; 6 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated                                                                                                                                                                     ; altsyncram_usm1                 ; work         ;
;             |decode_01a:rden_decode_b|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_01a:rden_decode_b                                                                                                                                            ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_7la:decode2                                                                                                                                                  ; decode_7la                      ; work         ;
;       |vga_address_translator:user_input_translator|             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                              ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                ; 47 (37)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                 ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                    ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                             ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                     ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                           ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; endcolor.mif     ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None             ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None             ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None             ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None             ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; image.colour.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |project|endcolor:m2 ; endcolor.v      ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |project|state_rn                                                          ;
+-----------------------+-----------------------+--------------------+-----------------------+
; Name                  ; state_rn.START_SCREEN ; state_rn.game_over ; state_rn.GAME_RUNNING ;
+-----------------------+-----------------------+--------------------+-----------------------+
; state_rn.START_SCREEN ; 0                     ; 0                  ; 0                     ;
; state_rn.GAME_RUNNING ; 1                     ; 0                  ; 1                     ;
; state_rn.game_over    ; 1                     ; 1                  ; 0                     ;
+-----------------------+-----------------------+--------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |project|sound:s1|avconf:avc|mSetup_ST            ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                               ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; legRightColour[1]                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; legLeftColour[1]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                            ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                            ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                            ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                             ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                             ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                             ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; dinoPattern[7][3][1]                                                                                                                                                                                                                                        ; Merged with dinoPattern[7][6][1]                                                                                                                                                                                                             ;
; legRightColour[2]                                                                                                                                                                                                                                           ; Merged with legRightColour[0]                                                                                                                                                                                                                ;
; legLeftColour[2]                                                                                                                                                                                                                                            ; Merged with legLeftColour[0]                                                                                                                                                                                                                 ;
; dinoPattern[7][6][2]                                                                                                                                                                                                                                        ; Merged with dinoPattern[7][6][0]                                                                                                                                                                                                             ;
; dinoPattern[7][3][2]                                                                                                                                                                                                                                        ; Merged with dinoPattern[7][3][0]                                                                                                                                                                                                             ;
; KEYBOARD:K1|HEX0_dis[1,4,5]                                                                                                                                                                                                                                 ; Merged with KEYBOARD:K1|HEX0_dis[0]                                                                                                                                                                                                          ;
; KEYBOARD:K1|HEX1_dis[1..5]                                                                                                                                                                                                                                  ; Merged with KEYBOARD:K1|HEX0_dis[0]                                                                                                                                                                                                          ;
; KEYBOARD:K1|HEX0_dis[3]                                                                                                                                                                                                                                     ; Merged with KEYBOARD:K1|HEX0_dis[2]                                                                                                                                                                                                          ;
; KEYBOARD:K1|HEX1_dis[0]                                                                                                                                                                                                                                     ; Merged with KEYBOARD:K1|HEX0_dis[2]                                                                                                                                                                                                          ;
; KEYBOARD:K1|up_pressed_key                                                                                                                                                                                                                                  ; Merged with KEYBOARD:K1|HEX0_dis[2]                                                                                                                                                                                                          ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                                  ; Merged with KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                          ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with sound:s1|avconf:avc|I2C_Controller:u0|SD[18]                                                                                                                                                                                     ;
; sound:s1|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with sound:s1|avconf:avc|mI2C_DATA[18]                                                                                                                                                                                                ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[1..6]                         ; Merged with sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0] ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                        ; Merged with sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0] ;
; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|HEX0_dis[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|HEX1_dis[6]                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; sound:s1|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; sound:s1|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; state_rn.game_over                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 103                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                    ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
; KEYBOARD:K1|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; KEYBOARD:K1|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                          ;                           ; KEYBOARD:K1|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                          ;                           ; KEYBOARD:K1|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                          ;                           ; KEYBOARD:K1|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                          ;                           ; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                          ;                           ; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                          ;                           ; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; KEYBOARD:K1|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                          ; due to stuck port data_in ; KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; sound:s1|avconf:avc|mI2C_DATA[23]                                        ; Stuck at GND              ; sound:s1|avconf:avc|I2C_Controller:u0|SD[23]                                                                              ;
;                                                                          ; due to stuck port data_in ;                                                                                                                           ;
; sound:s1|avconf:avc|mI2C_DATA[19]                                        ; Stuck at GND              ; sound:s1|avconf:avc|I2C_Controller:u0|SD[19]                                                                              ;
;                                                                          ; due to stuck port data_in ;                                                                                                                           ;
; sound:s1|avconf:avc|mI2C_DATA[17]                                        ; Stuck at GND              ; sound:s1|avconf:avc|I2C_Controller:u0|SD[17]                                                                              ;
;                                                                          ; due to stuck port data_in ;                                                                                                                           ;
; sound:s1|avconf:avc|mI2C_DATA[16]                                        ; Stuck at GND              ; sound:s1|avconf:avc|I2C_Controller:u0|SD[16]                                                                              ;
;                                                                          ; due to stuck port data_in ;                                                                                                                           ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 566   ;
; Number of registers using Synchronous Clear  ; 377   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 346   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; dinoY[1]                                            ; 9       ;
; dinoY[6]                                            ; 10      ;
; dinoY[4]                                            ; 8       ;
; dinoY[3]                                            ; 8       ;
; cactusOneX[5]                                       ; 12      ;
; cactusOneX[7]                                       ; 8       ;
; colour[2]                                           ; 1       ;
; colour[1]                                           ; 1       ;
; colour[0]                                           ; 1       ;
; key2_release                                        ; 2       ;
; sound:s1|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 14      ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 12      ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 22      ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 21      ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 21      ;
; sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 18      ;
; randomGen:u1|Q[0]                                   ; 3       ;
; randomGen:u1|Q[2]                                   ; 1       ;
; sound:s1|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; Total number of inverted registers = 20             ;         ;
+-----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|dinoY[0]                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|cactusOneX[3]                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|scoreincrements:s4|count[3]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |project|half_second_counter:a1|clock_counter[16]                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |project|scoreincrements:s4|clock_counter[22]                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |project|KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                                                     ;
; 5:1                ; 19 bits   ; 57 LEs        ; 0 LEs                ; 57 LEs                 ; Yes        ; |project|sound:s1|delay_cnt[4]                                                                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |project|sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|dinoY[1]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|cactusOneX[5]                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|sound:s1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|mux_ifb:mux3|result_node[2]                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; START_SCREEN   ; 00    ; Unsigned Binary                                ;
; GAME_RUNNING   ; 01    ; Unsigned Binary                                ;
; game_over      ; 10    ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:K1 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; UP             ; 01110101 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:K1|PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------------------+
; Parameter Name   ; Value ; Type                                             ;
+------------------+-------+--------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                   ;
+------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                            ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                            ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                           ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                            ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                            ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                           ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                            ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                            ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                           ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                           ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                           ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                           ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                           ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                           ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                           ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                           ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; FREQUENCY      ; 450   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                     ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                    ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                      ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                    ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                 ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                 ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                 ;
; VCO_MIN                       ; 0                             ; Untyped                                                                 ;
; VCO_MAX                       ; 0                             ; Untyped                                                                 ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                 ;
; PFD_MIN                       ; 0                             ; Untyped                                                                 ;
; PFD_MAX                       ; 0                             ; Untyped                                                                 ;
; M_INITIAL                     ; 0                             ; Untyped                                                                 ;
; M                             ; 0                             ; Untyped                                                                 ;
; N                             ; 1                             ; Untyped                                                                 ;
; M2                            ; 1                             ; Untyped                                                                 ;
; N2                            ; 1                             ; Untyped                                                                 ;
; SS                            ; 1                             ; Untyped                                                                 ;
; C0_HIGH                       ; 0                             ; Untyped                                                                 ;
; C1_HIGH                       ; 0                             ; Untyped                                                                 ;
; C2_HIGH                       ; 0                             ; Untyped                                                                 ;
; C3_HIGH                       ; 0                             ; Untyped                                                                 ;
; C4_HIGH                       ; 0                             ; Untyped                                                                 ;
; C5_HIGH                       ; 0                             ; Untyped                                                                 ;
; C6_HIGH                       ; 0                             ; Untyped                                                                 ;
; C7_HIGH                       ; 0                             ; Untyped                                                                 ;
; C8_HIGH                       ; 0                             ; Untyped                                                                 ;
; C9_HIGH                       ; 0                             ; Untyped                                                                 ;
; C0_LOW                        ; 0                             ; Untyped                                                                 ;
; C1_LOW                        ; 0                             ; Untyped                                                                 ;
; C2_LOW                        ; 0                             ; Untyped                                                                 ;
; C3_LOW                        ; 0                             ; Untyped                                                                 ;
; C4_LOW                        ; 0                             ; Untyped                                                                 ;
; C5_LOW                        ; 0                             ; Untyped                                                                 ;
; C6_LOW                        ; 0                             ; Untyped                                                                 ;
; C7_LOW                        ; 0                             ; Untyped                                                                 ;
; C8_LOW                        ; 0                             ; Untyped                                                                 ;
; C9_LOW                        ; 0                             ; Untyped                                                                 ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C0_PH                         ; 0                             ; Untyped                                                                 ;
; C1_PH                         ; 0                             ; Untyped                                                                 ;
; C2_PH                         ; 0                             ; Untyped                                                                 ;
; C3_PH                         ; 0                             ; Untyped                                                                 ;
; C4_PH                         ; 0                             ; Untyped                                                                 ;
; C5_PH                         ; 0                             ; Untyped                                                                 ;
; C6_PH                         ; 0                             ; Untyped                                                                 ;
; C7_PH                         ; 0                             ; Untyped                                                                 ;
; C8_PH                         ; 0                             ; Untyped                                                                 ;
; C9_PH                         ; 0                             ; Untyped                                                                 ;
; L0_HIGH                       ; 1                             ; Untyped                                                                 ;
; L1_HIGH                       ; 1                             ; Untyped                                                                 ;
; G0_HIGH                       ; 1                             ; Untyped                                                                 ;
; G1_HIGH                       ; 1                             ; Untyped                                                                 ;
; G2_HIGH                       ; 1                             ; Untyped                                                                 ;
; G3_HIGH                       ; 1                             ; Untyped                                                                 ;
; E0_HIGH                       ; 1                             ; Untyped                                                                 ;
; E1_HIGH                       ; 1                             ; Untyped                                                                 ;
; E2_HIGH                       ; 1                             ; Untyped                                                                 ;
; E3_HIGH                       ; 1                             ; Untyped                                                                 ;
; L0_LOW                        ; 1                             ; Untyped                                                                 ;
; L1_LOW                        ; 1                             ; Untyped                                                                 ;
; G0_LOW                        ; 1                             ; Untyped                                                                 ;
; G1_LOW                        ; 1                             ; Untyped                                                                 ;
; G2_LOW                        ; 1                             ; Untyped                                                                 ;
; G3_LOW                        ; 1                             ; Untyped                                                                 ;
; E0_LOW                        ; 1                             ; Untyped                                                                 ;
; E1_LOW                        ; 1                             ; Untyped                                                                 ;
; E2_LOW                        ; 1                             ; Untyped                                                                 ;
; E3_LOW                        ; 1                             ; Untyped                                                                 ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                 ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; L0_PH                         ; 0                             ; Untyped                                                                 ;
; L1_PH                         ; 0                             ; Untyped                                                                 ;
; G0_PH                         ; 0                             ; Untyped                                                                 ;
; G1_PH                         ; 0                             ; Untyped                                                                 ;
; G2_PH                         ; 0                             ; Untyped                                                                 ;
; G3_PH                         ; 0                             ; Untyped                                                                 ;
; E0_PH                         ; 0                             ; Untyped                                                                 ;
; E1_PH                         ; 0                             ; Untyped                                                                 ;
; E2_PH                         ; 0                             ; Untyped                                                                 ;
; E3_PH                         ; 0                             ; Untyped                                                                 ;
; M_PH                          ; 0                             ; Untyped                                                                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                 ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                 ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                          ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:s1|avconf:avc ;
+-----------------+-----------+------------------------------------+
; Parameter Name  ; Value     ; Type                               ;
+-----------------+-----------+------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                     ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                    ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                    ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                    ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                     ;
; I2C_Freq        ; 20000     ; Signed Integer                     ;
; LUT_SIZE        ; 50        ; Signed Integer                     ;
; SET_LIN_L       ; 0         ; Signed Integer                     ;
; SET_LIN_R       ; 1         ; Signed Integer                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                     ;
; POWER_ON        ; 6         ; Signed Integer                     ;
; SET_FORMAT      ; 7         ; Signed Integer                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                     ;
; SET_VIDEO       ; 10        ; Signed Integer                     ;
+-----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endcolor:m2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; endcolor.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_3gg1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+------------------+-----------------+
; Parameter Name          ; Value            ; Type            ;
+-------------------------+------------------+-----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                ; Signed Integer  ;
; MONOCHROME              ; FALSE            ; String          ;
; RESOLUTION              ; 160x120          ; String          ;
; BACKGROUND_IMAGE        ; image.colour.mif ; String          ;
+-------------------------+------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; image.colour.mif     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_usm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer                                 ;
; MONOCHROME              ; FALSE       ; String                                         ;
; RESOLUTION              ; 160x120     ; String                                         ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scoreincrements:s4|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scoreincrements:s4|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                 ;
; Entity Instance            ; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                               ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                      ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                          ;
; Entity Instance               ; sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                      ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; FAST                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; endcolor:m2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 3                                           ;
;     -- NUMWORDS_A                         ; 19200                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 3                                           ;
;     -- NUMWORDS_A                         ; 19200                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 3                                           ;
;     -- NUMWORDS_B                         ; 19200                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound:s1|avconf:avc|I2C_Controller:u0"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                           ;
+--------+--------+----------+-------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                            ;
; locked ; Output ; Info     ; Explicitly unconnected                                            ;
+--------+--------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "sound:s1|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+----------------------------+
; Port                   ; Type  ; Severity ; Details                    ;
+------------------------+-------+----------+----------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected     ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected     ;
+------------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound:s1"                                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; FPGA_I2C_SCLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KEYBOARD:K1|PS2_Controller:PS2"                                                                                                                                       ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 566                         ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 34                          ;
;     ENA               ; 54                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 250                         ;
;     SCLR              ; 83                          ;
;     plain             ; 60                          ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 972                         ;
;     arith             ; 444                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 313                         ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 6                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 478                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 116                         ;
;         6 data inputs ; 144                         ;
;     shared            ; 47                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 111                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 146                         ;
;                       ;                             ;
; Max LUT depth         ; 10.90                       ;
; Average LUT depth     ; 2.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 26 15:05:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 1
    Info (12023): Found entity 2: half_second_counter File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 496
    Info (12023): Found entity 3: randomGen File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 517
Warning (12019): Can't analyze file -- file //VSRV2/D.Homes$/zha14630/Desktop/projecdfdfdfdft.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file endcolor.v
    Info (12023): Found entity 1: endcolor File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/endcolor.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at project.v(37): created implicit net for "FPGA_IC2_SCLK" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 37
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at project.v(285): truncated value with size 32 to match size of target (20) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 285
Warning (10230): Verilog HDL assignment warning at project.v(301): truncated value with size 32 to match size of target (7) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 301
Warning (10230): Verilog HDL assignment warning at project.v(308): truncated value with size 32 to match size of target (7) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 308
Warning (10230): Verilog HDL assignment warning at project.v(315): truncated value with size 32 to match size of target (8) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 315
Warning (10240): Verilog HDL Always Construct warning at project.v(274): inferring latch(es) for variable "dinoX", which holds its previous value in one or more paths through the always construct File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Warning (10230): Verilog HDL assignment warning at project.v(398): truncated value with size 32 to match size of target (15) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 398
Warning (10230): Verilog HDL assignment warning at project.v(424): truncated value with size 32 to match size of target (7) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 424
Warning (10230): Verilog HDL assignment warning at project.v(427): truncated value with size 32 to match size of target (8) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 427
Warning (10030): Net "cactusOne.data_a" at project.v(175) has no driver or initial value, using a default initial value '0' File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 175
Warning (10030): Net "cactusOne.waddr_a" at project.v(175) has no driver or initial value, using a default initial value '0' File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 175
Warning (10030): Net "cactusOne.we_a" at project.v(175) has no driver or initial value, using a default initial value '0' File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 175
Warning (10034): Output port "LEDR[9..2]" at project.v(7) has no driver File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
Warning (10034): Output port "LEDR[0]" at project.v(7) has no driver File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
Warning (10034): Output port "HEX6" at project.v(8) has no driver File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
Warning (10034): Output port "HEX7" at project.v(8) has no driver File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
Warning (10034): Output port "FPGA_I2C_SCLK" at project.v(19) has no driver File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 19
Info (10041): Inferred latch for "dinoX[0]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[1]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[2]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[3]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[4]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[5]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[6]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10041): Inferred latch for "dinoX[7]" at project.v(274) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 274
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "dinoPattern" into its bus
Warning (12125): Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: KEYBOARD File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/keyboard.v Line: 2
Info (12128): Elaborating entity "KEYBOARD" for hierarchy "KEYBOARD:K1" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 35
Warning (12125): Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/ps2_controller.v Line: 9
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "KEYBOARD:K1|PS2_Controller:PS2" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/keyboard.v Line: 387
Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_ps2_data_in.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/ps2_controller.v Line: 247
Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_ps2_command_out.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "KEYBOARD:K1|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/ps2_controller.v Line: 267
Warning (12125): Using design file sound.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sound File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/sound.v Line: 2
Info (12128): Elaborating entity "sound" for hierarchy "sound:s1" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 37
Warning (10230): Verilog HDL assignment warning at sound.v(117): truncated value with size 32 to match size of target (19) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/sound.v Line: 117
Warning (12125): Using design file audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_controller.v Line: 11
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "sound:s1|Audio_Controller:Audio_Controller" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/sound.v Line: 312
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_clock_edge.v Line: 10
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_controller.v Line: 182
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_in_deserializer.v Line: 9
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_controller.v Line: 237
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_bit_counter.v Line: 11
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_in_deserializer.v Line: 159
Warning (12125): Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_sync_fifo.v Line: 9
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_in_deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_sync_fifo.v Line: 115
Info (12130): Elaborated megafunction instantiation "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_sync_fifo.v Line: 115
Info (12133): Instantiated megafunction "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_sync_fifo.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/a_dpfifo_q2a1.tdf Line: 58
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/altera_up_audio_out_serializer.v Line: 9
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_controller.v Line: 265
Warning (12125): Using design file audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_clock.v Line: 39
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_clock.v Line: 94
Info (12133): Instantiated megafunction "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/audio_clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file avconf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: avconf File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 1
Info (12128): Elaborating entity "avconf" for hierarchy "sound:s1|avconf:avc" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/sound.v Line: 319
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 131
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/i2c_controller.v Line: 43
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "sound:s1|avconf:avc|I2C_Controller:u0" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/i2c_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/i2c_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/i2c_controller.v Line: 91
Info (12128): Elaborating entity "half_second_counter" for hierarchy "half_second_counter:a1" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 39
Warning (10230): Verilog HDL assignment warning at project.v(511): truncated value with size 32 to match size of target (26) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 511
Warning (12125): Using design file scoreincrements.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: scoreincrements File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 1
    Info (12023): Found entity 2: HEX File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 76
Info (12128): Elaborating entity "scoreincrements" for hierarchy "scoreincrements:s4" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 100
Warning (10230): Verilog HDL assignment warning at scoreincrements.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 68
Warning (10230): Verilog HDL assignment warning at scoreincrements.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 69
Info (12128): Elaborating entity "HEX" for hierarchy "scoreincrements:s4|HEX:H0" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 71
Info (12128): Elaborating entity "randomGen" for hierarchy "randomGen:u1" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 263
Warning (10230): Verilog HDL assignment warning at project.v(534): truncated value with size 32 to match size of target (25) File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 534
Info (12128): Elaborating entity "endcolor" for hierarchy "endcolor:m2" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 400
Info (12128): Elaborating entity "altsyncram" for hierarchy "endcolor:m2|altsyncram:altsyncram_component" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/endcolor.v Line: 81
Info (12130): Elaborated megafunction instantiation "endcolor:m2|altsyncram:altsyncram_component" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/endcolor.v Line: 81
Info (12133): Instantiated megafunction "endcolor:m2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/endcolor.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "endcolor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3gg1.tdf
    Info (12023): Found entity 1: altsyncram_3gg1 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_3gg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_3gg1" for hierarchy "endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|decode_01a:rden_decode" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_3gg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "endcolor:m2|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|mux_ifb:mux2" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_3gg1.tdf Line: 40
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 51
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 488
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 178
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 178
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 178
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_b" = "3"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "image.colour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usm1.tdf
    Info (12023): Found entity 1: altsyncram_usm1 File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_usm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_usm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_7la:decode2" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altsyncram_usm1.tdf Line: 46
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 201
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_controller.v Line: 8
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/vga_adapter.v Line: 216
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "cactusOne" is uninferred due to inappropriate RAM size File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 175
    Info (276004): RAM logic "sound:s1|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/avconf.v Line: 131
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "scoreincrements:s4|Mod0" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "scoreincrements:s4|Div0" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 68
Info (12130): Elaborated megafunction instantiation "scoreincrements:s4|lpm_divide:Mod0" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 69
Info (12133): Instantiated megafunction "scoreincrements:s4|lpm_divide:Mod0" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 69
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "scoreincrements:s4|lpm_divide:Div0" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 68
Info (12133): Instantiated megafunction "scoreincrements:s4|lpm_divide:Div0" with the following parameter: File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/scoreincrements.v Line: 68
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/lpm_divide_5am.tdf Line: 24
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 7
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 6
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 8
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sound:s1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/ahmed/OneDrive/Desktop/Uni/ECE241/project/Project-New/project.v Line: 4
Info (21057): Implemented 1320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1061 logic cells
    Info (21064): Implemented 146 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 4935 megabytes
    Info: Processing ended: Tue Nov 26 15:06:01 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:11


