hbm_v1_0_16.sv,systemverilog,xil_defaultlib,../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl/hbm_v1_0_16.sv,incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"
hbm_v1_0_vl_rfs.sv,systemverilog,hbm_v1_0_16,../../../ipstatic/hdl/hbm_v1_0_vl_rfs.sv,incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"
hbm_model.sv,systemverilog,xil_defaultlib,../../../../cl_ip.gen/sources_1/ip/cl_hbm/verif/model/hbm_model.sv,incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"
cl_hbm.sv,systemverilog,xil_defaultlib,../../../../cl_ip.gen/sources_1/ip/cl_hbm/sim/cl_hbm.sv,incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"incdir="../../../../cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl"incdir="../../../ipstatic/verif/model"
glbl.v,Verilog,xil_defaultlib,glbl.v
