/*
 * Copyright 2020 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#include <dt-bindings/reset/s32gen1-wkpu.h>

/dts-v1/;
#include "fsl-s32g274a.dtsi"

/ {
	compatible = "fsl,s32g274ardb";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c4 = &i2c4;
	};

	i2c4: i2c@402D8000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x402DC000 0x0 0x10000>;
	};

	wkpu: wkpu@40090000 {
		compatible = "nxp,s32gen1-wkpu";
		reg = <0x0 0x40090000 0x0 0x10000>, /* WKPU */
		      <0x0 0x4007cb04 0x0 0x4>; /* S32G_STDBY_GPR */
		/*
		 * Enable RTC and GPIO166 (J5, pin 30 on S32G274A RDB REV B)
		 * as wake-up sources
		 */
		nxp,irqs = <S32GEN1_WKPU_RTC_IRQ
			    S32GEN1_WKPU_IRQ_RISING
			    S32GEN1_WKPU_PULL_DIS>,
			   <S32GEN1_WKPU_EXT_IRQ(11)
			    S32GEN1_WKPU_IRQ_FALLING
			    S32GEN1_WKPU_PULL_DIS>;

		status = "disabled";
	};
};

/* PMIC */
&i2c4 {
	status = "okay";
	clock-frequency=<100000>;

	vr5510@20 {
		compatible = "fsl,vr5510";
		reg = <0x20>;
		status = "okay";
	};

	vr5510_fsu@21 {
		compatible = "fsl,vr5510";
		reg = <0x21>;
		status = "okay";
	};

};

&wkpu {
	status = "okay";
};
