// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_top_ip_handler_compute_ipv4_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataMetaFifo_dout,
        ipDataMetaFifo_num_data_valid,
        ipDataMetaFifo_fifo_cap,
        ipDataMetaFifo_empty_n,
        ipDataMetaFifo_read,
        ipDataCheckFifo_din,
        ipDataCheckFifo_num_data_valid,
        ipDataCheckFifo_fifo_cap,
        ipDataCheckFifo_full_n,
        ipDataCheckFifo_write,
        iph_subSumsFifoOut_din,
        iph_subSumsFifoOut_num_data_valid,
        iph_subSumsFifoOut_fifo_cap,
        iph_subSumsFifoOut_full_n,
        iph_subSumsFifoOut_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ipDataMetaFifo_dout;
input  [1:0] ipDataMetaFifo_num_data_valid;
input  [1:0] ipDataMetaFifo_fifo_cap;
input   ipDataMetaFifo_empty_n;
output   ipDataMetaFifo_read;
output  [576:0] ipDataCheckFifo_din;
input  [6:0] ipDataCheckFifo_num_data_valid;
input  [6:0] ipDataCheckFifo_fifo_cap;
input   ipDataCheckFifo_full_n;
output   ipDataCheckFifo_write;
output  [543:0] iph_subSumsFifoOut_din;
input  [1:0] iph_subSumsFifoOut_num_data_valid;
input  [1:0] iph_subSumsFifoOut_fifo_cap;
input   iph_subSumsFifoOut_full_n;
output   iph_subSumsFifoOut_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataMetaFifo_read;
reg ipDataCheckFifo_write;
reg iph_subSumsFifoOut_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_384_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_3956;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_3956_pp0_iter1_reg;
reg   [0:0] cics_firstWord_load_reg_4084;
reg    ap_predicate_op592_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_5;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    ipDataMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    ipDataCheckFifo_blk_n;
reg    iph_subSumsFifoOut_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] ipDataMetaFifo_read_reg_3960;
reg   [0:0] tmp_last_V_reg_4028;
wire   [576:0] trunc_ln174_fu_881_p1;
reg   [576:0] trunc_ln174_reg_4079;
wire   [0:0] cics_firstWord_load_load_fu_885_p1;
wire   [16:0] select_ln1073_fu_1081_p3;
reg   [16:0] select_ln1073_reg_4088;
wire   [16:0] select_ln1073_1_fu_1158_p3;
reg   [16:0] select_ln1073_1_reg_4093;
wire   [16:0] select_ln1073_2_fu_1251_p3;
reg   [16:0] select_ln1073_2_reg_4098;
wire   [16:0] select_ln1073_3_fu_1328_p3;
reg   [16:0] select_ln1073_3_reg_4103;
wire   [16:0] select_ln1073_4_fu_1412_p3;
reg   [16:0] select_ln1073_4_reg_4108;
wire   [16:0] select_ln1073_5_fu_1489_p3;
reg   [16:0] select_ln1073_5_reg_4113;
wire   [16:0] select_ln1073_6_fu_1582_p3;
reg   [16:0] select_ln1073_6_reg_4118;
wire   [16:0] select_ln1073_7_fu_1659_p3;
reg   [16:0] select_ln1073_7_reg_4123;
wire   [16:0] select_ln1073_8_fu_1743_p3;
reg   [16:0] select_ln1073_8_reg_4128;
wire   [16:0] select_ln1073_9_fu_1820_p3;
reg   [16:0] select_ln1073_9_reg_4133;
wire   [16:0] select_ln1073_10_fu_1904_p3;
reg   [16:0] select_ln1073_10_reg_4138;
wire   [16:0] select_ln1073_11_fu_1981_p3;
reg   [16:0] select_ln1073_11_reg_4143;
wire   [16:0] select_ln1073_12_fu_2065_p3;
reg   [16:0] select_ln1073_12_reg_4148;
wire   [16:0] select_ln1073_13_fu_2142_p3;
reg   [16:0] select_ln1073_13_reg_4153;
wire   [16:0] select_ln1073_14_fu_2227_p3;
reg   [16:0] select_ln1073_14_reg_4158;
wire   [16:0] select_ln1073_15_fu_2304_p3;
reg   [16:0] select_ln1073_15_reg_4163;
wire   [16:0] select_ln1073_16_fu_2388_p3;
reg   [16:0] select_ln1073_16_reg_4168;
wire   [16:0] select_ln1073_17_fu_2465_p3;
reg   [16:0] select_ln1073_17_reg_4173;
wire   [16:0] select_ln1073_18_fu_2549_p3;
reg   [16:0] select_ln1073_18_reg_4178;
wire   [16:0] select_ln1073_19_fu_2626_p3;
reg   [16:0] select_ln1073_19_reg_4183;
wire   [16:0] select_ln1073_20_fu_2710_p3;
reg   [16:0] select_ln1073_20_reg_4188;
wire   [16:0] select_ln1073_21_fu_2787_p3;
reg   [16:0] select_ln1073_21_reg_4193;
wire   [16:0] select_ln1073_22_fu_2871_p3;
reg   [16:0] select_ln1073_22_reg_4198;
wire   [16:0] select_ln1073_23_fu_2948_p3;
reg   [16:0] select_ln1073_23_reg_4203;
wire   [16:0] select_ln1073_24_fu_3032_p3;
reg   [16:0] select_ln1073_24_reg_4208;
wire   [16:0] select_ln1073_25_fu_3109_p3;
reg   [16:0] select_ln1073_25_reg_4213;
wire   [16:0] select_ln1073_26_fu_3193_p3;
reg   [16:0] select_ln1073_26_reg_4218;
wire   [16:0] select_ln1073_27_fu_3270_p3;
reg   [16:0] select_ln1073_27_reg_4223;
wire   [16:0] select_ln1073_28_fu_3354_p3;
reg   [16:0] select_ln1073_28_reg_4228;
wire   [16:0] select_ln1073_29_fu_3431_p3;
reg   [16:0] select_ln1073_29_reg_4233;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4;
wire   [0:0] icmp_ln1073_fu_1032_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4;
wire   [0:0] icmp_ln1073_1_fu_1202_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4;
wire   [0:0] icmp_ln1073_2_fu_1363_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4;
wire   [0:0] icmp_ln1073_3_fu_1533_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4;
wire   [0:0] icmp_ln1073_4_fu_1694_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4;
wire   [0:0] icmp_ln1073_5_fu_1855_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4;
wire   [0:0] icmp_ln1073_6_fu_2016_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4;
wire   [0:0] tmp_18_fu_2177_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4;
wire   [0:0] icmp_ln1073_7_fu_2339_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4;
wire   [0:0] icmp_ln1073_8_fu_2500_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4;
wire   [0:0] icmp_ln1073_9_fu_2661_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4;
wire   [0:0] icmp_ln1073_10_fu_2822_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4;
wire   [0:0] icmp_ln1073_11_fu_2983_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4;
wire   [0:0] icmp_ln1073_12_fu_3144_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4;
wire   [0:0] icmp_ln1073_13_fu_3305_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863;
wire   [0:0] or_ln566_fu_3440_p2;
wire   [16:0] select_ln566_fu_3450_p3;
wire   [0:0] or_ln566_1_fu_3445_p2;
wire   [16:0] select_ln566_1_fu_3457_p3;
wire   [16:0] select_ln566_2_fu_3469_p3;
wire   [0:0] or_ln566_2_fu_3464_p2;
wire   [16:0] select_ln566_3_fu_3476_p3;
wire   [16:0] select_ln566_4_fu_3488_p3;
wire   [0:0] or_ln566_3_fu_3483_p2;
wire   [16:0] select_ln566_5_fu_3495_p3;
wire   [16:0] select_ln566_6_fu_3507_p3;
wire   [0:0] or_ln566_4_fu_3502_p2;
wire   [16:0] select_ln566_7_fu_3514_p3;
wire   [16:0] select_ln566_8_fu_3526_p3;
wire   [0:0] or_ln566_5_fu_3521_p2;
wire   [16:0] select_ln566_9_fu_3533_p3;
wire   [16:0] select_ln566_10_fu_3545_p3;
wire   [0:0] or_ln566_6_fu_3540_p2;
wire   [16:0] select_ln566_11_fu_3552_p3;
wire   [16:0] select_ln566_12_fu_3564_p3;
wire   [0:0] or_ln566_7_fu_3559_p2;
wire   [16:0] select_ln566_13_fu_3571_p3;
wire   [16:0] select_ln566_14_fu_3583_p3;
wire   [0:0] or_ln566_8_fu_3578_p2;
wire   [16:0] select_ln566_15_fu_3590_p3;
wire   [16:0] select_ln566_16_fu_3602_p3;
wire   [0:0] or_ln566_9_fu_3597_p2;
wire   [16:0] select_ln566_17_fu_3609_p3;
wire   [16:0] select_ln566_18_fu_3621_p3;
wire   [0:0] or_ln566_10_fu_3616_p2;
wire   [16:0] select_ln566_19_fu_3628_p3;
wire   [16:0] select_ln566_20_fu_3640_p3;
wire   [0:0] or_ln566_11_fu_3635_p2;
wire   [16:0] select_ln566_21_fu_3647_p3;
wire   [16:0] select_ln566_22_fu_3659_p3;
wire   [0:0] or_ln566_12_fu_3654_p2;
wire   [16:0] select_ln566_23_fu_3666_p3;
wire   [16:0] select_ln566_24_fu_3678_p3;
wire   [0:0] or_ln566_13_fu_3673_p2;
wire   [16:0] select_ln566_25_fu_3685_p3;
wire   [16:0] select_ln566_26_fu_3697_p3;
wire   [0:0] or_ln566_14_fu_3692_p2;
wire   [16:0] select_ln566_27_fu_3704_p3;
wire   [16:0] select_ln566_28_fu_3716_p3;
wire   [0:0] or_ln566_15_fu_3711_p2;
wire   [16:0] select_ln566_29_fu_3723_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln674_1_fu_1021_p1;
wire   [7:0] tmp_i_i_fu_1012_p4;
wire   [3:0] trunc_ln674_fu_1009_p1;
wire   [15:0] p_Result_s_fu_1024_p3;
wire   [16:0] zext_ln886_fu_1039_p1;
wire   [16:0] add_ln886_fu_1047_p2;
wire   [0:0] tmp_fu_1053_p3;
wire   [15:0] zext_ln1715_fu_1061_p1;
wire   [15:0] add_ln232_30_fu_1065_p2;
wire   [15:0] trunc_ln886_fu_1043_p1;
wire   [15:0] add_ln232_fu_1071_p2;
wire   [16:0] zext_ln559_fu_1077_p1;
wire   [7:0] tmp_6_i157_i_fu_1099_p4;
wire   [7:0] tmp_i156_i_fu_1090_p4;
wire   [15:0] p_Result_1_fu_1108_p3;
wire   [16:0] zext_ln886_1_fu_1116_p1;
wire   [16:0] add_ln886_1_fu_1124_p2;
wire   [0:0] tmp_3_fu_1130_p3;
wire   [15:0] zext_ln1715_1_fu_1138_p1;
wire   [15:0] add_ln232_31_fu_1142_p2;
wire   [15:0] trunc_ln886_1_fu_1120_p1;
wire   [15:0] add_ln232_1_fu_1148_p2;
wire   [16:0] zext_ln559_1_fu_1154_p1;
wire   [7:0] tmp_6_i160_i_fu_1176_p4;
wire   [7:0] tmp_i159_i_fu_1167_p4;
wire   [2:0] tmp_4_fu_1193_p4;
wire   [15:0] p_Result_2_fu_1185_p3;
wire   [16:0] zext_ln886_2_fu_1209_p1;
wire   [16:0] add_ln886_2_fu_1217_p2;
wire   [0:0] tmp_5_fu_1223_p3;
wire   [15:0] zext_ln1715_2_fu_1231_p1;
wire   [15:0] add_ln232_32_fu_1235_p2;
wire   [15:0] trunc_ln886_2_fu_1213_p1;
wire   [15:0] add_ln232_2_fu_1241_p2;
wire   [16:0] zext_ln559_2_fu_1247_p1;
wire   [7:0] tmp_6_i163_i_fu_1269_p4;
wire   [7:0] tmp_i162_i_fu_1260_p4;
wire   [15:0] p_Result_3_fu_1278_p3;
wire   [16:0] zext_ln886_3_fu_1286_p1;
wire   [16:0] add_ln886_3_fu_1294_p2;
wire   [0:0] tmp_6_fu_1300_p3;
wire   [15:0] zext_ln1715_3_fu_1308_p1;
wire   [15:0] add_ln232_33_fu_1312_p2;
wire   [15:0] trunc_ln886_3_fu_1290_p1;
wire   [15:0] add_ln232_3_fu_1318_p2;
wire   [16:0] zext_ln559_3_fu_1324_p1;
wire   [7:0] tmp_6_i166_i_fu_1346_p4;
wire   [7:0] tmp_i165_i_fu_1337_p4;
wire   [15:0] p_Result_4_fu_1355_p3;
wire   [16:0] zext_ln886_4_fu_1370_p1;
wire   [16:0] add_ln886_4_fu_1378_p2;
wire   [0:0] tmp_7_fu_1384_p3;
wire   [15:0] zext_ln1715_4_fu_1392_p1;
wire   [15:0] add_ln232_34_fu_1396_p2;
wire   [15:0] trunc_ln886_4_fu_1374_p1;
wire   [15:0] add_ln232_4_fu_1402_p2;
wire   [16:0] zext_ln559_4_fu_1408_p1;
wire   [7:0] tmp_6_i169_i_fu_1430_p4;
wire   [7:0] tmp_i168_i_fu_1421_p4;
wire   [15:0] p_Result_5_fu_1439_p3;
wire   [16:0] zext_ln886_5_fu_1447_p1;
wire   [16:0] add_ln886_5_fu_1455_p2;
wire   [0:0] tmp_8_fu_1461_p3;
wire   [15:0] zext_ln1715_5_fu_1469_p1;
wire   [15:0] add_ln232_35_fu_1473_p2;
wire   [15:0] trunc_ln886_5_fu_1451_p1;
wire   [15:0] add_ln232_5_fu_1479_p2;
wire   [16:0] zext_ln559_5_fu_1485_p1;
wire   [7:0] tmp_6_i172_i_fu_1507_p4;
wire   [7:0] tmp_i171_i_fu_1498_p4;
wire   [1:0] tmp_9_fu_1524_p4;
wire   [15:0] p_Result_6_fu_1516_p3;
wire   [16:0] zext_ln886_6_fu_1540_p1;
wire   [16:0] add_ln886_6_fu_1548_p2;
wire   [0:0] tmp_10_fu_1554_p3;
wire   [15:0] zext_ln1715_6_fu_1562_p1;
wire   [15:0] add_ln232_36_fu_1566_p2;
wire   [15:0] trunc_ln886_6_fu_1544_p1;
wire   [15:0] add_ln232_6_fu_1572_p2;
wire   [16:0] zext_ln559_6_fu_1578_p1;
wire   [7:0] tmp_6_i175_i_fu_1600_p4;
wire   [7:0] tmp_i174_i_fu_1591_p4;
wire   [15:0] p_Result_7_fu_1609_p3;
wire   [16:0] zext_ln886_7_fu_1617_p1;
wire   [16:0] add_ln886_7_fu_1625_p2;
wire   [0:0] tmp_11_fu_1631_p3;
wire   [15:0] zext_ln1715_7_fu_1639_p1;
wire   [15:0] add_ln232_37_fu_1643_p2;
wire   [15:0] trunc_ln886_7_fu_1621_p1;
wire   [15:0] add_ln232_7_fu_1649_p2;
wire   [16:0] zext_ln559_7_fu_1655_p1;
wire   [7:0] tmp_6_i178_i_fu_1677_p4;
wire   [7:0] tmp_i177_i_fu_1668_p4;
wire   [15:0] p_Result_8_fu_1686_p3;
wire   [16:0] zext_ln886_8_fu_1701_p1;
wire   [16:0] add_ln886_8_fu_1709_p2;
wire   [0:0] tmp_12_fu_1715_p3;
wire   [15:0] zext_ln1715_8_fu_1723_p1;
wire   [15:0] add_ln232_38_fu_1727_p2;
wire   [15:0] trunc_ln886_8_fu_1705_p1;
wire   [15:0] add_ln232_8_fu_1733_p2;
wire   [16:0] zext_ln559_8_fu_1739_p1;
wire   [7:0] tmp_6_i181_i_fu_1761_p4;
wire   [7:0] tmp_i180_i_fu_1752_p4;
wire   [15:0] p_Result_9_fu_1770_p3;
wire   [16:0] zext_ln886_9_fu_1778_p1;
wire   [16:0] add_ln886_9_fu_1786_p2;
wire   [0:0] tmp_13_fu_1792_p3;
wire   [15:0] zext_ln1715_9_fu_1800_p1;
wire   [15:0] add_ln232_39_fu_1804_p2;
wire   [15:0] trunc_ln886_9_fu_1782_p1;
wire   [15:0] add_ln232_9_fu_1810_p2;
wire   [16:0] zext_ln559_9_fu_1816_p1;
wire   [7:0] tmp_6_i184_i_fu_1838_p4;
wire   [7:0] tmp_i183_i_fu_1829_p4;
wire   [15:0] p_Result_10_fu_1847_p3;
wire   [16:0] zext_ln886_10_fu_1862_p1;
wire   [16:0] add_ln886_10_fu_1870_p2;
wire   [0:0] tmp_14_fu_1876_p3;
wire   [15:0] zext_ln1715_10_fu_1884_p1;
wire   [15:0] add_ln232_40_fu_1888_p2;
wire   [15:0] trunc_ln886_10_fu_1866_p1;
wire   [15:0] add_ln232_10_fu_1894_p2;
wire   [16:0] zext_ln559_10_fu_1900_p1;
wire   [7:0] tmp_6_i187_i_fu_1922_p4;
wire   [7:0] tmp_i186_i_fu_1913_p4;
wire   [15:0] p_Result_11_fu_1931_p3;
wire   [16:0] zext_ln886_11_fu_1939_p1;
wire   [16:0] add_ln886_11_fu_1947_p2;
wire   [0:0] tmp_15_fu_1953_p3;
wire   [15:0] zext_ln1715_11_fu_1961_p1;
wire   [15:0] add_ln232_41_fu_1965_p2;
wire   [15:0] trunc_ln886_11_fu_1943_p1;
wire   [15:0] add_ln232_11_fu_1971_p2;
wire   [16:0] zext_ln559_11_fu_1977_p1;
wire   [7:0] tmp_6_i190_i_fu_1999_p4;
wire   [7:0] tmp_i189_i_fu_1990_p4;
wire   [15:0] p_Result_12_fu_2008_p3;
wire   [16:0] zext_ln886_12_fu_2023_p1;
wire   [16:0] add_ln886_12_fu_2031_p2;
wire   [0:0] tmp_16_fu_2037_p3;
wire   [15:0] zext_ln1715_12_fu_2045_p1;
wire   [15:0] add_ln232_42_fu_2049_p2;
wire   [15:0] trunc_ln886_12_fu_2027_p1;
wire   [15:0] add_ln232_12_fu_2055_p2;
wire   [16:0] zext_ln559_12_fu_2061_p1;
wire   [7:0] tmp_6_i193_i_fu_2083_p4;
wire   [7:0] tmp_i192_i_fu_2074_p4;
wire   [15:0] p_Result_13_fu_2092_p3;
wire   [16:0] zext_ln886_13_fu_2100_p1;
wire   [16:0] add_ln886_13_fu_2108_p2;
wire   [0:0] tmp_17_fu_2114_p3;
wire   [15:0] zext_ln1715_13_fu_2122_p1;
wire   [15:0] add_ln232_43_fu_2126_p2;
wire   [15:0] trunc_ln886_13_fu_2104_p1;
wire   [15:0] add_ln232_13_fu_2132_p2;
wire   [16:0] zext_ln559_13_fu_2138_p1;
wire   [7:0] tmp_6_i196_i_fu_2160_p4;
wire   [7:0] tmp_i195_i_fu_2151_p4;
wire   [15:0] p_Result_14_fu_2169_p3;
wire   [16:0] zext_ln886_14_fu_2185_p1;
wire   [16:0] add_ln886_14_fu_2193_p2;
wire   [0:0] tmp_19_fu_2199_p3;
wire   [15:0] zext_ln1715_14_fu_2207_p1;
wire   [15:0] add_ln232_44_fu_2211_p2;
wire   [15:0] trunc_ln886_14_fu_2189_p1;
wire   [15:0] add_ln232_14_fu_2217_p2;
wire   [16:0] zext_ln559_14_fu_2223_p1;
wire   [7:0] tmp_6_i199_i_fu_2245_p4;
wire   [7:0] tmp_i198_i_fu_2236_p4;
wire   [15:0] p_Result_15_fu_2254_p3;
wire   [16:0] zext_ln886_15_fu_2262_p1;
wire   [16:0] add_ln886_15_fu_2270_p2;
wire   [0:0] tmp_20_fu_2276_p3;
wire   [15:0] zext_ln1715_15_fu_2284_p1;
wire   [15:0] add_ln232_45_fu_2288_p2;
wire   [15:0] trunc_ln886_15_fu_2266_p1;
wire   [15:0] add_ln232_15_fu_2294_p2;
wire   [16:0] zext_ln559_15_fu_2300_p1;
wire   [7:0] tmp_6_i202_i_fu_2322_p4;
wire   [7:0] tmp_i201_i_fu_2313_p4;
wire   [15:0] p_Result_16_fu_2331_p3;
wire   [16:0] zext_ln886_16_fu_2346_p1;
wire   [16:0] add_ln886_16_fu_2354_p2;
wire   [0:0] tmp_21_fu_2360_p3;
wire   [15:0] zext_ln1715_16_fu_2368_p1;
wire   [15:0] add_ln232_46_fu_2372_p2;
wire   [15:0] trunc_ln886_16_fu_2350_p1;
wire   [15:0] add_ln232_16_fu_2378_p2;
wire   [16:0] zext_ln559_16_fu_2384_p1;
wire   [7:0] tmp_6_i205_i_fu_2406_p4;
wire   [7:0] tmp_i204_i_fu_2397_p4;
wire   [15:0] p_Result_17_fu_2415_p3;
wire   [16:0] zext_ln886_17_fu_2423_p1;
wire   [16:0] add_ln886_17_fu_2431_p2;
wire   [0:0] tmp_22_fu_2437_p3;
wire   [15:0] zext_ln1715_17_fu_2445_p1;
wire   [15:0] add_ln232_47_fu_2449_p2;
wire   [15:0] trunc_ln886_17_fu_2427_p1;
wire   [15:0] add_ln232_17_fu_2455_p2;
wire   [16:0] zext_ln559_17_fu_2461_p1;
wire   [7:0] tmp_6_i208_i_fu_2483_p4;
wire   [7:0] tmp_i207_i_fu_2474_p4;
wire   [15:0] p_Result_18_fu_2492_p3;
wire   [16:0] zext_ln886_18_fu_2507_p1;
wire   [16:0] add_ln886_18_fu_2515_p2;
wire   [0:0] tmp_23_fu_2521_p3;
wire   [15:0] zext_ln1715_18_fu_2529_p1;
wire   [15:0] add_ln232_48_fu_2533_p2;
wire   [15:0] trunc_ln886_18_fu_2511_p1;
wire   [15:0] add_ln232_18_fu_2539_p2;
wire   [16:0] zext_ln559_18_fu_2545_p1;
wire   [7:0] tmp_6_i211_i_fu_2567_p4;
wire   [7:0] tmp_i210_i_fu_2558_p4;
wire   [15:0] p_Result_19_fu_2576_p3;
wire   [16:0] zext_ln886_19_fu_2584_p1;
wire   [16:0] add_ln886_19_fu_2592_p2;
wire   [0:0] tmp_24_fu_2598_p3;
wire   [15:0] zext_ln1715_19_fu_2606_p1;
wire   [15:0] add_ln232_49_fu_2610_p2;
wire   [15:0] trunc_ln886_19_fu_2588_p1;
wire   [15:0] add_ln232_19_fu_2616_p2;
wire   [16:0] zext_ln559_19_fu_2622_p1;
wire   [7:0] tmp_6_i214_i_fu_2644_p4;
wire   [7:0] tmp_i213_i_fu_2635_p4;
wire   [15:0] p_Result_20_fu_2653_p3;
wire   [16:0] zext_ln886_20_fu_2668_p1;
wire   [16:0] add_ln886_20_fu_2676_p2;
wire   [0:0] tmp_25_fu_2682_p3;
wire   [15:0] zext_ln1715_20_fu_2690_p1;
wire   [15:0] add_ln232_50_fu_2694_p2;
wire   [15:0] trunc_ln886_20_fu_2672_p1;
wire   [15:0] add_ln232_20_fu_2700_p2;
wire   [16:0] zext_ln559_20_fu_2706_p1;
wire   [7:0] tmp_6_i217_i_fu_2728_p4;
wire   [7:0] tmp_i216_i_fu_2719_p4;
wire   [15:0] p_Result_21_fu_2737_p3;
wire   [16:0] zext_ln886_21_fu_2745_p1;
wire   [16:0] add_ln886_21_fu_2753_p2;
wire   [0:0] tmp_26_fu_2759_p3;
wire   [15:0] zext_ln1715_21_fu_2767_p1;
wire   [15:0] add_ln232_51_fu_2771_p2;
wire   [15:0] trunc_ln886_21_fu_2749_p1;
wire   [15:0] add_ln232_21_fu_2777_p2;
wire   [16:0] zext_ln559_21_fu_2783_p1;
wire   [7:0] tmp_6_i220_i_fu_2805_p4;
wire   [7:0] tmp_i219_i_fu_2796_p4;
wire   [15:0] p_Result_22_fu_2814_p3;
wire   [16:0] zext_ln886_22_fu_2829_p1;
wire   [16:0] add_ln886_22_fu_2837_p2;
wire   [0:0] tmp_27_fu_2843_p3;
wire   [15:0] zext_ln1715_22_fu_2851_p1;
wire   [15:0] add_ln232_52_fu_2855_p2;
wire   [15:0] trunc_ln886_22_fu_2833_p1;
wire   [15:0] add_ln232_22_fu_2861_p2;
wire   [16:0] zext_ln559_22_fu_2867_p1;
wire   [7:0] tmp_6_i223_i_fu_2889_p4;
wire   [7:0] tmp_i222_i_fu_2880_p4;
wire   [15:0] p_Result_23_fu_2898_p3;
wire   [16:0] zext_ln886_23_fu_2906_p1;
wire   [16:0] add_ln886_23_fu_2914_p2;
wire   [0:0] tmp_28_fu_2920_p3;
wire   [15:0] zext_ln1715_23_fu_2928_p1;
wire   [15:0] add_ln232_53_fu_2932_p2;
wire   [15:0] trunc_ln886_23_fu_2910_p1;
wire   [15:0] add_ln232_23_fu_2938_p2;
wire   [16:0] zext_ln559_23_fu_2944_p1;
wire   [7:0] tmp_6_i226_i_fu_2966_p4;
wire   [7:0] tmp_i225_i_fu_2957_p4;
wire   [15:0] p_Result_24_fu_2975_p3;
wire   [16:0] zext_ln886_24_fu_2990_p1;
wire   [16:0] add_ln886_24_fu_2998_p2;
wire   [0:0] tmp_29_fu_3004_p3;
wire   [15:0] zext_ln1715_24_fu_3012_p1;
wire   [15:0] add_ln232_54_fu_3016_p2;
wire   [15:0] trunc_ln886_24_fu_2994_p1;
wire   [15:0] add_ln232_24_fu_3022_p2;
wire   [16:0] zext_ln559_24_fu_3028_p1;
wire   [7:0] tmp_6_i229_i_fu_3050_p4;
wire   [7:0] tmp_i228_i_fu_3041_p4;
wire   [15:0] p_Result_25_fu_3059_p3;
wire   [16:0] zext_ln886_25_fu_3067_p1;
wire   [16:0] add_ln886_25_fu_3075_p2;
wire   [0:0] tmp_30_fu_3081_p3;
wire   [15:0] zext_ln1715_25_fu_3089_p1;
wire   [15:0] add_ln232_55_fu_3093_p2;
wire   [15:0] trunc_ln886_25_fu_3071_p1;
wire   [15:0] add_ln232_25_fu_3099_p2;
wire   [16:0] zext_ln559_25_fu_3105_p1;
wire   [7:0] tmp_6_i232_i_fu_3127_p4;
wire   [7:0] tmp_i231_i_fu_3118_p4;
wire   [15:0] p_Result_26_fu_3136_p3;
wire   [16:0] zext_ln886_26_fu_3151_p1;
wire   [16:0] add_ln886_26_fu_3159_p2;
wire   [0:0] tmp_31_fu_3165_p3;
wire   [15:0] zext_ln1715_26_fu_3173_p1;
wire   [15:0] add_ln232_56_fu_3177_p2;
wire   [15:0] trunc_ln886_26_fu_3155_p1;
wire   [15:0] add_ln232_26_fu_3183_p2;
wire   [16:0] zext_ln559_26_fu_3189_p1;
wire   [7:0] tmp_6_i235_i_fu_3211_p4;
wire   [7:0] tmp_i234_i_fu_3202_p4;
wire   [15:0] p_Result_27_fu_3220_p3;
wire   [16:0] zext_ln886_27_fu_3228_p1;
wire   [16:0] add_ln886_27_fu_3236_p2;
wire   [0:0] tmp_32_fu_3242_p3;
wire   [15:0] zext_ln1715_27_fu_3250_p1;
wire   [15:0] add_ln232_57_fu_3254_p2;
wire   [15:0] trunc_ln886_27_fu_3232_p1;
wire   [15:0] add_ln232_27_fu_3260_p2;
wire   [16:0] zext_ln559_27_fu_3266_p1;
wire   [7:0] tmp_6_i238_i_fu_3288_p4;
wire   [7:0] tmp_i237_i_fu_3279_p4;
wire   [15:0] p_Result_28_fu_3297_p3;
wire   [16:0] zext_ln886_28_fu_3312_p1;
wire   [16:0] add_ln886_28_fu_3320_p2;
wire   [0:0] tmp_33_fu_3326_p3;
wire   [15:0] zext_ln1715_28_fu_3334_p1;
wire   [15:0] add_ln232_58_fu_3338_p2;
wire   [15:0] trunc_ln886_28_fu_3316_p1;
wire   [15:0] add_ln232_28_fu_3344_p2;
wire   [16:0] zext_ln559_28_fu_3350_p1;
wire   [7:0] tmp_6_i241_i_fu_3372_p4;
wire   [7:0] tmp_i240_i_fu_3363_p4;
wire   [15:0] p_Result_29_fu_3381_p3;
wire   [16:0] zext_ln886_29_fu_3389_p1;
wire   [16:0] add_ln886_29_fu_3397_p2;
wire   [0:0] tmp_34_fu_3403_p3;
wire   [15:0] zext_ln1715_29_fu_3411_p1;
wire   [15:0] add_ln232_59_fu_3415_p2;
wire   [15:0] trunc_ln886_29_fu_3393_p1;
wire   [15:0] add_ln232_29_fu_3421_p2;
wire   [16:0] zext_ln559_29_fu_3427_p1;
wire   [510:0] or_ln174_1_i_fu_3915_p32;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_5 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_fu_3440_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= tmp_last_V_reg_4028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord_load_reg_4084 <= cics_firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_1_fu_3445_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_0 <= select_ln566_fu_3450_p3;
        cics_ip_sums_sum_V_1 <= select_ln566_1_fu_3457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_6_fu_3540_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_10 <= select_ln566_10_fu_3545_p3;
        cics_ip_sums_sum_V_11 <= select_ln566_11_fu_3552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_7_fu_3559_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_12 <= select_ln566_12_fu_3564_p3;
        cics_ip_sums_sum_V_13 <= select_ln566_13_fu_3571_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_8_fu_3578_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_14 <= select_ln566_14_fu_3583_p3;
        cics_ip_sums_sum_V_15 <= select_ln566_15_fu_3590_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_9_fu_3597_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_16 <= select_ln566_16_fu_3602_p3;
        cics_ip_sums_sum_V_17 <= select_ln566_17_fu_3609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_10_fu_3616_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_18 <= select_ln566_18_fu_3621_p3;
        cics_ip_sums_sum_V_19 <= select_ln566_19_fu_3628_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_2_fu_3464_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_2 <= select_ln566_2_fu_3469_p3;
        cics_ip_sums_sum_V_3 <= select_ln566_3_fu_3476_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_11_fu_3635_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_20 <= select_ln566_20_fu_3640_p3;
        cics_ip_sums_sum_V_21 <= select_ln566_21_fu_3647_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_12_fu_3654_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_22 <= select_ln566_22_fu_3659_p3;
        cics_ip_sums_sum_V_23 <= select_ln566_23_fu_3666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_13_fu_3673_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_24 <= select_ln566_24_fu_3678_p3;
        cics_ip_sums_sum_V_25 <= select_ln566_25_fu_3685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_14_fu_3692_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_26 <= select_ln566_26_fu_3697_p3;
        cics_ip_sums_sum_V_27 <= select_ln566_27_fu_3704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_15_fu_3711_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_28 <= select_ln566_28_fu_3716_p3;
        cics_ip_sums_sum_V_29 <= select_ln566_29_fu_3723_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_3_fu_3483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_4 <= select_ln566_4_fu_3488_p3;
        cics_ip_sums_sum_V_5 <= select_ln566_5_fu_3495_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_4_fu_3502_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_6 <= select_ln566_6_fu_3507_p3;
        cics_ip_sums_sum_V_7 <= select_ln566_7_fu_3514_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (or_ln566_5_fu_3521_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_8 <= select_ln566_8_fu_3526_p3;
        cics_ip_sums_sum_V_9 <= select_ln566_9_fu_3533_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_read_reg_3960 <= ipDataMetaFifo_dout;
        tmp_last_V_reg_4028 <= ipDataMetaFifo_dout[1024'd576];
        trunc_ln174_reg_4079 <= trunc_ln174_fu_881_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln1073_10_reg_4138 <= select_ln1073_10_fu_1904_p3;
        select_ln1073_11_reg_4143 <= select_ln1073_11_fu_1981_p3;
        select_ln1073_12_reg_4148 <= select_ln1073_12_fu_2065_p3;
        select_ln1073_13_reg_4153 <= select_ln1073_13_fu_2142_p3;
        select_ln1073_14_reg_4158 <= select_ln1073_14_fu_2227_p3;
        select_ln1073_15_reg_4163 <= select_ln1073_15_fu_2304_p3;
        select_ln1073_16_reg_4168 <= select_ln1073_16_fu_2388_p3;
        select_ln1073_17_reg_4173 <= select_ln1073_17_fu_2465_p3;
        select_ln1073_18_reg_4178 <= select_ln1073_18_fu_2549_p3;
        select_ln1073_19_reg_4183 <= select_ln1073_19_fu_2626_p3;
        select_ln1073_1_reg_4093 <= select_ln1073_1_fu_1158_p3;
        select_ln1073_20_reg_4188 <= select_ln1073_20_fu_2710_p3;
        select_ln1073_21_reg_4193 <= select_ln1073_21_fu_2787_p3;
        select_ln1073_22_reg_4198 <= select_ln1073_22_fu_2871_p3;
        select_ln1073_23_reg_4203 <= select_ln1073_23_fu_2948_p3;
        select_ln1073_24_reg_4208 <= select_ln1073_24_fu_3032_p3;
        select_ln1073_25_reg_4213 <= select_ln1073_25_fu_3109_p3;
        select_ln1073_26_reg_4218 <= select_ln1073_26_fu_3193_p3;
        select_ln1073_27_reg_4223 <= select_ln1073_27_fu_3270_p3;
        select_ln1073_28_reg_4228 <= select_ln1073_28_fu_3354_p3;
        select_ln1073_29_reg_4233 <= select_ln1073_29_fu_3431_p3;
        select_ln1073_2_reg_4098 <= select_ln1073_2_fu_1251_p3;
        select_ln1073_3_reg_4103 <= select_ln1073_3_fu_1328_p3;
        select_ln1073_4_reg_4108 <= select_ln1073_4_fu_1412_p3;
        select_ln1073_5_reg_4113 <= select_ln1073_5_fu_1489_p3;
        select_ln1073_6_reg_4118 <= select_ln1073_6_fu_1582_p3;
        select_ln1073_7_reg_4123 <= select_ln1073_7_fu_1659_p3;
        select_ln1073_8_reg_4128 <= select_ln1073_8_fu_1743_p3;
        select_ln1073_9_reg_4133 <= select_ln1073_9_fu_1820_p3;
        select_ln1073_reg_4088 <= select_ln1073_fu_1081_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_3956 <= tmp_i_nbreadreq_fu_384_p3;
        tmp_i_reg_3956_pp0_iter1_reg <= tmp_i_reg_3956;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = 1'd1;
        end else begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
        end
    end else begin
        ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = icmp_ln1073_fu_1032_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 = select_ln1073_fu_1081_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = icmp_ln1073_5_fu_1855_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 = select_ln1073_10_fu_1904_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 = select_ln1073_11_fu_1981_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = icmp_ln1073_6_fu_2016_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 = select_ln1073_12_fu_2065_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 = select_ln1073_13_fu_2142_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = ipDataMetaFifo_read_reg_3960[32'd3];
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 = select_ln1073_14_fu_2227_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 = select_ln1073_15_fu_2304_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = icmp_ln1073_7_fu_2339_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 = select_ln1073_16_fu_2388_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 = select_ln1073_17_fu_2465_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = icmp_ln1073_8_fu_2500_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 = select_ln1073_18_fu_2549_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 = select_ln1073_19_fu_2626_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 = select_ln1073_1_fu_1158_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = icmp_ln1073_9_fu_2661_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 = select_ln1073_20_fu_2710_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 = select_ln1073_21_fu_2787_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = icmp_ln1073_10_fu_2822_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 = select_ln1073_22_fu_2871_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 = select_ln1073_23_fu_2948_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = icmp_ln1073_11_fu_2983_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 = select_ln1073_24_fu_3032_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 = select_ln1073_25_fu_3109_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = icmp_ln1073_12_fu_3144_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 = select_ln1073_26_fu_3193_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 = select_ln1073_27_fu_3270_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = icmp_ln1073_13_fu_3305_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 = select_ln1073_28_fu_3354_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 = select_ln1073_29_fu_3431_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = icmp_ln1073_1_fu_1202_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 = select_ln1073_2_fu_1251_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 = select_ln1073_3_fu_1328_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = icmp_ln1073_2_fu_1363_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 = select_ln1073_4_fu_1412_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 = select_ln1073_5_fu_1489_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = icmp_ln1073_3_fu_1533_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 = select_ln1073_6_fu_1582_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 = select_ln1073_7_fu_1659_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3956 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_885_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_885_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = icmp_ln1073_4_fu_1694_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 = select_ln1073_8_fu_1743_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3956 == 1'd1) & (cics_firstWord_load_load_fu_885_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 = select_ln1073_9_fu_1820_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_3956 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_blk_n = ipDataCheckFifo_full_n;
    end else begin
        ipDataCheckFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3956 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_write = 1'b1;
    end else begin
        ipDataCheckFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_blk_n = ipDataMetaFifo_empty_n;
    end else begin
        ipDataMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_read = 1'b1;
    end else begin
        ipDataMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op592_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iph_subSumsFifoOut_blk_n = iph_subSumsFifoOut_full_n;
    end else begin
        iph_subSumsFifoOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op592_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iph_subSumsFifoOut_write = 1'b1;
    end else begin
        iph_subSumsFifoOut_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_10_fu_1894_p2 = (add_ln232_40_fu_1888_p2 + trunc_ln886_10_fu_1866_p1);

assign add_ln232_11_fu_1971_p2 = (add_ln232_41_fu_1965_p2 + trunc_ln886_11_fu_1943_p1);

assign add_ln232_12_fu_2055_p2 = (add_ln232_42_fu_2049_p2 + trunc_ln886_12_fu_2027_p1);

assign add_ln232_13_fu_2132_p2 = (add_ln232_43_fu_2126_p2 + trunc_ln886_13_fu_2104_p1);

assign add_ln232_14_fu_2217_p2 = (add_ln232_44_fu_2211_p2 + trunc_ln886_14_fu_2189_p1);

assign add_ln232_15_fu_2294_p2 = (add_ln232_45_fu_2288_p2 + trunc_ln886_15_fu_2266_p1);

assign add_ln232_16_fu_2378_p2 = (add_ln232_46_fu_2372_p2 + trunc_ln886_16_fu_2350_p1);

assign add_ln232_17_fu_2455_p2 = (add_ln232_47_fu_2449_p2 + trunc_ln886_17_fu_2427_p1);

assign add_ln232_18_fu_2539_p2 = (add_ln232_48_fu_2533_p2 + trunc_ln886_18_fu_2511_p1);

assign add_ln232_19_fu_2616_p2 = (add_ln232_49_fu_2610_p2 + trunc_ln886_19_fu_2588_p1);

assign add_ln232_1_fu_1148_p2 = (add_ln232_31_fu_1142_p2 + trunc_ln886_1_fu_1120_p1);

assign add_ln232_20_fu_2700_p2 = (add_ln232_50_fu_2694_p2 + trunc_ln886_20_fu_2672_p1);

assign add_ln232_21_fu_2777_p2 = (add_ln232_51_fu_2771_p2 + trunc_ln886_21_fu_2749_p1);

assign add_ln232_22_fu_2861_p2 = (add_ln232_52_fu_2855_p2 + trunc_ln886_22_fu_2833_p1);

assign add_ln232_23_fu_2938_p2 = (add_ln232_53_fu_2932_p2 + trunc_ln886_23_fu_2910_p1);

assign add_ln232_24_fu_3022_p2 = (add_ln232_54_fu_3016_p2 + trunc_ln886_24_fu_2994_p1);

assign add_ln232_25_fu_3099_p2 = (add_ln232_55_fu_3093_p2 + trunc_ln886_25_fu_3071_p1);

assign add_ln232_26_fu_3183_p2 = (add_ln232_56_fu_3177_p2 + trunc_ln886_26_fu_3155_p1);

assign add_ln232_27_fu_3260_p2 = (add_ln232_57_fu_3254_p2 + trunc_ln886_27_fu_3232_p1);

assign add_ln232_28_fu_3344_p2 = (add_ln232_58_fu_3338_p2 + trunc_ln886_28_fu_3316_p1);

assign add_ln232_29_fu_3421_p2 = (add_ln232_59_fu_3415_p2 + trunc_ln886_29_fu_3393_p1);

assign add_ln232_2_fu_1241_p2 = (add_ln232_32_fu_1235_p2 + trunc_ln886_2_fu_1213_p1);

assign add_ln232_30_fu_1065_p2 = (p_Result_s_fu_1024_p3 + zext_ln1715_fu_1061_p1);

assign add_ln232_31_fu_1142_p2 = (p_Result_1_fu_1108_p3 + zext_ln1715_1_fu_1138_p1);

assign add_ln232_32_fu_1235_p2 = (p_Result_2_fu_1185_p3 + zext_ln1715_2_fu_1231_p1);

assign add_ln232_33_fu_1312_p2 = (p_Result_3_fu_1278_p3 + zext_ln1715_3_fu_1308_p1);

assign add_ln232_34_fu_1396_p2 = (p_Result_4_fu_1355_p3 + zext_ln1715_4_fu_1392_p1);

assign add_ln232_35_fu_1473_p2 = (p_Result_5_fu_1439_p3 + zext_ln1715_5_fu_1469_p1);

assign add_ln232_36_fu_1566_p2 = (p_Result_6_fu_1516_p3 + zext_ln1715_6_fu_1562_p1);

assign add_ln232_37_fu_1643_p2 = (p_Result_7_fu_1609_p3 + zext_ln1715_7_fu_1639_p1);

assign add_ln232_38_fu_1727_p2 = (p_Result_8_fu_1686_p3 + zext_ln1715_8_fu_1723_p1);

assign add_ln232_39_fu_1804_p2 = (p_Result_9_fu_1770_p3 + zext_ln1715_9_fu_1800_p1);

assign add_ln232_3_fu_1318_p2 = (add_ln232_33_fu_1312_p2 + trunc_ln886_3_fu_1290_p1);

assign add_ln232_40_fu_1888_p2 = (p_Result_10_fu_1847_p3 + zext_ln1715_10_fu_1884_p1);

assign add_ln232_41_fu_1965_p2 = (p_Result_11_fu_1931_p3 + zext_ln1715_11_fu_1961_p1);

assign add_ln232_42_fu_2049_p2 = (p_Result_12_fu_2008_p3 + zext_ln1715_12_fu_2045_p1);

assign add_ln232_43_fu_2126_p2 = (p_Result_13_fu_2092_p3 + zext_ln1715_13_fu_2122_p1);

assign add_ln232_44_fu_2211_p2 = (p_Result_14_fu_2169_p3 + zext_ln1715_14_fu_2207_p1);

assign add_ln232_45_fu_2288_p2 = (p_Result_15_fu_2254_p3 + zext_ln1715_15_fu_2284_p1);

assign add_ln232_46_fu_2372_p2 = (p_Result_16_fu_2331_p3 + zext_ln1715_16_fu_2368_p1);

assign add_ln232_47_fu_2449_p2 = (p_Result_17_fu_2415_p3 + zext_ln1715_17_fu_2445_p1);

assign add_ln232_48_fu_2533_p2 = (p_Result_18_fu_2492_p3 + zext_ln1715_18_fu_2529_p1);

assign add_ln232_49_fu_2610_p2 = (p_Result_19_fu_2576_p3 + zext_ln1715_19_fu_2606_p1);

assign add_ln232_4_fu_1402_p2 = (add_ln232_34_fu_1396_p2 + trunc_ln886_4_fu_1374_p1);

assign add_ln232_50_fu_2694_p2 = (p_Result_20_fu_2653_p3 + zext_ln1715_20_fu_2690_p1);

assign add_ln232_51_fu_2771_p2 = (p_Result_21_fu_2737_p3 + zext_ln1715_21_fu_2767_p1);

assign add_ln232_52_fu_2855_p2 = (p_Result_22_fu_2814_p3 + zext_ln1715_22_fu_2851_p1);

assign add_ln232_53_fu_2932_p2 = (p_Result_23_fu_2898_p3 + zext_ln1715_23_fu_2928_p1);

assign add_ln232_54_fu_3016_p2 = (p_Result_24_fu_2975_p3 + zext_ln1715_24_fu_3012_p1);

assign add_ln232_55_fu_3093_p2 = (p_Result_25_fu_3059_p3 + zext_ln1715_25_fu_3089_p1);

assign add_ln232_56_fu_3177_p2 = (p_Result_26_fu_3136_p3 + zext_ln1715_26_fu_3173_p1);

assign add_ln232_57_fu_3254_p2 = (p_Result_27_fu_3220_p3 + zext_ln1715_27_fu_3250_p1);

assign add_ln232_58_fu_3338_p2 = (p_Result_28_fu_3297_p3 + zext_ln1715_28_fu_3334_p1);

assign add_ln232_59_fu_3415_p2 = (p_Result_29_fu_3381_p3 + zext_ln1715_29_fu_3411_p1);

assign add_ln232_5_fu_1479_p2 = (add_ln232_35_fu_1473_p2 + trunc_ln886_5_fu_1451_p1);

assign add_ln232_6_fu_1572_p2 = (add_ln232_36_fu_1566_p2 + trunc_ln886_6_fu_1544_p1);

assign add_ln232_7_fu_1649_p2 = (add_ln232_37_fu_1643_p2 + trunc_ln886_7_fu_1621_p1);

assign add_ln232_8_fu_1733_p2 = (add_ln232_38_fu_1727_p2 + trunc_ln886_8_fu_1705_p1);

assign add_ln232_9_fu_1810_p2 = (add_ln232_39_fu_1804_p2 + trunc_ln886_9_fu_1782_p1);

assign add_ln232_fu_1071_p2 = (add_ln232_30_fu_1065_p2 + trunc_ln886_fu_1043_p1);

assign add_ln886_10_fu_1870_p2 = (cics_ip_sums_sum_V_10 + zext_ln886_10_fu_1862_p1);

assign add_ln886_11_fu_1947_p2 = (cics_ip_sums_sum_V_11 + zext_ln886_11_fu_1939_p1);

assign add_ln886_12_fu_2031_p2 = (cics_ip_sums_sum_V_12 + zext_ln886_12_fu_2023_p1);

assign add_ln886_13_fu_2108_p2 = (cics_ip_sums_sum_V_13 + zext_ln886_13_fu_2100_p1);

assign add_ln886_14_fu_2193_p2 = (cics_ip_sums_sum_V_14 + zext_ln886_14_fu_2185_p1);

assign add_ln886_15_fu_2270_p2 = (cics_ip_sums_sum_V_15 + zext_ln886_15_fu_2262_p1);

assign add_ln886_16_fu_2354_p2 = (cics_ip_sums_sum_V_16 + zext_ln886_16_fu_2346_p1);

assign add_ln886_17_fu_2431_p2 = (cics_ip_sums_sum_V_17 + zext_ln886_17_fu_2423_p1);

assign add_ln886_18_fu_2515_p2 = (cics_ip_sums_sum_V_18 + zext_ln886_18_fu_2507_p1);

assign add_ln886_19_fu_2592_p2 = (cics_ip_sums_sum_V_19 + zext_ln886_19_fu_2584_p1);

assign add_ln886_1_fu_1124_p2 = (cics_ip_sums_sum_V_1 + zext_ln886_1_fu_1116_p1);

assign add_ln886_20_fu_2676_p2 = (cics_ip_sums_sum_V_20 + zext_ln886_20_fu_2668_p1);

assign add_ln886_21_fu_2753_p2 = (cics_ip_sums_sum_V_21 + zext_ln886_21_fu_2745_p1);

assign add_ln886_22_fu_2837_p2 = (cics_ip_sums_sum_V_22 + zext_ln886_22_fu_2829_p1);

assign add_ln886_23_fu_2914_p2 = (cics_ip_sums_sum_V_23 + zext_ln886_23_fu_2906_p1);

assign add_ln886_24_fu_2998_p2 = (cics_ip_sums_sum_V_24 + zext_ln886_24_fu_2990_p1);

assign add_ln886_25_fu_3075_p2 = (cics_ip_sums_sum_V_25 + zext_ln886_25_fu_3067_p1);

assign add_ln886_26_fu_3159_p2 = (cics_ip_sums_sum_V_26 + zext_ln886_26_fu_3151_p1);

assign add_ln886_27_fu_3236_p2 = (cics_ip_sums_sum_V_27 + zext_ln886_27_fu_3228_p1);

assign add_ln886_28_fu_3320_p2 = (cics_ip_sums_sum_V_28 + zext_ln886_28_fu_3312_p1);

assign add_ln886_29_fu_3397_p2 = (cics_ip_sums_sum_V_29 + zext_ln886_29_fu_3389_p1);

assign add_ln886_2_fu_1217_p2 = (cics_ip_sums_sum_V_2 + zext_ln886_2_fu_1209_p1);

assign add_ln886_3_fu_1294_p2 = (cics_ip_sums_sum_V_3 + zext_ln886_3_fu_1286_p1);

assign add_ln886_4_fu_1378_p2 = (cics_ip_sums_sum_V_4 + zext_ln886_4_fu_1370_p1);

assign add_ln886_5_fu_1455_p2 = (cics_ip_sums_sum_V_5 + zext_ln886_5_fu_1447_p1);

assign add_ln886_6_fu_1548_p2 = (cics_ip_sums_sum_V_6 + zext_ln886_6_fu_1540_p1);

assign add_ln886_7_fu_1625_p2 = (cics_ip_sums_sum_V_7 + zext_ln886_7_fu_1617_p1);

assign add_ln886_8_fu_1709_p2 = (cics_ip_sums_sum_V_8 + zext_ln886_8_fu_1701_p1);

assign add_ln886_9_fu_1786_p2 = (cics_ip_sums_sum_V_9 + zext_ln886_9_fu_1778_p1);

assign add_ln886_fu_1047_p2 = (cics_ip_sums_sum_V_0 + zext_ln886_fu_1039_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op592_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3956 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op592_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3956 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op592_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3956 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_reg_3956 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op592_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563 = 'bx;

always @ (*) begin
    ap_predicate_op592_write_state3 = ((cics_firstWord_load_reg_4084 == 1'd1) & (tmp_i_reg_3956_pp0_iter1_reg == 1'd1));
end

assign cics_firstWord_load_load_fu_885_p1 = cics_firstWord;

assign icmp_ln1073_10_fu_2822_p2 = ((trunc_ln674_fu_1009_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln1073_11_fu_2983_p2 = ((trunc_ln674_fu_1009_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1073_12_fu_3144_p2 = ((trunc_ln674_fu_1009_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1073_13_fu_3305_p2 = ((trunc_ln674_fu_1009_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1073_1_fu_1202_p2 = ((tmp_4_fu_1193_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_2_fu_1363_p2 = ((trunc_ln674_fu_1009_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln1073_3_fu_1533_p2 = ((tmp_9_fu_1524_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_4_fu_1694_p2 = ((trunc_ln674_fu_1009_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1073_5_fu_1855_p2 = ((trunc_ln674_fu_1009_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln1073_6_fu_2016_p2 = ((trunc_ln674_fu_1009_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln1073_7_fu_2339_p2 = ((trunc_ln674_fu_1009_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1073_8_fu_2500_p2 = ((trunc_ln674_fu_1009_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln1073_9_fu_2661_p2 = ((trunc_ln674_fu_1009_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1032_p2 = ((trunc_ln674_fu_1009_p1 != 4'd0) ? 1'b1 : 1'b0);

assign ipDataCheckFifo_din = trunc_ln174_reg_4079;

assign iph_subSumsFifoOut_din = or_ln174_1_i_fu_3915_p32;

assign or_ln174_1_i_fu_3915_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {select_ln1073_29_reg_4233}}}, {select_ln1073_28_reg_4228}}}, {select_ln1073_27_reg_4223}}}, {select_ln1073_26_reg_4218}}}, {select_ln1073_25_reg_4213}}}, {select_ln1073_24_reg_4208}}}, {select_ln1073_23_reg_4203}}}, {select_ln1073_22_reg_4198}}}, {select_ln1073_21_reg_4193}}}, {select_ln1073_20_reg_4188}}}, {select_ln1073_19_reg_4183}}}, {select_ln1073_18_reg_4178}}}, {select_ln1073_17_reg_4173}}}, {select_ln1073_16_reg_4168}}}, {select_ln1073_15_reg_4163}}}, {select_ln1073_14_reg_4158}}}, {select_ln1073_13_reg_4153}}}, {select_ln1073_12_reg_4148}}}, {select_ln1073_11_reg_4143}}}, {select_ln1073_10_reg_4138}}}, {select_ln1073_9_reg_4133}}}, {select_ln1073_8_reg_4128}}}, {select_ln1073_7_reg_4123}}}, {select_ln1073_6_reg_4118}}}, {select_ln1073_5_reg_4113}}}, {select_ln1073_4_reg_4108}}}, {select_ln1073_3_reg_4103}}}, {select_ln1073_2_reg_4098}}}, {select_ln1073_1_reg_4093}}}, {select_ln1073_reg_4088}};

assign or_ln566_10_fu_3616_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4);

assign or_ln566_11_fu_3635_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4);

assign or_ln566_12_fu_3654_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4);

assign or_ln566_13_fu_3673_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4);

assign or_ln566_14_fu_3692_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4);

assign or_ln566_15_fu_3711_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4);

assign or_ln566_1_fu_3445_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4);

assign or_ln566_2_fu_3464_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4);

assign or_ln566_3_fu_3483_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4);

assign or_ln566_4_fu_3502_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4);

assign or_ln566_5_fu_3521_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4);

assign or_ln566_6_fu_3540_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4);

assign or_ln566_7_fu_3559_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4);

assign or_ln566_8_fu_3578_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4);

assign or_ln566_9_fu_3597_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4);

assign or_ln566_fu_3440_p2 = (tmp_last_V_reg_4028 | ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4);

assign p_Result_10_fu_1847_p3 = {{tmp_6_i184_i_fu_1838_p4}, {tmp_i183_i_fu_1829_p4}};

assign p_Result_11_fu_1931_p3 = {{tmp_6_i187_i_fu_1922_p4}, {tmp_i186_i_fu_1913_p4}};

assign p_Result_12_fu_2008_p3 = {{tmp_6_i190_i_fu_1999_p4}, {tmp_i189_i_fu_1990_p4}};

assign p_Result_13_fu_2092_p3 = {{tmp_6_i193_i_fu_2083_p4}, {tmp_i192_i_fu_2074_p4}};

assign p_Result_14_fu_2169_p3 = {{tmp_6_i196_i_fu_2160_p4}, {tmp_i195_i_fu_2151_p4}};

assign p_Result_15_fu_2254_p3 = {{tmp_6_i199_i_fu_2245_p4}, {tmp_i198_i_fu_2236_p4}};

assign p_Result_16_fu_2331_p3 = {{tmp_6_i202_i_fu_2322_p4}, {tmp_i201_i_fu_2313_p4}};

assign p_Result_17_fu_2415_p3 = {{tmp_6_i205_i_fu_2406_p4}, {tmp_i204_i_fu_2397_p4}};

assign p_Result_18_fu_2492_p3 = {{tmp_6_i208_i_fu_2483_p4}, {tmp_i207_i_fu_2474_p4}};

assign p_Result_19_fu_2576_p3 = {{tmp_6_i211_i_fu_2567_p4}, {tmp_i210_i_fu_2558_p4}};

assign p_Result_1_fu_1108_p3 = {{tmp_6_i157_i_fu_1099_p4}, {tmp_i156_i_fu_1090_p4}};

assign p_Result_20_fu_2653_p3 = {{tmp_6_i214_i_fu_2644_p4}, {tmp_i213_i_fu_2635_p4}};

assign p_Result_21_fu_2737_p3 = {{tmp_6_i217_i_fu_2728_p4}, {tmp_i216_i_fu_2719_p4}};

assign p_Result_22_fu_2814_p3 = {{tmp_6_i220_i_fu_2805_p4}, {tmp_i219_i_fu_2796_p4}};

assign p_Result_23_fu_2898_p3 = {{tmp_6_i223_i_fu_2889_p4}, {tmp_i222_i_fu_2880_p4}};

assign p_Result_24_fu_2975_p3 = {{tmp_6_i226_i_fu_2966_p4}, {tmp_i225_i_fu_2957_p4}};

assign p_Result_25_fu_3059_p3 = {{tmp_6_i229_i_fu_3050_p4}, {tmp_i228_i_fu_3041_p4}};

assign p_Result_26_fu_3136_p3 = {{tmp_6_i232_i_fu_3127_p4}, {tmp_i231_i_fu_3118_p4}};

assign p_Result_27_fu_3220_p3 = {{tmp_6_i235_i_fu_3211_p4}, {tmp_i234_i_fu_3202_p4}};

assign p_Result_28_fu_3297_p3 = {{tmp_6_i238_i_fu_3288_p4}, {tmp_i237_i_fu_3279_p4}};

assign p_Result_29_fu_3381_p3 = {{tmp_6_i241_i_fu_3372_p4}, {tmp_i240_i_fu_3363_p4}};

assign p_Result_2_fu_1185_p3 = {{tmp_6_i160_i_fu_1176_p4}, {tmp_i159_i_fu_1167_p4}};

assign p_Result_3_fu_1278_p3 = {{tmp_6_i163_i_fu_1269_p4}, {tmp_i162_i_fu_1260_p4}};

assign p_Result_4_fu_1355_p3 = {{tmp_6_i166_i_fu_1346_p4}, {tmp_i165_i_fu_1337_p4}};

assign p_Result_5_fu_1439_p3 = {{tmp_6_i169_i_fu_1430_p4}, {tmp_i168_i_fu_1421_p4}};

assign p_Result_6_fu_1516_p3 = {{tmp_6_i172_i_fu_1507_p4}, {tmp_i171_i_fu_1498_p4}};

assign p_Result_7_fu_1609_p3 = {{tmp_6_i175_i_fu_1600_p4}, {tmp_i174_i_fu_1591_p4}};

assign p_Result_8_fu_1686_p3 = {{tmp_6_i178_i_fu_1677_p4}, {tmp_i177_i_fu_1668_p4}};

assign p_Result_9_fu_1770_p3 = {{tmp_6_i181_i_fu_1761_p4}, {tmp_i180_i_fu_1752_p4}};

assign p_Result_s_fu_1024_p3 = {{trunc_ln674_1_fu_1021_p1}, {tmp_i_i_fu_1012_p4}};

assign select_ln1073_10_fu_1904_p3 = ((icmp_ln1073_5_fu_1855_p2[0:0] == 1'b1) ? zext_ln559_10_fu_1900_p1 : cics_ip_sums_sum_V_10);

assign select_ln1073_11_fu_1981_p3 = ((icmp_ln1073_5_fu_1855_p2[0:0] == 1'b1) ? zext_ln559_11_fu_1977_p1 : cics_ip_sums_sum_V_11);

assign select_ln1073_12_fu_2065_p3 = ((icmp_ln1073_6_fu_2016_p2[0:0] == 1'b1) ? zext_ln559_12_fu_2061_p1 : cics_ip_sums_sum_V_12);

assign select_ln1073_13_fu_2142_p3 = ((icmp_ln1073_6_fu_2016_p2[0:0] == 1'b1) ? zext_ln559_13_fu_2138_p1 : cics_ip_sums_sum_V_13);

assign select_ln1073_14_fu_2227_p3 = ((tmp_18_fu_2177_p3[0:0] == 1'b1) ? zext_ln559_14_fu_2223_p1 : cics_ip_sums_sum_V_14);

assign select_ln1073_15_fu_2304_p3 = ((tmp_18_fu_2177_p3[0:0] == 1'b1) ? zext_ln559_15_fu_2300_p1 : cics_ip_sums_sum_V_15);

assign select_ln1073_16_fu_2388_p3 = ((icmp_ln1073_7_fu_2339_p2[0:0] == 1'b1) ? zext_ln559_16_fu_2384_p1 : cics_ip_sums_sum_V_16);

assign select_ln1073_17_fu_2465_p3 = ((icmp_ln1073_7_fu_2339_p2[0:0] == 1'b1) ? zext_ln559_17_fu_2461_p1 : cics_ip_sums_sum_V_17);

assign select_ln1073_18_fu_2549_p3 = ((icmp_ln1073_8_fu_2500_p2[0:0] == 1'b1) ? zext_ln559_18_fu_2545_p1 : cics_ip_sums_sum_V_18);

assign select_ln1073_19_fu_2626_p3 = ((icmp_ln1073_8_fu_2500_p2[0:0] == 1'b1) ? zext_ln559_19_fu_2622_p1 : cics_ip_sums_sum_V_19);

assign select_ln1073_1_fu_1158_p3 = ((icmp_ln1073_fu_1032_p2[0:0] == 1'b1) ? zext_ln559_1_fu_1154_p1 : cics_ip_sums_sum_V_1);

assign select_ln1073_20_fu_2710_p3 = ((icmp_ln1073_9_fu_2661_p2[0:0] == 1'b1) ? zext_ln559_20_fu_2706_p1 : cics_ip_sums_sum_V_20);

assign select_ln1073_21_fu_2787_p3 = ((icmp_ln1073_9_fu_2661_p2[0:0] == 1'b1) ? zext_ln559_21_fu_2783_p1 : cics_ip_sums_sum_V_21);

assign select_ln1073_22_fu_2871_p3 = ((icmp_ln1073_10_fu_2822_p2[0:0] == 1'b1) ? zext_ln559_22_fu_2867_p1 : cics_ip_sums_sum_V_22);

assign select_ln1073_23_fu_2948_p3 = ((icmp_ln1073_10_fu_2822_p2[0:0] == 1'b1) ? zext_ln559_23_fu_2944_p1 : cics_ip_sums_sum_V_23);

assign select_ln1073_24_fu_3032_p3 = ((icmp_ln1073_11_fu_2983_p2[0:0] == 1'b1) ? zext_ln559_24_fu_3028_p1 : cics_ip_sums_sum_V_24);

assign select_ln1073_25_fu_3109_p3 = ((icmp_ln1073_11_fu_2983_p2[0:0] == 1'b1) ? zext_ln559_25_fu_3105_p1 : cics_ip_sums_sum_V_25);

assign select_ln1073_26_fu_3193_p3 = ((icmp_ln1073_12_fu_3144_p2[0:0] == 1'b1) ? zext_ln559_26_fu_3189_p1 : cics_ip_sums_sum_V_26);

assign select_ln1073_27_fu_3270_p3 = ((icmp_ln1073_12_fu_3144_p2[0:0] == 1'b1) ? zext_ln559_27_fu_3266_p1 : cics_ip_sums_sum_V_27);

assign select_ln1073_28_fu_3354_p3 = ((icmp_ln1073_13_fu_3305_p2[0:0] == 1'b1) ? zext_ln559_28_fu_3350_p1 : cics_ip_sums_sum_V_28);

assign select_ln1073_29_fu_3431_p3 = ((icmp_ln1073_13_fu_3305_p2[0:0] == 1'b1) ? zext_ln559_29_fu_3427_p1 : cics_ip_sums_sum_V_29);

assign select_ln1073_2_fu_1251_p3 = ((icmp_ln1073_1_fu_1202_p2[0:0] == 1'b1) ? zext_ln559_2_fu_1247_p1 : cics_ip_sums_sum_V_2);

assign select_ln1073_3_fu_1328_p3 = ((icmp_ln1073_1_fu_1202_p2[0:0] == 1'b1) ? zext_ln559_3_fu_1324_p1 : cics_ip_sums_sum_V_3);

assign select_ln1073_4_fu_1412_p3 = ((icmp_ln1073_2_fu_1363_p2[0:0] == 1'b1) ? zext_ln559_4_fu_1408_p1 : cics_ip_sums_sum_V_4);

assign select_ln1073_5_fu_1489_p3 = ((icmp_ln1073_2_fu_1363_p2[0:0] == 1'b1) ? zext_ln559_5_fu_1485_p1 : cics_ip_sums_sum_V_5);

assign select_ln1073_6_fu_1582_p3 = ((icmp_ln1073_3_fu_1533_p2[0:0] == 1'b1) ? zext_ln559_6_fu_1578_p1 : cics_ip_sums_sum_V_6);

assign select_ln1073_7_fu_1659_p3 = ((icmp_ln1073_3_fu_1533_p2[0:0] == 1'b1) ? zext_ln559_7_fu_1655_p1 : cics_ip_sums_sum_V_7);

assign select_ln1073_8_fu_1743_p3 = ((icmp_ln1073_4_fu_1694_p2[0:0] == 1'b1) ? zext_ln559_8_fu_1739_p1 : cics_ip_sums_sum_V_8);

assign select_ln1073_9_fu_1820_p3 = ((icmp_ln1073_4_fu_1694_p2[0:0] == 1'b1) ? zext_ln559_9_fu_1816_p1 : cics_ip_sums_sum_V_9);

assign select_ln1073_fu_1081_p3 = ((icmp_ln1073_fu_1032_p2[0:0] == 1'b1) ? zext_ln559_fu_1077_p1 : cics_ip_sums_sum_V_0);

assign select_ln566_10_fu_3545_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4);

assign select_ln566_11_fu_3552_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4);

assign select_ln566_12_fu_3564_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4);

assign select_ln566_13_fu_3571_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4);

assign select_ln566_14_fu_3583_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4);

assign select_ln566_15_fu_3590_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4);

assign select_ln566_16_fu_3602_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4);

assign select_ln566_17_fu_3609_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4);

assign select_ln566_18_fu_3621_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4);

assign select_ln566_19_fu_3628_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4);

assign select_ln566_1_fu_3457_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4);

assign select_ln566_20_fu_3640_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4);

assign select_ln566_21_fu_3647_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4);

assign select_ln566_22_fu_3659_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4);

assign select_ln566_23_fu_3666_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4);

assign select_ln566_24_fu_3678_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4);

assign select_ln566_25_fu_3685_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4);

assign select_ln566_26_fu_3697_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4);

assign select_ln566_27_fu_3704_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4);

assign select_ln566_28_fu_3716_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4);

assign select_ln566_29_fu_3723_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4);

assign select_ln566_2_fu_3469_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4);

assign select_ln566_3_fu_3476_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4);

assign select_ln566_4_fu_3488_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4);

assign select_ln566_5_fu_3495_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4);

assign select_ln566_6_fu_3507_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4);

assign select_ln566_7_fu_3514_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4);

assign select_ln566_8_fu_3526_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4);

assign select_ln566_9_fu_3533_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4);

assign select_ln566_fu_3450_p3 = ((tmp_last_V_reg_4028[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4);

assign tmp_10_fu_1554_p3 = add_ln886_6_fu_1548_p2[32'd16];

assign tmp_11_fu_1631_p3 = add_ln886_7_fu_1625_p2[32'd16];

assign tmp_12_fu_1715_p3 = add_ln886_8_fu_1709_p2[32'd16];

assign tmp_13_fu_1792_p3 = add_ln886_9_fu_1786_p2[32'd16];

assign tmp_14_fu_1876_p3 = add_ln886_10_fu_1870_p2[32'd16];

assign tmp_15_fu_1953_p3 = add_ln886_11_fu_1947_p2[32'd16];

assign tmp_16_fu_2037_p3 = add_ln886_12_fu_2031_p2[32'd16];

assign tmp_17_fu_2114_p3 = add_ln886_13_fu_2108_p2[32'd16];

assign tmp_18_fu_2177_p3 = ipDataMetaFifo_read_reg_3960[32'd3];

assign tmp_19_fu_2199_p3 = add_ln886_14_fu_2193_p2[32'd16];

assign tmp_20_fu_2276_p3 = add_ln886_15_fu_2270_p2[32'd16];

assign tmp_21_fu_2360_p3 = add_ln886_16_fu_2354_p2[32'd16];

assign tmp_22_fu_2437_p3 = add_ln886_17_fu_2431_p2[32'd16];

assign tmp_23_fu_2521_p3 = add_ln886_18_fu_2515_p2[32'd16];

assign tmp_24_fu_2598_p3 = add_ln886_19_fu_2592_p2[32'd16];

assign tmp_25_fu_2682_p3 = add_ln886_20_fu_2676_p2[32'd16];

assign tmp_26_fu_2759_p3 = add_ln886_21_fu_2753_p2[32'd16];

assign tmp_27_fu_2843_p3 = add_ln886_22_fu_2837_p2[32'd16];

assign tmp_28_fu_2920_p3 = add_ln886_23_fu_2914_p2[32'd16];

assign tmp_29_fu_3004_p3 = add_ln886_24_fu_2998_p2[32'd16];

assign tmp_30_fu_3081_p3 = add_ln886_25_fu_3075_p2[32'd16];

assign tmp_31_fu_3165_p3 = add_ln886_26_fu_3159_p2[32'd16];

assign tmp_32_fu_3242_p3 = add_ln886_27_fu_3236_p2[32'd16];

assign tmp_33_fu_3326_p3 = add_ln886_28_fu_3320_p2[32'd16];

assign tmp_34_fu_3403_p3 = add_ln886_29_fu_3397_p2[32'd16];

assign tmp_3_fu_1130_p3 = add_ln886_1_fu_1124_p2[32'd16];

assign tmp_4_fu_1193_p4 = {{ipDataMetaFifo_read_reg_3960[3:1]}};

assign tmp_5_fu_1223_p3 = add_ln886_2_fu_1217_p2[32'd16];

assign tmp_6_fu_1300_p3 = add_ln886_3_fu_1294_p2[32'd16];

assign tmp_6_i157_i_fu_1099_p4 = {{ipDataMetaFifo_read_reg_3960[23:16]}};

assign tmp_6_i160_i_fu_1176_p4 = {{ipDataMetaFifo_read_reg_3960[39:32]}};

assign tmp_6_i163_i_fu_1269_p4 = {{ipDataMetaFifo_read_reg_3960[55:48]}};

assign tmp_6_i166_i_fu_1346_p4 = {{ipDataMetaFifo_read_reg_3960[71:64]}};

assign tmp_6_i169_i_fu_1430_p4 = {{ipDataMetaFifo_read_reg_3960[87:80]}};

assign tmp_6_i172_i_fu_1507_p4 = {{ipDataMetaFifo_read_reg_3960[103:96]}};

assign tmp_6_i175_i_fu_1600_p4 = {{ipDataMetaFifo_read_reg_3960[119:112]}};

assign tmp_6_i178_i_fu_1677_p4 = {{ipDataMetaFifo_read_reg_3960[135:128]}};

assign tmp_6_i181_i_fu_1761_p4 = {{ipDataMetaFifo_read_reg_3960[151:144]}};

assign tmp_6_i184_i_fu_1838_p4 = {{ipDataMetaFifo_read_reg_3960[167:160]}};

assign tmp_6_i187_i_fu_1922_p4 = {{ipDataMetaFifo_read_reg_3960[183:176]}};

assign tmp_6_i190_i_fu_1999_p4 = {{ipDataMetaFifo_read_reg_3960[199:192]}};

assign tmp_6_i193_i_fu_2083_p4 = {{ipDataMetaFifo_read_reg_3960[215:208]}};

assign tmp_6_i196_i_fu_2160_p4 = {{ipDataMetaFifo_read_reg_3960[231:224]}};

assign tmp_6_i199_i_fu_2245_p4 = {{ipDataMetaFifo_read_reg_3960[247:240]}};

assign tmp_6_i202_i_fu_2322_p4 = {{ipDataMetaFifo_read_reg_3960[263:256]}};

assign tmp_6_i205_i_fu_2406_p4 = {{ipDataMetaFifo_read_reg_3960[279:272]}};

assign tmp_6_i208_i_fu_2483_p4 = {{ipDataMetaFifo_read_reg_3960[295:288]}};

assign tmp_6_i211_i_fu_2567_p4 = {{ipDataMetaFifo_read_reg_3960[311:304]}};

assign tmp_6_i214_i_fu_2644_p4 = {{ipDataMetaFifo_read_reg_3960[327:320]}};

assign tmp_6_i217_i_fu_2728_p4 = {{ipDataMetaFifo_read_reg_3960[343:336]}};

assign tmp_6_i220_i_fu_2805_p4 = {{ipDataMetaFifo_read_reg_3960[359:352]}};

assign tmp_6_i223_i_fu_2889_p4 = {{ipDataMetaFifo_read_reg_3960[375:368]}};

assign tmp_6_i226_i_fu_2966_p4 = {{ipDataMetaFifo_read_reg_3960[391:384]}};

assign tmp_6_i229_i_fu_3050_p4 = {{ipDataMetaFifo_read_reg_3960[407:400]}};

assign tmp_6_i232_i_fu_3127_p4 = {{ipDataMetaFifo_read_reg_3960[423:416]}};

assign tmp_6_i235_i_fu_3211_p4 = {{ipDataMetaFifo_read_reg_3960[439:432]}};

assign tmp_6_i238_i_fu_3288_p4 = {{ipDataMetaFifo_read_reg_3960[455:448]}};

assign tmp_6_i241_i_fu_3372_p4 = {{ipDataMetaFifo_read_reg_3960[471:464]}};

assign tmp_7_fu_1384_p3 = add_ln886_4_fu_1378_p2[32'd16];

assign tmp_8_fu_1461_p3 = add_ln886_5_fu_1455_p2[32'd16];

assign tmp_9_fu_1524_p4 = {{ipDataMetaFifo_read_reg_3960[3:2]}};

assign tmp_fu_1053_p3 = add_ln886_fu_1047_p2[32'd16];

assign tmp_i156_i_fu_1090_p4 = {{ipDataMetaFifo_read_reg_3960[31:24]}};

assign tmp_i159_i_fu_1167_p4 = {{ipDataMetaFifo_read_reg_3960[47:40]}};

assign tmp_i162_i_fu_1260_p4 = {{ipDataMetaFifo_read_reg_3960[63:56]}};

assign tmp_i165_i_fu_1337_p4 = {{ipDataMetaFifo_read_reg_3960[79:72]}};

assign tmp_i168_i_fu_1421_p4 = {{ipDataMetaFifo_read_reg_3960[95:88]}};

assign tmp_i171_i_fu_1498_p4 = {{ipDataMetaFifo_read_reg_3960[111:104]}};

assign tmp_i174_i_fu_1591_p4 = {{ipDataMetaFifo_read_reg_3960[127:120]}};

assign tmp_i177_i_fu_1668_p4 = {{ipDataMetaFifo_read_reg_3960[143:136]}};

assign tmp_i180_i_fu_1752_p4 = {{ipDataMetaFifo_read_reg_3960[159:152]}};

assign tmp_i183_i_fu_1829_p4 = {{ipDataMetaFifo_read_reg_3960[175:168]}};

assign tmp_i186_i_fu_1913_p4 = {{ipDataMetaFifo_read_reg_3960[191:184]}};

assign tmp_i189_i_fu_1990_p4 = {{ipDataMetaFifo_read_reg_3960[207:200]}};

assign tmp_i192_i_fu_2074_p4 = {{ipDataMetaFifo_read_reg_3960[223:216]}};

assign tmp_i195_i_fu_2151_p4 = {{ipDataMetaFifo_read_reg_3960[239:232]}};

assign tmp_i198_i_fu_2236_p4 = {{ipDataMetaFifo_read_reg_3960[255:248]}};

assign tmp_i201_i_fu_2313_p4 = {{ipDataMetaFifo_read_reg_3960[271:264]}};

assign tmp_i204_i_fu_2397_p4 = {{ipDataMetaFifo_read_reg_3960[287:280]}};

assign tmp_i207_i_fu_2474_p4 = {{ipDataMetaFifo_read_reg_3960[303:296]}};

assign tmp_i210_i_fu_2558_p4 = {{ipDataMetaFifo_read_reg_3960[319:312]}};

assign tmp_i213_i_fu_2635_p4 = {{ipDataMetaFifo_read_reg_3960[335:328]}};

assign tmp_i216_i_fu_2719_p4 = {{ipDataMetaFifo_read_reg_3960[351:344]}};

assign tmp_i219_i_fu_2796_p4 = {{ipDataMetaFifo_read_reg_3960[367:360]}};

assign tmp_i222_i_fu_2880_p4 = {{ipDataMetaFifo_read_reg_3960[383:376]}};

assign tmp_i225_i_fu_2957_p4 = {{ipDataMetaFifo_read_reg_3960[399:392]}};

assign tmp_i228_i_fu_3041_p4 = {{ipDataMetaFifo_read_reg_3960[415:408]}};

assign tmp_i231_i_fu_3118_p4 = {{ipDataMetaFifo_read_reg_3960[431:424]}};

assign tmp_i234_i_fu_3202_p4 = {{ipDataMetaFifo_read_reg_3960[447:440]}};

assign tmp_i237_i_fu_3279_p4 = {{ipDataMetaFifo_read_reg_3960[463:456]}};

assign tmp_i240_i_fu_3363_p4 = {{ipDataMetaFifo_read_reg_3960[479:472]}};

assign tmp_i_i_fu_1012_p4 = {{ipDataMetaFifo_read_reg_3960[15:8]}};

assign tmp_i_nbreadreq_fu_384_p3 = ipDataMetaFifo_empty_n;

assign trunc_ln174_fu_881_p1 = ipDataMetaFifo_dout[576:0];

assign trunc_ln674_1_fu_1021_p1 = ipDataMetaFifo_read_reg_3960[7:0];

assign trunc_ln674_fu_1009_p1 = ipDataMetaFifo_read_reg_3960[3:0];

assign trunc_ln886_10_fu_1866_p1 = cics_ip_sums_sum_V_10[15:0];

assign trunc_ln886_11_fu_1943_p1 = cics_ip_sums_sum_V_11[15:0];

assign trunc_ln886_12_fu_2027_p1 = cics_ip_sums_sum_V_12[15:0];

assign trunc_ln886_13_fu_2104_p1 = cics_ip_sums_sum_V_13[15:0];

assign trunc_ln886_14_fu_2189_p1 = cics_ip_sums_sum_V_14[15:0];

assign trunc_ln886_15_fu_2266_p1 = cics_ip_sums_sum_V_15[15:0];

assign trunc_ln886_16_fu_2350_p1 = cics_ip_sums_sum_V_16[15:0];

assign trunc_ln886_17_fu_2427_p1 = cics_ip_sums_sum_V_17[15:0];

assign trunc_ln886_18_fu_2511_p1 = cics_ip_sums_sum_V_18[15:0];

assign trunc_ln886_19_fu_2588_p1 = cics_ip_sums_sum_V_19[15:0];

assign trunc_ln886_1_fu_1120_p1 = cics_ip_sums_sum_V_1[15:0];

assign trunc_ln886_20_fu_2672_p1 = cics_ip_sums_sum_V_20[15:0];

assign trunc_ln886_21_fu_2749_p1 = cics_ip_sums_sum_V_21[15:0];

assign trunc_ln886_22_fu_2833_p1 = cics_ip_sums_sum_V_22[15:0];

assign trunc_ln886_23_fu_2910_p1 = cics_ip_sums_sum_V_23[15:0];

assign trunc_ln886_24_fu_2994_p1 = cics_ip_sums_sum_V_24[15:0];

assign trunc_ln886_25_fu_3071_p1 = cics_ip_sums_sum_V_25[15:0];

assign trunc_ln886_26_fu_3155_p1 = cics_ip_sums_sum_V_26[15:0];

assign trunc_ln886_27_fu_3232_p1 = cics_ip_sums_sum_V_27[15:0];

assign trunc_ln886_28_fu_3316_p1 = cics_ip_sums_sum_V_28[15:0];

assign trunc_ln886_29_fu_3393_p1 = cics_ip_sums_sum_V_29[15:0];

assign trunc_ln886_2_fu_1213_p1 = cics_ip_sums_sum_V_2[15:0];

assign trunc_ln886_3_fu_1290_p1 = cics_ip_sums_sum_V_3[15:0];

assign trunc_ln886_4_fu_1374_p1 = cics_ip_sums_sum_V_4[15:0];

assign trunc_ln886_5_fu_1451_p1 = cics_ip_sums_sum_V_5[15:0];

assign trunc_ln886_6_fu_1544_p1 = cics_ip_sums_sum_V_6[15:0];

assign trunc_ln886_7_fu_1621_p1 = cics_ip_sums_sum_V_7[15:0];

assign trunc_ln886_8_fu_1705_p1 = cics_ip_sums_sum_V_8[15:0];

assign trunc_ln886_9_fu_1782_p1 = cics_ip_sums_sum_V_9[15:0];

assign trunc_ln886_fu_1043_p1 = cics_ip_sums_sum_V_0[15:0];

assign zext_ln1715_10_fu_1884_p1 = tmp_14_fu_1876_p3;

assign zext_ln1715_11_fu_1961_p1 = tmp_15_fu_1953_p3;

assign zext_ln1715_12_fu_2045_p1 = tmp_16_fu_2037_p3;

assign zext_ln1715_13_fu_2122_p1 = tmp_17_fu_2114_p3;

assign zext_ln1715_14_fu_2207_p1 = tmp_19_fu_2199_p3;

assign zext_ln1715_15_fu_2284_p1 = tmp_20_fu_2276_p3;

assign zext_ln1715_16_fu_2368_p1 = tmp_21_fu_2360_p3;

assign zext_ln1715_17_fu_2445_p1 = tmp_22_fu_2437_p3;

assign zext_ln1715_18_fu_2529_p1 = tmp_23_fu_2521_p3;

assign zext_ln1715_19_fu_2606_p1 = tmp_24_fu_2598_p3;

assign zext_ln1715_1_fu_1138_p1 = tmp_3_fu_1130_p3;

assign zext_ln1715_20_fu_2690_p1 = tmp_25_fu_2682_p3;

assign zext_ln1715_21_fu_2767_p1 = tmp_26_fu_2759_p3;

assign zext_ln1715_22_fu_2851_p1 = tmp_27_fu_2843_p3;

assign zext_ln1715_23_fu_2928_p1 = tmp_28_fu_2920_p3;

assign zext_ln1715_24_fu_3012_p1 = tmp_29_fu_3004_p3;

assign zext_ln1715_25_fu_3089_p1 = tmp_30_fu_3081_p3;

assign zext_ln1715_26_fu_3173_p1 = tmp_31_fu_3165_p3;

assign zext_ln1715_27_fu_3250_p1 = tmp_32_fu_3242_p3;

assign zext_ln1715_28_fu_3334_p1 = tmp_33_fu_3326_p3;

assign zext_ln1715_29_fu_3411_p1 = tmp_34_fu_3403_p3;

assign zext_ln1715_2_fu_1231_p1 = tmp_5_fu_1223_p3;

assign zext_ln1715_3_fu_1308_p1 = tmp_6_fu_1300_p3;

assign zext_ln1715_4_fu_1392_p1 = tmp_7_fu_1384_p3;

assign zext_ln1715_5_fu_1469_p1 = tmp_8_fu_1461_p3;

assign zext_ln1715_6_fu_1562_p1 = tmp_10_fu_1554_p3;

assign zext_ln1715_7_fu_1639_p1 = tmp_11_fu_1631_p3;

assign zext_ln1715_8_fu_1723_p1 = tmp_12_fu_1715_p3;

assign zext_ln1715_9_fu_1800_p1 = tmp_13_fu_1792_p3;

assign zext_ln1715_fu_1061_p1 = tmp_fu_1053_p3;

assign zext_ln559_10_fu_1900_p1 = add_ln232_10_fu_1894_p2;

assign zext_ln559_11_fu_1977_p1 = add_ln232_11_fu_1971_p2;

assign zext_ln559_12_fu_2061_p1 = add_ln232_12_fu_2055_p2;

assign zext_ln559_13_fu_2138_p1 = add_ln232_13_fu_2132_p2;

assign zext_ln559_14_fu_2223_p1 = add_ln232_14_fu_2217_p2;

assign zext_ln559_15_fu_2300_p1 = add_ln232_15_fu_2294_p2;

assign zext_ln559_16_fu_2384_p1 = add_ln232_16_fu_2378_p2;

assign zext_ln559_17_fu_2461_p1 = add_ln232_17_fu_2455_p2;

assign zext_ln559_18_fu_2545_p1 = add_ln232_18_fu_2539_p2;

assign zext_ln559_19_fu_2622_p1 = add_ln232_19_fu_2616_p2;

assign zext_ln559_1_fu_1154_p1 = add_ln232_1_fu_1148_p2;

assign zext_ln559_20_fu_2706_p1 = add_ln232_20_fu_2700_p2;

assign zext_ln559_21_fu_2783_p1 = add_ln232_21_fu_2777_p2;

assign zext_ln559_22_fu_2867_p1 = add_ln232_22_fu_2861_p2;

assign zext_ln559_23_fu_2944_p1 = add_ln232_23_fu_2938_p2;

assign zext_ln559_24_fu_3028_p1 = add_ln232_24_fu_3022_p2;

assign zext_ln559_25_fu_3105_p1 = add_ln232_25_fu_3099_p2;

assign zext_ln559_26_fu_3189_p1 = add_ln232_26_fu_3183_p2;

assign zext_ln559_27_fu_3266_p1 = add_ln232_27_fu_3260_p2;

assign zext_ln559_28_fu_3350_p1 = add_ln232_28_fu_3344_p2;

assign zext_ln559_29_fu_3427_p1 = add_ln232_29_fu_3421_p2;

assign zext_ln559_2_fu_1247_p1 = add_ln232_2_fu_1241_p2;

assign zext_ln559_3_fu_1324_p1 = add_ln232_3_fu_1318_p2;

assign zext_ln559_4_fu_1408_p1 = add_ln232_4_fu_1402_p2;

assign zext_ln559_5_fu_1485_p1 = add_ln232_5_fu_1479_p2;

assign zext_ln559_6_fu_1578_p1 = add_ln232_6_fu_1572_p2;

assign zext_ln559_7_fu_1655_p1 = add_ln232_7_fu_1649_p2;

assign zext_ln559_8_fu_1739_p1 = add_ln232_8_fu_1733_p2;

assign zext_ln559_9_fu_1816_p1 = add_ln232_9_fu_1810_p2;

assign zext_ln559_fu_1077_p1 = add_ln232_fu_1071_p2;

assign zext_ln886_10_fu_1862_p1 = p_Result_10_fu_1847_p3;

assign zext_ln886_11_fu_1939_p1 = p_Result_11_fu_1931_p3;

assign zext_ln886_12_fu_2023_p1 = p_Result_12_fu_2008_p3;

assign zext_ln886_13_fu_2100_p1 = p_Result_13_fu_2092_p3;

assign zext_ln886_14_fu_2185_p1 = p_Result_14_fu_2169_p3;

assign zext_ln886_15_fu_2262_p1 = p_Result_15_fu_2254_p3;

assign zext_ln886_16_fu_2346_p1 = p_Result_16_fu_2331_p3;

assign zext_ln886_17_fu_2423_p1 = p_Result_17_fu_2415_p3;

assign zext_ln886_18_fu_2507_p1 = p_Result_18_fu_2492_p3;

assign zext_ln886_19_fu_2584_p1 = p_Result_19_fu_2576_p3;

assign zext_ln886_1_fu_1116_p1 = p_Result_1_fu_1108_p3;

assign zext_ln886_20_fu_2668_p1 = p_Result_20_fu_2653_p3;

assign zext_ln886_21_fu_2745_p1 = p_Result_21_fu_2737_p3;

assign zext_ln886_22_fu_2829_p1 = p_Result_22_fu_2814_p3;

assign zext_ln886_23_fu_2906_p1 = p_Result_23_fu_2898_p3;

assign zext_ln886_24_fu_2990_p1 = p_Result_24_fu_2975_p3;

assign zext_ln886_25_fu_3067_p1 = p_Result_25_fu_3059_p3;

assign zext_ln886_26_fu_3151_p1 = p_Result_26_fu_3136_p3;

assign zext_ln886_27_fu_3228_p1 = p_Result_27_fu_3220_p3;

assign zext_ln886_28_fu_3312_p1 = p_Result_28_fu_3297_p3;

assign zext_ln886_29_fu_3389_p1 = p_Result_29_fu_3381_p3;

assign zext_ln886_2_fu_1209_p1 = p_Result_2_fu_1185_p3;

assign zext_ln886_3_fu_1286_p1 = p_Result_3_fu_1278_p3;

assign zext_ln886_4_fu_1370_p1 = p_Result_4_fu_1355_p3;

assign zext_ln886_5_fu_1447_p1 = p_Result_5_fu_1439_p3;

assign zext_ln886_6_fu_1540_p1 = p_Result_6_fu_1516_p3;

assign zext_ln886_7_fu_1617_p1 = p_Result_7_fu_1609_p3;

assign zext_ln886_8_fu_1701_p1 = p_Result_8_fu_1686_p3;

assign zext_ln886_9_fu_1778_p1 = p_Result_9_fu_1770_p3;

assign zext_ln886_fu_1039_p1 = p_Result_s_fu_1024_p3;

endmodule //ip_handler_top_ip_handler_compute_ipv4_checksum
