# CompArch
Verilog Codes for 4th Sem

Experiment 1
----------------------
    a)
       and2gate.v
       and2gate_tb.v
       notgate.v
       notgate_tb.v
       or2gate.v
       or2gate_tb.v
    b)
       nand2gate.v
       nan2gate_tb.v
       nor2gate.v
       nor2gate_tb.v
    c)
       i)
          xnor_direct.v
          xnor_direct_tb.v
          xor_direct.v
          xor_direct_tb.v
          
       ii)
           xnor_universal.v
           xnor_universal_tb.v
           xor_universal.v
           xor_universal_tb.v

Experiment 2
----------------------
    a) 
        tristate.v
        tristate_tb.v
    b)
        unidirectionalbus.v
        unidirectionalbus_tb.v
        
Experiment 3
----------------------  
    1)
        majority.v
        majority_tb.v
    2)
        twos_complement.v
        twos_complement_tb.v
    3)
        a) F(A,B,C,D) = E(0,1,3,4,5,9,15)
            function1.v 
            function1_tb.v
        b) output = input + 1 if input < 4; input-1 otherwise 
            function2.v
            function2_tb.v
            
        
