// Seed: 964355936
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wire id_6,
    input tri id_7,
    output logic id_8,
    output logic id_9,
    output tri0 id_10
);
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_0,
      id_7,
      id_1,
      id_2,
      id_6
  );
  wire id_12;
  always @(id_3) begin : LABEL_0
    if (1) begin : LABEL_1
      id_9 <= -1;
      id_9 = (1'b0);
      id_8 <= ~id_7;
    end
  end
endmodule
