# CORDIC verilog Implementation
CORDIC on basys3 board.

File structure:
  - lab7_top: top module
  - lab7_fsm: finite state machine for CORDIC
  - lab7_sevseg: used to display hex characters on Basys 3 board seven segment display
  - lab7_tb: test bench
  - lab7.xdc: constraints file

Run and tested with Vivado.
