<!Doctype html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
	<meta name="viewport" content="width=device-width, initial-scale=1.0" />
	<title>3.2 Verilog specify 块语句 | 菜鸟教程</title>

  <meta name='robots' content='max-image-preview:large' />
<link rel='stylesheet' id='classic-theme-styles-css' href='http://www.runoob.com/wp-includes/css/classic-themes.min.css?ver=6.2' type='text/css' media='all' />
<link rel="canonical" href="http://www.runoob.com/w3cnote/verilog2-specify.html" />
<meta name="keywords" content="3.2 Verilog specify 块语句">
<meta name="description" content="关键词： specify， 路径延迟 路径延迟用关键字 specify 和 endspecify 描述，关键字之间组成 specify 块语句。 specify 是模块中独立的一部分，不能出现在其他语句块（initial, always 等）中。 specify 块语句主要有以下功能： 指定所有路径中引脚到引脚的延迟； 定义 specparam  常量； 在电路中设置时序检查。  并行连接 每条路径都有一个源引脚和目的引脚，将这些路径的..">
		
	<link rel="shortcut icon" href="https://static.runoob.com/images/favicon.ico">
	<link rel="stylesheet" href="/wp-content/themes/runoob/style.css?v=1.170" type="text/css" media="all" />	
	<link rel="stylesheet" href="https://cdn.staticfile.org/font-awesome/4.7.0/css/font-awesome.min.css" media="all" />	
  <!--[if gte IE 9]><!-->
  <script src="https://cdn.staticfile.org/jquery/2.0.3/jquery.min.js"></script>
  <!--<![endif]-->
  <!--[if lt IE 9]>
     <script src="https://cdn.staticfile.org/jquery/1.9.1/jquery.min.js"></script>
     <script src="https://cdn.staticfile.org/html5shiv/r29/html5.min.js"></script>
  <![endif]-->
  <link rel="apple-touch-icon" href="https://static.runoob.com/images/icon/mobile-icon.png"/>
  <meta name="apple-mobile-web-app-title" content="菜鸟教程">
</head>
<body>

<!--  头部 -->
<div class="container logo-search">

  <div class="col search row-search-mobile">
    <form action="index.php">
      <input class="placeholder" placeholder="搜索……" name="s" autocomplete="off">
      
    </form>
  </div>

  <div class="row">
    <div class="col logo">
      <h1><a href="/">菜鸟教程 -- 学的不仅是技术，更是梦想！</a></h1>
    </div>
        <div class="col right-list"> 
    <button class="btn btn-responsive-nav btn-inverse" data-toggle="collapse" data-target=".nav-main-collapse" id="pull" style=""> <i class="fa fa-navicon"></i> </button>
    </div>
        
    <div class="col search search-desktop last">
      <div class="search-input" >
      <form action="//www.runoob.com/" target="_blank">
        <input class="placeholder" id="s" name="s" placeholder="搜索……"  autocomplete="off" style="height: 44px;">
      </form>
      
      </div>
    </div>
  </div>
</div>



<!-- 导航栏 -->
<div class="container navigation">
    <div class="row">
        <div class="col nav">
            

                        <ul class="pc-nav" id="note-nav">
                <li><a href="//www.runoob.com/">首页</a></li>
                <li><a href="/w3cnote">笔记首页</a></li>
                <li><a href="/w3cnote/android-tutorial-intro.html" title="Android 基础入门教程">Android</a></li>
                <li><a href="/w3cnote/es6-tutorial.html" title="ES6 教程">ES6 教程</a></li>
                <li><a href="/w3cnote/ten-sorting-algorithm.html" title="排序算法">排序算法</a></li>
                <li><a href="/w3cnote/hadoop-tutorial.html" title="Hadoop 教程">Hadoop</a></li>
                <li><a href="/w3cnote/zookeeper-tutorial.html" title="Zookeeper 教程">Zookeeper</a></li>
                <li><a href="/w3cnote/verilog-tutorial.html" title="Verilog 教程">Verilog</a></li>
                <li><a href="/w3cnote_genre/code" title="编程技术">编程技术</a></li> 
                <li><a href="/w3cnote_genre/coderlife" title="程序员人生">程序员人生</a></li>
                
                <!--<li><a href="javascript:;" class="runoob-pop">登录</a></li>
                
                
                        <li>
                <a style="font-weight:bold;" href="https://www.runoob.com/linux/linux-tutorial.html#yunserver" target="_blank" onclick="_hmt.push(['_trackEvent', 'aliyun', 'click', 'aliyun'])" title="kkb">云服务器</a>
                </li>
                <li><a href="http://gk.link/a/104mQ" target="_blank" style="font-weight: bold;"onclick="_hmt.push(['_trackEvent', '极客时间', 'click', 'jike'])" title="我的圈子">极客时间</a></li>
            
                
                <li><a target="_blank" href="/shoppinglist" rel="nofollow">知识店铺</a></li> 
        -->
            </ul>
                        
              
            <ul class="mobile-nav">
                <li><a href="/w3cnote">首页</a></li>
                <li><a href="/w3cnote_genre/android" target="_blank" title="Android 基础入门教程">Android</a></li>
                <li><a href="/w3cnote/es6-tutorial.html" target="_blank" title="ES6 教程">ES6</a></li>
                <li><a href="/w3cnote_genre/joke" target="_blank" title="程序员笑话">逗乐</a></li>
                
                <a href="javascript:void(0)" class="search-reveal">Search</a> 
            </ul>
            
        </div>
    </div>
</div>


<!--  内容  -->
<div class="container main">
	<div class="row">

		<!--  Android 基础入门教程 start  -->
	<div class="col left-column" style="display:none;">
		<div class="tab">Verilog 高级教程</div>
		<div class="sidebar-box gallery-list">
			<div class="design" id="leftcolumn">  
			</div> 
		</div> 
	</div>
	<!--  Android 基础入门教程 end  -->
		<div class="col middle-column big-middle-column">
	 			<div class="article">
			<div class="article-heading">
				<h2>3.2 Verilog specify 块语句</h2>				<h3><em>分类</em> <a href="/w3cnote_genre/verilog2" title="Verilog 教程高级篇" >Verilog 教程高级篇</a> </h3>
			</div>
			<div class="article-body note-body">
				<div class="article-intro">
					<h3>关键词： specify， 路径延迟</h3><p>
路径延迟用关键字 specify 和 endspecify 描述，关键字之间组成 specify 块语句。</p><p>
specify 是模块中独立的一部分，不能出现在其他语句块（initial, always 等）中。</p><p>
specify 块语句主要有以下功能：</p><ul><li>
指定所有路径中引脚到引脚的延迟；
</li><li>定义 specparam  常量；
</li><li>在电路中设置时序检查。
</li></ul>
<h3>并行连接</h3><p>
每条路径都有一个源引脚和目的引脚，将这些路径的延迟依次用 specify 语句描述出来，称为并行连接。</p>
<p>并行连接用法格式如下：</p>
<pre>(&lt;source_io&gt; =&gt; &lt;destination_io&gt;) = &lt;delay_value&gt; ;</pre>
<p>一个带有路径延迟的 4 输入的与逻辑模块模型描述如下：</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
<span style="color: #A52A2A; font-weight: bold;">module</span> and4<span style="color: #9F79EE;">&#40;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">output</span> &nbsp; &nbsp; &nbsp; out<span style="color: #5D478B;">,</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">input</span> &nbsp; &nbsp; &nbsp; &nbsp;a<span style="color: #5D478B;">,</span> b<span style="color: #5D478B;">,</span> c<span style="color: #5D478B;">,</span> d<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
<br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>a <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>b <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>c <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
<br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">wire</span> &nbsp; &nbsp; &nbsp; &nbsp; an1<span style="color: #5D478B;">,</span> an2 <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">and</span> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>an1<span style="color: #5D478B;">,</span> a<span style="color: #5D478B;">,</span> b<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">and</span> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>an2<span style="color: #5D478B;">,</span> c<span style="color: #5D478B;">,</span> d<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">and</span> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>out<span style="color: #5D478B;">,</span> an1<span style="color: #5D478B;">,</span> an2<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
<span style="color: #A52A2A; font-weight: bold;">endmodule</span><br />
</div></div><p>
可以用关键字 specparam 在 specify 块中定义延迟数值常量，然后赋值给路径延迟。</p>
<p>specparam 定义的常量只能在 specify 块内部使用。</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> ab_2_out <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> cd_2_out <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>a <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> ab_2_out <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>b <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> ab_2_out <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>c <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> cd_2_out <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> cd_2_out <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
</div></div>
<p>并行连接中，源引脚和目的引脚是一一对应的。并行连接也支持多位宽信号间的路径延迟描述，但是位宽必须保持一致。</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
<span style="color: #A52A2A; font-weight: bold;">module</span> paral_conn<span style="color: #9F79EE;">&#40;</span><br />
&nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">input</span> <span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">3</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">0</span><span style="color: #9F79EE;">&#93;</span> &nbsp; &nbsp; &nbsp; &nbsp; d<span style="color: #5D478B;">,</span><br />
&nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">output</span> <span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">3</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">0</span><span style="color: #9F79EE;">&#93;</span> &nbsp; &nbsp; &nbsp; &nbsp;q<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
<br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
<br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">assign</span> q <span style="color: #5D478B;">=</span> d <span style="color: #5D478B;">&amp;</span> 0101 <span style="color: #5D478B;">;</span><br />
<span style="color: #A52A2A; font-weight: bold;">endmodule</span><br />
</div></div>
<p>其中，specify 块语句也可以展开描述，两种表达方式是等效的。</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">0</span><span style="color: #9F79EE;">&#93;</span> <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">0</span><span style="color: #9F79EE;">&#93;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">1</span><span style="color: #9F79EE;">&#93;</span> <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">1</span><span style="color: #9F79EE;">&#93;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">2</span><span style="color: #9F79EE;">&#93;</span> <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">2</span><span style="color: #9F79EE;">&#93;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>d<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">3</span><span style="color: #9F79EE;">&#93;</span> <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#91;</span><span style="color: #ff0055;">3</span><span style="color: #9F79EE;">&#93;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
</div></div>

<h3>全连接</h3><p>
在全连接中，源引脚中的每一位与目标引脚的每一位相连接。</p><p>
源引脚和目的引脚的连接是组合遍历的，且不要求位宽对应。</p><p>
全连接用法格式如下：</p>
<pre>(&lt;multiple_source_io&gt; *&gt; &lt;multiple_destination_io&gt;) = &lt;delay_value&gt; ;</pre>

<p>例如 4 输入的与逻辑模块可以描述如下：</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
<span style="color: #A52A2A; font-weight: bold;">module</span> and4<span style="color: #9F79EE;">&#40;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">output</span> &nbsp; &nbsp; &nbsp; out<span style="color: #5D478B;">,</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">input</span> &nbsp; &nbsp; &nbsp; &nbsp;a<span style="color: #5D478B;">,</span> b<span style="color: #5D478B;">,</span> c<span style="color: #5D478B;">,</span> d<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
<br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>a<span style="color: #5D478B;">,</span>b <span style="color: #5D478B;">*&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>c<span style="color: #5D478B;">,</span>d <span style="color: #5D478B;">*&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
<br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">wire</span> &nbsp; &nbsp; &nbsp; &nbsp; an1<span style="color: #5D478B;">,</span> an2 <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">and</span> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>an1<span style="color: #5D478B;">,</span> a<span style="color: #5D478B;">,</span> b<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">and</span> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>an2<span style="color: #5D478B;">,</span> c<span style="color: #5D478B;">,</span> d<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">and</span> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>out<span style="color: #5D478B;">,</span> an1<span style="color: #5D478B;">,</span> an2<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
<span style="color: #A52A2A; font-weight: bold;">endmodule</span><br />
</div></div>
<h3>
边沿敏感路径</h3><p>
边沿敏感路径用于输入到输出延迟的时序建模，并使用边缘标识符指明触发条件。如果没有指明的话，任何变化都会触发源引脚到目的引脚的延迟值的变化。</p><p>
用法举例如下：</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
&nbsp; &nbsp; <span style="color: #00008B; font-style: italic;">//在 clk 上升沿，从 clk 到 out 的路径上升延迟为 1，下降延迟为 2</span><br />
&nbsp; &nbsp; <span style="color: #00008B; font-style: italic;">//从 in 到 out 的数据路径是同向的，即 out = in</span><br />
&nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span><span style="color: #A52A2A; font-weight: bold;">posedge</span> clk <span style="color: #5D478B;">=&gt;</span> <span style="color: #9F79EE;">&#40;</span>out <span style="color: #5D478B;">+:</span> in<span style="color: #9F79EE;">&#41;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span><span style="color: #ff0055;">1</span><span style="color: #5D478B;">,</span><span style="color: #ff0055;">2</span><span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; <br />
&nbsp; &nbsp; <span style="color: #00008B; font-style: italic;">//在 clk 下降沿，从 clk 到 out 的路径上升延迟为 1，下降延迟为 2</span><br />
&nbsp; &nbsp; <span style="color: #00008B; font-style: italic;">//从 in 到 out 的数据路径是反向的，即 out = ~in</span><br />
&nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span><span style="color: #A52A2A; font-weight: bold;">negedge</span> clk <span style="color: #5D478B;">=&gt;</span> <span style="color: #9F79EE;">&#40;</span>out <span style="color: #5D478B;">-:</span> in<span style="color: #9F79EE;">&#41;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span><span style="color: #ff0055;">1</span><span style="color: #5D478B;">,</span><span style="color: #ff0055;">2</span><span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; <br />
&nbsp; &nbsp; <span style="color: #00008B; font-style: italic;">//clk 任意变化时，从 clk 到 out 的路径上升延迟为 1，下降延迟为 2</span><br />
&nbsp; &nbsp; <span style="color: #00008B; font-style: italic;">//从 in 到 out 的数据路径是不可以预知的，同向、反向或不变</span><br />
&nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span><span style="color: #A52A2A; font-weight: bold;">negedge</span> clk <span style="color: #5D478B;">=&gt;</span> <span style="color: #9F79EE;">&#40;</span>out <span style="color: #5D478B;">:</span> in<span style="color: #9F79EE;">&#41;</span><span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span><span style="color: #ff0055;">1</span><span style="color: #5D478B;">,</span><span style="color: #ff0055;">2</span><span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
</div></div>
<h3>
条件路径</h3><p>
Verilog 也允许模型中根据信号值的不同，有条件的给路径延迟进行不同的赋值。</p><p>
条件中的操作数可以是标量，也可以是向量，条件表达式也可以包含任意操作符。</p>
<p>
需要注意的是，应当只使用 if 语句将条件路径中所有的输入状态都完整的声明。没有声明的路径会使用分布延迟，分布延迟也没有声明的话，将使用零延迟。如果路径延迟和分布延迟同时声明，将选择最大的延迟作为路径延迟。</p><p>
但是 specify 中的 if 语句不能使用 else 结构，可以使用 ifnone 描述条件缺省时的路径延迟。</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">if</span> <span style="color: #9F79EE;">&#40;</span>a<span style="color: #9F79EE;">&#41;</span> &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>a <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">if</span> <span style="color: #9F79EE;">&#40;</span><span style="color: #5D478B;">~</span>a<span style="color: #9F79EE;">&#41;</span> &nbsp; <span style="color: #9F79EE;">&#40;</span>a <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span> <span style="color: #5D478B;">;</span><br />
<br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">if</span> <span style="color: #9F79EE;">&#40;</span>b <span style="color: #5D478B;">&amp;</span> c<span style="color: #9F79EE;">&#41;</span> &nbsp; &nbsp; &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>b <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">if</span> <span style="color: #9F79EE;">&#40;</span><span style="color: #5D478B;">!</span><span style="color: #9F79EE;">&#40;</span>b <span style="color: #5D478B;">&amp;</span> c<span style="color: #9F79EE;">&#41;</span><span style="color: #9F79EE;">&#41;</span> &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>b <span style="color: #5D478B;">=&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span> <span style="color: #5D478B;">;</span><br />
<br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">if</span> <span style="color: #9F79EE;">&#40;</span><span style="color: #9F79EE;">&#123;</span>c<span style="color: #5D478B;">,</span> d<span style="color: #9F79EE;">&#125;</span> <span style="color: #5D478B;">==</span> <span style="color: #ff0055;">2'b01</span><span style="color: #9F79EE;">&#41;</span><br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>c<span style="color: #5D478B;">,</span>d <span style="color: #5D478B;">*&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">ifnone</span> &nbsp; &nbsp;<span style="color: #9F79EE;">&#40;</span>c<span style="color: #5D478B;">,</span>d <span style="color: #5D478B;">*&gt;</span> out<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
</div></div>
<h3>
门延迟路径</h3><p>
门延迟（上升延迟、下降延迟、关断延迟）的数值也可以通过路径延迟的方法来描述。</p><p>
可以定义的延迟路径个数为 1 个，2 个，3 个，6 个， 12 个，其他数量的延迟值都是错误的。</p><p>
下面举例说明门延迟模型中路径延迟的表示方法。</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">//1 个参数： 上升、下降、关断延迟只使用一个延迟参数</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_delay <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>clk <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> t_delay <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
<br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">//2 个参数: 上升延迟（0-&gt;1, z-&gt;1, 0-&gt;z）= 1.5</span><br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">// &nbsp; &nbsp; &nbsp; &nbsp; 下降延迟（1-&gt;0, z-&gt;0, 1-&gt;z）= 2</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_rise <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span><span style="color: #5D478B;">,</span> t_fall <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>clk <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span>t_rise<span style="color: #5D478B;">,</span> t_fall<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
&nbsp; <br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">//3 个参数: 上升延迟（0-&gt;1, z-&gt;1）= 1.5</span><br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">// &nbsp; &nbsp; &nbsp; &nbsp; 下降延迟（1-&gt;0, z-&gt;0）= 2</span><br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">// &nbsp; &nbsp; &nbsp; &nbsp; 关断延迟（1-&gt;z, 0-&gt;z）= 1.8</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_rise <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span><span style="color: #5D478B;">,</span> t_fall <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span><span style="color: #5D478B;">,</span> t_turnoff <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.8</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>clk <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span>t_rise<span style="color: #5D478B;">,</span> t_fall<span style="color: #5D478B;">,</span> t_turnoff<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
<br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">//6 个参数： 分别对应0-&gt;1, 1-&gt;0, 0-&gt;z, z-&gt;1, 1-&gt;z, z-&gt;0</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_01 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span><span style="color: #5D478B;">,</span> t_10 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span><span style="color: #5D478B;">,</span> &nbsp; t_0z <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.8</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_z1 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span><span style="color: #5D478B;">,</span> &nbsp; t_1z <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.2</span><span style="color: #5D478B;">,</span> t_z0 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.1</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>clk <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span>t_01<span style="color: #5D478B;">,</span> t_10<span style="color: #5D478B;">,</span> t_0z<span style="color: #5D478B;">,</span> t_z1<span style="color: #5D478B;">,</span> t_1z<span style="color: #5D478B;">,</span> t_z0<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
<br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">//12 个参数： 分别对应0-&gt;1, 1-&gt;0, 0-&gt;z, z-&gt;1, 1-&gt;z, z-&gt;0</span><br />
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">// &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0-&gt;x, x-&gt;1, 1-&gt;x, x-&gt;0, x-&gt;z, z-&gt;x</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_01 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.5</span><span style="color: #5D478B;">,</span> t_10 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span><span style="color: #5D478B;">,</span> &nbsp; t_0z <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.8</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_z1 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span><span style="color: #5D478B;">,</span> &nbsp; t_1z <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.2</span><span style="color: #5D478B;">,</span> t_z0 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.1</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_0x <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.1</span><span style="color: #5D478B;">,</span> t_x1 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.2</span><span style="color: #5D478B;">,</span> t_1x <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.1</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_x0 <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span><span style="color: #5D478B;">,</span> &nbsp; t_xz <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2</span> &nbsp;<span style="color: #5D478B;">,</span> t_zx <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">2.1</span> <span style="color: #5D478B;">;</span><br />
<br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>clk <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span>t_01<span style="color: #5D478B;">,</span> t_10<span style="color: #5D478B;">,</span> t_0z<span style="color: #5D478B;">,</span> t_z1<span style="color: #5D478B;">,</span> t_1z<span style="color: #5D478B;">,</span> t_z0<span style="color: #5D478B;">,</span><br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; t_0x<span style="color: #5D478B;">,</span> t_x1<span style="color: #5D478B;">,</span> t_1x<span style="color: #5D478B;">,</span> t_x0<span style="color: #5D478B;">,</span> t_xz<span style="color: #5D478B;">,</span> t_zx<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
</div></div>
<p>门路径延迟模型中，也可以指定最大值、最小值和典型值。</p>
<div class="example"><h2 class="example">实例</h2> <div class="example_code">
&nbsp; &nbsp;<span style="color: #00008B; font-style: italic;">//上升、下降和关断延的延迟值：min: typical: max</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">specify</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_rise &nbsp; &nbsp;<span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">1.5</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">1.8</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_fall &nbsp; &nbsp;<span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">1.8</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">2</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #A52A2A; font-weight: bold;">specparam</span> t_turnoff <span style="color: #5D478B;">=</span> <span style="color: #ff0055;">1.1</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">1.2</span><span style="color: #5D478B;">:</span><span style="color: #ff0055;">1.3</span> <span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp; &nbsp; <span style="color: #9F79EE;">&#40;</span>clk <span style="color: #5D478B;">=&gt;</span> q<span style="color: #9F79EE;">&#41;</span> <span style="color: #5D478B;">=</span> <span style="color: #9F79EE;">&#40;</span>t_rise<span style="color: #5D478B;">,</span> t_fall<span style="color: #5D478B;">,</span> t_turnoff<span style="color: #9F79EE;">&#41;</span><span style="color: #5D478B;">;</span><br />
&nbsp; &nbsp;<span style="color: #A52A2A; font-weight: bold;">endspecify</span><br />
</div></div>
<h3>
X 传输延迟</h3><p>
如果没有指定 x 转换时间的延迟（门路径延迟中没有给出 12 个延迟参数），则规定：</p>
<ul><li>
从 x 转换为已知状态的延迟时间为，可能需要的最大延迟时间；</li><li>
从已知状态转换为 x 的延迟时间为，可能需要的最小延迟时间。</li></ul><p>
例如，当门路径延迟中给出 6 个延迟参数时，则 x 传输延迟时间定义如下表所示：</p>
<table class="reference"><thead><tr><th style="text-align:center;"><span>x 转换</span></th><th style="text-align:left;"><span>延迟值</span></th></tr></thead><tbody><tr><td style="text-align:center;"><span>0-&gt;x</span></td><td style="text-align:left;"><span>min(t_01, t_0z)</span></td></tr><tr><td style="text-align:center;"><span>1-&gt;x</span></td><td style="text-align:left;"><span>min(t_10, t_1z)</span></td></tr><tr><td style="text-align:center;"><span>z-&gt;x</span></td><td style="text-align:left;"><span>min(t_z1, t_z0)</span></td></tr><tr><td style="text-align:center;">&nbsp;</td><td style="text-align:left;">&nbsp;</td></tr><tr><td style="text-align:center;"><span>x-&gt;0</span></td><td style="text-align:left;"><span>max(t_10, t_z0)</span></td></tr><tr><td style="text-align:center;"><span>x-&gt;1</span></td><td style="text-align:left;"><span>max(t_01, t_z1)</span></td></tr><tr><td style="text-align:center;"><span>x-&gt;z</span></td><td style="text-align:left;"><span>max(t_1z, t_0z)</span></td></tr></tbody></table>
<h3>本章节源码下载</h3><p>
<a class="download" href="https://www.runoob.com/wp-content/uploads/2021/05/v3.2_path_delay.zip">Download</a>   </p>				</div>
			</div>
			<div class="previous-next-links">
			<div class="previous-design-link">← <a href="http://www.runoob.com/w3cnote/verilog2-delay-type.html" rel="prev"> 3.1 Verilog 延迟模型</a> </div>
			<div class="next-design-link"><a href="http://www.runoob.com/w3cnote/verilog2-setup-hold-time.html" rel="next"> 3.3 Verilog 建立时间和保持时间</a> →</div>
			</div>
						<div class="article-heading-ad" id="w3cnote-ad728">
			<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
			<!-- 移动版 自动调整 -->
			<ins class="adsbygoogle"
			     style="display:inline-block;min-width:300px;max-width:970px;width:100%;height:90px"
			     data-ad-client="ca-pub-5751451760833794"
			     data-ad-slot="1691338467"
			     data-ad-format="horizontal"></ins>
			<script>
			(adsbygoogle = window.adsbygoogle || []).push({});
			</script>
			</div>
			<style>
@media screen and (max-width: 768px) {
	#w3cnote-ad728 {
		display: none;
	}
}
p.note-author {
    border-bottom: 1px solid #ddd;
    font-size: 18px;
    font-weight: bold;
    color: #78a15a;
    padding-bottom: 2px;
    margin-bottom: 4px;
}
</style>
<script>
var aid = 23690;
</script>
	</div>
		
	</div>
	<div class="listcol last right-column">

	<script type="text/javascript">
jQuery(document).ready(function ($){
	var total = $(".membership li").length;
	var left_list = '';
	href = window.location.href;
	
	$(".membership li").each(function(index, value){

		left_list += $(this).html();

		cur_href = $(this).find("a").attr("href");
		cur_obj = $(this);
		
		if(href.match(cur_href) != null) {
			if(index==0) {
				$(".previous-design-link").hide();
			}
			if(index==(total-1)) {
				$(".next-design-link").hide();
			}
			prev_href = cur_obj.prev("li").find("a").attr("href");
			prev_title = cur_obj.prev("li").find("a").attr("title");

			next_href = cur_obj.next("li").find("a").attr("href");
			next_title = cur_obj.next("li").find("a").attr("title");
			if(prev_title) {
				$(".previous-design-link a").attr("href", prev_href);
				$(".previous-design-link a").attr("title", prev_title);
				$(".previous-design-link a").text(prev_title);
			} else {
				$(".previous-design-link").html("");
			}

			if(next_title) {
				$(".next-design-link a").attr("href", next_href);
				$(".next-design-link a").attr("title", next_title);
				$(".next-design-link a").text(next_title);
			} else {
				$(".next-design-link").html("");
			}
		}
	});

	$("#leftcolumn").html(left_list);
});
	</script>
	<div class="sidebar-box cate-list">
	<div class="sidebar-box recommend-here list-link">
	<a href="javascript:void(0);">Verilog 高级教程</a>	</div>
	
	<ul class="membership">
		
	<li><a target="_top" data-id="23639" title="0.1 数字逻辑设计" href="http://www.runoob.com/w3cnote/verilog2-tutorial.html" >0.1 数字逻辑设计</a></li>
	
		
	<li><a target="_top" data-id="23641" title="0.2 Verilog 编码风格" href="http://www.runoob.com/w3cnote/verilog2-codestyle.html" >0.2 Verilog 编码风格</a></li>
	
		
	<li><a target="_top" data-id="23644" title="0.3 Verilog 代码规范" href="http://www.runoob.com/w3cnote/verilog2-codeguide.html" >0.3 Verilog 代码规范</a></li>
	
		
	<li><a target="_top" data-id="23645" title="1.1 Verilog 门的类型" href="http://www.runoob.com/w3cnote/verilog2-gate.html" >1.1 Verilog 门的类型</a></li>
	
		
	<li><a target="_top" data-id="23648" title="1.2 Verilog 开关级建模" href="http://www.runoob.com/w3cnote/verilog2-level-modeling.html" >1.2 Verilog 开关级建模</a></li>
	
		
	<li><a target="_top" data-id="23656" title="1.3 Verilog 门延迟" href="http://www.runoob.com/w3cnote/verilog2-gate-delay.html" >1.3 Verilog 门延迟</a></li>
	
		
	<li><a target="_top" data-id="23673" title="2.1 Verilog UDP 基础知识" href="http://www.runoob.com/w3cnote/verilog2-udp.html" >2.1 Verilog UDP 基础知识</a></li>
	
		
	<li><a target="_top" data-id="23674" title="2.2 Verilog 组合逻辑 UDP" href="http://www.runoob.com/w3cnote/verilog2-udp-logic.html" >2.2 Verilog 组合逻辑 UDP</a></li>
	
		
	<li><a target="_top" data-id="23677" title="2.3 Verilog 时序逻辑 UDP" href="http://www.runoob.com/w3cnote/verilog2-udp-timing.html" >2.3 Verilog 时序逻辑 UDP</a></li>
	
		
	<li><a target="_top" data-id="23685" title="3.1 Verilog 延迟模型" href="http://www.runoob.com/w3cnote/verilog2-delay-type.html" >3.1 Verilog 延迟模型</a></li>
	
		<li>
	3.2 Verilog specify 块语句	</li>
	
		
	<li><a target="_top" data-id="23692" title="3.3 Verilog 建立时间和保持时间" href="http://www.runoob.com/w3cnote/verilog2-setup-hold-time.html" >3.3 Verilog 建立时间和保持时间</a></li>
	
		
	<li><a target="_top" data-id="23701" title="3.4 Verilog 时序检查" href="http://www.runoob.com/w3cnote/verilog2-timing-check.html" >3.4 Verilog 时序检查</a></li>
	
		
	<li><a target="_top" data-id="23708" title="3.5 Verilog 延迟反标注" href="http://www.runoob.com/w3cnote/verilog2-sdf.html" >3.5 Verilog 延迟反标注</a></li>
	
		
	<li><a target="_top" data-id="23714" title="4.1 Verilog 同步与异步" href="http://www.runoob.com/w3cnote/verilog-sync.html" >4.1 Verilog 同步与异步</a></li>
	
		
	<li><a target="_top" data-id="23725" title="4.2 Verilog 跨时钟域传输：慢到快" href="http://www.runoob.com/w3cnote/verilog2-slow2fast.html" >4.2 Verilog 跨时钟域传输：慢到快</a></li>
	
		
	<li><a target="_top" data-id="23729" title="4.3 Verilog 跨时钟域传输：快到慢" href="http://www.runoob.com/w3cnote/verilog2-fast2slow.html" >4.3 Verilog 跨时钟域传输：快到慢</a></li>
	
		
	<li><a target="_top" data-id="23731" title="4.4 Verilog FIFO 设计" href="http://www.runoob.com/w3cnote/verilog2-fifo.html" >4.4 Verilog FIFO 设计</a></li>
	
		
	<li><a target="_top" data-id="23739" title="5.1 Verilog 复位简介" href="http://www.runoob.com/w3cnote/verilog2-reset.html" >5.1 Verilog 复位简介</a></li>
	
		
	<li><a target="_top" data-id="23743" title="5.2 Verilog 时钟简介" href="http://www.runoob.com/w3cnote/verilog2-clock.html" >5.2 Verilog 时钟简介</a></li>
	
		
	<li><a target="_top" data-id="23757" title="5.3 Verilog 时钟分频" href="http://www.runoob.com/w3cnote/verilog2-clock-division.html" >5.3 Verilog 时钟分频</a></li>
	
		
	<li><a target="_top" data-id="23768" title="5.4 Verilog 时钟切换" href="http://www.runoob.com/w3cnote/verilog2-clock-switch.html" >5.4 Verilog 时钟切换</a></li>
	
		
	<li><a target="_top" data-id="23779" title="6.1 Verilog 低功耗简介" href="http://www.runoob.com/w3cnote/verilog2-low-power.html" >6.1 Verilog 低功耗简介</a></li>
	
		
	<li><a target="_top" data-id="23788" title="6.2 Verilog 系统级低功耗设计" href="http://www.runoob.com/w3cnote/verilog2-lower-power-design.html" >6.2 Verilog 系统级低功耗设计</a></li>
	
		
	<li><a target="_top" data-id="23792" title="6.3 Verilog  RTL 级低功耗设计（上）" href="http://www.runoob.com/w3cnote/verilog2-rtl-low-power-design-1.html" >6.3 Verilog  RTL 级低功耗设计（上）</a></li>
	
		
	<li><a target="_top" data-id="23796" title="6.4 Verilog RTL 级低功耗设计（下）" href="http://www.runoob.com/w3cnote/verilog2-rtl-low-power-design-2.html" >6.4 Verilog RTL 级低功耗设计（下）</a></li>
	
		
	<li><a target="_top" data-id="23806" title="7.1 Verilog 显示任务" href="http://www.runoob.com/w3cnote/verilog2-display.html" >7.1 Verilog 显示任务</a></li>
	
		
	<li><a target="_top" data-id="23813" title="7.2 Verilog 文件操作" href="http://www.runoob.com/w3cnote/verilog2-file.html" >7.2 Verilog 文件操作</a></li>
	
		
	<li><a target="_top" data-id="23825" title="7.3 Verilog 随机数及概率分布" href="http://www.runoob.com/w3cnote/verilog2-random.html" >7.3 Verilog 随机数及概率分布</a></li>
	
		
	<li><a target="_top" data-id="23847" title="7.4 Verilog 实数整数转换" href="http://www.runoob.com/w3cnote/verilog2-real2int.html" >7.4 Verilog 实数整数转换</a></li>
	
		
	<li><a target="_top" data-id="23851" title="7.5 Verilog 其他系统任务" href="http://www.runoob.com/w3cnote/verilog2-other-task.html" >7.5 Verilog 其他系统任务</a></li>
	
		
	<li><a target="_top" data-id="23862" title="8.1 Verilog  PLI 简介" href="http://www.runoob.com/w3cnote/verilog2-pli-intro.html" >8.1 Verilog  PLI 简介</a></li>
	
		
	<li><a target="_top" data-id="23865" title="8.2 Verilog TF 子程序" href="http://www.runoob.com/w3cnote/verilog2-tf.html" >8.2 Verilog TF 子程序</a></li>
	
		
	<li><a target="_top" data-id="23869" title="8.3 Verilog TF 子程序列表" href="http://www.runoob.com/w3cnote/verilog2-tf-sub.html" >8.3 Verilog TF 子程序列表</a></li>
	
		
	<li><a target="_top" data-id="23870" title="8.4 Verilog ACC 子程序" href="http://www.runoob.com/w3cnote/verilog2-acc.html" >8.4 Verilog ACC 子程序</a></li>
	
		
	<li><a target="_top" data-id="23872" title="8.5 Verilog ACC 子程序列表" href="http://www.runoob.com/w3cnote/verilog2-acc-sub.html" >8.5 Verilog ACC 子程序列表</a></li>
	
		
	<li><a target="_top" data-id="23876" title="9.1 Verilog 逻辑综合" href="http://www.runoob.com/w3cnote/verilog2-logic-sumarry.html" >9.1 Verilog 逻辑综合</a></li>
	
		
	<li><a target="_top" data-id="23882" title="9.2 Verilog 可综合性设计" href="http://www.runoob.com/w3cnote/verilog2-integrated-design.html" >9.2 Verilog 可综合性设计</a></li>
	
	</ul></div>	</div>
</div>


<!-- 底部 -->
<div id="footer" class="mar-t50">
   <div class="runoob-block">
    <div class="runoob cf">
     <dl>
      <dt>
       在线实例
      </dt>
      <dd>
       &middot;<a target="_blank" href="/html/html-examples.html">HTML 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="/css/css-examples.html">CSS 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="/js/js-examples.html">JavaScript 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="/ajx/ajax-examples.html">Ajax 实例</a>
      </dd>
       <dd>
       &middot;<a target="_blank" href="/jquery/jquery-examples.html">jQuery 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="/xml/xml-examples.html">XML 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="/java/java-examples.html">Java 实例</a>
      </dd>
     
     </dl>
     <dl>
      <dt>
      字符集&工具
      </dt>
      <dd>
       &middot; <a target="_blank" href="/charsets/html-charsets.html">HTML 字符集设置</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="/tags/html-ascii.html">HTML ASCII 字符集</a>
      </dd>
     <dd>
       &middot; <a target="_blank" href="https://c.runoob.com/front-end/6939/">JS 混淆/加密</a>
      </dd> 
      <dd>
       &middot; <a target="_blank" href="https://c.runoob.com/front-end/6232/">PNG/JPEG 图片压缩</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="/tags/html-colorpicker.html">HTML 拾色器</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="//c.runoob.com/front-end/53">JSON 格式化工具</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="//c.runoob.com/front-end/6680/">随机数生成器</a>
      </dd>
     </dl>
     <dl>
      <dt>
       最新更新
      </dt>
                   <dd>
       &middot;
      <a href="http://www.runoob.com/matplotlib/matplotlib-imread.html" title="Matplotlib imread() 方法">Matplotlib imre...</a>
      </dd>
              <dd>
       &middot;
      <a href="http://www.runoob.com/matplotlib/matplotlib-imsave.html" title="Matplotlib imsave() 方法">Matplotlib imsa...</a>
      </dd>
              <dd>
       &middot;
      <a href="http://www.runoob.com/matplotlib/matplotlib-imshow.html" title="Matplotlib imshow() 方法">Matplotlib imsh...</a>
      </dd>
              <dd>
       &middot;
      <a href="http://www.runoob.com/matplotlib/matplotlib-hist.html" title="Matplotlib 直方图">Matplotlib 直方图</a>
      </dd>
              <dd>
       &middot;
      <a href="http://www.runoob.com/python3/python-func-object.html" title="Python object() 函数">Python object()...</a>
      </dd>
              <dd>
       &middot;
      <a href="http://www.runoob.com/python3/python-ai-draw.html" title="Python AI 绘画">Python AI 绘画</a>
      </dd>
              <dd>
       &middot;
      <a href="http://www.runoob.com/w3cnote/cursor-editor.html" title="神辅助 Cursor 编辑器，加入 GPT-4 让编码更轻松！">神辅助 Cursor ...</a>
      </dd>
             </dl>
     <dl>
      <dt>
       站点信息
      </dt>
      <dd>
       &middot;
       <a target="_blank" href="mailto:admin@runoob.com" rel="external nofollow">意见反馈</a>
       </dd>
      <dd>
       &middot;
      <a target="_blank" href="/disclaimer">免责声明</a>
       </dd>
      <dd>
       &middot;
       <a target="_blank" href="/aboutus">关于我们</a>
       </dd>
      <dd>
       &middot;
      <a target="_blank" href="/archives">文章归档</a>
      </dd>
    
     </dl>
    
     <div class="search-share">
      <div class="app-download">
        <div>
         <strong>关注微信</strong>
        </div>
      </div>
      <div class="share">
      <img width="128" height="128" src="/wp-content/themes/runoob/assets/images/qrcode.png" />
       </div>
     </div>
     
    </div>
   </div>
   <div class="w-1000 copyright">
     Copyright &copy; 2013-2023    <strong><a href="//www.runoob.com/" target="_blank">菜鸟教程</a></strong>&nbsp;
    <strong><a href="//www.runoob.com/" target="_blank">runoob.com</a></strong> All Rights Reserved. 备案号：<a target="_blank" rel="nofollow" href="https://beian.miit.gov.cn/">闽ICP备15012807号-1</a>
   </div>
  </div>
  <div class="fixed-btn">
    <a class="go-top" href="javascript:void(0)" title="返回顶部"> <i class="fa fa-angle-up"></i></a>
    <a class="qrcode"  href="javascript:void(0)" title="关注我们"><i class="fa fa-qrcode"></i></a>
    <a class="writer" style="display:none" href="javascript:void(0)"   title="标记/收藏"><i class="fa fa-star" aria-hidden="true"></i></a>
    <!-- qrcode modal -->
    <div id="bottom-qrcode" class="modal panel-modal hide fade in">
      <h4>微信关注</h4>
      <div class="panel-body"><img alt="微信关注" width="128" height="128" src="/wp-content/themes/runoob/assets/images/qrcode.png"></div> 
    </div>
  </div>

 <div style="display:none;">
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-84264393-2"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'UA-84264393-2');
</script>
<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?3eec0b7da6548cf07db3bc477ea905ee";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script>

</div>
<script>
window.jsui={
    www: 'https://www.runoob.com',
    uri: 'https://www.runoob.com/wp-content/themes/runoob'
};
</script>

<script src="https://static.runoob.com/assets/libs/hl/run_prettify.js"></script>
<script src="/wp-content/themes/runoob/assets/js/main.min.js?v=1.156"></script>

</body>
</html>