<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 29th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 29th Design Automation Conference" title="Proceedings of the 29th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1992/DAC-1992.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Daniel G. Schweikert<br/><em>Proceedings of the 29th Design Automation Conference</em><br/>DAC, 1992.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1992">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+29th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1992,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=113938">113938</a>",
</span>	address       = "Anaheim, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Daniel_G_Schweikert.html">Daniel G. Schweikert</a>",
<span id="isbn">	isbn          = "0-8186-2822-7",
</span>	publisher     = "{IEEE Computer Society Press}",
	title         = "{Proceedings of the 29th Design Automation Conference}",
	year          = 1992,
}</pre>
</div>
<hr/>
<h3>Contents (140 items)</h3><dl class="toc"><div class="rbox"><span class="tag">19 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">18 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">14 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">14 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">12 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">12 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">11 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">11 ×<a href="tag/using.html">#using</a></span><br/></div><dt><a href="DAC-1992-KriplaniNH.html">DAC-1992-KriplaniNH</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Maximum Current Estimation in CMOS Circuits (<abbr title="Harish Kriplani">HK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-JuS.html">DAC-1992-JuS</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Incremental Circuit Simulation Using Waveform Relaxation (<abbr title="Yun-Cheng Ju">YCJ</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 8–11.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-JohnsonR.html">DAC-1992-JohnsonR</a> <span class="tag"><a href="tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Waveform Relaxation of Circuits with Global Feedback Loops (<abbr title="T. A. Johnson">TAJ</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>), pp. 12–15.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-ChengM.html">DAC-1992-ChengM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>On the Over-Specification Problem in Sequential ATPG Algorithms (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Hi-Keung Tony Ma">HKTM</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-AbramoviciRM.html">DAC-1992-AbramoviciRM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/exclamation.html" title="exclamation">#exclamation</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Freeze!: A New Approach for Testing Sequential Circuits (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Krishna B. Rajan">KBR</abbr>, <abbr title="David T. Miller">DTM</abbr>), pp. 22–25.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-LeeNB.html">DAC-1992-LeeNB</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits (<abbr title="Kuen-Jong Lee">KJL</abbr>, <abbr title="Charles Njinda">CN</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 26–29.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-SarabiP.html">DAC-1992-SarabiP</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed-Polarity AND/XOR Canonical Networks (<abbr title="Andisheh Sarabi">AS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-CoudertM.html">DAC-1992-CoudertM</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions (<abbr title="Olivier Coudert">OC</abbr>, <abbr title="Jean Christophe Madre">JCM</abbr>), pp. 36–39.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-LinCM.html">DAC-1992-LinCM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Symbolic Prime Generation for Multiple-Valued Functions (<abbr title="Bill Lin">BL</abbr>, <abbr title="Olivier Coudert">OC</abbr>, <abbr title="Jean Christophe Madre">JCM</abbr>), pp. 40–44.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-HillD.html">DAC-1992-HillD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>FPGA Design Principles (A Tutorial) (<abbr title="Dwight D. Hill">DDH</abbr>, <abbr title="Ewald Detjens">ED</abbr>), pp. 45–46.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1992-CongHK.html">DAC-1992-CongHK</a></dt><dd>Net Partitions Yield Better Module Partitions (<abbr title="Jason Cong">JC</abbr>, <abbr title="Lars W. Hagen">LWH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ShihKT.html">DAC-1992-ShihKT</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Performance-Driven System Partitioning on Multi-Chip Modules (<abbr title="Minshine Shih">MS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 53–56.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-HamadaCC.html">DAC-1992-HamadaCC</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A Wire Length Estimation Technique Utilizing Neighborhood Density Equations (<abbr title="Takeo Hamada">TH</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Paul M. Chau">PMC</abbr>), pp. 57–61.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-WangW.html">DAC-1992-WangW</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Graph Theoretic Technique to Speed up Floorplan Area Optimization (<abbr title="Ting-Chi Wang">TCW</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 62–68.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-Sur-KolayB.html">DAC-1992-Sur-KolayB</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span></dt><dd>Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning (<abbr title="Susmita Sur-Kolay">SSK</abbr>, <abbr title="Bhargab B. Bhattacharya">BBB</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-RoychowdhuryNP.html">DAC-1992-RoychowdhuryNP</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Donald O. Pederson">DOP</abbr>), pp. 75–80.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LinK.html">DAC-1992-LinK</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Transient Simulation of Lossy Interconnect (<abbr title="Shen Lin">SL</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-RaghavanBR.html">DAC-1992-RaghavanBR</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems (<abbr title="Vivek Raghavan">VR</abbr>, <abbr title="J. Eric Bracken">JEB</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LingKW.html">DAC-1992-LingKW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Boundary-Element Approach to Transient simulation of Three-Dimensional Integrated Circuit Interconnect (<abbr title="David D. Ling">DDL</abbr>, <abbr title="S. Kim">SK</abbr>, <abbr title="J. White">JW</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-NouraniP.html">DAC-1992-NouraniP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Move Frame Scheduling and Mixed Scheduling-Allocation for the Automated Synthesis of Digital Systems (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 99–105.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-RimJ.html">DAC-1992-RimJ</a> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Representing Conditional Branches for High-Level Synthesis Applications (<abbr title="Minjoong Rim">MR</abbr>, <abbr title="Rajiv Jain">RJ</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-WakabayashiT.html">DAC-1992-WakabayashiT</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Global Scheduling Independent of Control Dependencies Based on Condition Vectors (<abbr title="Kazutoshi Wakabayashi">KW</abbr>, <abbr title="Hirohito Tanaka">HT</abbr>), pp. 112–115.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Gebotys.html">DAC-1992-Gebotys</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Scheduling and Allocation of Embedded VLSI Chips (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 116–119.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-RimJL.html">DAC-1992-RimJL</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Optimal Allocation and Binding in High-Level Synthesis (<abbr title="Minjoong Rim">MR</abbr>, <abbr title="Rajiv Jain">RJ</abbr>, <abbr title="Renato De Leone">RDL</abbr>), pp. 120–123.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-GeurtsCM.html">DAC-1992-GeurtsCM</a> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing (<abbr title="Werner Geurts">WG</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 124–127.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Hillen.html">DAC-1992-Hillen</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>Is Technology-Independent Design Really Practical? (Panel Abstract) (<abbr title="Peter Hillen">PH</abbr>), p. 128.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-BeckerST.html">DAC-1992-BeckerST</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>An Engineering Environment for Hardware/Software Co-Simulation (<abbr title="David Becker">DB</abbr>, <abbr title="Raj K. Singh">RKS</abbr>, <abbr title="Stephen G. Tell">SGT</abbr>), pp. 129–134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-HuangD.html">DAC-1992-HuangD</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-KimBCP.html">DAC-1992-KimBCP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>APT: An Area-Performance-Testability Driven Placement Algorithm (<abbr title="Sungho Kim">SK</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Vivek Chickermane">VC</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-GaoVL.html">DAC-1992-GaoVL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance Driven Macro-Cell Placement Algorithm (<abbr title="Tong Gao">TG</abbr>, <abbr title="Pravin M. Vaidya">PMV</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 147–152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LinS.html">DAC-1992-LinS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Fuzzy Logic Approach to Placement Problem (<abbr title="Rung-Bin Lin">RBL</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-BhattacharyaAA.html">DAC-1992-BhattacharyaAA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions (<abbr title="Debashis Bhattacharya">DB</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ChakrabortyAB.html">DAC-1992-ChakrabortyAB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Delay Fault Models and Test Generation for Random Logic Sequential Circuits (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 165–172.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1992-SaldanhaBS.html">DAC-1992-SaldanhaBS</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 173–176.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-PomeranzR.html">DAC-1992-PomeranzR</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Delay Testing of Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-WolfTHMW.html">DAC-1992-WolfTHMW</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The Princeton University Behavioral Synthesis System (<abbr title="Wayne Wolf">WW</abbr>, <abbr title="Andrés Takach">AT</abbr>, <abbr title="Chun-Yao Huang">CYH</abbr>, <abbr title="Richard Manno">RM</abbr>, <abbr title="Ephrem Wu">EW</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-StollD.html">DAC-1992-StollD</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis from VHDL with Exact Timing Constraints (<abbr title="A. Stoll">AS</abbr>, <abbr title="Peter Duzy">PD</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-SeawrightB.html">DAC-1992-SeawrightB</a> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis from Production-Based Specifications (<abbr title="Andrew Seawright">AS</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 194–199.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Collet.html">DAC-1992-Collet</a></dt><dd>Which ASIC Technology Will Dominate the 1990’s (Panel Abstract) (<abbr title="Ronald Collet">RC</abbr>), p. 200.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-ChiproutN.html">DAC-1992-ChiproutN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Generalized Moment-Matching Methods for Transient Analysis of Interconnect Networks (<abbr title="Eli Chiprout">EC</abbr>, <abbr title="Michel S. Nakhla">MSN</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-AnastasakisGKP.html">DAC-1992-AnastasakisGKP</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Stability of Moment-Matching Approximations in Asymptotic Waveform Evaluation (<abbr title="Demos F. Anastasakis">DFA</abbr>, <abbr title="Nanda Gopal">NG</abbr>, <abbr title="Seok-Yoon Kim">SYK</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LeeR.html">DAC-1992-LeeR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation (<abbr title="John Y. Lee">JYL</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-VahidG.html">DAC-1992-VahidG</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Specification Partitioning for System Design (<abbr title="Frank Vahid">FV</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-GuptaCM.html">DAC-1992-GuptaCM</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components (<abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Claudionor José Nunes Coelho Jr.">CJNCJ</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-HungP.html">DAC-1992-HungP</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis with Pin Constraints for Multiple-Chip Designs (<abbr title="Yung-Hua Hung">YHH</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 231–234.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-RaoK.html">DAC-1992-RaoK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Partitioning by Regularity Extraction (<abbr title="D. Sreenivasa Rao">DSR</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 235–238.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-YuS.html">DAC-1992-YuS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Path-Oriented Approach for Reducing Hazards in Asynchronous Designs (<abbr title="Meng-Lin Yu">MLY</abbr>, <abbr title="P. A. Subrahmanyam">PAS</abbr>), pp. 239–244.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-SaldanhaBS92a.html">DAC-1992-SaldanhaBS92a</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 245–248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-ChenDC.html">DAC-1992-ChenDC</a></dt><dd>Circuit Enhancement by Eliminating Long False Paths (<abbr title="Hsi-Chuan Chen">HCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Siu-Wing Cheng">SWC</abbr>), pp. 249–252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-GhoshDKW.html">DAC-1992-GhoshDKW</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Estimation of Average Switching Activity in Combinational and Sequential Circuits (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 253–259.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-Lattin.html">DAC-1992-Lattin</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why Data Models Will Become the Fastest Growing Segment of the EDA Market (Panel Abstract) (<abbr title="William Lattin">WL</abbr>), p. 260.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-LeeP.html">DAC-1992-LeeP</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Hierarchical Test Generation under Intensive Global Functional Constraints (<abbr title="Jaushin Lee">JL</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-SantucciDGB.html">DAC-1992-SantucciDGB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A Methodology to Reduce the Computational Cost of Behavioral Test Pattern Generation (<abbr title="Jean François Santucci">JFS</abbr>, <abbr title="Gérard Dray">GD</abbr>, <abbr title="Norbert Giambiasi">NG</abbr>, <abbr title="Marc Boumédine">MB</abbr>), pp. 267–272.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-VishakantaiahAA.html">DAC-1992-VishakantaiahAA</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic Test Knowledge Extraction from VHDL (ATKET) (<abbr title="Praveen Vishakantaiah">PV</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-KrishnamoorthyN.html">DAC-1992-KrishnamoorthyN</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Data Path Allocation using an Extended Binding Model (<abbr title="Ganesh Krishnamoorthy">GK</abbr>, <abbr title="John A. Nestor">JAN</abbr>), pp. 279–284.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-GregoryMF.html">DAC-1992-GregoryMF</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>ISIS: A System for Performance Driven Resource Sharing (<abbr title="Brent Gregory">BG</abbr>, <abbr title="Don MacMillen">DM</abbr>, <abbr title="Dennis Fogg">DF</abbr>), pp. 285–290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-RundensteinerG.html">DAC-1992-RundensteinerG</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Functional Synthesis Using Area and Delay Optimization (<abbr title="Elke A. Rundensteiner">EAR</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 291–296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Potter.html">DAC-1992-Potter</a> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why it doesn’t work for CAD (Panel Abstract) (<abbr title="Rick Potter">RP</abbr>), p. 297.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-Langeler.html">DAC-1992-Langeler</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Directions to Watch in Design Technology (Tutorial Abstract) (<abbr title="Gerry Langeler">GL</abbr>), p. 298.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-BatraC.html">DAC-1992-BatraC</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Hcompare: A Hierarchical Netlist Comparison Program (<abbr title="Pradeep Batra">PB</abbr>, <abbr title="David Cooke">DC</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Peltz.html">DAC-1992-Peltz</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interpreter.html" title="interpreter">#interpreter</a></span></dt><dd>An Interpreter for General Netlist Design Rule Checking (<abbr title="Georg Peltz">GP</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-BamjiV.html">DAC-1992-BamjiV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical Pitchmatching Compaction Using Minimum Design (<abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Ravi Varadarajan">RV</abbr>), pp. 311–317.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-Boyer.html">DAC-1992-Boyer</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Process Independent Constraint Graph Compaction (<abbr title="David G. Boyer">DGB</abbr>), pp. 318–322.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-KimLS.html">DAC-1992-KimLS</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A New Hierarchical Layout Compactor Using Simplified Graph Models (<abbr title="Wonjong Kim">WK</abbr>, <abbr title="Joohack Lee">JL</abbr>, <abbr title="Hyunchul Shin">HS</abbr>), pp. 323–326.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-LeeR92a.html">DAC-1992-LeeR92a</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits (<abbr title="Dong-Ho Lee">DHL</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 327–331.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-BoseA.html">DAC-1992-BoseA</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers (<abbr title="Soumitra Bose">SB</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-LeeH.html">DAC-1992-LeeH</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 336–340.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-MajumdarS.html">DAC-1992-MajumdarS</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits (<abbr title="Amitava Majumdar">AM</abbr>, <abbr title="Sarma Sastry">SS</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-KubiakPFS.html">DAC-1992-KubiakPFS</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Exact Evaluation of Diagnostic Test Resolution (<abbr title="Ken Kubiak">KK</abbr>, <abbr title="Steven Parkes">SP</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ChakravartyL.html">DAC-1992-ChakravartyL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Algorithms for Current Monitor Based Diagnosis of Bridging and Leakage Faults (<abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Minsheng Liu">ML</abbr>), pp. 353–356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-GirardLP.html">DAC-1992-GirardLP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Approach to Delay-Fault Diagnosis (<abbr title="Patrick Girard">PG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>), pp. 357–360.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-ChungR.html">DAC-1992-ChungR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections (<abbr title="Kevin Chung">KC</abbr>, <abbr title="Jonathan Rose">JR</abbr>), pp. 361–367.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-SawkarT.html">DAC-1992-SawkarT</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays (<abbr title="Prashant Sawkar">PS</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-SchlichtmannBH.html">DAC-1992-SchlichtmannBH</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span></dt><dd>Characterization of Boolean Functions for Rapid Matching in FPGA Technology Mapping (<abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Michael Hermann">MH</abbr>), pp. 374–379.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-MurgaiBS.html">DAC-1992-MurgaiBS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Improved Synthesis Algorithm for Multiplexor-Based PGA’s (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 380–386.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-HefferanS.html">DAC-1992-HefferanS</a> <span class="tag"><a href="tag/maintenance.html" title="maintenance">#maintenance</a></span> <span class="tag"><a href="tag/state%20of%20the%20art.html" title="state of the art">#state of the art</a></span></dt><dd>Acquiring and Maintaining State-of-the-Art DA Systems (<abbr title="Patrick M. Hefferan">PMH</abbr>, <abbr title="Steve Sapiro">SS</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LinLE.html">DAC-1992-LinLE</a></dt><dd>Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches (<abbr title="Ichiang Lin">IL</abbr>, <abbr title="John A. Ludwig">JAL</abbr>, <abbr title="Kwok Eng">KE</abbr>), pp. 393–398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Szymanski.html">DAC-1992-Szymanski</a></dt><dd>Computing Optimal Clock Schedules (<abbr title="Thomas G. Szymanski">TGS</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ShenoySBS.html">DAC-1992-ShenoySBS</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Temporal Equivalence of Sequential Circuits (<abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Kanwar Jit Singh">KJS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 405–409.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-AmonB.html">DAC-1992-AmonB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>An Approach to Symbolic Timing Verification (<abbr title="Tod Amon">TA</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 410–413.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-GennartL.html">DAC-1992-GennartL</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating Discrete Event Simulations Using Event Pattern Mappings (<abbr title="Benoit A. Gennart">BAG</abbr>, <abbr title="David C. Luckham">DCL</abbr>), pp. 414–419.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LeeM.html">DAC-1992-LeeM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Two New Techniques for Compiled Multi-Delay Logic Simulation (<abbr title="Yun Sik Lee">YSL</abbr>, <abbr title="Peter M. Maurer">PMM</abbr>), pp. 420–423.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Jones.html">DAC-1992-Jones</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Zero Delay versus Positive Delay in an Incremental Switch-Level Simulator (<abbr title="Larry G. Jones">LGJ</abbr>), pp. 424–427.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Hirose.html">DAC-1992-Hirose</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Performance Evaluation of an Event-Driven Logic Simulation Machine (<abbr title="Fumiyasu Hirose">FH</abbr>), pp. 428–431.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-ZeinED.html">DAC-1992-ZeinED</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HLSIM — A New Hierarchical Logic Simulator and Netlist Converter (<abbr title="David A. Zein">DAZ</abbr>, <abbr title="Oliver P. Engel">OPE</abbr>, <abbr title="Gary S. Ditlow">GSD</abbr>), pp. 432–437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-HsuS.html">DAC-1992-HsuS</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Coalgebraic Division for Multilevel Logic Synthesis (<abbr title="Wen-Jun Hsu">WJH</abbr>, <abbr title="Wen-Zen Shen">WZS</abbr>), pp. 438–442.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-ChenF.html">DAC-1992-ChenF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Efficient Sum-to-One Subsets Algorithm for Logic Optimization (<abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Malik.html">DAC-1992-Malik</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimization of Primitive Gate Networks Using Multiple Output Two-Level Minimization (<abbr title="Abdul A. Malik">AAM</abbr>), pp. 449–453.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-BatekH.html">DAC-1992-BatekH</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Test-Set Preserving Logic Transformations (<abbr title="Michael J. Batek">MJB</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 454–458.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-Collet92a.html">DAC-1992-Collet92a</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Design and Integration Services (Panel Abstract) (<abbr title="Ronald Collet">RC</abbr>), p. 459.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-RuehliH.html">DAC-1992-RuehliH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Challenges and Advances in Electrical Interconnect Analysis (<abbr title="Albert E. Ruehli">AER</abbr>, <abbr title="Hansruedi Heeb">HH</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-FranzonSSBMM.html">DAC-1992-FranzonSSBMM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Tools to Aid in Wiring Rule Generation for High Speed Interconnects (<abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Slobodan Simovich">SS</abbr>, <abbr title="Michael B. Steer">MBS</abbr>, <abbr title="Mark Basel">MB</abbr>, <abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Tom Mills">TM</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ChangCLLO.html">DAC-1992-ChangCLLO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>IPDA: Interconnect Performance Design Assistant (<abbr title="Norman H. Chang">NHC</abbr>, <abbr title="Keh-Jeng Chang">KJC</abbr>, <abbr title="John Leo">JL</abbr>, <abbr title="Ken Lee">KL</abbr>, <abbr title="Soo-Young Oh">SYO</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LiLAS.html">DAC-1992-LiLAS</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>On the Circuit Implementation Problem (<abbr title="Wing Ning Li">WNL</abbr>, <abbr title="Andrew Lim">AL</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-KungDNG.html">DAC-1992-KungDNG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>BDDMAP: A Technology Mapper Based on a New Covering Algorithm (<abbr title="David S. Kung">DSK</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>, <abbr title="Theresa A. Nix">TAN</abbr>, <abbr title="David J. Geiger">DJG</abbr>), pp. 484–487.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Fishburn.html">DAC-1992-Fishburn</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LATTIS: An Iterative Speedup Heuristic for Mapped Logic (<abbr title="John P. Fishburn">JPF</abbr>), pp. 488–491.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-ChaudharyP.html">DAC-1992-ChaudharyP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints (<abbr title="Kamal Chaudhary">KC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 492–498.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-Goldfein.html">DAC-1992-Goldfein</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why is Today’s CAD Inadequate for Designing Tomorrow’s Computers (Panel Abstract) (<abbr title="Arny Goldfein">AG</abbr>), p. 499.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-JacomeD.html">DAC-1992-JacomeD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Design Process Management for CAD Frameworks (<abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-BeggsSCE.html">DAC-1992-BeggsSCE</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automated Design Decision Support System (<abbr title="Robert Beggs">RB</abbr>, <abbr title="John Sawaya">JS</abbr>, <abbr title="Catharine Ciric">CC</abbr>, <abbr title="Julius Etzl">JE</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-PyoSHPKTCCLWD.html">DAC-1992-PyoSHPKTCCLWD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Application-Driven Design Automation for Microprocessor Design (<abbr title="Iksoo Pyo">IP</abbr>, <abbr title="Ching-Long Su">CLS</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Kuo-Rueih Pan">KRP</abbr>, <abbr title="Yong-Seon Koh">YSK</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Hsu-Tsun Chen">HTC</abbr>, <abbr title="Gino Cheng">GC</abbr>, <abbr title="Shihming Liu">SL</abbr>, <abbr title="Shiqun Wu">SW</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ChaoHH.html">DAC-1992-ChaoHH</a></dt><dd>Zero Skew Clock Net Routing (<abbr title="Ting-Hai Chao">THC</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Jan-Ming Ho">JMH</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-MitsuhashiK.html">DAC-1992-MitsuhashiK</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Power and Ground Network Topology Optimization for Cell Based VLSIs (<abbr title="Takashi Mitsuhashi">TM</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-HongHCK.html">DAC-1992-HongHCK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>FARM: An Efficient Feed-Through Pin Assignment Algorithm (<abbr title="Xianlong Hong">XH</abbr>, <abbr title="Jin Huang">JH</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 530–535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Frankle.html">DAC-1992-Frankle</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing (<abbr title="Jon Frankle">JF</abbr>), pp. 536–542.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-ChengCDL.html">DAC-1992-ChengCDL</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>The Role of Long and Short Paths in Circuit Performance Optimization (<abbr title="Siu-Wing Cheng">SWC</abbr>, <abbr title="Hsi-Chuan Chen">HCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Andrew Lim">AL</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-DevadasKMW.html">DAC-1992-DevadasKMW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Certified Timing Verification and the Transition Delay of a Logic Circuit (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Albert R. Wang">ARW</abbr>), pp. 549–555.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-DamianiM.html">DAC-1992-DamianiM</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Recurrence Equations and the Optimization of Synchronous Logic Circuits (<abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 556–561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-ChakradharKA.html">DAC-1992-ChakradharKA</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Finite State Machine Synthesis with Fault Tolerant Test Function (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Suman Kanjilal">SK</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LavagnoMBS.html">DAC-1992-LavagnoMBS</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Solving the State Assignment Problem for Signal Transition Graphs (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Cho W. Moon">CWM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 568–572.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-PomeranzC.html">DAC-1992-PomeranzC</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>State Assignment Using Input/Output Functions (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 573–577.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-Lanzo.html">DAC-1992-Lanzo</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Frameworks — User’s Perspective (Panel Abstract) (<abbr title="L. Lanzo">LL</abbr>), p. 578.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-FangFL.html">DAC-1992-FangFL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A New Efficient Approach to Multilayer Channel Routing Problem (<abbr title="Sung-Chuan Fang">SCF</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>, <abbr title="Shian-Lang Lee">SLL</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-FujiiMMY.html">DAC-1992-FujiiMMY</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Layer Channel Router with New Style of Over-the-Cell Routing (<abbr title="Takashi Fujii">TF</abbr>, <abbr title="Yoko Mima">YM</abbr>, <abbr title="Tsuneo Matsuda">TM</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 585–588.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Ho.html">DAC-1992-Ho</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>New Models for Four- and Five-Layer Channel Routing (<abbr title="Tai-Tsung Ho">TTH</abbr>), pp. 589–593.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-HouC.html">DAC-1992-HouC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/permutation.html" title="permutation">#permutation</a></span></dt><dd>A Pin Permutation Algorithm for Improving Over-the-Cell Channel Routing (<abbr title="Cliff Yungchin Hou">CYH</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 594–599.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-NatarajanSHS.html">DAC-1992-NatarajanSHS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Over-the-Cell Channel Routing for High Performance Circuits (<abbr title="Sivakumar Natarajan">SN</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Nancy D. Holmes">NDH</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 600–603.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-WuSHS.html">DAC-1992-WuSHS</a></dt><dd>Over-the-Cell Routers for New Cell Model (<abbr title="Bo Wu">BW</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Nancy D. Holmes">NDH</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 604–607.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-LaiS.html">DAC-1992-LaiS</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Edge-Valued Binary Decision Diagrams for Multi-Level Hierarchical Verification (<abbr title="Yung-Te Lai">YTL</abbr>, <abbr title="Sarma Sastry">SS</abbr>), pp. 608–613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-CabodiCCGPR.html">DAC-1992-CabodiCCGPR</a> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>A New Model for Improving symbolic Product Machine Traversal (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Silvano Gai">SG</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 614–619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-PixleyJH.html">DAC-1992-PixleyJH</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Exact Calculation of Synchronization Sequences Based on Binary Decision Diagrams (<abbr title="Carl Pixley">CP</abbr>, <abbr title="Seh-Woong Jeong">SWJ</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>), pp. 620–623.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-MercerKR.html">DAC-1992-MercerKR</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Functional Approaches to Generating Orderings for Efficient Symbolic Representations (<abbr title="M. Ray Mercer">MRM</abbr>, <abbr title="Rohit Kapur">RK</abbr>, <abbr title="Don E. Ross">DER</abbr>), pp. 624–627.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-RhoS.html">DAC-1992-RhoS</a> <span class="tag"><a href="tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Inductive Verification of Iterative Systems (<abbr title="June-Kyung Rho">JKR</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LeongB.html">DAC-1992-LeongB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>The Automatic Generation of Bus-Interface Models (<abbr title="Yew-Hong Leong">YHL</abbr>, <abbr title="William P. Birmingham">WPB</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-PrabhuP.html">DAC-1992-PrabhuP</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Superpipelined Control and Data Path Synthesis (<abbr title="Usha Prabhu">UP</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-DuttaRV.html">DAC-1992-DuttaRV</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Distributed Design-Space Exploration for High-Level Synthesis Systems (<abbr title="Rajiv Dutta">RD</abbr>, <abbr title="Jayanta Roy">JR</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 644–650.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-PuriG.html">DAC-1992-PuriG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient algorithm for Microword Length Minimization (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Jun Gu">JG</abbr>), pp. 651–656.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-BergamaschiLK.html">DAC-1992-BergamaschiLK</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Control Optimization in High-Level Synthesis Using Behavioral Don’t Cares (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="Donald A. Lobo">DAL</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>), pp. 657–661.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-KarriO.html">DAC-1992-KarriO</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Transformation-Based High-Level Synthesis of Fault-Tolerant ASICs (<abbr title="Ramesh Karri">RK</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 662–665.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-KahnG.html">DAC-1992-KahnG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Electronic Design Interchange Format EDIF: Present and Future (<abbr title="Hilary J. Kahn">HJK</abbr>, <abbr title="Richard Goldman">RG</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Scallan.html">DAC-1992-Scallan</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>CAD Framework Initiative — A User Perspective (<abbr title="Todd J. Scallan">TJS</abbr>), pp. 672–675.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-OkudaO.html">DAC-1992-OkudaO</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Routing Algorithm for SOG Cell Generation on a Dense Gate-Isolated Layout Style (<abbr title="Ryosuke Okuda">RO</abbr>, <abbr title="Sumio Oguri">SO</abbr>), pp. 676–681.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-LiaoC.html">DAC-1992-LiaoC</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Routing Considerations in Symbolic Layout Synthesis (<abbr title="Youlin Liao">YL</abbr>, <abbr title="Stan Chow">SC</abbr>), pp. 682–686.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1992-KimOI.html">DAC-1992-KimOI</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Experiments with a Performance Driven Module Generator (<abbr title="Soohong Kim">SK</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 687–690.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1992-Palczewski.html">DAC-1992-Palczewski</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Plane Parallel a Maze Router and Its Application to FPGAs (<abbr title="Mikael Palczewski">MP</abbr>), pp. 691–697.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1992-MaulikCR.html">DAC-1992-MaulikCR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis (<abbr title="Prabir C. Maulik">PCM</abbr>, <abbr title="L. Richard Carley">LRC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-DharchoudhuryK.html">DAC-1992-DharchoudhuryK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-NaborsW.html">DAC-1992-NaborsW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics (<abbr title="Keith Nabors">KN</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 710–715.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1992-Eurich.html">DAC-1992-Eurich</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>The State of EDA Standards (Panel Abstract) (<abbr title="John P. Eurich">JPE</abbr>), p. 716.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1992-Shaw.html">DAC-1992-Shaw</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Manufacturing Interface (Panel Abstract) (<abbr title="Charles A. Shaw">CAS</abbr>), p. 717.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>