// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf1_address0,
        buf1_ce0,
        buf1_q0,
        buf1_address1,
        buf1_ce1,
        buf1_q1,
        stage0_address0,
        stage0_ce0,
        stage0_we0,
        stage0_d0,
        stage0_address1,
        stage0_ce1,
        stage0_we1,
        stage0_d1,
        in_t,
        in_m,
        mode,
        inverse
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] buf1_address0;
output   buf1_ce0;
input  [63:0] buf1_q0;
output  [9:0] buf1_address1;
output   buf1_ce1;
input  [63:0] buf1_q1;
output  [9:0] stage0_address0;
output   stage0_ce0;
output  [7:0] stage0_we0;
output  [63:0] stage0_d0;
output  [9:0] stage0_address1;
output   stage0_ce1;
output  [7:0] stage0_we1;
output  [63:0] stage0_d1;
input  [10:0] in_t;
input  [9:0] in_m;
input   mode;
input   inverse;

reg ap_idle;
reg[9:0] buf1_address0;
reg buf1_ce0;
reg[9:0] buf1_address1;
reg buf1_ce1;
reg[9:0] stage0_address0;
reg stage0_ce0;
reg[7:0] stage0_we0;
reg[63:0] stage0_d0;
reg[9:0] stage0_address1;
reg stage0_ce1;
reg[7:0] stage0_we1;
reg[63:0] stage0_d1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_state32_pp0_stage1_iter15;
wire    ap_block_state34_pp0_stage1_iter16;
wire    ap_block_state36_pp0_stage1_iter17;
wire    ap_block_state38_pp0_stage1_iter18;
wire    ap_block_state40_pp0_stage1_iter19;
wire    ap_block_state42_pp0_stage1_iter20;
wire    ap_block_state44_pp0_stage1_iter21;
wire    ap_block_state46_pp0_stage1_iter22;
wire    ap_block_state48_pp0_stage1_iter23;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] mode_read_reg_1887;
reg   [0:0] icmp_ln210_reg_1927;
reg   [0:0] icmp_ln116_reg_1923;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [9:0] gm_im_tab_address0;
reg    gm_im_tab_ce0;
wire   [63:0] gm_im_tab_q0;
wire   [9:0] iGMb_address0;
reg    iGMb_ce0;
wire   [13:0] iGMb_q0;
wire   [9:0] GMb_address0;
reg    GMb_ce0;
wire   [13:0] GMb_q0;
wire   [9:0] gm_re_tab_address0;
reg    gm_re_tab_ce0;
wire   [63:0] gm_re_tab_q0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
wire    ap_block_state33_pp0_stage0_iter16;
wire    ap_block_state35_pp0_stage0_iter17;
wire    ap_block_state37_pp0_stage0_iter18;
wire    ap_block_state39_pp0_stage0_iter19;
wire    ap_block_state41_pp0_stage0_iter20;
wire    ap_block_state43_pp0_stage0_iter21;
wire    ap_block_state45_pp0_stage0_iter22;
wire    ap_block_state47_pp0_stage0_iter23;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] x_re_2_ph_reg_426;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter13_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter14_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter15_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter16_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter17_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter18_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter19_reg;
reg   [63:0] x_im_2_ph_reg_436;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter13_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter14_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter15_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter16_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter17_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter18_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter19_reg;
wire   [63:0] grp_d_add_fu_467_ap_return;
reg   [63:0] reg_924;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter21_reg;
wire   [0:0] inverse_read_reg_1879;
wire   [63:0] grp_d_add_fu_471_ap_return;
reg   [63:0] reg_928;
wire   [0:0] mode_read_read_fu_172_p2;
wire   [9:0] trunc_ln102_fu_992_p1;
reg   [9:0] trunc_ln102_reg_1891;
wire   [9:0] trunc_ln102_1_fu_996_p4;
reg   [9:0] trunc_ln102_1_reg_1896;
wire   [9:0] trunc_ln104_fu_1006_p1;
reg   [9:0] trunc_ln104_reg_1901;
wire  signed [9:0] index_const_fu_1010_p3;
reg  signed [9:0] index_const_reg_1906;
reg   [9:0] trunc_ln9_reg_1912;
reg   [9:0] n_1_reg_1917;
reg   [9:0] n_1_reg_1917_pp0_iter1_reg;
reg   [9:0] n_1_reg_1917_pp0_iter2_reg;
reg   [9:0] n_1_reg_1917_pp0_iter3_reg;
reg   [9:0] n_1_reg_1917_pp0_iter4_reg;
reg   [9:0] n_1_reg_1917_pp0_iter5_reg;
reg   [9:0] n_1_reg_1917_pp0_iter6_reg;
reg   [9:0] n_1_reg_1917_pp0_iter7_reg;
wire   [0:0] icmp_ln116_fu_1036_p2;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter1_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter2_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter3_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter4_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter5_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter6_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter7_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter8_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter9_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter10_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter11_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter12_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter13_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter14_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter15_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter16_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter17_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter18_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter19_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter20_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter22_reg;
reg   [0:0] icmp_ln116_reg_1923_pp0_iter23_reg;
wire   [0:0] icmp_ln210_fu_1054_p2;
wire  signed [9:0] grp_fu_1048_p2;
wire   [63:0] zext_ln128_fu_1081_p1;
reg   [63:0] zext_ln128_reg_1946;
reg   [63:0] converter_reg_1961;
reg   [63:0] gm_re_reg_1971;
wire   [63:0] tmp_58_fu_1145_p3;
reg   [63:0] tmp_58_reg_1982;
wire   [63:0] gm_im_3_fu_1152_p3;
reg   [63:0] gm_im_3_reg_1988;
reg   [63:0] gm_im_3_reg_1988_pp0_iter8_reg;
reg   [63:0] gm_im_3_reg_1988_pp0_iter9_reg;
reg   [63:0] gm_im_3_reg_1988_pp0_iter10_reg;
reg   [63:0] gm_im_3_reg_1988_pp0_iter11_reg;
reg   [63:0] gm_im_3_reg_1988_pp0_iter12_reg;
reg   [63:0] gm_im_3_reg_1988_pp0_iter13_reg;
(* use_dsp48 = "no" *) wire   [9:0] ifr_fu_1159_p2;
reg   [9:0] ifr_reg_1994;
reg   [9:0] ifr_reg_1994_pp0_iter9_reg;
reg   [9:0] ifr_reg_1994_pp0_iter10_reg;
reg   [9:0] ifr_reg_1994_pp0_iter11_reg;
reg   [9:0] ifr_reg_1994_pp0_iter12_reg;
reg   [9:0] ifr_reg_1994_pp0_iter13_reg;
reg   [9:0] ifr_reg_1994_pp0_iter14_reg;
reg   [9:0] ifr_reg_1994_pp0_iter15_reg;
reg   [9:0] ifr_reg_1994_pp0_iter16_reg;
reg   [9:0] ifr_reg_1994_pp0_iter17_reg;
reg   [9:0] ifr_reg_1994_pp0_iter18_reg;
reg   [9:0] ifr_reg_1994_pp0_iter19_reg;
reg   [9:0] ifr_reg_1994_pp0_iter20_reg;
reg   [9:0] ifr_reg_1994_pp0_iter21_reg;
reg   [9:0] ifr_reg_1994_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [9:0] fry_fu_1168_p2;
reg   [9:0] fry_reg_2002;
reg   [9:0] fry_reg_2002_pp0_iter9_reg;
reg   [9:0] fry_reg_2002_pp0_iter10_reg;
reg   [9:0] fry_reg_2002_pp0_iter11_reg;
reg   [9:0] fry_reg_2002_pp0_iter12_reg;
reg   [9:0] fry_reg_2002_pp0_iter13_reg;
reg   [9:0] fry_reg_2002_pp0_iter14_reg;
reg   [9:0] fry_reg_2002_pp0_iter15_reg;
reg   [9:0] fry_reg_2002_pp0_iter16_reg;
reg   [9:0] fry_reg_2002_pp0_iter17_reg;
reg   [9:0] fry_reg_2002_pp0_iter18_reg;
reg   [9:0] fry_reg_2002_pp0_iter19_reg;
reg   [9:0] fry_reg_2002_pp0_iter20_reg;
reg   [9:0] fry_reg_2002_pp0_iter21_reg;
reg   [9:0] fry_reg_2002_pp0_iter22_reg;
wire   [63:0] zext_ln134_fu_1172_p1;
reg   [63:0] zext_ln134_reg_2010;
reg   [63:0] zext_ln134_reg_2010_pp0_iter9_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter10_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter11_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter12_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter13_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter14_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter15_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter16_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter17_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter18_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter19_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter20_reg;
reg   [63:0] zext_ln134_reg_2010_pp0_iter21_reg;
wire   [63:0] zext_ln135_fu_1186_p1;
reg   [63:0] zext_ln135_reg_2033;
reg   [63:0] zext_ln135_reg_2033_pp0_iter9_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter10_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter11_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter12_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter13_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter14_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter15_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter16_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter17_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter18_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter19_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter20_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter21_reg;
reg   [63:0] zext_ln135_reg_2033_pp0_iter22_reg;
wire   [63:0] bitcast_ln322_3_fu_1213_p1;
wire   [9:0] ifi_fu_1218_p2;
reg   [9:0] ifi_reg_2049;
reg   [9:0] ifi_reg_2049_pp0_iter9_reg;
reg   [9:0] ifi_reg_2049_pp0_iter10_reg;
reg   [9:0] ifi_reg_2049_pp0_iter11_reg;
reg   [9:0] ifi_reg_2049_pp0_iter12_reg;
reg   [9:0] ifi_reg_2049_pp0_iter13_reg;
reg   [9:0] ifi_reg_2049_pp0_iter14_reg;
reg   [9:0] ifi_reg_2049_pp0_iter15_reg;
reg   [9:0] ifi_reg_2049_pp0_iter16_reg;
reg   [9:0] ifi_reg_2049_pp0_iter17_reg;
reg   [9:0] ifi_reg_2049_pp0_iter18_reg;
reg   [9:0] ifi_reg_2049_pp0_iter19_reg;
reg   [9:0] ifi_reg_2049_pp0_iter20_reg;
reg   [9:0] ifi_reg_2049_pp0_iter21_reg;
reg   [9:0] ifi_reg_2049_pp0_iter22_reg;
wire   [9:0] fiy_fu_1223_p2;
reg   [9:0] fiy_reg_2054;
reg   [9:0] fiy_reg_2054_pp0_iter9_reg;
reg   [9:0] fiy_reg_2054_pp0_iter10_reg;
reg   [9:0] fiy_reg_2054_pp0_iter11_reg;
reg   [9:0] fiy_reg_2054_pp0_iter12_reg;
reg   [9:0] fiy_reg_2054_pp0_iter13_reg;
reg   [9:0] fiy_reg_2054_pp0_iter14_reg;
reg   [9:0] fiy_reg_2054_pp0_iter15_reg;
reg   [9:0] fiy_reg_2054_pp0_iter16_reg;
reg   [9:0] fiy_reg_2054_pp0_iter17_reg;
reg   [9:0] fiy_reg_2054_pp0_iter18_reg;
reg   [9:0] fiy_reg_2054_pp0_iter19_reg;
reg   [9:0] fiy_reg_2054_pp0_iter20_reg;
reg   [9:0] fiy_reg_2054_pp0_iter21_reg;
reg   [9:0] fiy_reg_2054_pp0_iter22_reg;
wire   [31:0] zext_ln169_fu_1232_p1;
reg   [31:0] zext_ln169_reg_2059;
reg   [31:0] zext_ln169_reg_2059_pp0_iter9_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter10_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter11_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter12_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter13_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter14_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter15_reg;
reg   [31:0] zext_ln169_reg_2059_pp0_iter16_reg;
wire   [31:0] zext_ln170_1_fu_1242_p1;
wire   [15:0] add_ln162_fu_1285_p2;
reg   [15:0] add_ln162_reg_2070;
reg   [15:0] add_ln162_reg_2070_pp0_iter9_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter10_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter11_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter12_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter13_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter14_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter15_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter16_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter17_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter18_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter19_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter20_reg;
reg   [15:0] add_ln162_reg_2070_pp0_iter21_reg;
wire   [31:0] tmp1_6_fu_1318_p2;
wire   [63:0] grp_fu_917_p1;
reg   [63:0] conv1_reg_2080;
reg   [63:0] conv1_reg_2080_pp0_iter9_reg;
reg   [63:0] conv1_reg_2080_pp0_iter10_reg;
wire   [63:0] x_re_fu_1324_p1;
reg   [63:0] x_re_reg_2085;
reg   [63:0] x_re_reg_2085_pp0_iter9_reg;
reg   [63:0] x_re_reg_2085_pp0_iter10_reg;
reg   [63:0] x_re_reg_2085_pp0_iter11_reg;
reg   [63:0] x_re_reg_2085_pp0_iter12_reg;
reg   [63:0] x_re_reg_2085_pp0_iter13_reg;
reg   [63:0] x_re_reg_2085_pp0_iter14_reg;
reg   [63:0] x_re_reg_2085_pp0_iter15_reg;
reg   [63:0] x_re_reg_2085_pp0_iter16_reg;
reg   [63:0] x_re_reg_2085_pp0_iter17_reg;
reg   [63:0] x_re_reg_2085_pp0_iter18_reg;
wire   [63:0] x_im_fu_1328_p1;
reg   [63:0] x_im_reg_2092;
reg   [63:0] x_im_reg_2092_pp0_iter9_reg;
reg   [63:0] x_im_reg_2092_pp0_iter10_reg;
reg   [63:0] x_im_reg_2092_pp0_iter11_reg;
reg   [63:0] x_im_reg_2092_pp0_iter12_reg;
reg   [63:0] x_im_reg_2092_pp0_iter13_reg;
reg   [63:0] x_im_reg_2092_pp0_iter14_reg;
reg   [63:0] x_im_reg_2092_pp0_iter15_reg;
reg   [63:0] x_im_reg_2092_pp0_iter16_reg;
reg   [63:0] x_im_reg_2092_pp0_iter17_reg;
reg   [63:0] x_im_reg_2092_pp0_iter18_reg;
wire   [63:0] tmp_re_1_fu_1350_p1;
wire   [63:0] tmp_im_1_fu_1354_p1;
reg   [63:0] tmp_56_reg_2129;
reg   [63:0] tmp_56_reg_2129_pp0_iter10_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter11_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter12_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter13_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter14_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter15_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter16_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter17_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter18_reg;
reg   [63:0] tmp_56_reg_2129_pp0_iter19_reg;
reg   [63:0] tmp_57_reg_2135;
reg   [63:0] tmp_57_reg_2135_pp0_iter10_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter11_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter12_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter13_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter14_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter15_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter16_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter17_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter18_reg;
reg   [63:0] tmp_57_reg_2135_pp0_iter19_reg;
reg   [0:0] tmp_21_reg_2141;
reg   [0:0] tmp_25_reg_2146;
wire   [63:0] bitcast_ln322_fu_1388_p1;
wire   [63:0] bitcast_ln322_2_fu_1407_p1;
wire   [63:0] grp_d_add_fu_469_ap_return;
reg   [63:0] sub_y_reg_2161;
reg   [63:0] sub_y_reg_2161_pp0_iter11_reg;
wire   [63:0] grp_d_add_fu_466_ap_return;
reg   [63:0] add_y_reg_2166;
reg   [63:0] add_y_reg_2166_pp0_iter11_reg;
wire   [63:0] grp_fu_920_p1;
reg   [63:0] conv_reg_2171;
wire   [63:0] bitcast_ln322_4_fu_1440_p1;
reg   [10:0] xs_exp_V_reg_2193;
wire   [51:0] p_Result_8_fu_1459_p1;
reg   [51:0] p_Result_8_reg_2199;
wire   [31:0] val_fu_1552_p3;
reg   [31:0] val_reg_2204;
reg   [31:0] val_reg_2204_pp0_iter14_reg;
reg   [31:0] val_reg_2204_pp0_iter15_reg;
wire   [63:0] grp_d_add_fu_468_ap_return;
reg   [63:0] sub_x_reg_2214;
wire   [63:0] grp_d_mul_fu_846_ap_return;
reg   [63:0] mul1_reg_2219;
reg   [63:0] mul1_reg_2219_pp0_iter15_reg;
reg   [63:0] mul1_reg_2219_pp0_iter16_reg;
wire   [63:0] grp_d_mul_fu_847_ap_return;
reg   [63:0] mul2_reg_2224;
reg   [63:0] mul2_reg_2224_pp0_iter15_reg;
reg   [63:0] mul2_reg_2224_pp0_iter16_reg;
wire  signed [16:0] tmp2_fu_1607_p2;
reg  signed [16:0] tmp2_reg_2234;
wire   [15:0] add_ln220_fu_1644_p2;
reg   [15:0] add_ln220_reg_2239;
reg   [15:0] add_ln220_reg_2239_pp0_iter17_reg;
reg   [15:0] add_ln220_reg_2239_pp0_iter18_reg;
reg   [15:0] add_ln220_reg_2239_pp0_iter19_reg;
reg   [15:0] add_ln220_reg_2239_pp0_iter20_reg;
reg   [15:0] add_ln220_reg_2239_pp0_iter21_reg;
wire   [15:0] add_ln214_fu_1658_p2;
reg   [15:0] add_ln214_reg_2244;
reg   [15:0] add_ln214_reg_2244_pp0_iter17_reg;
reg   [15:0] add_ln214_reg_2244_pp0_iter18_reg;
reg   [15:0] add_ln214_reg_2244_pp0_iter19_reg;
reg   [15:0] add_ln214_reg_2244_pp0_iter20_reg;
reg   [15:0] add_ln214_reg_2244_pp0_iter21_reg;
wire   [63:0] grp_d_mul_fu_845_ap_return;
reg   [63:0] mul3_reg_2249;
wire   [15:0] add_ln224_fu_1694_p2;
reg   [15:0] add_ln224_reg_2255;
reg   [15:0] add_ln224_reg_2255_pp0_iter18_reg;
reg   [15:0] add_ln224_reg_2255_pp0_iter19_reg;
reg   [15:0] add_ln224_reg_2255_pp0_iter20_reg;
reg   [15:0] add_ln224_reg_2255_pp0_iter21_reg;
reg   [15:0] add_ln224_reg_2255_pp0_iter22_reg;
reg   [63:0] tmp_re1_reg_2260;
reg   [63:0] tmp_re1_reg_2260_pp0_iter20_reg;
reg   [63:0] tmp_re1_reg_2260_pp0_iter21_reg;
reg   [63:0] tmp_re1_reg_2260_pp0_iter22_reg;
reg   [63:0] tmp_im1_reg_2267;
reg   [63:0] tmp_im1_reg_2267_pp0_iter20_reg;
reg   [63:0] tmp_im1_reg_2267_pp0_iter21_reg;
reg   [63:0] tmp_im1_reg_2267_pp0_iter22_reg;
reg   [63:0] tmp_im1_reg_2267_pp0_iter23_reg;
wire   [63:0] tmp_re_2_fu_1700_p1;
wire   [63:0] tmp_im_2_fu_1704_p1;
wire   [63:0] bitcast_ln322_5_fu_1735_p1;
reg   [63:0] tmp_6_reg_2294;
reg   [63:0] tmp_6_reg_2294_pp0_iter22_reg;
wire   [63:0] grp_d_add_fu_470_ap_return;
reg   [63:0] tmp_7_reg_2299;
reg   [63:0] tmp_7_reg_2299_pp0_iter22_reg;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [63:0] grp_d_add_fu_466_a;
reg   [63:0] grp_d_add_fu_466_b;
reg    grp_d_add_fu_466_ap_ce;
reg    ap_predicate_op165_call_state17;
reg    ap_predicate_op233_call_state20;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call9;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call9;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call9;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call9;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call9;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call9;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call9;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call9;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call9;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call9;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call9;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call9;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call9;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call9;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call9;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call9;
wire    ap_block_pp0_stage0_11001_ignoreCallOp165;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call9;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call9;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call9;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call9;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call9;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call9;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call9;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call9;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call9;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call9;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call9;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call9;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call9;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call9;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call9;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call9;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call9;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call9;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call9;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call9;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call9;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call9;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call9;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call9;
wire    ap_block_pp0_stage1_11001_ignoreCallOp211;
reg   [63:0] grp_d_add_fu_467_a;
reg   [63:0] grp_d_add_fu_467_b;
reg    grp_d_add_fu_467_ap_ce;
reg    ap_predicate_op337_call_state35;
reg    ap_predicate_op348_call_state40;
reg    ap_predicate_op351_call_state40;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call20;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call20;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call20;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call20;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call20;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call20;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call20;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call20;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call20;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call20;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call20;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call20;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call20;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call20;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp337;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call20;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call20;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call20;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call20;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call20;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call20;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call20;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call20;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call20;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call20;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call20;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call20;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call20;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call20;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call20;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call20;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call20;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call20;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call20;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call20;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call20;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call20;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call20;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call20;
wire    ap_block_pp0_stage1_11001_ignoreCallOp339;
reg   [63:0] grp_d_add_fu_468_a;
reg   [63:0] grp_d_add_fu_468_b;
reg    grp_d_add_fu_468_ap_ce;
reg    ap_predicate_op261_call_state25;
reg    ap_predicate_op357_call_state40;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call15;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call15;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call15;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call15;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call15;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call15;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call15;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call15;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call15;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call15;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call15;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call15;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call15;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call15;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call15;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call15;
wire    ap_block_pp0_stage0_11001_ignoreCallOp261;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call15;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call15;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call15;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call15;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call15;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call15;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call15;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call15;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call15;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call15;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call15;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call15;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call15;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call15;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call15;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call15;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call15;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call15;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call15;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call15;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call15;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call15;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call15;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call15;
wire    ap_block_pp0_stage1_11001_ignoreCallOp265;
reg   [63:0] grp_d_add_fu_469_a;
reg   [63:0] grp_d_add_fu_469_b;
reg    grp_d_add_fu_469_ap_ce;
reg    ap_predicate_op164_call_state17;
reg    ap_predicate_op229_call_state20;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call8;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call8;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call8;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call8;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call8;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call8;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call8;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call8;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call8;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call8;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call8;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call8;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call8;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call8;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call8;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call8;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call8;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call8;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call8;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call8;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp164;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call8;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call8;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call8;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call8;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call8;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call8;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call8;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call8;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call8;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call8;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call8;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call8;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call8;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call8;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call8;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call8;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call8;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call8;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call8;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call8;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call8;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call8;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call8;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call8;
wire    ap_block_pp0_stage1_11001_ignoreCallOp210;
wire   [63:0] grp_d_add_fu_470_b;
reg    grp_d_add_fu_470_ap_ce;
reg    ap_predicate_op363_call_state40;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call23;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call23;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call23;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call23;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call23;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call23;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call23;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call23;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call23;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call23;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call23;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call23;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call23;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call23;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call23;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call23;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call23;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call23;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call23;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call23;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call23;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call23;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call23;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call23;
wire    ap_block_pp0_stage1_11001_ignoreCallOp363;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call23;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call23;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call23;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call23;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call23;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call23;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call23;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call23;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call23;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call23;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call23;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call23;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call23;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call23;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call23;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call23;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call23;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call23;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call23;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call23;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call23;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call23;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call23;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call23;
wire    ap_block_pp0_stage0_11001_ignoreCallOp369;
reg   [63:0] grp_d_add_fu_471_a;
reg   [63:0] grp_d_add_fu_471_b;
reg    grp_d_add_fu_471_ap_ce;
reg    ap_predicate_op336_call_state35;
reg    ap_predicate_op349_call_state40;
reg    ap_predicate_op350_call_state40;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call19;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call19;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call19;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call19;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call19;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call19;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call19;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call19;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call19;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call19;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call19;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call19;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call19;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call19;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call19;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call19;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call19;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call19;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call19;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call19;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call19;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call19;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call19;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call19;
wire    ap_block_pp0_stage0_11001_ignoreCallOp336;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call19;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call19;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call19;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call19;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call19;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call19;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call19;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call19;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call19;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call19;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call19;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call19;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call19;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call19;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call19;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call19;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call19;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call19;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call19;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call19;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call19;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call19;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call19;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call19;
wire    ap_block_pp0_stage1_11001_ignoreCallOp338;
wire    tmp_2_u_add_fu_746_ap_ready;
wire   [31:0] tmp_2_u_add_fu_746_b;
wire   [31:0] tmp_2_u_add_fu_746_ap_return;
wire    grp_u_add_fu_747_ap_ready;
reg   [31:0] grp_u_add_fu_747_a;
reg   [31:0] grp_u_add_fu_747_b;
wire   [31:0] grp_u_add_fu_747_ap_return;
wire    tmp_8_u_add_fu_748_ap_ready;
wire   [31:0] tmp_8_u_add_fu_748_b;
wire   [31:0] tmp_8_u_add_fu_748_ap_return;
wire    tmp1_1_u_add_fu_749_ap_ready;
wire   [31:0] tmp1_1_u_add_fu_749_b;
wire   [31:0] tmp1_1_u_add_fu_749_ap_return;
reg   [63:0] grp_d_mul_fu_845_a;
reg   [63:0] grp_d_mul_fu_845_b;
reg    grp_d_mul_fu_845_ap_ce;
reg    ap_predicate_op244_call_state23;
reg    ap_predicate_op301_call_state30;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call4;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call4;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call4;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call4;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call4;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call4;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call4;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call4;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call4;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call4;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call4;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call4;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call4;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call4;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call4;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call4;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call4;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call4;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call4;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call4;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call4;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call4;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call4;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call4;
wire    ap_block_pp0_stage0_11001_ignoreCallOp244;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call4;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call4;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call4;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call4;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call4;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call4;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call4;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call4;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call4;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call4;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call4;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call4;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call4;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call4;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call4;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call4;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call4;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call4;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call4;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call4;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call4;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call4;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call4;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call4;
wire    ap_block_pp0_stage1_11001_ignoreCallOp247;
reg    grp_d_mul_fu_846_ap_ce;
reg    ap_predicate_op262_call_state25;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call16;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call16;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call16;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call16;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call16;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call16;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call16;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call16;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call16;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call16;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call16;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call16;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call16;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call16;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call16;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call16;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call16;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call16;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call16;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call16;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp262;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call16;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call16;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call16;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call16;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call16;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call16;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call16;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call16;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call16;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call16;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call16;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call16;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call16;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call16;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call16;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call16;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call16;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call16;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call16;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call16;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call16;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call16;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call16;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call16;
wire    ap_block_pp0_stage1_11001_ignoreCallOp266;
reg    grp_d_mul_fu_847_ap_ce;
reg    ap_predicate_op263_call_state25;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call17;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call17;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call17;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call17;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call17;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call17;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call17;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call17;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call17;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call17;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call17;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call17;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call17;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call17;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call17;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call17;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call17;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call17;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call17;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call17;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call17;
wire    ap_block_pp0_stage0_11001_ignoreCallOp263;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call17;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call17;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call17;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call17;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call17;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call17;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call17;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call17;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call17;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call17;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call17;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call17;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call17;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call17;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call17;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call17;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call17;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call17;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call17;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call17;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call17;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call17;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call17;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call17;
wire    ap_block_pp0_stage1_11001_ignoreCallOp267;
wire   [31:0] ap_phi_reg_pp0_iter0_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter1_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter2_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter3_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter4_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter5_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter6_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter7_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter8_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter9_w_2_reg_416;
wire   [63:0] ap_phi_reg_pp0_iter0_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter1_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter2_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter3_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter4_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter5_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter6_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter7_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter8_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter10_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter11_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426;
wire   [63:0] ap_phi_reg_pp0_iter0_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter1_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter2_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter3_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter4_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter5_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter6_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter7_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter8_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter10_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter11_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter2_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter3_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter4_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter5_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter6_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter7_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter8_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter10_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter11_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter2_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter3_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter4_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter5_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter6_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter7_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter8_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter10_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter11_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire   [31:0] zext_ln186_fu_1567_p1;
wire  signed [31:0] sext_ln222_fu_1669_p1;
wire   [63:0] zext_ln124_fu_1070_p1;
wire   [63:0] zext_ln124_1_fu_1093_p1;
wire   [63:0] zext_ln170_fu_1176_p1;
wire   [63:0] zext_ln158_fu_1181_p1;
wire   [63:0] zext_ln151_fu_1332_p1;
wire   [63:0] zext_ln152_fu_1336_p1;
wire   [63:0] zext_ln138_fu_1341_p1;
wire   [63:0] zext_ln139_fu_1345_p1;
wire   [9:0] stage0_addr_10_gep_fu_339_p3;
wire   [9:0] stage0_addr_gep_fu_346_p3;
wire   [9:0] stage0_addr_5_gep_fu_353_p3;
wire   [63:0] zext_ln224_fu_1790_p1;
wire   [63:0] zext_ln214_fu_1798_p1;
wire   [9:0] stage0_addr_6_gep_fu_381_p3;
wire   [63:0] zext_ln207_fu_1816_p1;
wire   [63:0] zext_ln197_fu_1824_p1;
wire   [63:0] zext_ln208_fu_1832_p1;
wire   [63:0] zext_ln198_fu_1840_p1;
reg   [9:0] n_fu_162;
wire   [9:0] n_2_fu_1042_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_n_1;
wire   [63:0] zext_ln162_fu_1772_p1;
wire   [63:0] zext_ln220_fu_1776_p1;
wire   [63:0] bitcast_ln141_fu_1780_p1;
wire   [63:0] bitcast_ln204_fu_1785_p1;
wire   [63:0] zext_ln224_1_fu_1794_p1;
wire   [63:0] zext_ln214_1_fu_1802_p1;
wire   [63:0] bitcast_ln142_fu_1806_p1;
wire   [63:0] bitcast_ln205_fu_1811_p1;
wire   [63:0] bitcast_ln207_fu_1820_p1;
wire   [63:0] bitcast_ln197_fu_1828_p1;
wire   [63:0] bitcast_ln208_fu_1836_p1;
wire   [63:0] bitcast_ln198_fu_1844_p1;
wire   [31:0] grp_fu_917_p0;
wire   [8:0] lshr_ln_fu_936_p4;
wire   [0:0] select_ln100_fu_950_p0;
wire   [9:0] zext_ln100_fu_946_p1;
wire   [9:0] select_ln100_fu_950_p3;
wire   [0:0] select_ln101_fu_968_p0;
wire   [10:0] shl_ln101_fu_962_p2;
wire   [0:0] select_ln100_1_fu_976_p0;
wire   [10:0] zext_ln99_fu_958_p1;
wire   [0:0] m_fu_984_p0;
wire   [10:0] select_ln101_fu_968_p3;
wire   [10:0] in_m_cast_fu_932_p1;
wire   [10:0] select_ln100_1_fu_976_p3;
wire   [10:0] m_fu_984_p3;
wire   [0:0] index_const_fu_1010_p0;
wire  signed [9:0] grp_fu_1048_p1;
wire   [9:0] add_ln124_fu_1065_p2;
wire   [9:0] add_ln128_fu_1076_p2;
wire   [0:0] select_ln87_2_fu_1086_p0;
wire   [9:0] select_ln87_2_fu_1086_p3;
wire   [0:0] select_ln87_3_fu_1098_p0;
wire   [13:0] select_ln87_3_fu_1098_p3;
wire   [63:0] tmp_55_fu_1110_p1;
wire   [0:0] tmp_17_fu_1113_p3;
wire   [0:0] p_Repl2_s_fu_1121_p2;
wire   [63:0] p_Result_s_fu_1127_p4;
wire   [0:0] tmp_58_fu_1145_p0;
wire   [63:0] bitcast_ln110_fu_1141_p1;
wire   [0:0] gm_im_3_fu_1152_p0;
wire   [63:0] gm_im_fu_1137_p1;
wire  signed [9:0] ifr_fu_1159_p0;
wire   [9:0] grp_fu_1848_p3;
wire  signed [9:0] fix_fu_1163_p0;
wire  signed [9:0] fry_fu_1168_p0;
wire  signed [9:0] zext_ln134_fu_1172_p0;
wire   [9:0] fix_fu_1163_p2;
wire   [0:0] tmp_32_fu_1191_p3;
wire   [0:0] p_Repl2_4_fu_1198_p2;
wire   [63:0] p_Result_4_fu_1204_p4;
wire   [15:0] u_fu_1228_p1;
wire   [15:0] v_3_fu_1238_p1;
wire   [15:0] v_fu_1246_p1;
wire   [31:0] tmp1_fu_1263_p2;
wire   [0:0] tmp_29_fu_1269_p3;
wire   [15:0] select_ln162_fu_1277_p3;
wire   [15:0] trunc_ln160_fu_1259_p1;
wire   [16:0] zext_ln158_1_fu_1250_p1;
wire   [16:0] sub_ln164_fu_1291_p2;
wire   [0:0] tmp_30_fu_1302_p3;
wire   [31:0] select_ln165_fu_1310_p3;
wire   [0:0] p_Repl2_2_fu_1374_p2;
wire   [63:0] p_Result_2_fu_1379_p4;
wire   [0:0] p_Repl2_3_fu_1393_p2;
wire   [63:0] p_Result_3_fu_1398_p4;
wire   [63:0] tmp_59_fu_1412_p1;
wire   [0:0] tmp_36_fu_1416_p3;
wire   [0:0] p_Repl2_5_fu_1424_p2;
wire   [63:0] p_Result_5_fu_1430_p4;
wire   [63:0] data_V_fu_1445_p1;
wire   [53:0] mantissa_fu_1463_p4;
wire   [11:0] zext_ln515_fu_1476_p1;
wire   [11:0] add_ln515_fu_1479_p2;
wire   [10:0] sub_ln1512_fu_1493_p2;
wire   [0:0] isNeg_fu_1485_p3;
wire  signed [11:0] sext_ln1512_fu_1498_p1;
wire   [11:0] ush_fu_1502_p3;
wire  signed [31:0] sext_ln1488_fu_1510_p1;
wire   [136:0] zext_ln68_fu_1472_p1;
wire   [136:0] zext_ln1488_fu_1514_p1;
wire   [136:0] r_V_fu_1518_p2;
wire   [0:0] tmp_43_fu_1530_p3;
wire   [136:0] r_V_1_fu_1524_p2;
wire   [31:0] zext_ln818_fu_1538_p1;
wire   [31:0] tmp_1_fu_1542_p4;
wire  signed [15:0] zext_ln188_fu_1564_p0;
wire   [15:0] grp_fu_1858_p2;
wire   [29:0] grp_fu_1865_p2;
wire   [15:0] trunc_ln_fu_1571_p4;
wire   [16:0] zext_ln186_1_fu_1581_p1;
wire   [16:0] tmp2_4_fu_1585_p2;
wire   [0:0] tmp_44_fu_1591_p3;
wire   [16:0] select_ln191_fu_1599_p3;
wire   [31:0] tmp1_4_fu_1622_p2;
wire   [0:0] tmp_53_fu_1628_p3;
wire   [15:0] select_ln220_fu_1636_p3;
wire   [15:0] trunc_ln218_fu_1618_p1;
wire   [15:0] select_ln214_fu_1650_p3;
wire   [16:0] sub_ln222_fu_1664_p2;
wire   [0:0] tmp_54_fu_1674_p3;
wire   [15:0] select_ln224_fu_1686_p3;
wire   [15:0] trunc_ln223_fu_1682_p1;
wire   [63:0] tmp_60_fu_1708_p1;
wire   [0:0] tmp_46_fu_1711_p3;
wire   [0:0] p_Repl2_7_fu_1719_p2;
wire   [63:0] p_Result_6_fu_1725_p4;
wire   [63:0] tmp_61_fu_1740_p1;
wire   [0:0] tmp_50_fu_1743_p3;
wire   [0:0] p_Repl2_8_fu_1751_p2;
wire   [63:0] p_Result_7_fu_1757_p4;
wire  signed [15:0] grp_fu_1858_p0;
wire   [13:0] grp_fu_1858_p1;
wire   [15:0] grp_fu_1865_p0;
wire   [13:0] grp_fu_1865_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to23;
reg    ap_done_pending_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op390_store_state45;
reg    ap_enable_operation_390;
reg    ap_enable_state45_pp0_iter22_stage0;
reg    ap_predicate_op393_store_state45;
reg    ap_enable_operation_393;
reg    ap_predicate_op396_store_state45;
reg    ap_enable_operation_396;
reg    ap_predicate_op399_store_state45;
reg    ap_enable_operation_399;
reg    ap_predicate_op403_store_state46;
reg    ap_enable_operation_403;
reg    ap_enable_state46_pp0_iter22_stage1;
reg    ap_predicate_op408_store_state46;
reg    ap_enable_operation_408;
reg    ap_predicate_op412_store_state46;
reg    ap_enable_operation_412;
reg    ap_predicate_op415_store_state46;
reg    ap_enable_operation_415;
reg    ap_predicate_op419_store_state47;
reg    ap_enable_operation_419;
reg    ap_enable_state47_pp0_iter23_stage0;
reg    ap_predicate_op423_store_state47;
reg    ap_enable_operation_423;
reg    ap_predicate_op427_store_state48;
reg    ap_enable_operation_427;
reg    ap_enable_state48_pp0_iter23_stage1;
reg    ap_predicate_op432_store_state48;
reg    ap_enable_operation_432;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [29:0] grp_fu_1865_p00;
reg    ap_condition_782;
reg    ap_condition_779;
reg    ap_condition_633;
reg    ap_condition_629;
reg    ap_condition_1786;
reg    ap_condition_2851;
reg    ap_condition_2857;
reg    ap_condition_2862;
reg    ap_condition_2867;
reg    ap_condition_2872;
reg    ap_condition_1884;
reg    ap_condition_2879;
reg    ap_condition_2882;
reg    ap_condition_2888;
reg    ap_condition_2893;
reg    ap_condition_2898;
reg    ap_condition_2903;
reg    ap_condition_2909;
reg    ap_condition_2915;
reg    ap_condition_2919;
reg    ap_condition_2923;
reg    ap_condition_2928;
reg    ap_condition_2933;
reg    ap_condition_2937;
reg    ap_condition_2941;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_PE_gm_im_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_im_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_im_tab_address0),
    .ce0(gm_im_tab_ce0),
    .q0(gm_im_tab_q0)
);

top_PE_iGMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
iGMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(iGMb_address0),
    .ce0(iGMb_ce0),
    .q0(iGMb_q0)
);

top_PE_GMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
GMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GMb_address0),
    .ce0(GMb_ce0),
    .q0(GMb_q0)
);

top_PE_gm_re_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_re_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_re_tab_address0),
    .ce0(gm_re_tab_ce0),
    .q0(gm_re_tab_q0)
);

top_d_add grp_d_add_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_466_a),
    .b(grp_d_add_fu_466_b),
    .ap_return(grp_d_add_fu_466_ap_return),
    .ap_ce(grp_d_add_fu_466_ap_ce)
);

top_d_add grp_d_add_fu_467(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_467_a),
    .b(grp_d_add_fu_467_b),
    .ap_return(grp_d_add_fu_467_ap_return),
    .ap_ce(grp_d_add_fu_467_ap_ce)
);

top_d_add grp_d_add_fu_468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_468_a),
    .b(grp_d_add_fu_468_b),
    .ap_return(grp_d_add_fu_468_ap_return),
    .ap_ce(grp_d_add_fu_468_ap_ce)
);

top_d_add grp_d_add_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_469_a),
    .b(grp_d_add_fu_469_b),
    .ap_return(grp_d_add_fu_469_ap_return),
    .ap_ce(grp_d_add_fu_469_ap_ce)
);

top_d_add grp_d_add_fu_470(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(x_im_2_ph_reg_436_pp0_iter19_reg),
    .b(grp_d_add_fu_470_b),
    .ap_return(grp_d_add_fu_470_ap_return),
    .ap_ce(grp_d_add_fu_470_ap_ce)
);

top_d_add grp_d_add_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_471_a),
    .b(grp_d_add_fu_471_b),
    .ap_return(grp_d_add_fu_471_ap_return),
    .ap_ce(grp_d_add_fu_471_ap_ce)
);

top_u_add tmp_2_u_add_fu_746(
    .ap_ready(tmp_2_u_add_fu_746_ap_ready),
    .a(zext_ln169_fu_1232_p1),
    .b(tmp_2_u_add_fu_746_b),
    .ap_return(tmp_2_u_add_fu_746_ap_return)
);

top_u_add grp_u_add_fu_747(
    .ap_ready(grp_u_add_fu_747_ap_ready),
    .a(grp_u_add_fu_747_a),
    .b(grp_u_add_fu_747_b),
    .ap_return(grp_u_add_fu_747_ap_return)
);

top_u_add tmp_8_u_add_fu_748(
    .ap_ready(tmp_8_u_add_fu_748_ap_ready),
    .a(zext_ln169_reg_2059_pp0_iter15_reg),
    .b(tmp_8_u_add_fu_748_b),
    .ap_return(tmp_8_u_add_fu_748_ap_return)
);

top_u_add tmp1_1_u_add_fu_749(
    .ap_ready(tmp1_1_u_add_fu_749_ap_ready),
    .a(zext_ln169_fu_1232_p1),
    .b(tmp1_1_u_add_fu_749_b),
    .ap_return(tmp1_1_u_add_fu_749_ap_return)
);

top_d_mul grp_d_mul_fu_845(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_mul_fu_845_a),
    .b(grp_d_mul_fu_845_b),
    .ap_return(grp_d_mul_fu_845_ap_return),
    .ap_ce(grp_d_mul_fu_845_ap_ce)
);

top_d_mul grp_d_mul_fu_846(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446),
    .b(sub_y_reg_2161_pp0_iter11_reg),
    .ap_return(grp_d_mul_fu_846_ap_return),
    .ap_ce(grp_d_mul_fu_846_ap_ce)
);

top_d_mul grp_d_mul_fu_847(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456),
    .b(add_y_reg_2166_pp0_iter11_reg),
    .ap_return(grp_d_mul_fu_847_ap_return),
    .ap_ce(grp_d_mul_fu_847_ap_ce)
);

top_uitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_4_no_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_917_p0),
    .ce(1'b1),
    .dout(grp_fu_917_p1)
);

top_uitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_4_no_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter9_w_2_reg_416),
    .ce(1'b1),
    .dout(grp_fu_920_p1)
);

top_udiv_10ns_10s_10_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
udiv_10ns_10s_10_14_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_n_1),
    .din1(grp_fu_1048_p1),
    .ce(1'b1),
    .dout(grp_fu_1048_p2)
);

top_mac_muladd_10s_10s_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_10s_10ns_10_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1048_p2),
    .din1(index_const_reg_1906),
    .din2(n_1_reg_1917_pp0_iter7_reg),
    .ce(1'b1),
    .dout(grp_fu_1848_p3)
);

top_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1858_p0),
    .din1(grp_fu_1858_p1),
    .ce(1'b1),
    .dout(grp_fu_1858_p2)
);

top_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1865_p0),
    .din1(grp_fu_1865_p1),
    .ce(1'b1),
    .dout(grp_fu_1865_p2)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage1_11001)) begin
            ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_782)) begin
            ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456 <= grp_d_add_fu_466_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter11_tmp_im_2_ph_reg_456;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_782)) begin
            ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446 <= grp_d_add_fu_469_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter11_tmp_re_2_ph_reg_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_782)) begin
            ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436 <= grp_d_add_fu_466_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter11_x_im_2_ph_reg_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_782)) begin
            ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426 <= grp_d_add_fu_469_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter11_x_re_2_ph_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456 <= tmp_im_1_fu_1354_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter8_tmp_im_2_ph_reg_456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446 <= tmp_re_1_fu_1350_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter8_tmp_re_2_ph_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1786)) begin
        if ((1'b1 == ap_condition_629)) begin
            ap_phi_reg_pp0_iter9_w_2_reg_416 <= zext_ln170_1_fu_1242_p1;
        end else if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter9_w_2_reg_416 <= tmp1_6_fu_1318_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_w_2_reg_416 <= ap_phi_reg_pp0_iter8_w_2_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436 <= x_im_reg_2092;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter8_x_im_2_ph_reg_436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426 <= x_re_reg_2085;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter8_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2882)) begin
            n_fu_162 <= n_2_fu_1042_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_162 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln162_reg_2070 <= add_ln162_fu_1285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln162_reg_2070_pp0_iter10_reg <= add_ln162_reg_2070_pp0_iter9_reg;
        add_ln162_reg_2070_pp0_iter11_reg <= add_ln162_reg_2070_pp0_iter10_reg;
        add_ln162_reg_2070_pp0_iter12_reg <= add_ln162_reg_2070_pp0_iter11_reg;
        add_ln162_reg_2070_pp0_iter13_reg <= add_ln162_reg_2070_pp0_iter12_reg;
        add_ln162_reg_2070_pp0_iter14_reg <= add_ln162_reg_2070_pp0_iter13_reg;
        add_ln162_reg_2070_pp0_iter15_reg <= add_ln162_reg_2070_pp0_iter14_reg;
        add_ln162_reg_2070_pp0_iter16_reg <= add_ln162_reg_2070_pp0_iter15_reg;
        add_ln162_reg_2070_pp0_iter17_reg <= add_ln162_reg_2070_pp0_iter16_reg;
        add_ln162_reg_2070_pp0_iter18_reg <= add_ln162_reg_2070_pp0_iter17_reg;
        add_ln162_reg_2070_pp0_iter19_reg <= add_ln162_reg_2070_pp0_iter18_reg;
        add_ln162_reg_2070_pp0_iter20_reg <= add_ln162_reg_2070_pp0_iter19_reg;
        add_ln162_reg_2070_pp0_iter21_reg <= add_ln162_reg_2070_pp0_iter20_reg;
        add_ln162_reg_2070_pp0_iter9_reg <= add_ln162_reg_2070;
        add_ln214_reg_2244_pp0_iter17_reg <= add_ln214_reg_2244;
        add_ln214_reg_2244_pp0_iter18_reg <= add_ln214_reg_2244_pp0_iter17_reg;
        add_ln214_reg_2244_pp0_iter19_reg <= add_ln214_reg_2244_pp0_iter18_reg;
        add_ln214_reg_2244_pp0_iter20_reg <= add_ln214_reg_2244_pp0_iter19_reg;
        add_ln214_reg_2244_pp0_iter21_reg <= add_ln214_reg_2244_pp0_iter20_reg;
        add_ln220_reg_2239_pp0_iter17_reg <= add_ln220_reg_2239;
        add_ln220_reg_2239_pp0_iter18_reg <= add_ln220_reg_2239_pp0_iter17_reg;
        add_ln220_reg_2239_pp0_iter19_reg <= add_ln220_reg_2239_pp0_iter18_reg;
        add_ln220_reg_2239_pp0_iter20_reg <= add_ln220_reg_2239_pp0_iter19_reg;
        add_ln220_reg_2239_pp0_iter21_reg <= add_ln220_reg_2239_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        conv1_reg_2080_pp0_iter10_reg <= conv1_reg_2080_pp0_iter9_reg;
        conv1_reg_2080_pp0_iter9_reg <= conv1_reg_2080;
        fiy_reg_2054_pp0_iter10_reg <= fiy_reg_2054_pp0_iter9_reg;
        fiy_reg_2054_pp0_iter11_reg <= fiy_reg_2054_pp0_iter10_reg;
        fiy_reg_2054_pp0_iter12_reg <= fiy_reg_2054_pp0_iter11_reg;
        fiy_reg_2054_pp0_iter13_reg <= fiy_reg_2054_pp0_iter12_reg;
        fiy_reg_2054_pp0_iter14_reg <= fiy_reg_2054_pp0_iter13_reg;
        fiy_reg_2054_pp0_iter15_reg <= fiy_reg_2054_pp0_iter14_reg;
        fiy_reg_2054_pp0_iter16_reg <= fiy_reg_2054_pp0_iter15_reg;
        fiy_reg_2054_pp0_iter17_reg <= fiy_reg_2054_pp0_iter16_reg;
        fiy_reg_2054_pp0_iter18_reg <= fiy_reg_2054_pp0_iter17_reg;
        fiy_reg_2054_pp0_iter19_reg <= fiy_reg_2054_pp0_iter18_reg;
        fiy_reg_2054_pp0_iter20_reg <= fiy_reg_2054_pp0_iter19_reg;
        fiy_reg_2054_pp0_iter21_reg <= fiy_reg_2054_pp0_iter20_reg;
        fiy_reg_2054_pp0_iter22_reg <= fiy_reg_2054_pp0_iter21_reg;
        fiy_reg_2054_pp0_iter9_reg <= fiy_reg_2054;
        gm_im_3_reg_1988_pp0_iter10_reg <= gm_im_3_reg_1988_pp0_iter9_reg;
        gm_im_3_reg_1988_pp0_iter11_reg <= gm_im_3_reg_1988_pp0_iter10_reg;
        gm_im_3_reg_1988_pp0_iter12_reg <= gm_im_3_reg_1988_pp0_iter11_reg;
        gm_im_3_reg_1988_pp0_iter13_reg <= gm_im_3_reg_1988_pp0_iter12_reg;
        gm_im_3_reg_1988_pp0_iter8_reg <= gm_im_3_reg_1988;
        gm_im_3_reg_1988_pp0_iter9_reg <= gm_im_3_reg_1988_pp0_iter8_reg;
        ifi_reg_2049_pp0_iter10_reg <= ifi_reg_2049_pp0_iter9_reg;
        ifi_reg_2049_pp0_iter11_reg <= ifi_reg_2049_pp0_iter10_reg;
        ifi_reg_2049_pp0_iter12_reg <= ifi_reg_2049_pp0_iter11_reg;
        ifi_reg_2049_pp0_iter13_reg <= ifi_reg_2049_pp0_iter12_reg;
        ifi_reg_2049_pp0_iter14_reg <= ifi_reg_2049_pp0_iter13_reg;
        ifi_reg_2049_pp0_iter15_reg <= ifi_reg_2049_pp0_iter14_reg;
        ifi_reg_2049_pp0_iter16_reg <= ifi_reg_2049_pp0_iter15_reg;
        ifi_reg_2049_pp0_iter17_reg <= ifi_reg_2049_pp0_iter16_reg;
        ifi_reg_2049_pp0_iter18_reg <= ifi_reg_2049_pp0_iter17_reg;
        ifi_reg_2049_pp0_iter19_reg <= ifi_reg_2049_pp0_iter18_reg;
        ifi_reg_2049_pp0_iter20_reg <= ifi_reg_2049_pp0_iter19_reg;
        ifi_reg_2049_pp0_iter21_reg <= ifi_reg_2049_pp0_iter20_reg;
        ifi_reg_2049_pp0_iter22_reg <= ifi_reg_2049_pp0_iter21_reg;
        ifi_reg_2049_pp0_iter9_reg <= ifi_reg_2049;
        tmp_6_reg_2294_pp0_iter22_reg <= tmp_6_reg_2294;
        tmp_7_reg_2299_pp0_iter22_reg <= tmp_7_reg_2299;
        val_reg_2204_pp0_iter14_reg <= val_reg_2204;
        val_reg_2204_pp0_iter15_reg <= val_reg_2204_pp0_iter14_reg;
        x_im_reg_2092_pp0_iter10_reg <= x_im_reg_2092_pp0_iter9_reg;
        x_im_reg_2092_pp0_iter11_reg <= x_im_reg_2092_pp0_iter10_reg;
        x_im_reg_2092_pp0_iter12_reg <= x_im_reg_2092_pp0_iter11_reg;
        x_im_reg_2092_pp0_iter13_reg <= x_im_reg_2092_pp0_iter12_reg;
        x_im_reg_2092_pp0_iter14_reg <= x_im_reg_2092_pp0_iter13_reg;
        x_im_reg_2092_pp0_iter15_reg <= x_im_reg_2092_pp0_iter14_reg;
        x_im_reg_2092_pp0_iter16_reg <= x_im_reg_2092_pp0_iter15_reg;
        x_im_reg_2092_pp0_iter17_reg <= x_im_reg_2092_pp0_iter16_reg;
        x_im_reg_2092_pp0_iter18_reg <= x_im_reg_2092_pp0_iter17_reg;
        x_im_reg_2092_pp0_iter9_reg <= x_im_reg_2092;
        x_re_reg_2085_pp0_iter10_reg <= x_re_reg_2085_pp0_iter9_reg;
        x_re_reg_2085_pp0_iter11_reg <= x_re_reg_2085_pp0_iter10_reg;
        x_re_reg_2085_pp0_iter12_reg <= x_re_reg_2085_pp0_iter11_reg;
        x_re_reg_2085_pp0_iter13_reg <= x_re_reg_2085_pp0_iter12_reg;
        x_re_reg_2085_pp0_iter14_reg <= x_re_reg_2085_pp0_iter13_reg;
        x_re_reg_2085_pp0_iter15_reg <= x_re_reg_2085_pp0_iter14_reg;
        x_re_reg_2085_pp0_iter16_reg <= x_re_reg_2085_pp0_iter15_reg;
        x_re_reg_2085_pp0_iter17_reg <= x_re_reg_2085_pp0_iter16_reg;
        x_re_reg_2085_pp0_iter18_reg <= x_re_reg_2085_pp0_iter17_reg;
        x_re_reg_2085_pp0_iter9_reg <= x_re_reg_2085;
        zext_ln169_reg_2059_pp0_iter10_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter9_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter11_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter10_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter12_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter11_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter13_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter12_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter14_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter13_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter15_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter14_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter16_reg[15 : 0] <= zext_ln169_reg_2059_pp0_iter15_reg[15 : 0];
        zext_ln169_reg_2059_pp0_iter9_reg[15 : 0] <= zext_ln169_reg_2059[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln214_reg_2244 <= add_ln214_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln220_reg_2239 <= add_ln220_fu_1644_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln224_reg_2255 <= add_ln224_fu_1694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln224_reg_2255_pp0_iter18_reg <= add_ln224_reg_2255;
        add_ln224_reg_2255_pp0_iter19_reg <= add_ln224_reg_2255_pp0_iter18_reg;
        add_ln224_reg_2255_pp0_iter20_reg <= add_ln224_reg_2255_pp0_iter19_reg;
        add_ln224_reg_2255_pp0_iter21_reg <= add_ln224_reg_2255_pp0_iter20_reg;
        add_ln224_reg_2255_pp0_iter22_reg <= add_ln224_reg_2255_pp0_iter21_reg;
        add_y_reg_2166_pp0_iter11_reg <= add_y_reg_2166;
        fry_reg_2002_pp0_iter10_reg <= fry_reg_2002_pp0_iter9_reg;
        fry_reg_2002_pp0_iter11_reg <= fry_reg_2002_pp0_iter10_reg;
        fry_reg_2002_pp0_iter12_reg <= fry_reg_2002_pp0_iter11_reg;
        fry_reg_2002_pp0_iter13_reg <= fry_reg_2002_pp0_iter12_reg;
        fry_reg_2002_pp0_iter14_reg <= fry_reg_2002_pp0_iter13_reg;
        fry_reg_2002_pp0_iter15_reg <= fry_reg_2002_pp0_iter14_reg;
        fry_reg_2002_pp0_iter16_reg <= fry_reg_2002_pp0_iter15_reg;
        fry_reg_2002_pp0_iter17_reg <= fry_reg_2002_pp0_iter16_reg;
        fry_reg_2002_pp0_iter18_reg <= fry_reg_2002_pp0_iter17_reg;
        fry_reg_2002_pp0_iter19_reg <= fry_reg_2002_pp0_iter18_reg;
        fry_reg_2002_pp0_iter20_reg <= fry_reg_2002_pp0_iter19_reg;
        fry_reg_2002_pp0_iter21_reg <= fry_reg_2002_pp0_iter20_reg;
        fry_reg_2002_pp0_iter22_reg <= fry_reg_2002_pp0_iter21_reg;
        fry_reg_2002_pp0_iter9_reg <= fry_reg_2002;
        icmp_ln116_reg_1923 <= icmp_ln116_fu_1036_p2;
        icmp_ln116_reg_1923_pp0_iter10_reg <= icmp_ln116_reg_1923_pp0_iter9_reg;
        icmp_ln116_reg_1923_pp0_iter11_reg <= icmp_ln116_reg_1923_pp0_iter10_reg;
        icmp_ln116_reg_1923_pp0_iter12_reg <= icmp_ln116_reg_1923_pp0_iter11_reg;
        icmp_ln116_reg_1923_pp0_iter13_reg <= icmp_ln116_reg_1923_pp0_iter12_reg;
        icmp_ln116_reg_1923_pp0_iter14_reg <= icmp_ln116_reg_1923_pp0_iter13_reg;
        icmp_ln116_reg_1923_pp0_iter15_reg <= icmp_ln116_reg_1923_pp0_iter14_reg;
        icmp_ln116_reg_1923_pp0_iter16_reg <= icmp_ln116_reg_1923_pp0_iter15_reg;
        icmp_ln116_reg_1923_pp0_iter17_reg <= icmp_ln116_reg_1923_pp0_iter16_reg;
        icmp_ln116_reg_1923_pp0_iter18_reg <= icmp_ln116_reg_1923_pp0_iter17_reg;
        icmp_ln116_reg_1923_pp0_iter19_reg <= icmp_ln116_reg_1923_pp0_iter18_reg;
        icmp_ln116_reg_1923_pp0_iter1_reg <= icmp_ln116_reg_1923;
        icmp_ln116_reg_1923_pp0_iter20_reg <= icmp_ln116_reg_1923_pp0_iter19_reg;
        icmp_ln116_reg_1923_pp0_iter21_reg <= icmp_ln116_reg_1923_pp0_iter20_reg;
        icmp_ln116_reg_1923_pp0_iter22_reg <= icmp_ln116_reg_1923_pp0_iter21_reg;
        icmp_ln116_reg_1923_pp0_iter23_reg <= icmp_ln116_reg_1923_pp0_iter22_reg;
        icmp_ln116_reg_1923_pp0_iter2_reg <= icmp_ln116_reg_1923_pp0_iter1_reg;
        icmp_ln116_reg_1923_pp0_iter3_reg <= icmp_ln116_reg_1923_pp0_iter2_reg;
        icmp_ln116_reg_1923_pp0_iter4_reg <= icmp_ln116_reg_1923_pp0_iter3_reg;
        icmp_ln116_reg_1923_pp0_iter5_reg <= icmp_ln116_reg_1923_pp0_iter4_reg;
        icmp_ln116_reg_1923_pp0_iter6_reg <= icmp_ln116_reg_1923_pp0_iter5_reg;
        icmp_ln116_reg_1923_pp0_iter7_reg <= icmp_ln116_reg_1923_pp0_iter6_reg;
        icmp_ln116_reg_1923_pp0_iter8_reg <= icmp_ln116_reg_1923_pp0_iter7_reg;
        icmp_ln116_reg_1923_pp0_iter9_reg <= icmp_ln116_reg_1923_pp0_iter8_reg;
        ifr_reg_1994_pp0_iter10_reg <= ifr_reg_1994_pp0_iter9_reg;
        ifr_reg_1994_pp0_iter11_reg <= ifr_reg_1994_pp0_iter10_reg;
        ifr_reg_1994_pp0_iter12_reg <= ifr_reg_1994_pp0_iter11_reg;
        ifr_reg_1994_pp0_iter13_reg <= ifr_reg_1994_pp0_iter12_reg;
        ifr_reg_1994_pp0_iter14_reg <= ifr_reg_1994_pp0_iter13_reg;
        ifr_reg_1994_pp0_iter15_reg <= ifr_reg_1994_pp0_iter14_reg;
        ifr_reg_1994_pp0_iter16_reg <= ifr_reg_1994_pp0_iter15_reg;
        ifr_reg_1994_pp0_iter17_reg <= ifr_reg_1994_pp0_iter16_reg;
        ifr_reg_1994_pp0_iter18_reg <= ifr_reg_1994_pp0_iter17_reg;
        ifr_reg_1994_pp0_iter19_reg <= ifr_reg_1994_pp0_iter18_reg;
        ifr_reg_1994_pp0_iter20_reg <= ifr_reg_1994_pp0_iter19_reg;
        ifr_reg_1994_pp0_iter21_reg <= ifr_reg_1994_pp0_iter20_reg;
        ifr_reg_1994_pp0_iter22_reg <= ifr_reg_1994_pp0_iter21_reg;
        ifr_reg_1994_pp0_iter9_reg <= ifr_reg_1994;
        index_const_reg_1906 <= index_const_fu_1010_p3;
        mul1_reg_2219_pp0_iter15_reg <= mul1_reg_2219;
        mul1_reg_2219_pp0_iter16_reg <= mul1_reg_2219_pp0_iter15_reg;
        mul2_reg_2224_pp0_iter15_reg <= mul2_reg_2224;
        mul2_reg_2224_pp0_iter16_reg <= mul2_reg_2224_pp0_iter15_reg;
        n_1_reg_1917 <= ap_sig_allocacmp_n_1;
        n_1_reg_1917_pp0_iter1_reg <= n_1_reg_1917;
        n_1_reg_1917_pp0_iter2_reg <= n_1_reg_1917_pp0_iter1_reg;
        n_1_reg_1917_pp0_iter3_reg <= n_1_reg_1917_pp0_iter2_reg;
        n_1_reg_1917_pp0_iter4_reg <= n_1_reg_1917_pp0_iter3_reg;
        n_1_reg_1917_pp0_iter5_reg <= n_1_reg_1917_pp0_iter4_reg;
        n_1_reg_1917_pp0_iter6_reg <= n_1_reg_1917_pp0_iter5_reg;
        n_1_reg_1917_pp0_iter7_reg <= n_1_reg_1917_pp0_iter6_reg;
        sub_y_reg_2161_pp0_iter11_reg <= sub_y_reg_2161;
        tmp_56_reg_2129_pp0_iter10_reg <= tmp_56_reg_2129;
        tmp_56_reg_2129_pp0_iter11_reg <= tmp_56_reg_2129_pp0_iter10_reg;
        tmp_56_reg_2129_pp0_iter12_reg <= tmp_56_reg_2129_pp0_iter11_reg;
        tmp_56_reg_2129_pp0_iter13_reg <= tmp_56_reg_2129_pp0_iter12_reg;
        tmp_56_reg_2129_pp0_iter14_reg <= tmp_56_reg_2129_pp0_iter13_reg;
        tmp_56_reg_2129_pp0_iter15_reg <= tmp_56_reg_2129_pp0_iter14_reg;
        tmp_56_reg_2129_pp0_iter16_reg <= tmp_56_reg_2129_pp0_iter15_reg;
        tmp_56_reg_2129_pp0_iter17_reg <= tmp_56_reg_2129_pp0_iter16_reg;
        tmp_56_reg_2129_pp0_iter18_reg <= tmp_56_reg_2129_pp0_iter17_reg;
        tmp_56_reg_2129_pp0_iter19_reg <= tmp_56_reg_2129_pp0_iter18_reg;
        tmp_57_reg_2135_pp0_iter10_reg <= tmp_57_reg_2135;
        tmp_57_reg_2135_pp0_iter11_reg <= tmp_57_reg_2135_pp0_iter10_reg;
        tmp_57_reg_2135_pp0_iter12_reg <= tmp_57_reg_2135_pp0_iter11_reg;
        tmp_57_reg_2135_pp0_iter13_reg <= tmp_57_reg_2135_pp0_iter12_reg;
        tmp_57_reg_2135_pp0_iter14_reg <= tmp_57_reg_2135_pp0_iter13_reg;
        tmp_57_reg_2135_pp0_iter15_reg <= tmp_57_reg_2135_pp0_iter14_reg;
        tmp_57_reg_2135_pp0_iter16_reg <= tmp_57_reg_2135_pp0_iter15_reg;
        tmp_57_reg_2135_pp0_iter17_reg <= tmp_57_reg_2135_pp0_iter16_reg;
        tmp_57_reg_2135_pp0_iter18_reg <= tmp_57_reg_2135_pp0_iter17_reg;
        tmp_57_reg_2135_pp0_iter19_reg <= tmp_57_reg_2135_pp0_iter18_reg;
        tmp_im1_reg_2267_pp0_iter20_reg <= tmp_im1_reg_2267;
        tmp_im1_reg_2267_pp0_iter21_reg <= tmp_im1_reg_2267_pp0_iter20_reg;
        tmp_im1_reg_2267_pp0_iter22_reg <= tmp_im1_reg_2267_pp0_iter21_reg;
        tmp_im1_reg_2267_pp0_iter23_reg <= tmp_im1_reg_2267_pp0_iter22_reg;
        tmp_re1_reg_2260_pp0_iter20_reg <= tmp_re1_reg_2260;
        tmp_re1_reg_2260_pp0_iter21_reg <= tmp_re1_reg_2260_pp0_iter20_reg;
        tmp_re1_reg_2260_pp0_iter22_reg <= tmp_re1_reg_2260_pp0_iter21_reg;
        trunc_ln102_1_reg_1896 <= {{select_ln100_1_fu_976_p3[10:1]}};
        trunc_ln102_reg_1891 <= trunc_ln102_fu_992_p1;
        trunc_ln104_reg_1901 <= trunc_ln104_fu_1006_p1;
        trunc_ln9_reg_1912 <= {{m_fu_984_p3[10:1]}};
        x_im_2_ph_reg_436_pp0_iter13_reg <= x_im_2_ph_reg_436;
        x_im_2_ph_reg_436_pp0_iter14_reg <= x_im_2_ph_reg_436_pp0_iter13_reg;
        x_im_2_ph_reg_436_pp0_iter15_reg <= x_im_2_ph_reg_436_pp0_iter14_reg;
        x_im_2_ph_reg_436_pp0_iter16_reg <= x_im_2_ph_reg_436_pp0_iter15_reg;
        x_im_2_ph_reg_436_pp0_iter17_reg <= x_im_2_ph_reg_436_pp0_iter16_reg;
        x_im_2_ph_reg_436_pp0_iter18_reg <= x_im_2_ph_reg_436_pp0_iter17_reg;
        x_im_2_ph_reg_436_pp0_iter19_reg <= x_im_2_ph_reg_436_pp0_iter18_reg;
        x_re_2_ph_reg_426_pp0_iter13_reg <= x_re_2_ph_reg_426;
        x_re_2_ph_reg_426_pp0_iter14_reg <= x_re_2_ph_reg_426_pp0_iter13_reg;
        x_re_2_ph_reg_426_pp0_iter15_reg <= x_re_2_ph_reg_426_pp0_iter14_reg;
        x_re_2_ph_reg_426_pp0_iter16_reg <= x_re_2_ph_reg_426_pp0_iter15_reg;
        x_re_2_ph_reg_426_pp0_iter17_reg <= x_re_2_ph_reg_426_pp0_iter16_reg;
        x_re_2_ph_reg_426_pp0_iter18_reg <= x_re_2_ph_reg_426_pp0_iter17_reg;
        x_re_2_ph_reg_426_pp0_iter19_reg <= x_re_2_ph_reg_426_pp0_iter18_reg;
        zext_ln134_reg_2010_pp0_iter10_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter9_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter11_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter10_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter12_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter11_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter13_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter12_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter14_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter13_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter15_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter14_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter16_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter15_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter17_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter16_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter18_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter17_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter19_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter18_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter20_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter19_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter21_reg[9 : 0] <= zext_ln134_reg_2010_pp0_iter20_reg[9 : 0];
        zext_ln134_reg_2010_pp0_iter9_reg[9 : 0] <= zext_ln134_reg_2010[9 : 0];
        zext_ln135_reg_2033_pp0_iter10_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter9_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter11_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter10_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter12_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter11_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter13_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter12_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter14_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter13_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter15_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter14_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter16_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter15_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter17_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter16_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter18_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter17_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter19_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter18_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter20_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter19_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter21_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter20_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter22_reg[9 : 0] <= zext_ln135_reg_2033_pp0_iter21_reg[9 : 0];
        zext_ln135_reg_2033_pp0_iter9_reg[9 : 0] <= zext_ln135_reg_2033[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_y_reg_2166 <= grp_d_add_fu_466_ap_return;
        sub_y_reg_2161 <= grp_d_add_fu_469_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter10_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter10_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter10_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter10_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter11_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter10_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter11_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter10_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter11_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter10_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter11_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter10_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter0_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter1_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter0_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter1_w_2_reg_416 <= ap_phi_reg_pp0_iter0_w_2_reg_416;
        ap_phi_reg_pp0_iter1_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter0_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter1_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter0_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter2_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter1_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter2_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter1_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter2_w_2_reg_416 <= ap_phi_reg_pp0_iter1_w_2_reg_416;
        ap_phi_reg_pp0_iter2_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter1_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter2_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter1_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter3_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter2_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter3_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter2_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter3_w_2_reg_416 <= ap_phi_reg_pp0_iter2_w_2_reg_416;
        ap_phi_reg_pp0_iter3_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter2_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter3_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter2_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter4_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter3_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter4_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter3_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter4_w_2_reg_416 <= ap_phi_reg_pp0_iter3_w_2_reg_416;
        ap_phi_reg_pp0_iter4_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter3_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter4_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter3_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter5_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter4_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter5_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter4_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter5_w_2_reg_416 <= ap_phi_reg_pp0_iter4_w_2_reg_416;
        ap_phi_reg_pp0_iter5_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter4_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter5_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter4_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter6_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter5_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter6_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter5_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter6_w_2_reg_416 <= ap_phi_reg_pp0_iter5_w_2_reg_416;
        ap_phi_reg_pp0_iter6_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter5_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter6_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter5_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter7_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter6_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter7_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter6_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter7_w_2_reg_416 <= ap_phi_reg_pp0_iter6_w_2_reg_416;
        ap_phi_reg_pp0_iter7_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter6_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter7_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter6_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter8_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter7_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter8_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter7_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter8_w_2_reg_416 <= ap_phi_reg_pp0_iter7_w_2_reg_416;
        ap_phi_reg_pp0_iter8_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter7_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter8_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter7_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_reg_2080 <= grp_fu_917_p1;
        zext_ln169_reg_2059[15 : 0] <= zext_ln169_fu_1232_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_reg_2171 <= grp_fu_920_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        converter_reg_1961 <= gm_im_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        fiy_reg_2054 <= fiy_fu_1223_p2;
        ifi_reg_2049 <= ifi_fu_1218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fry_reg_2002 <= fry_fu_1168_p2;
        ifr_reg_1994 <= ifr_fu_1159_p2;
        zext_ln134_reg_2010[9 : 0] <= zext_ln134_fu_1172_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gm_im_3_reg_1988 <= gm_im_3_fu_1152_p3;
        tmp_58_reg_1982 <= tmp_58_fu_1145_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gm_re_reg_1971 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_1036_p2 == 1'd0) & (mode_read_read_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln210_reg_1927 <= icmp_ln210_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter13_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul1_reg_2219 <= grp_d_mul_fu_846_ap_return;
        mul2_reg_2224 <= grp_d_mul_fu_847_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul3_reg_2249 <= grp_d_mul_fu_845_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_8_reg_2199 <= p_Result_8_fu_1459_p1;
        xs_exp_V_reg_2193 <= {{data_V_fu_1445_p1[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_924 <= grp_d_add_fu_467_ap_return;
        reg_928 <= grp_d_add_fu_471_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter13_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_x_reg_2214 <= grp_d_add_fu_468_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp2_reg_2234 <= tmp2_fu_1607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_21_reg_2141 <= buf1_q0[32'd63];
        tmp_25_reg_2146 <= buf1_q1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_56_reg_2129 <= buf1_q0;
        tmp_57_reg_2135 <= buf1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_6_reg_2294 <= grp_d_add_fu_468_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_7_reg_2299 <= grp_d_add_fu_470_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_im1_reg_2267 <= grp_d_add_fu_467_ap_return;
        tmp_re1_reg_2260 <= grp_d_add_fu_471_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter13_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        val_reg_2204 <= val_fu_1552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436;
        x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        x_im_reg_2092 <= x_im_fu_1328_p1;
        x_re_reg_2085 <= x_re_fu_1324_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln128_reg_1946[9 : 0] <= zext_ln128_fu_1081_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln135_reg_2033[9 : 0] <= zext_ln135_fu_1186_p1[9 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        GMb_ce0 = 1'b1;
    end else begin
        GMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & ((icmp_ln116_reg_1923 == 1'd1) | ((icmp_ln210_reg_1927 == 1'd1) & (mode_read_reg_1887 == 1'd1))))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter23_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to23 = 1'b1;
    end else begin
        ap_idle_pp0_1to23 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_n_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_162;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if ((1'b1 == ap_condition_2872)) begin
            buf1_address0 = zext_ln138_fu_1341_p1;
        end else if ((1'b1 == ap_condition_2867)) begin
            buf1_address0 = zext_ln151_fu_1332_p1;
        end else if ((1'b1 == ap_condition_2862)) begin
            buf1_address0 = zext_ln135_fu_1186_p1;
        end else if ((1'b1 == ap_condition_2857)) begin
            buf1_address0 = zext_ln158_fu_1181_p1;
        end else if ((1'b1 == ap_condition_2851)) begin
            buf1_address0 = zext_ln170_fu_1176_p1;
        end else begin
            buf1_address0 = 'bx;
        end
    end else begin
        buf1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if ((1'b1 == ap_condition_2872)) begin
            buf1_address1 = zext_ln139_fu_1345_p1;
        end else if ((1'b1 == ap_condition_2867)) begin
            buf1_address1 = zext_ln152_fu_1336_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            buf1_address1 = zext_ln134_fu_1172_p1;
        end else begin
            buf1_address1 = 'bx;
        end
    end else begin
        buf1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf1_ce0 = 1'b1;
    end else begin
        buf1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf1_ce1 = 1'b1;
    end else begin
        buf1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gm_im_tab_address0 = zext_ln128_reg_1946;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        gm_im_tab_address0 = zext_ln124_fu_1070_p1;
    end else begin
        gm_im_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op233_call_state20 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_466_a = x_im_reg_2092;
    end else if (((ap_predicate_op165_call_state17 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_add_fu_466_a = gm_re_reg_1971;
    end else begin
        grp_d_add_fu_466_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp165)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp211)))) begin
        grp_d_add_fu_466_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_466_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op233_call_state20 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_466_b = bitcast_ln322_2_fu_1407_p1;
    end else if (((ap_predicate_op165_call_state17 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_add_fu_466_b = gm_im_3_reg_1988;
    end else begin
        grp_d_add_fu_466_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op351_call_state40 == 1'b1))) begin
        grp_d_add_fu_467_a = x_im_2_ph_reg_436_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op348_call_state40 == 1'b1))) begin
        grp_d_add_fu_467_a = x_re_reg_2085_pp0_iter18_reg;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op337_call_state35 == 1'b1))) begin
        grp_d_add_fu_467_a = mul2_reg_2224_pp0_iter16_reg;
    end else begin
        grp_d_add_fu_467_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp337)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp339)))) begin
        grp_d_add_fu_467_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_467_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op351_call_state40 == 1'b1))) begin
        grp_d_add_fu_467_b = tmp_im1_reg_2267;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op348_call_state40 == 1'b1))) begin
        grp_d_add_fu_467_b = tmp_re_2_fu_1700_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op337_call_state35 == 1'b1))) begin
        grp_d_add_fu_467_b = mul3_reg_2249;
    end else begin
        grp_d_add_fu_467_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op357_call_state40 == 1'b1))) begin
        grp_d_add_fu_468_a = x_re_2_ph_reg_426_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op261_call_state25 == 1'b1))) begin
        grp_d_add_fu_468_a = ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446;
    end else begin
        grp_d_add_fu_468_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp261)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp265)))) begin
        grp_d_add_fu_468_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_468_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op357_call_state40 == 1'b1))) begin
        grp_d_add_fu_468_b = bitcast_ln322_5_fu_1735_p1;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op261_call_state25 == 1'b1))) begin
        grp_d_add_fu_468_b = bitcast_ln322_4_fu_1440_p1;
    end else begin
        grp_d_add_fu_468_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op229_call_state20 == 1'b1))) begin
        grp_d_add_fu_469_a = x_re_reg_2085;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op164_call_state17 == 1'b1))) begin
        grp_d_add_fu_469_a = gm_re_reg_1971;
    end else begin
        grp_d_add_fu_469_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp164)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp210)))) begin
        grp_d_add_fu_469_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_469_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op229_call_state20 == 1'b1))) begin
        grp_d_add_fu_469_b = bitcast_ln322_fu_1388_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op164_call_state17 == 1'b1))) begin
        grp_d_add_fu_469_b = bitcast_ln322_3_fu_1213_p1;
    end else begin
        grp_d_add_fu_469_b = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp369)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp363)))) begin
        grp_d_add_fu_470_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_470_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op350_call_state40 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_471_a = x_re_2_ph_reg_426_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op349_call_state40 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_471_a = x_im_reg_2092_pp0_iter18_reg;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op336_call_state35 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_add_fu_471_a = mul1_reg_2219_pp0_iter16_reg;
    end else begin
        grp_d_add_fu_471_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp336)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp338)))) begin
        grp_d_add_fu_471_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_471_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op350_call_state40 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_471_b = tmp_re1_reg_2260;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op349_call_state40 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_471_b = tmp_im_2_fu_1704_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op336_call_state35 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_add_fu_471_b = mul3_reg_2249;
    end else begin
        grp_d_add_fu_471_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op301_call_state30 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_mul_fu_845_a = gm_im_3_reg_1988_pp0_iter13_reg;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op244_call_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_mul_fu_845_a = conv_reg_2171;
    end else begin
        grp_d_mul_fu_845_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp244)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp247)))) begin
        grp_d_mul_fu_845_ap_ce = 1'b1;
    end else begin
        grp_d_mul_fu_845_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op301_call_state30 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_mul_fu_845_b = sub_x_reg_2214;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op244_call_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_mul_fu_845_b = conv1_reg_2080_pp0_iter10_reg;
    end else begin
        grp_d_mul_fu_845_b = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp262)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp266)))) begin
        grp_d_mul_fu_846_ap_ce = 1'b1;
    end else begin
        grp_d_mul_fu_846_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp263)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp267)))) begin
        grp_d_mul_fu_847_ap_ce = 1'b1;
    end else begin
        grp_d_mul_fu_847_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (mode_read_reg_1887 == 1'd0))) begin
        if ((1'b1 == ap_condition_2879)) begin
            grp_u_add_fu_747_a = zext_ln169_reg_2059_pp0_iter16_reg;
        end else if ((1'b1 == ap_condition_1884)) begin
            grp_u_add_fu_747_a = val_reg_2204_pp0_iter15_reg;
        end else begin
            grp_u_add_fu_747_a = 'bx;
        end
    end else begin
        grp_u_add_fu_747_a = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (mode_read_reg_1887 == 1'd0))) begin
        if ((1'b1 == ap_condition_2879)) begin
            grp_u_add_fu_747_b = sext_ln222_fu_1669_p1;
        end else if ((1'b1 == ap_condition_1884)) begin
            grp_u_add_fu_747_b = zext_ln186_fu_1567_p1;
        end else begin
            grp_u_add_fu_747_b = 'bx;
        end
    end else begin
        grp_u_add_fu_747_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        iGMb_ce0 = 1'b1;
    end else begin
        iGMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (mode_read_reg_1887 == 1'd1))) begin
        if ((1'b1 == ap_condition_2903)) begin
            stage0_address0 = zext_ln198_fu_1840_p1;
        end else if ((1'b1 == ap_condition_2898)) begin
            stage0_address0 = zext_ln208_fu_1832_p1;
        end else if ((1'b1 == ap_condition_2893)) begin
            stage0_address0 = zext_ln197_fu_1824_p1;
        end else if ((1'b1 == ap_condition_2888)) begin
            stage0_address0 = zext_ln207_fu_1816_p1;
        end else begin
            stage0_address0 = 'bx;
        end
    end else begin
        stage0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter22 == 1'b1)) begin
        if ((1'b1 == ap_condition_2941)) begin
            stage0_address1 = stage0_addr_6_gep_fu_381_p3;
        end else if ((1'b1 == ap_condition_2937)) begin
            stage0_address1 = zext_ln135_reg_2033_pp0_iter22_reg;
        end else if ((1'b1 == ap_condition_2933)) begin
            stage0_address1 = zext_ln214_fu_1798_p1;
        end else if ((1'b1 == ap_condition_2928)) begin
            stage0_address1 = zext_ln224_fu_1790_p1;
        end else if ((1'b1 == ap_condition_2923)) begin
            stage0_address1 = stage0_addr_5_gep_fu_353_p3;
        end else if ((1'b1 == ap_condition_2919)) begin
            stage0_address1 = stage0_addr_gep_fu_346_p3;
        end else if ((1'b1 == ap_condition_2915)) begin
            stage0_address1 = stage0_addr_10_gep_fu_339_p3;
        end else if ((1'b1 == ap_condition_2909)) begin
            stage0_address1 = zext_ln134_reg_2010_pp0_iter21_reg;
        end else begin
            stage0_address1 = 'bx;
        end
    end else begin
        stage0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        stage0_ce0 = 1'b1;
    end else begin
        stage0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_ce1 = 1'b1;
    end else begin
        stage0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (mode_read_reg_1887 == 1'd1))) begin
        if ((1'b1 == ap_condition_2903)) begin
            stage0_d0 = bitcast_ln198_fu_1844_p1;
        end else if ((1'b1 == ap_condition_2898)) begin
            stage0_d0 = bitcast_ln208_fu_1836_p1;
        end else if ((1'b1 == ap_condition_2893)) begin
            stage0_d0 = bitcast_ln197_fu_1828_p1;
        end else if ((1'b1 == ap_condition_2888)) begin
            stage0_d0 = bitcast_ln207_fu_1820_p1;
        end else begin
            stage0_d0 = 'bx;
        end
    end else begin
        stage0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter22 == 1'b1)) begin
        if ((1'b1 == ap_condition_2941)) begin
            stage0_d1 = bitcast_ln205_fu_1811_p1;
        end else if ((1'b1 == ap_condition_2937)) begin
            stage0_d1 = bitcast_ln142_fu_1806_p1;
        end else if ((1'b1 == ap_condition_2933)) begin
            stage0_d1 = zext_ln214_1_fu_1802_p1;
        end else if ((1'b1 == ap_condition_2928)) begin
            stage0_d1 = zext_ln224_1_fu_1794_p1;
        end else if ((1'b1 == ap_condition_2923)) begin
            stage0_d1 = bitcast_ln204_fu_1785_p1;
        end else if ((1'b1 == ap_condition_2919)) begin
            stage0_d1 = bitcast_ln141_fu_1780_p1;
        end else if ((1'b1 == ap_condition_2915)) begin
            stage0_d1 = zext_ln220_fu_1776_p1;
        end else if ((1'b1 == ap_condition_2909)) begin
            stage0_d1 = zext_ln162_fu_1772_p1;
        end else begin
            stage0_d1 = 'bx;
        end
    end else begin
        stage0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        stage0_we0 = 8'd255;
    end else begin
        stage0_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we1 = 8'd255;
    end else if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we1 = 8'd3;
    end else begin
        stage0_we1 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to23 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GMb_address0 = zext_ln128_fu_1081_p1;

assign add_ln124_fu_1065_p2 = ($signed(grp_fu_1048_p2) + $signed(trunc_ln9_reg_1912));

assign add_ln128_fu_1076_p2 = ($signed(grp_fu_1048_p2) + $signed(trunc_ln104_reg_1901));

assign add_ln162_fu_1285_p2 = (select_ln162_fu_1277_p3 + trunc_ln160_fu_1259_p1);

assign add_ln214_fu_1658_p2 = (select_ln214_fu_1650_p3 + trunc_ln_fu_1571_p4);

assign add_ln220_fu_1644_p2 = (select_ln220_fu_1636_p3 + trunc_ln218_fu_1618_p1);

assign add_ln224_fu_1694_p2 = (select_ln224_fu_1686_p3 + trunc_ln223_fu_1682_p1);

assign add_ln515_fu_1479_p2 = ($signed(zext_ln515_fu_1476_p1) + $signed(12'd3073));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp164 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp165 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp244 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp261 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp262 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp263 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp336 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp337 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp369 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp210 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp211 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp247 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp265 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp266 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp267 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp338 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp339 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp363 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1786 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_1884 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2851 = ((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2857 = ((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2862 = ((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2867 = ((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2872 = ((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2879 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2882 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln116_fu_1036_p2 == 1'd0) & (mode_read_read_fu_172_p2 == 1'd0)) | ((icmp_ln210_fu_1054_p2 == 1'd0) & (icmp_ln116_fu_1036_p2 == 1'd0))));
end

always @ (*) begin
    ap_condition_2888 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2893 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2898 = ((icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2903 = ((icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2909 = ((inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2915 = ((inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2919 = ((inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2923 = ((inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2928 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2933 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd0) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2937 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2941 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode_read_reg_1887 == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_629 = ((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_condition_633 = ((icmp_ln116_reg_1923_pp0_iter8_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_condition_779 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_782 = ((icmp_ln116_reg_1923_pp0_iter11_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_390 = (ap_predicate_op390_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_393 = (ap_predicate_op393_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_396 = (ap_predicate_op396_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_399 = (ap_predicate_op399_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_403 = (ap_predicate_op403_store_state46 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_408 = (ap_predicate_op408_store_state46 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_412 = (ap_predicate_op412_store_state46 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_415 = (ap_predicate_op415_store_state46 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_419 = (ap_predicate_op419_store_state47 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_423 = (ap_predicate_op423_store_state47 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_427 = (ap_predicate_op427_store_state48 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_432 = (ap_predicate_op432_store_state48 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state45_pp0_iter22_stage0 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state46_pp0_iter22_stage1 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state47_pp0_iter23_stage0 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state48_pp0_iter23_stage1 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_tmp_im_2_ph_reg_456 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_re_2_ph_reg_446 = 'bx;

assign ap_phi_reg_pp0_iter0_w_2_reg_416 = 'bx;

assign ap_phi_reg_pp0_iter0_x_im_2_ph_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_x_re_2_ph_reg_426 = 'bx;

always @ (*) begin
    ap_predicate_op164_call_state17 = ((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op165_call_state17 = ((icmp_ln116_reg_1923_pp0_iter7_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op229_call_state20 = ((icmp_ln116_reg_1923_pp0_iter9_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op233_call_state20 = ((icmp_ln116_reg_1923_pp0_iter9_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op244_call_state23 = ((icmp_ln116_reg_1923_pp0_iter10_reg == 1'd0) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op261_call_state25 = ((icmp_ln116_reg_1923_pp0_iter11_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op262_call_state25 = ((icmp_ln116_reg_1923_pp0_iter11_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op263_call_state25 = ((icmp_ln116_reg_1923_pp0_iter11_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op301_call_state30 = ((icmp_ln116_reg_1923_pp0_iter14_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op336_call_state35 = ((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op337_call_state35 = ((icmp_ln116_reg_1923_pp0_iter16_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op348_call_state40 = ((icmp_ln116_reg_1923_pp0_iter19_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op349_call_state40 = ((icmp_ln116_reg_1923_pp0_iter19_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op350_call_state40 = ((icmp_ln116_reg_1923_pp0_iter19_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op351_call_state40 = ((icmp_ln116_reg_1923_pp0_iter19_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op357_call_state40 = ((icmp_ln116_reg_1923_pp0_iter19_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op363_call_state40 = ((icmp_ln116_reg_1923_pp0_iter19_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op390_store_state45 = ((inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op393_store_state45 = ((inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op396_store_state45 = ((inverse_read_reg_1879 == 1'd1) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op399_store_state45 = ((inverse_read_reg_1879 == 1'd0) & (icmp_ln116_reg_1923_pp0_iter21_reg == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op403_store_state46 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op408_store_state46 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op412_store_state46 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op415_store_state46 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op419_store_state47 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op423_store_state47 = ((icmp_ln116_reg_1923_pp0_iter22_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op427_store_state48 = ((icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd0) & (mode_read_reg_1887 == 1'd1));
end

always @ (*) begin
    ap_predicate_op432_store_state48 = ((icmp_ln116_reg_1923_pp0_iter23_reg == 1'd0) & (inverse_read_reg_1879 == 1'd1) & (mode_read_reg_1887 == 1'd1));
end

assign bitcast_ln110_fu_1141_p1 = gm_im_tab_q0;

assign bitcast_ln141_fu_1780_p1 = reg_924;

assign bitcast_ln142_fu_1806_p1 = reg_928;

assign bitcast_ln197_fu_1828_p1 = tmp_re1_reg_2260_pp0_iter22_reg;

assign bitcast_ln198_fu_1844_p1 = tmp_im1_reg_2267_pp0_iter23_reg;

assign bitcast_ln204_fu_1785_p1 = reg_928;

assign bitcast_ln205_fu_1811_p1 = reg_924;

assign bitcast_ln207_fu_1820_p1 = tmp_6_reg_2294_pp0_iter22_reg;

assign bitcast_ln208_fu_1836_p1 = tmp_7_reg_2299_pp0_iter22_reg;

assign bitcast_ln322_2_fu_1407_p1 = p_Result_3_fu_1398_p4;

assign bitcast_ln322_3_fu_1213_p1 = p_Result_4_fu_1204_p4;

assign bitcast_ln322_4_fu_1440_p1 = p_Result_5_fu_1430_p4;

assign bitcast_ln322_5_fu_1735_p1 = p_Result_6_fu_1725_p4;

assign bitcast_ln322_fu_1388_p1 = p_Result_2_fu_1379_p4;

assign data_V_fu_1445_p1 = grp_d_mul_fu_845_ap_return;

assign fix_fu_1163_p0 = grp_fu_1848_p3;

assign fix_fu_1163_p2 = (fix_fu_1163_p0 ^ 10'd512);

assign fiy_fu_1223_p2 = (fry_reg_2002 ^ 10'd512);

assign fry_fu_1168_p0 = grp_fu_1848_p3;

assign fry_fu_1168_p2 = ($signed(fry_fu_1168_p0) + $signed(trunc_ln102_1_reg_1896));

assign gm_im_3_fu_1152_p0 = inverse;

assign gm_im_3_fu_1152_p3 = ((gm_im_3_fu_1152_p0[0:0] == 1'b1) ? gm_im_fu_1137_p1 : gm_im_tab_q0);

assign gm_im_fu_1137_p1 = p_Result_s_fu_1127_p4;

assign gm_re_tab_address0 = zext_ln124_1_fu_1093_p1;

assign grp_d_add_fu_470_b = p_Result_7_fu_1757_p4;

assign grp_fu_1048_p1 = ((index_const_fu_1010_p0[0:0] == 1'b1) ? select_ln100_fu_950_p3 : trunc_ln102_1_fu_996_p4);

assign grp_fu_1858_p0 = val_fu_1552_p3[15:0];

assign grp_fu_1858_p1 = 16'd12287;

assign grp_fu_1865_p0 = grp_fu_1865_p00;

assign grp_fu_1865_p00 = $unsigned(zext_ln188_fu_1564_p0);

assign grp_fu_1865_p1 = 30'd12289;

assign grp_fu_917_p0 = select_ln87_3_fu_1098_p3;

assign iGMb_address0 = zext_ln124_fu_1070_p1;

assign icmp_ln116_fu_1036_p2 = ((ap_sig_allocacmp_n_1 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_1054_p2 = ((ap_sig_allocacmp_n_1 == 10'd255) ? 1'b1 : 1'b0);

assign ifi_fu_1218_p2 = (ifr_reg_1994 ^ 10'd512);

assign ifr_fu_1159_p0 = grp_fu_1848_p3;

assign ifr_fu_1159_p2 = ($signed(ifr_fu_1159_p0) + $signed(trunc_ln102_reg_1891));

assign in_m_cast_fu_932_p1 = in_m;

assign index_const_fu_1010_p0 = inverse;

assign index_const_fu_1010_p3 = ((index_const_fu_1010_p0[0:0] == 1'b1) ? select_ln100_fu_950_p3 : trunc_ln102_1_fu_996_p4);

assign inverse_read_reg_1879 = inverse;

assign isNeg_fu_1485_p3 = add_ln515_fu_1479_p2[32'd11];

assign lshr_ln_fu_936_p4 = {{in_m[9:1]}};

assign m_fu_984_p0 = inverse;

assign m_fu_984_p3 = ((m_fu_984_p0[0:0] == 1'b1) ? select_ln101_fu_968_p3 : in_m_cast_fu_932_p1);

assign mantissa_fu_1463_p4 = {{{{1'd1}, {p_Result_8_reg_2199}}}, {1'd0}};

assign mode_read_read_fu_172_p2 = mode;

assign mode_read_reg_1887 = mode;

assign n_2_fu_1042_p2 = (ap_sig_allocacmp_n_1 + 10'd1);

assign p_Repl2_2_fu_1374_p2 = (tmp_21_reg_2141 ^ 1'd1);

assign p_Repl2_3_fu_1393_p2 = (tmp_25_reg_2146 ^ 1'd1);

assign p_Repl2_4_fu_1198_p2 = (tmp_32_fu_1191_p3 ^ 1'd1);

assign p_Repl2_5_fu_1424_p2 = (tmp_36_fu_1416_p3 ^ 1'd1);

assign p_Repl2_7_fu_1719_p2 = (tmp_46_fu_1711_p3 ^ 1'd1);

assign p_Repl2_8_fu_1751_p2 = (tmp_50_fu_1743_p3 ^ 1'd1);

assign p_Repl2_s_fu_1121_p2 = (tmp_17_fu_1113_p3 ^ 1'd1);

assign p_Result_2_fu_1379_p4 = {|(p_Repl2_2_fu_1374_p2), tmp_56_reg_2129[63 - 1:0]};

assign p_Result_3_fu_1398_p4 = {|(p_Repl2_3_fu_1393_p2), tmp_57_reg_2135[63 - 1:0]};

assign p_Result_4_fu_1204_p4 = {|(p_Repl2_4_fu_1198_p2), tmp_58_reg_1982[63 - 1:0]};

assign p_Result_5_fu_1430_p4 = {|(p_Repl2_5_fu_1424_p2), tmp_59_fu_1412_p1[63 - 1:0]};

assign p_Result_6_fu_1725_p4 = {|(p_Repl2_7_fu_1719_p2), tmp_60_fu_1708_p1[63 - 1:0]};

assign p_Result_7_fu_1757_p4 = {|(p_Repl2_8_fu_1751_p2), tmp_61_fu_1740_p1[63 - 1:0]};

assign p_Result_8_fu_1459_p1 = data_V_fu_1445_p1[51:0];

assign p_Result_s_fu_1127_p4 = {|(p_Repl2_s_fu_1121_p2), tmp_55_fu_1110_p1[63 - 1:0]};

assign r_V_1_fu_1524_p2 = zext_ln68_fu_1472_p1 << zext_ln1488_fu_1514_p1;

assign r_V_fu_1518_p2 = zext_ln68_fu_1472_p1 >> zext_ln1488_fu_1514_p1;

assign select_ln100_1_fu_976_p0 = inverse;

assign select_ln100_1_fu_976_p3 = ((select_ln100_1_fu_976_p0[0:0] == 1'b1) ? zext_ln99_fu_958_p1 : in_t);

assign select_ln100_fu_950_p0 = mode;

assign select_ln100_fu_950_p3 = ((select_ln100_fu_950_p0[0:0] == 1'b1) ? zext_ln100_fu_946_p1 : in_m);

assign select_ln101_fu_968_p0 = mode;

assign select_ln101_fu_968_p3 = ((select_ln101_fu_968_p0[0:0] == 1'b1) ? shl_ln101_fu_962_p2 : in_t);

assign select_ln162_fu_1277_p3 = ((tmp_29_fu_1269_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln165_fu_1310_p3 = ((tmp_30_fu_1302_p3[0:0] == 1'b1) ? 32'd12289 : 32'd0);

assign select_ln191_fu_1599_p3 = ((tmp_44_fu_1591_p3[0:0] == 1'b1) ? 17'd12289 : 17'd0);

assign select_ln214_fu_1650_p3 = ((tmp_44_fu_1591_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln220_fu_1636_p3 = ((tmp_53_fu_1628_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln224_fu_1686_p3 = ((tmp_54_fu_1674_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln87_2_fu_1086_p0 = inverse;

assign select_ln87_2_fu_1086_p3 = ((select_ln87_2_fu_1086_p0[0:0] == 1'b1) ? add_ln124_fu_1065_p2 : add_ln128_fu_1076_p2);

assign select_ln87_3_fu_1098_p0 = inverse;

assign select_ln87_3_fu_1098_p3 = ((select_ln87_3_fu_1098_p0[0:0] == 1'b1) ? iGMb_q0 : GMb_q0);

assign sext_ln1488_fu_1510_p1 = $signed(ush_fu_1502_p3);

assign sext_ln1512_fu_1498_p1 = $signed(sub_ln1512_fu_1493_p2);

assign sext_ln222_fu_1669_p1 = $signed(sub_ln222_fu_1664_p2);

assign shl_ln101_fu_962_p2 = in_t << 11'd1;

assign stage0_addr_10_gep_fu_339_p3 = zext_ln134_reg_2010_pp0_iter21_reg;

assign stage0_addr_5_gep_fu_353_p3 = zext_ln134_reg_2010_pp0_iter21_reg;

assign stage0_addr_6_gep_fu_381_p3 = zext_ln135_reg_2033_pp0_iter22_reg;

assign stage0_addr_gep_fu_346_p3 = zext_ln134_reg_2010_pp0_iter21_reg;

assign sub_ln1512_fu_1493_p2 = (11'd1023 - xs_exp_V_reg_2193);

assign sub_ln164_fu_1291_p2 = (17'd0 - zext_ln158_1_fu_1250_p1);

assign sub_ln222_fu_1664_p2 = ($signed(17'd0) - $signed(tmp2_reg_2234));

assign tmp1_1_u_add_fu_749_b = $signed(sub_ln164_fu_1291_p2);

assign tmp1_4_fu_1622_p2 = ($signed(tmp_8_u_add_fu_748_ap_return) + $signed(32'd4294955007));

assign tmp1_6_fu_1318_p2 = (select_ln165_fu_1310_p3 + tmp1_1_u_add_fu_749_ap_return);

assign tmp1_fu_1263_p2 = ($signed(tmp_2_u_add_fu_746_ap_return) + $signed(32'd4294955007));

assign tmp2_4_fu_1585_p2 = ($signed(zext_ln186_1_fu_1581_p1) + $signed(17'd118783));

assign tmp2_fu_1607_p2 = (select_ln191_fu_1599_p3 + tmp2_4_fu_1585_p2);

assign tmp_17_fu_1113_p3 = tmp_55_fu_1110_p1[32'd63];

assign tmp_1_fu_1542_p4 = {{r_V_1_fu_1524_p2[84:53]}};

assign tmp_29_fu_1269_p3 = tmp1_fu_1263_p2[32'd31];

assign tmp_2_u_add_fu_746_b = v_fu_1246_p1;

assign tmp_30_fu_1302_p3 = tmp1_1_u_add_fu_749_ap_return[32'd31];

assign tmp_32_fu_1191_p3 = tmp_58_reg_1982[32'd63];

assign tmp_36_fu_1416_p3 = tmp_59_fu_1412_p1[32'd63];

assign tmp_43_fu_1530_p3 = r_V_fu_1518_p2[32'd53];

assign tmp_44_fu_1591_p3 = tmp2_4_fu_1585_p2[32'd16];

assign tmp_46_fu_1711_p3 = tmp_60_fu_1708_p1[32'd63];

assign tmp_50_fu_1743_p3 = tmp_61_fu_1740_p1[32'd63];

assign tmp_53_fu_1628_p3 = tmp1_4_fu_1622_p2[32'd31];

assign tmp_54_fu_1674_p3 = grp_u_add_fu_747_ap_return[32'd31];

assign tmp_55_fu_1110_p1 = converter_reg_1961;

assign tmp_58_fu_1145_p0 = inverse;

assign tmp_58_fu_1145_p3 = ((tmp_58_fu_1145_p0[0:0] == 1'b1) ? p_Result_s_fu_1127_p4 : bitcast_ln110_fu_1141_p1);

assign tmp_59_fu_1412_p1 = ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456;

assign tmp_60_fu_1708_p1 = tmp_re1_reg_2260;

assign tmp_61_fu_1740_p1 = tmp_im1_reg_2267;

assign tmp_8_u_add_fu_748_b = $signed(tmp2_fu_1607_p2);

assign tmp_im_1_fu_1354_p1 = buf1_q1;

assign tmp_im_2_fu_1704_p1 = tmp_57_reg_2135_pp0_iter19_reg;

assign tmp_re_1_fu_1350_p1 = buf1_q0;

assign tmp_re_2_fu_1700_p1 = tmp_56_reg_2129_pp0_iter19_reg;

assign trunc_ln102_1_fu_996_p4 = {{select_ln100_1_fu_976_p3[10:1]}};

assign trunc_ln102_fu_992_p1 = select_ln100_1_fu_976_p3[9:0];

assign trunc_ln104_fu_1006_p1 = m_fu_984_p3[9:0];

assign trunc_ln160_fu_1259_p1 = tmp_2_u_add_fu_746_ap_return[15:0];

assign trunc_ln218_fu_1618_p1 = tmp_8_u_add_fu_748_ap_return[15:0];

assign trunc_ln223_fu_1682_p1 = grp_u_add_fu_747_ap_return[15:0];

assign trunc_ln_fu_1571_p4 = {{grp_u_add_fu_747_ap_return[31:16]}};

assign u_fu_1228_p1 = buf1_q1[15:0];

assign ush_fu_1502_p3 = ((isNeg_fu_1485_p3[0:0] == 1'b1) ? sext_ln1512_fu_1498_p1 : add_ln515_fu_1479_p2);

assign v_3_fu_1238_p1 = buf1_q0[15:0];

assign v_fu_1246_p1 = buf1_q0[15:0];

assign val_fu_1552_p3 = ((isNeg_fu_1485_p3[0:0] == 1'b1) ? zext_ln818_fu_1538_p1 : tmp_1_fu_1542_p4);

assign x_im_fu_1328_p1 = buf1_q0;

assign x_re_fu_1324_p1 = buf1_q1;

assign zext_ln100_fu_946_p1 = lshr_ln_fu_936_p4;

assign zext_ln124_1_fu_1093_p1 = select_ln87_2_fu_1086_p3;

assign zext_ln124_fu_1070_p1 = add_ln124_fu_1065_p2;

assign zext_ln128_fu_1081_p1 = add_ln128_fu_1076_p2;

assign zext_ln134_fu_1172_p0 = grp_fu_1848_p3;

assign zext_ln134_fu_1172_p1 = $unsigned(zext_ln134_fu_1172_p0);

assign zext_ln135_fu_1186_p1 = fix_fu_1163_p2;

assign zext_ln138_fu_1341_p1 = ifr_reg_1994;

assign zext_ln139_fu_1345_p1 = ifi_fu_1218_p2;

assign zext_ln1488_fu_1514_p1 = $unsigned(sext_ln1488_fu_1510_p1);

assign zext_ln151_fu_1332_p1 = fry_reg_2002;

assign zext_ln152_fu_1336_p1 = fiy_fu_1223_p2;

assign zext_ln158_1_fu_1250_p1 = v_fu_1246_p1;

assign zext_ln158_fu_1181_p1 = ifr_fu_1159_p2;

assign zext_ln162_fu_1772_p1 = add_ln162_reg_2070_pp0_iter21_reg;

assign zext_ln169_fu_1232_p1 = u_fu_1228_p1;

assign zext_ln170_1_fu_1242_p1 = v_3_fu_1238_p1;

assign zext_ln170_fu_1176_p1 = fry_fu_1168_p2;

assign zext_ln186_1_fu_1581_p1 = trunc_ln_fu_1571_p4;

assign zext_ln186_fu_1567_p1 = grp_fu_1865_p2;

assign zext_ln188_fu_1564_p0 = grp_fu_1858_p2;

assign zext_ln197_fu_1824_p1 = ifr_reg_1994_pp0_iter22_reg;

assign zext_ln198_fu_1840_p1 = ifi_reg_2049_pp0_iter22_reg;

assign zext_ln207_fu_1816_p1 = fry_reg_2002_pp0_iter22_reg;

assign zext_ln208_fu_1832_p1 = fiy_reg_2054_pp0_iter22_reg;

assign zext_ln214_1_fu_1802_p1 = add_ln214_reg_2244_pp0_iter21_reg;

assign zext_ln214_fu_1798_p1 = ifr_reg_1994_pp0_iter22_reg;

assign zext_ln220_fu_1776_p1 = add_ln220_reg_2239_pp0_iter21_reg;

assign zext_ln224_1_fu_1794_p1 = add_ln224_reg_2255_pp0_iter22_reg;

assign zext_ln224_fu_1790_p1 = fry_reg_2002_pp0_iter22_reg;

assign zext_ln515_fu_1476_p1 = xs_exp_V_reg_2193;

assign zext_ln68_fu_1472_p1 = mantissa_fu_1463_p4;

assign zext_ln818_fu_1538_p1 = tmp_43_fu_1530_p3;

assign zext_ln99_fu_958_p1 = select_ln100_fu_950_p3;

always @ (posedge ap_clk) begin
    zext_ln128_reg_1946[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2010_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln135_reg_2033_pp0_iter22_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln169_reg_2059[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter9_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter10_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter11_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter12_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter13_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter14_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter15_reg[31:16] <= 16'b0000000000000000;
    zext_ln169_reg_2059_pp0_iter16_reg[31:16] <= 16'b0000000000000000;
end

endmodule //top_PE
