13242
~E 1 "./src/ALU/MUX_INPUT.vhd" 6 mux_input
~A 1 "./src/ALU/MUX_INPUT.vhd" 18 mux_input_architecture
~E 1 "./src/d/D.vhd" 6 d
~A 1 "./src/d/D.vhd" 19 d_architecture
~E 1 "./src/ALU/AND.vhd" 5 andd
~A 1 "./src/ALU/AND.vhd" 17 andd_architecture
~E 1 "./src/ALU/ADDCY.vhd" 6 addcy
~A 1 "./src/ALU/ADDCY.vhd" 19 addcy_architecture
~E 1 "./src/ALU/ADD.vhd" 5 add
~A 1 "./src/ALU/ADD.vhd" 18 add_architecture
~E 1 "./src/ALU/ALU_BLACK_BOX.vhd" 6 alu_black_box
~A 1 "./src/ALU/ALU_BLACK_BOX.vhd" 27 alu_black_box_architecture
~E 1 "./src/connected/CONNECTED.vhd" 6 connected
~A 1 "./src/connected/CONNECTED.vhd" 19 connected_architecture
~E 1 "./src/CLK_DIVIDER/CLK_DIVIDER.vhd" 6 clk_divider
~A 1 "./src/CLK_DIVIDER/CLK_DIVIDER.vhd" 15 clk_divider_architecture
~E 1 "./src/counter/COUNTER_BLACK_BOX.vhd" 6 counter_black_box
~A 1 "./src/counter/COUNTER_BLACK_BOX.vhd" 19 counter_black_box_architecture
~E 1 "./src/DECODER/FREQUENCE_DIVIDER.vhd" 5 frequence_divider
~E 1 "./src/FLAGS/FLAGS.vhd" 6 flags_black_box
~A 1 "./src/flags/FLAGS.vhd" 15 flags_black_box_architecture
~E 1 "./src/DECODER/DECODER_BLACK_BOX.vhd" 6 decoder_black_box
~A 1 "./src/DECODER/DECODER_BLACK_BOX.vhd" 35 decoder_black_box_architecture
~E 1 "./src/flow/FLOW_BLACK_BOX.vhd" 6 flow_black_box
~A 1 "./src/flow/FLOW_BLACK_BOX.vhd" 22 flow_black_box_architecture
~E 1 "./src/MICROCONTROLLER_BLACK_BOX.vhd" 1 microcontroller_black_box
~E 1 "./src/ALU/LOAD.vhd" 5 load
~A 1 "./src/ALU/LOAD.vhd" 17 load_architecture
~E 1 "./src/ALU/MUX_FLAGS.vhd" 6 mux_flags
~A 1 "./src/ALU/MUX_FLAGS.vhd" 19 mux_flags_architecture
~E 1 "./src/ALU/SL1.vhd" 5 sl1
~A 1 "./src/ALU/SL1.vhd" 18 sl1_architecture
~E 1 "./src/ALU/RL.vhd" 5 rl
~A 1 "./src/ALU/RL.vhd" 17 rl_architecture
~E 1 "./src/ALU/OR.vhd" 5 orr
~A 1 "./src/ALU/OR.vhd" 17 orr_architecture
~E 1 "./src/ALU/MUX_IESIRE.vhd" 6 mux_output
~A 1 "./src/ALU/MUX_IESIRE.vhd" 19 mux_output_architecture
~E 1 "./src/REGISTERS/REGISTERS_BLACK_BOX.vhd" 6 registers_black_box
~A 1 "./src/REGISTERS/REGISTERS_BLACK_BOX.vhd" 28 registers_black_box_architecture
~E 1 "./src/ALU/RR.vhd" 5 rr
~A 1 "./src/ALU/RR.vhd" 17 rr_architecture
~E 1 "./src/ROM/ROM_BLACK_BOX.vhd" 15 rom
~A 1 "./src/ROM/ROM_BLACK_BOX.vhd" 17 rom_architecture
~E 1 "./src/ALU/SL0.vhd" 5 sl0
~A 1 "./src/ALU/SL0.vhd" 17 sl0_architecture
~E 1 "./src/ALU/SR1.vhd" 5 sr1
~A 1 "./src/ALU/SR1.vhd" 17 sr1_architecture
~E 1 "./src/ALU/SLX.vhd" 5 slx
~A 1 "./src/ALU/SLX.vhd" 17 slx_architecture
~E 1 "./src/ALU/SLA.vhd" 5 slaa
~A 1 "./src/ALU/SLA.vhd" 18 slaa_architecture
~E 1 "./src/ALU/SR0.vhd" 5 sr0
~A 1 "./src/ALU/SR0.vhd" 17 sr0_architecture
~E 1 "./src/ALU/SUBCY.vhd" 5 subcy
~A 1 "./src/ALU/SUBCY.vhd" 18 subcy_architecture
~E 1 "./src/ALU/SRX.vhd" 5 srx
~A 1 "./src/ALU/SRX.vhd" 17 srx_architecture
~E 1 "./src/ALU/SRA.vhd" 5 sraa
~A 1 "./src/ALU/SRA.vhd" 18 sraa_architecture
~E 1 "./src/ALU/SUB.vhd" 5 sub
~A 1 "./src/ALU/SUB.vhd" 18 sub_architecture
~E 1 "./src/ALU/XOR.vhd" 5 xorr
~A 1 "./src/ALU/XOR.vhd" 17 xorr_architecture
