/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { in_data[86:84], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_7z = { in_data[26:24], celloutsig_0_0z, _00_, _00_, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_0z = ~((in_data[32] & in_data[81]) | (in_data[18] & in_data[32]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[148] & in_data[151]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_0_2z = ~((in_data[34] & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & in_data[122]) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z & in_data[130]) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_6z) | (celloutsig_1_0z & celloutsig_1_6z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_5z & celloutsig_1_7z));
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_6z) | (celloutsig_1_1z & celloutsig_1_6z));
  assign celloutsig_0_3z = ~((in_data[61] & in_data[64]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_8z & in_data[102]) | (celloutsig_1_7z & celloutsig_1_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_11z) | (celloutsig_1_3z & celloutsig_1_18z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & in_data[60]) | (celloutsig_0_0z & celloutsig_0_3z));
  assign celloutsig_0_8z = ~((_00_[2] & celloutsig_0_5z) | (celloutsig_0_7z[7] & celloutsig_0_5z));
  assign celloutsig_0_10z = ~((in_data[35] & celloutsig_0_0z) | (celloutsig_0_8z & celloutsig_0_2z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[7] & in_data[76]));
  assign celloutsig_0_17z = ~((celloutsig_0_3z & celloutsig_0_0z) | (_00_[4] & celloutsig_0_7z[0]));
  assign celloutsig_0_18z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_8z & celloutsig_0_10z));
  assign celloutsig_1_0z = ~((in_data[140] & in_data[128]) | (in_data[126] & in_data[118]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
