INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TANUSHREE/CAD LAB/ALU_DESIGN/ALU_DESIGN.srcs/sources_1/new/ALU_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TANUSHREE/CAD LAB/ALU_DESIGN/ALU_DESIGN.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
