
Efinix FPGA Placement and Routing.
Version: 2021.2.323 
Compiled: Dec 15 2021.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T85F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0020332 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 12.568 MB, end = 12.568 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 78.444 MB
VDB Netlist Checker resident set memory usage: begin = 21.892 MB, end = 22.104 MB, delta = 0.212 MB
	VDB Netlist Checker peak resident set memory usage = 60.312 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv'.
Successfully processed interface constraints file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv".
Creating interface clock pin tx_esc_pll_CLKOUT0.
Creating interface clock buffer tx_esc_pll_CLKOUT0~CLKBUF.
Creating interface clock buffer tx_pixel_clk~CLKBUF.
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #1(sw4) has no fanout.
Removing input.
logical_block #2(sw5) has no fanout.
Removing input.
Pass 0: Swept away 2 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 2 blocks in total.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.vdb".
Netlist pre-processing took 0.0185607 seconds.
	Netlist pre-processing took 0.015625 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 12.088 MB, end = 13.32 MB, delta = 1.232 MB
	Netlist pre-processing peak virtual memory usage = 78.444 MB
Netlist pre-processing resident set memory usage: begin = 21.388 MB, end = 23.264 MB, delta = 1.876 MB
	Netlist pre-processing peak resident set memory usage = 60.312 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
***** Beginning stage packing ... *****
Generate proto netlist for file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.net_proto" took 0.001 seconds
Creating IO constraints file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.io_place'
Packing took 0.003751 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 30.584 MB, end = 30.584 MB, delta = 0 MB
	Packing peak virtual memory usage = 78.444 MB
Packing resident set memory usage: begin = 40.316 MB, end = 40.556 MB, delta = 0.24 MB
	Packing peak resident set memory usage = 60.312 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.net_proto
Read proto netlist for file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.net_proto" took 0 seconds
Setup net and block data structure took 0.005 seconds
Packed netlist loading took 0.0148561 seconds.
	Packed netlist loading took 0.015625 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 30.584 MB, end = 31.84 MB, delta = 1.256 MB
	Packed netlist loading peak virtual memory usage = 78.444 MB
Packed netlist loading resident set memory usage: begin = 40.564 MB, end = 41.904 MB, delta = 1.34 MB
	Packed netlist loading peak resident set memory usage = 80.956 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****
WARNING(1): [SDC line 17] Clock name or regular expression (mipi_rx_cal_clk) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(2): [SDC line 19] Clock name or regular expression (rx_vga_clk) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(3): [SDC line 20] Clock name or regular expression (rx_pixel_clk) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(4): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[3]" does not correspond to any ports.
WARNING(5): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[2]" does not correspond to any ports.
WARNING(6): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[1]" does not correspond to any ports.
WARNING(7): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[0]" does not correspond to any ports.
WARNING(8): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(9): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[3]" does not correspond to any ports.
WARNING(10): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[2]" does not correspond to any ports.
WARNING(11): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[1]" does not correspond to any ports.
WARNING(12): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[0]" does not correspond to any ports.
WARNING(13): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(14): [SDC line 89] Specified get_ports name or regular expression "my_mipi_rx_CLEAR" does not correspond to any ports.
WARNING(15): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(16): [SDC line 90] Specified get_ports name or regular expression "my_mipi_rx_CLEAR" does not correspond to any ports.
WARNING(17): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(18): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[3]" does not correspond to any ports.
WARNING(19): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[2]" does not correspond to any ports.
WARNING(20): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[1]" does not correspond to any ports.
WARNING(21): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[0]" does not correspond to any ports.
WARNING(22): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(23): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[3]" does not correspond to any ports.
WARNING(24): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[2]" does not correspond to any ports.
WARNING(25): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[1]" does not correspond to any ports.
WARNING(26): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[0]" does not correspond to any ports.
WARNING(27): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(28): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[3]" does not correspond to any ports.
WARNING(29): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[2]" does not correspond to any ports.
WARNING(30): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[1]" does not correspond to any ports.
WARNING(31): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[0]" does not correspond to any ports.
WARNING(32): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(33): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[3]" does not correspond to any ports.
WARNING(34): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[2]" does not correspond to any ports.
WARNING(35): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[1]" does not correspond to any ports.
WARNING(36): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[0]" does not correspond to any ports.
WARNING(37): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(38): [SDC line 95] Specified get_ports name or regular expression "my_mipi_rx_VALID" does not correspond to any ports.
WARNING(39): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(40): [SDC line 96] Specified get_ports name or regular expression "my_mipi_rx_VALID" does not correspond to any ports.
WARNING(41): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(42): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[3]" does not correspond to any ports.
WARNING(43): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[2]" does not correspond to any ports.
WARNING(44): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[1]" does not correspond to any ports.
WARNING(45): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[0]" does not correspond to any ports.
WARNING(46): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(47): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[3]" does not correspond to any ports.
WARNING(48): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[2]" does not correspond to any ports.
WARNING(49): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[1]" does not correspond to any ports.
WARNING(50): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[0]" does not correspond to any ports.
WARNING(51): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(52): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(53): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(54): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(55): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(56): [SDC line 103] Specified get_ports name or regular expression "my_mipi_rx_ULPS_CLK" does not correspond to any ports.
WARNING(57): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(58): [SDC line 104] Specified get_ports name or regular expression "my_mipi_rx_ULPS_CLK" does not correspond to any ports.
WARNING(59): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(60): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[3]" does not correspond to any ports.
WARNING(61): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[2]" does not correspond to any ports.
WARNING(62): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[1]" does not correspond to any ports.
WARNING(63): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[0]" does not correspond to any ports.
WARNING(64): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(65): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[3]" does not correspond to any ports.
WARNING(66): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[2]" does not correspond to any ports.
WARNING(67): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[1]" does not correspond to any ports.
WARNING(68): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[0]" does not correspond to any ports.
WARNING(69): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(70): [SDC line 137] Specified get_ports name or regular expression "bscan_TDO" does not correspond to any ports.
WARNING(71): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(72): [SDC line 138] Specified get_ports name or regular expression "bscan_TDO" does not correspond to any ports.
WARNING(73): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(74): [SDC line 139] Specified get_ports name or regular expression "bscan_CAPTURE" does not correspond to any ports.
WARNING(75): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(76): [SDC line 140] Specified get_ports name or regular expression "bscan_CAPTURE" does not correspond to any ports.
WARNING(77): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(78): [SDC line 141] Specified get_ports name or regular expression "bscan_RESET" does not correspond to any ports.
WARNING(79): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(80): [SDC line 142] Specified get_ports name or regular expression "bscan_RESET" does not correspond to any ports.
WARNING(81): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(82): [SDC line 143] Specified get_ports name or regular expression "bscan_RUNTEST" does not correspond to any ports.
WARNING(83): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(84): [SDC line 144] Specified get_ports name or regular expression "bscan_RUNTEST" does not correspond to any ports.
WARNING(85): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(86): [SDC line 145] Specified get_ports name or regular expression "bscan_SEL" does not correspond to any ports.
WARNING(87): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(88): [SDC line 146] Specified get_ports name or regular expression "bscan_SEL" does not correspond to any ports.
WARNING(89): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(90): [SDC line 147] Specified get_ports name or regular expression "bscan_UPDATE" does not correspond to any ports.
WARNING(91): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(92): [SDC line 148] Specified get_ports name or regular expression "bscan_UPDATE" does not correspond to any ports.
WARNING(93): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(94): [SDC line 149] Specified get_ports name or regular expression "bscan_SHIFT" does not correspond to any ports.
WARNING(95): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(96): [SDC line 150] Specified get_ports name or regular expression "bscan_SHIFT" does not correspond to any ports.
WARNING(97): Unable to set input delay due to warnings found
Unable to set input delay due to warning found

SDC file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 172 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv'.
Successfully processed interface constraints file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv".
Writing IO placement constraints to 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow\mipi_loopback.interface.io'.

Reading placement constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow\mipi_loopback.interface.io'.

Reading placement constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.io_place'.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
NumRegions 1
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1        1140           20922         1.6%
          2        1056           20922         2.1%
          3         951           21259         3.0%
          4         908           21259         4.0%
          5         692           20451         7.6%
          6         678           20078        11.2%
          7         585           19442        14.3%
          8         542           19845        24.9%
          9         627           19446        27.1%
         10         610           19085        34.1%
         11         547           19541        42.1%
         12         553           18927        47.1%
         13         567           18927        55.8%
         14         497           18459        55.8%
         15         509           18979        56.4%
         16         494           18889        58.7%
         17         474           18539        60.3%
         18         517           18536        63.2%
         19         532           18539        63.2%
         20         515           18827        63.8%
         21         507           18247        65.1%
         22         515           18247        67.4%
         23         501           18826        67.7%
         24         500           18183        68.7%
         25         502           18930        70.0%
         26         511           17821        70.8%
         27         514           18662        72.1%
         28         524           17456        72.3%
         29         536           18322        72.7%
         30         478           18082        72.7%
         31         472           18360        73.2%
         32         471           18498        76.4%
         33         479           17712        79.6%
         34         461           17715        79.6%
         35         464           17864        79.6%
         36         487           17864        80.0%
         37         455           18291        80.0%
         38         456           17964        81.1%
         39         480           17935        81.1%
         40         509           18317        81.4%
         41         458           18317        81.4%
         42         478           18317        83.0%
         43         500           18044        83.0%
         44         489           17888        85.4%
         45         475           17888        85.4%
         46         524           17535        85.9%
         47         559           17944        85.9%
         48         594           17973        85.9%
         49         593           18153        86.3%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0         455            7487        30.0
          1         507            7230        30.0
          2         752            7376        30.0
          3         720            6189        30.0
          4         691            6097        30.0
          5         669            6080        29.2
          6         713            5778        27.9
          7         716            5756        26.8
          8         696            5756        25.3
          9         686            5697        23.9
         10         665            5874        22.2
         11         655            6167        20.8
         12         628            5871        19.4
         13         622            5871        18.0
         14         605            5700        16.7
         15         598            5700        15.6
         16         590            5700        14.5
         17         566            5664        13.5
         18         542            5664        12.6
         19         531            5664        11.7
         20         517            5663        10.9
         21         498            5662        10.3
         22         507            5662         9.7
         23         497            5662         9.1
         24         500            5661         8.5
         25         499            5661         8.0
         26         490            5661         7.5
         27         484            5661         7.1
         28         469            5661         6.8
         29         469            5663         6.4
         30         467            5663         6.1
         31         458            5663         5.8
         32         453            5678         5.6
         33         453            5662         5.3
         34         454            5662         5.1
         35         443            5662         5.0
         36         452            5906         4.8
         37         447            5700         4.6
         38         441            5662         4.6
         39         438            5663         4.4
         40         426            5662         4.3
         41         427            5662         4.2
         42         424            5662         4.1
         43         420            5663         4.0
         44         418            5662         3.9
         45         414            5869         3.8
         46         406            5662         3.6
         47         403            5662         3.3
Placement successful: 128 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.0117582 at 338,643
Congestion-weighted HPWL per net: 1.63442

Reading placement constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.qplace'.
[TimingCost::InitializeTimingData]
Finished Realigning Types (49 blocks needed type change)
[TimingCost::InitializeTimingData]

Completed placement consistency check successfully.

Placement estimated critical path delay: 5.54206 ns
Successfully created FPGA place file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.place'
Placement took 14.822 seconds.
	Placement took 12.5 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 31.84 MB, end = 56.42 MB, delta = 24.58 MB
	Placement peak virtual memory usage = 917.776 MB
Placement resident set memory usage: begin = 41.92 MB, end = 65.116 MB, delta = 23.196 MB
	Placement peak resident set memory usage = 905.452 MB
***** Ending stage placement *****
