<?xml version="1.0" encoding="utf-8" ?>
<xliff xmlns="urn:oasis:names:tc:xliff:document:2.0" version="2.1" srcLang="en" trgLang="et">
<file id="." original=".">
<unit id="description"><segment><source>Create and simulate circuits with logic gates (AND, OR, XOR, etc.).</source><target>Loogikav√§ravate (AND, OR, XOR jne) abil ahelate loomine ja simuleerimine.</target></segment></unit>
</file>
</xliff>