
Selected circuits
===================
 - **Bitwidth**: 16
 - **Pareto filtration critera**: pwr - ep


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16s_pwr_2_400_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul16s_pwr_2_400_ep_00_gen.v) [Verilog PDK45](mul16s_pwr_2_400_ep_00_pdk45.v)  [C](mul16s_pwr_2_400_ep_00.c) |
| mul16s_pwr_2_326_ep_49 | 8192.0 | 32768 | 49.9992370605 | 0.0178035715 |  [Verilog generic](mul16s_pwr_2_326_ep_49_gen.v) [Verilog PDK45](mul16s_pwr_2_326_ep_49_pdk45.v)  [C](mul16s_pwr_2_326_ep_49.c) |
| mul16s_pwr_2_325_ep_62 | 8192.3 | 32769 | 62.4992370605 | 0.0178068245 |  [Verilog generic](mul16s_pwr_2_325_ep_62_gen.v) [Verilog PDK45](mul16s_pwr_2_325_ep_62_pdk45.v)  [C](mul16s_pwr_2_325_ep_62.c) |
| mul16s_pwr_2_130_ep_74 | 13653.33334 | 65535 | 74.9984741211 | 0.0340812749 |  [Verilog generic](mul16s_pwr_2_130_ep_74_gen.v) [Verilog PDK45](mul16s_pwr_2_130_ep_74_pdk45.v)  [C](mul16s_pwr_2_130_ep_74.c) |
| mul16s_pwr_1_954_ep_90 | 57344.3 | 229377 | 90.623664856 | 0.1203987658 |  [Verilog generic](mul16s_pwr_1_954_ep_90_gen.v) [Verilog PDK45](mul16s_pwr_1_954_ep_90_pdk45.v)  [C](mul16s_pwr_1_954_ep_90.c) |
| mul16s_pwr_0_000_ep_99 | 402644991.9 | 1073741823 | 99.9969482422 | 3061.04794552 |  [Verilog generic](mul16s_pwr_0_000_ep_99_gen.v) [Verilog PDK45](mul16s_pwr_0_000_ep_99_pdk45.v)  [C](mul16s_pwr_0_000_ep_99.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             