

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Thu Aug 31 05:18:09 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       19|       19| 0.190 us | 0.190 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   2398|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     28|    1130|    577|    -|
|Memory           |        5|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |       10|      -|    1767|    294|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|     29|    2897|   3269|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|     13|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_mul_36bjl_U141  |Bert_layer_mul_36bjl  |        0|      6|  219|  149|    0|
    |Bert_layer_mul_44bkl_U142  |Bert_layer_mul_44bkl  |        0|      9|  233|   85|    0|
    |Bert_layer_mul_50bdk_U143  |Bert_layer_mul_50bdk  |        0|      9|  237|   87|    0|
    |Bert_layer_mul_72bil_U140  |Bert_layer_mul_72bil  |        0|      4|  441|  256|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|     28| 1130|  577|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |Bert_layer_mac_mubek_U144  |Bert_layer_mac_mubek  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_array_s_U  |pow_generic_doublWhU  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z3_array_V_U    |pow_generic_doublXh4  |        1|  0|   0|    0|   256|   26|     1|         6656|
    |table_f_Z2_array_V_U    |pow_generic_doublYie  |        2|  0|   0|    0|   256|   42|     1|        10752|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        5|  0|   0|    0|   768|  126|     3|        32256|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1146_2_fu_850_p2     |     +    |      0|  0|  114|         107|         107|
    |add_ln657_12_fu_779_p2     |     +    |      0|  0|   51|          44|          44|
    |add_ln657_fu_702_p2        |     +    |      0|  0|   43|          36|          36|
    |add_ln805_fu_503_p2        |     +    |      0|  0|   17|           1|          13|
    |exp_Z1P_m_1_l_V_fu_788_p2  |     +    |      0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_711_p2    |     +    |      0|  0|   51|          44|          44|
    |m_exp_fu_339_p2            |     +    |      0|  0|   12|          11|          12|
    |out_exp_V_fu_998_p2        |     +    |      0|  0|   13|          10|          11|
    |r_exp_V_fu_914_p2          |     +    |      0|  0|   17|           2|          13|
    |ret_V_26_fu_655_p2         |     +    |      0|  0|   43|          36|          36|
    |ret_V_28_fu_829_p2         |     +    |      0|  0|   66|           5|          59|
    |ret_V_29_fu_908_p2         |     +    |      0|  0|  115|         108|         108|
    |e_frac_V_fu_307_p2         |     -    |      0|  0|   61|           1|          54|
    |ret_V_25_fu_578_p2         |     -    |      0|  0|   80|          73|          73|
    |sub_ln1311_fu_364_p2       |     -    |      0|  0|   13|          10|          11|
    |and_ln18_fu_331_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln209_fu_326_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln338_1_fu_1074_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln338_fu_1024_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln849_fu_1034_p2       |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|    2|           1|           1|
    |sel_tmp16_fu_1102_p2       |    and   |      0|  0|    2|           1|           1|
    |sel_tmp5_fu_1046_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp19_fu_1096_p2           |    and   |      0|  0|    2|           1|           1|
    |x_is_pinf_fu_869_p2        |    and   |      0|  0|    2|           1|           1|
    |r_V_40_fu_459_p2           |   ashr   |      0|  0|  182|          64|          64|
    |r_V_fu_393_p2              |   ashr   |      0|  0|  176|          61|          61|
    |icmp_ln338_1_fu_540_p2     |   icmp   |      0|  0|   50|          71|          71|
    |icmp_ln338_fu_445_p2       |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln805_fu_497_p2       |   icmp   |      0|  0|   18|          18|           1|
    |icmp_ln833_6_fu_293_p2     |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln833_fu_321_p2       |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln837_fu_287_p2       |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln849_fu_935_p2       |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln853_fu_961_p2       |   icmp   |      0|  0|   13|          13|          11|
    |or_ln214_1_fu_886_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln214_fu_874_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln338_fu_941_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln849_1_fu_1079_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln849_2_fu_1090_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln849_fu_1040_p2        |    or    |      0|  0|    2|           1|           1|
    |ap_return                  |  select  |      0|  0|   64|           1|           1|
    |m_exp_2_fu_373_p3          |  select  |      0|  0|   12|           1|          12|
    |r_V_49_fu_409_p3           |  select  |      0|  0|   71|           1|          71|
    |r_exp_V_5_fu_919_p3        |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_6_fu_517_p3        |  select  |      0|  0|   13|           1|          13|
    |sel_tmp6_fu_1052_p3        |  select  |      0|  0|   64|           1|          64|
    |select_ln1322_fu_525_p3    |  select  |      0|  0|   64|           1|          64|
    |select_ln214_1_fu_890_p3   |  select  |      0|  0|   64|           1|          64|
    |select_ln214_2_fu_1060_p3  |  select  |      0|  0|   64|           1|          64|
    |select_ln214_fu_879_p3     |  select  |      0|  0|   63|           1|          63|
    |select_ln253_fu_313_p3     |  select  |      0|  0|   54|           1|          54|
    |select_ln339_fu_953_p3     |  select  |      0|  0|   63|           1|           1|
    |select_ln805_fu_509_p3     |  select  |      0|  0|   13|           1|          13|
    |tmp_V_8_fu_987_p3          |  select  |      0|  0|   52|           1|          52|
    |r_V_37_fu_403_p2           |    shl   |      0|  0|  211|          71|          71|
    |r_V_39_fu_454_p2           |    shl   |      0|  0|  182|          64|          64|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |xor_ln214_fu_1018_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln338_1_fu_1068_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln338_fu_1029_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln849_fu_1084_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln936_fu_864_p2        |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 2398|        1068|        1599|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1239                   |    8|   0|    8|          0|
    |Z3_V_reg_1246                   |    8|   0|    8|          0|
    |Z3_V_reg_1246_pp0_iter9_reg     |    8|   0|    8|          0|
    |Z4_V_reg_1251                   |   35|   0|   35|          0|
    |and_ln18_reg_1162               |    1|   0|    1|          0|
    |and_ln209_reg_1155              |    1|   0|    1|          0|
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9         |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1339          |   50|   0|   50|          0|
    |exp_Z1_V_reg_1334               |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1344            |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1302          |   44|   0|   44|          0|
    |icmp_ln338_1_reg_1219           |    1|   0|    1|          0|
    |icmp_ln338_reg_1204             |    1|   0|    1|          0|
    |icmp_ln833_6_reg_1144           |    1|   0|    1|          0|
    |icmp_ln837_reg_1139             |    1|   0|    1|          0|
    |isNeg_reg_1173                  |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1234            |    8|   0|    8|          0|
    |m_fix_hi_V_reg_1194             |   16|   0|   16|          0|
    |m_fix_l_V_reg_1188              |   64|   0|   64|          0|
    |p_Result_64_reg_1127            |    1|   0|    1|          0|
    |p_Result_65_reg_1199            |    1|   0|    1|          0|
    |p_Val2_112_reg_1272             |   26|   0|   26|          0|
    |r_V_49_reg_1183                 |   71|   0|   71|          0|
    |r_V_54_reg_1359                 |  100|   0|  100|          0|
    |r_V_54_reg_1359_pp0_iter18_reg  |  100|   0|  100|          0|
    |r_exp_V_6_reg_1212              |   13|   0|   13|          0|
    |ret_V_26_reg_1266               |   36|   0|   36|          0|
    |ret_V_28_reg_1365               |   59|   0|   59|          0|
    |select_ln253_reg_1149           |   54|   0|   54|          0|
    |sext_ln1311_1_reg_1178          |   32|   0|   32|          0|
    |sext_ln682_reg_1168             |   64|   0|   71|          7|
    |tmp_12_reg_1292                 |   20|   0|   20|          0|
    |tmp_13_reg_1308                 |   40|   0|   40|          0|
    |tmp_14_reg_1329                 |   36|   0|   36|          0|
    |tmp_24_reg_1370                 |    1|   0|    1|          0|
    |tmp_V_reg_1132                  |   11|   0|   11|          0|
    |tmp_i_reg_1277                  |   34|   0|   43|          9|
    |tmp_i_reg_1277_pp0_iter11_reg   |   34|   0|   43|          9|
    |tmp_s_reg_1229                  |   71|   0|   71|          0|
    |Z2_V_reg_1239                   |   64|  32|    8|          0|
    |and_ln18_reg_1162               |   64|  32|    1|          0|
    |and_ln209_reg_1155              |   64|  32|    1|          0|
    |exp_Z1_V_reg_1334               |    1|   1|   58|          0|
    |exp_Z2P_m_1_V_reg_1302          |    1|   1|   44|          0|
    |icmp_ln338_1_reg_1219           |   64|  32|    1|          0|
    |icmp_ln338_reg_1204             |   64|  32|    1|          0|
    |m_diff_hi_V_reg_1234            |   64|  32|    8|          0|
    |p_Result_64_reg_1127            |   64|  32|    1|          0|
    |r_V_49_reg_1183                 |    3|   1|   71|          0|
    |r_exp_V_6_reg_1212              |   64|  32|   13|          0|
    |ret_V_26_reg_1266               |   64|  32|   36|          0|
    |select_ln253_reg_1149           |    5|   2|   54|          0|
    |tmp_13_reg_1308                 |    1|   1|   40|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1767| 294| 1542|         25|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

