 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 14:15:22 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_2__i__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20757/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N141 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_2__i__6_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_2__i__6_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: input_reorder_output_array_reg_0__i__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[0] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__0_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__0_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[0] (net)                              1                   0.00       0.20 f
  fft_out[0] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_i__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 f
  n11286 (net)                                  2                   0.00       0.18 f
  U8725/Y (NBUFFX4_RVT)                                   0.16      0.33       0.51 f
  n1714 (net)                                  63                   0.00       0.51 f
  U8355/Y (AO22X2_RVT)                                    0.03      4.40       4.91 f
  n8645 (net)                                   3                   0.00       4.91 f
  U8392/SO (HADDX2_RVT)                                   0.01      1.16       6.07 f
  n8647 (net)                                   2                   0.00       6.07 f
  U8251/Y (OA22X2_RVT)                                    0.01      0.66       6.73 f
  n8607 (net)                                   2                   0.00       6.73 f
  U7936/Y (OR2X4_RVT)                                     0.01      0.70       7.42 f
  n2653 (net)                                   2                   0.00       7.42 f
  U12266/Y (NAND2X0_RVT)                                  0.02      0.50       7.92 r
  n8653 (net)                                   2                   0.00       7.92 r
  U7883/Y (AND2X1_RVT)                                    0.01      0.17       8.09 r
  n8655 (net)                                   2                   0.00       8.09 r
  U8433/Y (IBUFFX4_RVT)                                   0.00      0.16       8.25 f
  n1900 (net)                                   1                   0.00       8.25 f
  U11717/Y (AO22X1_RVT)                                   0.02      0.50       8.75 f
  n6168 (net)                                   2                   0.00       8.75 f
  U7935/Y (OR2X4_RVT)                                     0.01      0.70       9.45 f
  n2651 (net)                                   2                   0.00       9.45 f
  U9368/Y (AND2X1_RVT)                                    0.02      0.60      10.05 f
  n8793 (net)                                   2                   0.00      10.05 f
  U8354/Y (NOR2X4_RVT)                                    0.01      0.68      10.73 r
  n8795 (net)                                   2                   0.00      10.73 r
  U11861/Y (AO22X1_RVT)                                   0.01      0.16      10.89 r
  n8879 (net)                                   2                   0.00      10.89 r
  U8033/Y (AO21X1_RVT)                                    0.01      0.15      11.04 r
  n8918 (net)                                   2                   0.00      11.04 r
  U15638/Y (AND2X1_RVT)                                   0.01      0.16      11.20 r
  n8921 (net)                                   2                   0.00      11.20 r
  U7934/Y (OR2X1_RVT)                                     0.01      0.17      11.37 r
  n2491 (net)                                   2                   0.00      11.37 r
  U7881/Y (AND2X1_RVT)                                    0.01      0.16      11.53 r
  n5487 (net)                                   2                   0.00      11.53 r
  U8165/Y (AOI21X2_RVT)                                   0.01      0.18      11.71 f
  n9472 (net)                                   2                   0.00      11.71 f
  U7932/Y (NOR2X4_RVT)                                    0.01      0.80      12.51 r
  n9474 (net)                                   2                   0.00      12.51 r
  U7554/Y (OR2X1_RVT)                                     0.01      0.17      12.68 r
  n2496 (net)                                   2                   0.00      12.68 r
  U7882/Y (AND2X1_RVT)                                    0.01      0.16      12.84 r
  n2495 (net)                                   2                   0.00      12.84 r
  U8060/Y (IBUFFX4_RVT)                                   0.00      0.16      13.00 f
  n1321 (net)                                   1                   0.00      13.00 f
  U7933/Y (AO21X2_RVT)                                    0.01      0.51      13.51 f
  n2230 (net)                                   2                   0.00      13.51 f
  U7879/Y (AND3X4_RVT)                                    0.02      0.50      14.00 f
  n2631 (net)                                   2                   0.00      14.00 f
  U8031/Y (OR2X4_RVT)                                     0.01      0.70      14.70 f
  n2636 (net)                                   2                   0.00      14.70 f
  U12119/Y (AND2X1_RVT)                                   0.02      0.60      15.30 f
  n6203 (net)                                   2                   0.00      15.30 f
  U7937/Y (OR2X4_RVT)                                     0.01      0.69      16.00 f
  n10249 (net)                                  2                   0.00      16.00 f
  U8356/Y (IBUFFX4_RVT)                                   0.01      0.16      16.15 r
  n1489 (net)                                   1                   0.00      16.15 r
  U7863/Y (OR2X1_RVT)                                     0.01      0.15      16.30 r
  n2487 (net)                                   2                   0.00      16.30 r
  U7945/Y (OR2X1_RVT)                                     0.01      0.17      16.47 r
  n2486 (net)                                   2                   0.00      16.47 r
  U7880/Y (AND3X1_RVT)                                    0.01      0.15      16.62 r
  n2484 (net)                                   2                   0.00      16.62 r
  U7852/Y (OR2X1_RVT)                                     0.01      0.17      16.79 r
  n10338 (net)                                  2                   0.00      16.79 r
  U15658/Y (NAND2X0_RVT)                                  0.02      0.14      16.92 f
  n6210 (net)                                   1                   0.00      16.92 f
  U8032/Y (OA21X2_RVT)                                    0.01      0.44      17.37 f
  n6212 (net)                                   1                   0.00      17.37 f
  U14974/Y (XNOR2X1_RVT)                                  0.02      0.97      18.34 f
  n5657 (net)                                   1                   0.00      18.34 f
  U8324/Y (NOR2X4_RVT)                                    0.01      0.69      19.03 r
  engine_0__butterfly_inst_N36 (net)            1                   0.00      19.03 r
  engine_0__butterfly_inst_X_ff_1_reg_i__31_/D (DFFX1_RVT)     0.01     0.11    19.13 r
  data arrival time                                                           19.13

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_i__31_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -19.13
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.51


1
