{
  "module_name": "nlrpowerpc.c",
  "hash_id": "5ab92eecc274ef96434bfd0d725ea691dd5eb75e20329b9657f1bceacb48433c",
  "original_prompt": "Ingested from sys_09_Anvil/source/py/nlrpowerpc.c",
  "human_readable_source": " \n\n#include \"py/mpstate.h\"\n\n#if MICROPY_NLR_POWERPC\n\n#undef nlr_push\n\n\n\n#ifdef __LP64__\n\nunsigned int nlr_push(nlr_buf_t *nlr) {\n\n    __asm__ volatile (\n        \"li     4, 0x4eed ; \"  \n        \"std    4,  0x00(%0) ;\"\n        \"std    0,  0x08(%0) ;\"\n        \"std    1,  0x10(%0) ;\"\n        \"std    2,  0x18(%0) ;\"\n        \"std    14, 0x20(%0) ;\"\n        \"std    15, 0x28(%0) ;\"\n        \"std    16, 0x30(%0) ;\"\n        \"std    17, 0x38(%0) ;\"\n        \"std    18, 0x40(%0) ;\"\n        \"std    19, 0x48(%0) ;\"\n        \"std    20, 0x50(%0) ;\"\n        \"std    21, 0x58(%0) ;\"\n        \"std    22, 0x60(%0) ;\"\n        \"std    23, 0x68(%0) ;\"\n        \"std    24, 0x70(%0) ;\"\n        \"std    25, 0x78(%0) ;\"\n        \"std    26, 0x80(%0) ;\"\n        \"std    27, 0x88(%0) ;\"\n        \"std    28, 0x90(%0) ;\"\n        \"std    29, 0x98(%0) ;\"\n        \"std    30, 0xA0(%0) ;\"\n        \"std    31, 0xA8(%0) ;\"\n\n        \"mfcr   4 ; \"\n        \"std    4, 0xB0(%0) ;\"\n        \"mflr   4 ;\"\n        \"std    4, 0xB8(%0) ;\"\n        \"li     4, nlr_push_tail@l ;\"\n        \"oris   4, 4, nlr_push_tail@h ;\"\n        \"mtctr  4 ;\"\n        \"mr    3, %1 ; \"\n        \"bctr  ;\"\n        :\n        : \"r\" (&nlr->regs), \"r\" (nlr)\n        :\n        );\n\n    return 0;\n}\n\nNORETURN void nlr_jump(void *val) {\n    MP_NLR_JUMP_HEAD(val, top)\n\n    __asm__ volatile (\n        \"ld    3, 0x0(%0) ;\"\n        \"cmpdi 3, 0x4eed ; \" \n        \"bne   . ; \"\n        \"ld    0,  0x08(%0) ;\"\n        \"ld    1,  0x10(%0) ;\"\n        \"ld    2,  0x18(%0) ;\"\n        \"ld    14, 0x20(%0) ;\"\n        \"ld    15, 0x28(%0) ;\"\n        \"ld    16, 0x30(%0) ;\"\n        \"ld    17, 0x38(%0) ;\"\n        \"ld    18, 0x40(%0) ;\"\n        \"ld    19, 0x48(%0) ;\"\n        \"ld    20, 0x50(%0) ;\"\n        \"ld    21, 0x58(%0) ;\"\n        \"ld    22, 0x60(%0) ;\"\n        \"ld    23, 0x68(%0) ;\"\n        \"ld    24, 0x70(%0) ;\"\n        \"ld    25, 0x78(%0) ;\"\n        \"ld    26, 0x80(%0) ;\"\n        \"ld    27, 0x88(%0) ;\"\n        \"ld    28, 0x90(%0) ;\"\n        \"ld    29, 0x98(%0) ;\"\n        \"ld    30, 0xA0(%0) ;\"\n        \"ld    31, 0xA8(%0) ;\"\n        \"ld    3,  0xB0(%0) ;\"\n        \"mtcr  3 ;\"\n        \"ld    3, 0xB8(%0) ;\"\n        \"mtlr  3 ; \"\n        \"li    3, 1;\"\n        \"blr ;\"\n        :\n        : \"r\" (&top->regs)\n        : \"memory\"\n        );\n\n    MP_UNREACHABLE;\n}\n\n#else\n\n\nunsigned int nlr_push(nlr_buf_t *nlr) {\n\n    __asm__ volatile (\n        \"li     4, 0x4eed ; \"  \n        \"stw    4,  0x00(%0) ;\"\n        \"stw    0,  0x04(%0) ;\"\n        \"stw    1,  0x08(%0) ;\"\n        \"stw    2,  0x0c(%0) ;\"\n        \"stw    14, 0x10(%0) ;\"\n        \"stw    15, 0x14(%0) ;\"\n        \"stw    16, 0x18(%0) ;\"\n        \"stw    17, 0x1c(%0) ;\"\n        \"stw    18, 0x20(%0) ;\"\n        \"stw    19, 0x24(%0) ;\"\n        \"stw    20, 0x28(%0) ;\"\n        \"stw    21, 0x2c(%0) ;\"\n        \"stw    22, 0x30(%0) ;\"\n        \"stw    23, 0x34(%0) ;\"\n        \"stw    24, 0x38(%0) ;\"\n        \"stw    25, 0x3c(%0) ;\"\n        \"stw    26, 0x40(%0) ;\"\n        \"stw    27, 0x44(%0) ;\"\n        \"stw    28, 0x48(%0) ;\"\n        \"stw    29, 0x4c(%0) ;\"\n        \"stw    30, 0x50(%0) ;\"\n        \"stw    31, 0x54(%0) ;\"\n\n        \"mfcr   4 ; \"\n        \"stw    4, 0x58(%0) ;\"\n        \"mflr   4 ;\"\n        \"stw    4, 0x5c(%0) ;\"\n        \"li     4, nlr_push_tail@l ;\"\n        \"oris   4, 4, nlr_push_tail@h ;\"\n        \"mtctr  4 ;\"\n        \"mr    3, %1 ; \"\n        \"bctr  ;\"\n        :\n        : \"r\" (&nlr->regs), \"r\" (nlr)\n        :\n        );\n\n    return 0;\n}\n\nNORETURN void nlr_jump(void *val) {\n    MP_NLR_JUMP_HEAD(val, top)\n\n    __asm__ volatile (\n        \"l    3, 0x0(%0) ;\"\n        \"cmpdi 3, 0x4eed ; \" \n        \"bne   . ; \"\n        \"l    0,  0x04(%0) ;\"\n        \"l    1,  0x08(%0) ;\"\n        \"l    2,  0x0c(%0) ;\"\n        \"l    14, 0x10(%0) ;\"\n        \"l    15, 0x14(%0) ;\"\n        \"l    16, 0x18(%0) ;\"\n        \"l    17, 0x1c(%0) ;\"\n        \"l    18, 0x20(%0) ;\"\n        \"l    19, 0x24(%0) ;\"\n        \"l    20, 0x28(%0) ;\"\n        \"l    21, 0x2c(%0) ;\"\n        \"l    22, 0x30(%0) ;\"\n        \"l    23, 0x34(%0) ;\"\n        \"l    24, 0x38(%0) ;\"\n        \"l    25, 0x3c(%0) ;\"\n        \"l    26, 0x40(%0) ;\"\n        \"l    27, 0x44(%0) ;\"\n        \"l    28, 0x48(%0) ;\"\n        \"l    29, 0x4c(%0) ;\"\n        \"l    30, 0x50(%0) ;\"\n        \"l    31, 0x54(%0) ;\"\n        \"l    3,  0x58(%0) ;\"\n        \"mtcr  3 ;\"\n        \"l    3, 0x5c(%0) ;\"\n        \"mtlr  3 ; \"\n        \"li    3, 1;\"\n        \"blr ;\"\n        :\n        : \"r\" (&top->regs)\n        : \"memory\"\n        );\n\n    MP_UNREACHABLE;\n}\n\n#endif \n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}