TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2CIoSlave.v

TOPLEVEL=I2CIoSlave
MODULE=ioSlaveTester

include ../../common/Makefile.sim
